
MPU6050_Mini.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004320  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080044b8  080044b8  000054b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044f0  080044f0  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080044f0  080044f0  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080044f0  080044f0  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f0  080044f0  000054f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044f4  080044f4  000054f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080044f8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          00000130  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000013c  2000013c  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c50e  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ac9  00000000  00000000  0001254a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a0  00000000  00000000  00014018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000781  00000000  00000000  000149b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020218  00000000  00000000  00015139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dfa9  00000000  00000000  00035351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c0edb  00000000  00000000  000432fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001041d5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002834  00000000  00000000  00104218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00106a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080044a0 	.word	0x080044a0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	080044a0 	.word	0x080044a0

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	@ 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2f>:
 80007a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007ac:	bf24      	itt	cs
 80007ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007b6:	d90d      	bls.n	80007d4 <__aeabi_d2f+0x30>
 80007b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007cc:	bf08      	it	eq
 80007ce:	f020 0001 	biceq.w	r0, r0, #1
 80007d2:	4770      	bx	lr
 80007d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80007d8:	d121      	bne.n	800081e <__aeabi_d2f+0x7a>
 80007da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80007de:	bfbc      	itt	lt
 80007e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80007e4:	4770      	bxlt	lr
 80007e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007ee:	f1c2 0218 	rsb	r2, r2, #24
 80007f2:	f1c2 0c20 	rsb	ip, r2, #32
 80007f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007fa:	fa20 f002 	lsr.w	r0, r0, r2
 80007fe:	bf18      	it	ne
 8000800:	f040 0001 	orrne.w	r0, r0, #1
 8000804:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000808:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800080c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000810:	ea40 000c 	orr.w	r0, r0, ip
 8000814:	fa23 f302 	lsr.w	r3, r3, r2
 8000818:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800081c:	e7cc      	b.n	80007b8 <__aeabi_d2f+0x14>
 800081e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000822:	d107      	bne.n	8000834 <__aeabi_d2f+0x90>
 8000824:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000828:	bf1e      	ittt	ne
 800082a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800082e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000832:	4770      	bxne	lr
 8000834:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000838:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800083c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <MPU6050_init>:
 *  Author: Andrew Lana
 *
 */
#include "MPU6050.h" //Include hardware interface libraries

HAL_StatusTypeDef MPU6050_init(I2C_HandleTypeDef *hi2c, uint8_t MPU6050_ADDR) {
 8000844:	b580      	push	{r7, lr}
 8000846:	b088      	sub	sp, #32
 8000848:	af04      	add	r7, sp, #16
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	70fb      	strb	r3, [r7, #3]

	uint8_t data = 0x00; //0x00 to clear sleep bit
 8000850:	2300      	movs	r3, #0
 8000852:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Write(hi2c,MPU6050_ADDR,0x6B,I2C_MEMADD_SIZE_8BIT,&data,1,HAL_MAX_DELAY);
 8000854:	78fb      	ldrb	r3, [r7, #3]
 8000856:	b299      	uxth	r1, r3
 8000858:	f04f 33ff 	mov.w	r3, #4294967295
 800085c:	9302      	str	r3, [sp, #8]
 800085e:	2301      	movs	r3, #1
 8000860:	9301      	str	r3, [sp, #4]
 8000862:	f107 030e 	add.w	r3, r7, #14
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	2301      	movs	r3, #1
 800086a:	226b      	movs	r2, #107	@ 0x6b
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f000 ffd3 	bl	8001818 <HAL_I2C_Mem_Write>
 8000872:	4603      	mov	r3, r0
 8000874:	73fb      	strb	r3, [r7, #15]

    return status;
 8000876:	7bfb      	ldrb	r3, [r7, #15]
}
 8000878:	4618      	mov	r0, r3
 800087a:	3710      	adds	r7, #16
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}

08000880 <MPU6050_getAccel>:


HAL_StatusTypeDef MPU6050_getAccel(I2C_HandleTypeDef *hi2c, uint8_t MPU6050_ADDR, float *buf) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b08a      	sub	sp, #40	@ 0x28
 8000884:	af04      	add	r7, sp, #16
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	460b      	mov	r3, r1
 800088a:	607a      	str	r2, [r7, #4]
 800088c:	72fb      	strb	r3, [r7, #11]
	uint8_t accel_raw[6]; //Probably a more efficient way to allocate data

	HAL_StatusTypeDef status; //Status handle

	status = HAL_I2C_Mem_Read(hi2c,MPU6050_ADDR,MPU6050_ACCEL_XOUT_H,I2C_MEMADD_SIZE_8BIT,accel_raw,6, HAL_MAX_DELAY);
 800088e:	7afb      	ldrb	r3, [r7, #11]
 8000890:	b299      	uxth	r1, r3
 8000892:	f04f 33ff 	mov.w	r3, #4294967295
 8000896:	9302      	str	r3, [sp, #8]
 8000898:	2306      	movs	r3, #6
 800089a:	9301      	str	r3, [sp, #4]
 800089c:	f107 0310 	add.w	r3, r7, #16
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	2301      	movs	r3, #1
 80008a4:	223b      	movs	r2, #59	@ 0x3b
 80008a6:	68f8      	ldr	r0, [r7, #12]
 80008a8:	f001 f8ca 	bl	8001a40 <HAL_I2C_Mem_Read>
 80008ac:	4603      	mov	r3, r0
 80008ae:	75fb      	strb	r3, [r7, #23]

	buf[0] = (int16_t)(accel_raw[0] << 8 | accel_raw[1]); //Separate raw data for each axis into buffer
 80008b0:	7c3b      	ldrb	r3, [r7, #16]
 80008b2:	b21b      	sxth	r3, r3
 80008b4:	021b      	lsls	r3, r3, #8
 80008b6:	b21a      	sxth	r2, r3
 80008b8:	7c7b      	ldrb	r3, [r7, #17]
 80008ba:	b21b      	sxth	r3, r3
 80008bc:	4313      	orrs	r3, r2
 80008be:	b21b      	sxth	r3, r3
 80008c0:	ee07 3a90 	vmov	s15, r3
 80008c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	edc3 7a00 	vstr	s15, [r3]
	buf[1] = (int16_t)(accel_raw[2] << 8 | accel_raw[3]);
 80008ce:	7cbb      	ldrb	r3, [r7, #18]
 80008d0:	b21b      	sxth	r3, r3
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	b21a      	sxth	r2, r3
 80008d6:	7cfb      	ldrb	r3, [r7, #19]
 80008d8:	b21b      	sxth	r3, r3
 80008da:	4313      	orrs	r3, r2
 80008dc:	b21a      	sxth	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	3304      	adds	r3, #4
 80008e2:	ee07 2a90 	vmov	s15, r2
 80008e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008ea:	edc3 7a00 	vstr	s15, [r3]
	buf[2] = (int16_t)(accel_raw[4] << 8 | accel_raw[5]);
 80008ee:	7d3b      	ldrb	r3, [r7, #20]
 80008f0:	b21b      	sxth	r3, r3
 80008f2:	021b      	lsls	r3, r3, #8
 80008f4:	b21a      	sxth	r2, r3
 80008f6:	7d7b      	ldrb	r3, [r7, #21]
 80008f8:	b21b      	sxth	r3, r3
 80008fa:	4313      	orrs	r3, r2
 80008fc:	b21a      	sxth	r2, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	3308      	adds	r3, #8
 8000902:	ee07 2a90 	vmov	s15, r2
 8000906:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800090a:	edc3 7a00 	vstr	s15, [r3]

	buf[0] = buf[0] / 16384.0f; //Divide by scaling factors to g
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	ed93 7a00 	vldr	s14, [r3]
 8000914:	eddf 6a11 	vldr	s13, [pc, #68]	@ 800095c <MPU6050_getAccel+0xdc>
 8000918:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	edc3 7a00 	vstr	s15, [r3]
	buf[1] = buf[1] / 16384.0f;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	3304      	adds	r3, #4
 8000926:	ed93 7a00 	vldr	s14, [r3]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3304      	adds	r3, #4
 800092e:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800095c <MPU6050_getAccel+0xdc>
 8000932:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000936:	edc3 7a00 	vstr	s15, [r3]
	buf[2] = buf[2] / 16384.0f;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3308      	adds	r3, #8
 800093e:	ed93 7a00 	vldr	s14, [r3]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	3308      	adds	r3, #8
 8000946:	eddf 6a05 	vldr	s13, [pc, #20]	@ 800095c <MPU6050_getAccel+0xdc>
 800094a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800094e:	edc3 7a00 	vstr	s15, [r3]

	return status;
 8000952:	7dfb      	ldrb	r3, [r7, #23]
}
 8000954:	4618      	mov	r0, r3
 8000956:	3718      	adds	r7, #24
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	46800000 	.word	0x46800000

08000960 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000960:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000964:	b084      	sub	sp, #16
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000968:	f000 fba8 	bl	80010bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800096c:	f000 f936 	bl	8000bdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000970:	f000 fa04 	bl	8000d7c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000974:	f000 f992 	bl	8000c9c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000978:	f000 f9d0 	bl	8000d1c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //Hang while MPU6050 doesn't respond with HAL_OK
  while(ret != HAL_OK){
 800097c:	e005      	b.n	800098a <main+0x2a>
	  ret = MPU6050_init(&hi2c1, (MPU6050_ADDR<<1));
 800097e:	21d0      	movs	r1, #208	@ 0xd0
 8000980:	4889      	ldr	r0, [pc, #548]	@ (8000ba8 <main+0x248>)
 8000982:	f7ff ff5f 	bl	8000844 <MPU6050_init>
 8000986:	4603      	mov	r3, r0
 8000988:	73fb      	strb	r3, [r7, #15]
  while(ret != HAL_OK){
 800098a:	7bfb      	ldrb	r3, [r7, #15]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d1f6      	bne.n	800097e <main+0x1e>
  }

  uint32_t currentTime = HAL_GetTick();
 8000990:	f000 fbee 	bl	8001170 <HAL_GetTick>
 8000994:	6078      	str	r0, [r7, #4]
  uint32_t lastTime = HAL_GetTick();
 8000996:	f000 fbeb 	bl	8001170 <HAL_GetTick>
 800099a:	60b8      	str	r0, [r7, #8]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 ret = MPU6050_getAccel(&hi2c1, (MPU6050_ADDR << 1), &accel_buf); //Read accelerations
 800099c:	4a83      	ldr	r2, [pc, #524]	@ (8000bac <main+0x24c>)
 800099e:	21d0      	movs	r1, #208	@ 0xd0
 80009a0:	4881      	ldr	r0, [pc, #516]	@ (8000ba8 <main+0x248>)
 80009a2:	f7ff ff6d 	bl	8000880 <MPU6050_getAccel>
 80009a6:	4603      	mov	r3, r0
 80009a8:	73fb      	strb	r3, [r7, #15]

	 if(ret == HAL_OK){
 80009aa:	7bfb      	ldrb	r3, [r7, #15]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	f040 80ec 	bne.w	8000b8a <main+0x22a>
		 currentTime = HAL_GetTick();
 80009b2:	f000 fbdd 	bl	8001170 <HAL_GetTick>
 80009b6:	6078      	str	r0, [r7, #4]
		 dt = 0.001f*(currentTime - lastTime);
 80009b8:	687a      	ldr	r2, [r7, #4]
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	ee07 3a90 	vmov	s15, r3
 80009c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009c6:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8000bb0 <main+0x250>
 80009ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009ce:	4b79      	ldr	r3, [pc, #484]	@ (8000bb4 <main+0x254>)
 80009d0:	edc3 7a00 	vstr	s15, [r3]

		 x_accel = accel_buf[0]; //Acceleration in g
 80009d4:	4b75      	ldr	r3, [pc, #468]	@ (8000bac <main+0x24c>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a77      	ldr	r2, [pc, #476]	@ (8000bb8 <main+0x258>)
 80009da:	6013      	str	r3, [r2, #0]
		 y_accel = accel_buf[1];
 80009dc:	4b73      	ldr	r3, [pc, #460]	@ (8000bac <main+0x24c>)
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	4a76      	ldr	r2, [pc, #472]	@ (8000bbc <main+0x25c>)
 80009e2:	6013      	str	r3, [r2, #0]
		 z_accel = accel_buf[2] - .981; //Subtract gravity, assuming +z is aligned with g
 80009e4:	4b71      	ldr	r3, [pc, #452]	@ (8000bac <main+0x24c>)
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff fe83 	bl	80006f4 <__aeabi_f2d>
 80009ee:	a36a      	add	r3, pc, #424	@ (adr r3, 8000b98 <main+0x238>)
 80009f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009f4:	f7ff fd1e 	bl	8000434 <__aeabi_dsub>
 80009f8:	4602      	mov	r2, r0
 80009fa:	460b      	mov	r3, r1
 80009fc:	4610      	mov	r0, r2
 80009fe:	4619      	mov	r1, r3
 8000a00:	f7ff fed0 	bl	80007a4 <__aeabi_d2f>
 8000a04:	4603      	mov	r3, r0
 8000a06:	4a6e      	ldr	r2, [pc, #440]	@ (8000bc0 <main+0x260>)
 8000a08:	6013      	str	r3, [r2, #0]

		 x_vel = x_vel+(x_accel*9.81)*(dt); //Velocity in m/s
 8000a0a:	4b6e      	ldr	r3, [pc, #440]	@ (8000bc4 <main+0x264>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fe70 	bl	80006f4 <__aeabi_f2d>
 8000a14:	4604      	mov	r4, r0
 8000a16:	460d      	mov	r5, r1
 8000a18:	4b67      	ldr	r3, [pc, #412]	@ (8000bb8 <main+0x258>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff fe69 	bl	80006f4 <__aeabi_f2d>
 8000a22:	a35f      	add	r3, pc, #380	@ (adr r3, 8000ba0 <main+0x240>)
 8000a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a28:	f7ff fbd6 	bl	80001d8 <__aeabi_dmul>
 8000a2c:	4602      	mov	r2, r0
 8000a2e:	460b      	mov	r3, r1
 8000a30:	4690      	mov	r8, r2
 8000a32:	4699      	mov	r9, r3
 8000a34:	4b5f      	ldr	r3, [pc, #380]	@ (8000bb4 <main+0x254>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fe5b 	bl	80006f4 <__aeabi_f2d>
 8000a3e:	4602      	mov	r2, r0
 8000a40:	460b      	mov	r3, r1
 8000a42:	4640      	mov	r0, r8
 8000a44:	4649      	mov	r1, r9
 8000a46:	f7ff fbc7 	bl	80001d8 <__aeabi_dmul>
 8000a4a:	4602      	mov	r2, r0
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	4620      	mov	r0, r4
 8000a50:	4629      	mov	r1, r5
 8000a52:	f7ff fcf1 	bl	8000438 <__adddf3>
 8000a56:	4602      	mov	r2, r0
 8000a58:	460b      	mov	r3, r1
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	f7ff fea1 	bl	80007a4 <__aeabi_d2f>
 8000a62:	4603      	mov	r3, r0
 8000a64:	4a57      	ldr	r2, [pc, #348]	@ (8000bc4 <main+0x264>)
 8000a66:	6013      	str	r3, [r2, #0]
		 y_vel = y_vel+(y_accel*9.81)*(dt);
 8000a68:	4b57      	ldr	r3, [pc, #348]	@ (8000bc8 <main+0x268>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff fe41 	bl	80006f4 <__aeabi_f2d>
 8000a72:	4604      	mov	r4, r0
 8000a74:	460d      	mov	r5, r1
 8000a76:	4b51      	ldr	r3, [pc, #324]	@ (8000bbc <main+0x25c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fe3a 	bl	80006f4 <__aeabi_f2d>
 8000a80:	a347      	add	r3, pc, #284	@ (adr r3, 8000ba0 <main+0x240>)
 8000a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a86:	f7ff fba7 	bl	80001d8 <__aeabi_dmul>
 8000a8a:	4602      	mov	r2, r0
 8000a8c:	460b      	mov	r3, r1
 8000a8e:	4690      	mov	r8, r2
 8000a90:	4699      	mov	r9, r3
 8000a92:	4b48      	ldr	r3, [pc, #288]	@ (8000bb4 <main+0x254>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4618      	mov	r0, r3
 8000a98:	f7ff fe2c 	bl	80006f4 <__aeabi_f2d>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	460b      	mov	r3, r1
 8000aa0:	4640      	mov	r0, r8
 8000aa2:	4649      	mov	r1, r9
 8000aa4:	f7ff fb98 	bl	80001d8 <__aeabi_dmul>
 8000aa8:	4602      	mov	r2, r0
 8000aaa:	460b      	mov	r3, r1
 8000aac:	4620      	mov	r0, r4
 8000aae:	4629      	mov	r1, r5
 8000ab0:	f7ff fcc2 	bl	8000438 <__adddf3>
 8000ab4:	4602      	mov	r2, r0
 8000ab6:	460b      	mov	r3, r1
 8000ab8:	4610      	mov	r0, r2
 8000aba:	4619      	mov	r1, r3
 8000abc:	f7ff fe72 	bl	80007a4 <__aeabi_d2f>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	4a41      	ldr	r2, [pc, #260]	@ (8000bc8 <main+0x268>)
 8000ac4:	6013      	str	r3, [r2, #0]
		 z_vel = z_vel+(z_accel*9.81)*(dt);
 8000ac6:	4b41      	ldr	r3, [pc, #260]	@ (8000bcc <main+0x26c>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fe12 	bl	80006f4 <__aeabi_f2d>
 8000ad0:	4604      	mov	r4, r0
 8000ad2:	460d      	mov	r5, r1
 8000ad4:	4b3a      	ldr	r3, [pc, #232]	@ (8000bc0 <main+0x260>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff fe0b 	bl	80006f4 <__aeabi_f2d>
 8000ade:	a330      	add	r3, pc, #192	@ (adr r3, 8000ba0 <main+0x240>)
 8000ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae4:	f7ff fb78 	bl	80001d8 <__aeabi_dmul>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	460b      	mov	r3, r1
 8000aec:	4690      	mov	r8, r2
 8000aee:	4699      	mov	r9, r3
 8000af0:	4b30      	ldr	r3, [pc, #192]	@ (8000bb4 <main+0x254>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff fdfd 	bl	80006f4 <__aeabi_f2d>
 8000afa:	4602      	mov	r2, r0
 8000afc:	460b      	mov	r3, r1
 8000afe:	4640      	mov	r0, r8
 8000b00:	4649      	mov	r1, r9
 8000b02:	f7ff fb69 	bl	80001d8 <__aeabi_dmul>
 8000b06:	4602      	mov	r2, r0
 8000b08:	460b      	mov	r3, r1
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	4629      	mov	r1, r5
 8000b0e:	f7ff fc93 	bl	8000438 <__adddf3>
 8000b12:	4602      	mov	r2, r0
 8000b14:	460b      	mov	r3, r1
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f7ff fe43 	bl	80007a4 <__aeabi_d2f>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	4a2a      	ldr	r2, [pc, #168]	@ (8000bcc <main+0x26c>)
 8000b22:	6013      	str	r3, [r2, #0]

		 x_pos =  x_pos+(x_vel)*(dt); //Velocity in m/s
 8000b24:	4b27      	ldr	r3, [pc, #156]	@ (8000bc4 <main+0x264>)
 8000b26:	ed93 7a00 	vldr	s14, [r3]
 8000b2a:	4b22      	ldr	r3, [pc, #136]	@ (8000bb4 <main+0x254>)
 8000b2c:	edd3 7a00 	vldr	s15, [r3]
 8000b30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b34:	4b26      	ldr	r3, [pc, #152]	@ (8000bd0 <main+0x270>)
 8000b36:	edd3 7a00 	vldr	s15, [r3]
 8000b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b3e:	4b24      	ldr	r3, [pc, #144]	@ (8000bd0 <main+0x270>)
 8000b40:	edc3 7a00 	vstr	s15, [r3]
		 y_pos =  y_pos+(y_vel)*(dt);
 8000b44:	4b20      	ldr	r3, [pc, #128]	@ (8000bc8 <main+0x268>)
 8000b46:	ed93 7a00 	vldr	s14, [r3]
 8000b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb4 <main+0x254>)
 8000b4c:	edd3 7a00 	vldr	s15, [r3]
 8000b50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b54:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd4 <main+0x274>)
 8000b56:	edd3 7a00 	vldr	s15, [r3]
 8000b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd4 <main+0x274>)
 8000b60:	edc3 7a00 	vstr	s15, [r3]
		 z_pos =  z_pos+(z_vel)*(dt);
 8000b64:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <main+0x26c>)
 8000b66:	ed93 7a00 	vldr	s14, [r3]
 8000b6a:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <main+0x254>)
 8000b6c:	edd3 7a00 	vldr	s15, [r3]
 8000b70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b74:	4b18      	ldr	r3, [pc, #96]	@ (8000bd8 <main+0x278>)
 8000b76:	edd3 7a00 	vldr	s15, [r3]
 8000b7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b7e:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <main+0x278>)
 8000b80:	edc3 7a00 	vstr	s15, [r3]

		 lastTime = HAL_GetTick();
 8000b84:	f000 faf4 	bl	8001170 <HAL_GetTick>
 8000b88:	60b8      	str	r0, [r7, #8]
	 }

 	 HAL_Delay(2);
 8000b8a:	2002      	movs	r0, #2
 8000b8c:	f000 fafc 	bl	8001188 <HAL_Delay>
	 ret = MPU6050_getAccel(&hi2c1, (MPU6050_ADDR << 1), &accel_buf); //Read accelerations
 8000b90:	e704      	b.n	800099c <main+0x3c>
 8000b92:	bf00      	nop
 8000b94:	f3af 8000 	nop.w
 8000b98:	1cac0831 	.word	0x1cac0831
 8000b9c:	3fef645a 	.word	0x3fef645a
 8000ba0:	51eb851f 	.word	0x51eb851f
 8000ba4:	40239eb8 	.word	0x40239eb8
 8000ba8:	20000028 	.word	0x20000028
 8000bac:	20000104 	.word	0x20000104
 8000bb0:	3a83126f 	.word	0x3a83126f
 8000bb4:	20000134 	.word	0x20000134
 8000bb8:	20000110 	.word	0x20000110
 8000bbc:	20000114 	.word	0x20000114
 8000bc0:	20000118 	.word	0x20000118
 8000bc4:	2000011c 	.word	0x2000011c
 8000bc8:	20000120 	.word	0x20000120
 8000bcc:	20000124 	.word	0x20000124
 8000bd0:	20000128 	.word	0x20000128
 8000bd4:	2000012c 	.word	0x2000012c
 8000bd8:	20000130 	.word	0x20000130

08000bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b0a6      	sub	sp, #152	@ 0x98
 8000be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000be2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000be6:	2228      	movs	r2, #40	@ 0x28
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f003 fc2b 	bl	8004446 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2258      	movs	r2, #88	@ 0x58
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f003 fc1d 	bl	8004446 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c10:	2301      	movs	r3, #1
 8000c12:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c14:	2310      	movs	r3, #16
 8000c16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c28:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000c2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000c30:	2300      	movs	r3, #0
 8000c32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c36:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f001 fb74 	bl	8002328 <HAL_RCC_OscConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c46:	f000 f8ff 	bl	8000e48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c4a:	230f      	movs	r3, #15
 8000c4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c5a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c60:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c64:	2102      	movs	r1, #2
 8000c66:	4618      	mov	r0, r3
 8000c68:	f002 fb82 	bl	8003370 <HAL_RCC_ClockConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c72:	f000 f8e9 	bl	8000e48 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000c76:	2322      	movs	r3, #34	@ 0x22
 8000c78:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	4618      	mov	r0, r3
 8000c86:	f002 fd85 	bl	8003794 <HAL_RCCEx_PeriphCLKConfig>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000c90:	f000 f8da 	bl	8000e48 <Error_Handler>
  }
}
 8000c94:	bf00      	nop
 8000c96:	3798      	adds	r7, #152	@ 0x98
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d14 <MX_I2C1_Init+0x78>)
 8000ca4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000ca8:	4a1b      	ldr	r2, [pc, #108]	@ (8000d18 <MX_I2C1_Init+0x7c>)
 8000caa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cac:	4b18      	ldr	r3, [pc, #96]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cb2:	4b17      	ldr	r3, [pc, #92]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cb8:	4b15      	ldr	r3, [pc, #84]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cbe:	4b14      	ldr	r3, [pc, #80]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cc4:	4b12      	ldr	r3, [pc, #72]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cca:	4b11      	ldr	r3, [pc, #68]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cd6:	480e      	ldr	r0, [pc, #56]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cd8:	f000 fd02 	bl	80016e0 <HAL_I2C_Init>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ce2:	f000 f8b1 	bl	8000e48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4809      	ldr	r0, [pc, #36]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cea:	f001 fa85 	bl	80021f8 <HAL_I2CEx_ConfigAnalogFilter>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000cf4:	f000 f8a8 	bl	8000e48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4805      	ldr	r0, [pc, #20]	@ (8000d10 <MX_I2C1_Init+0x74>)
 8000cfc:	f001 fac7 	bl	800228e <HAL_I2CEx_ConfigDigitalFilter>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d06:	f000 f89f 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000028 	.word	0x20000028
 8000d14:	40005400 	.word	0x40005400
 8000d18:	00201d2b 	.word	0x00201d2b

08000d1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d22:	4a15      	ldr	r2, [pc, #84]	@ (8000d78 <MX_USART2_UART_Init+0x5c>)
 8000d24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000d26:	4b13      	ldr	r3, [pc, #76]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d28:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000d2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d34:	4b0f      	ldr	r3, [pc, #60]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d42:	220c      	movs	r2, #12
 8000d44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d4c:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d52:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d58:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d5e:	4805      	ldr	r0, [pc, #20]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d60:	f002 ff34 	bl	8003bcc <HAL_UART_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d6a:	f000 f86d 	bl	8000e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	2000007c 	.word	0x2000007c
 8000d78:	40004400 	.word	0x40004400

08000d7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	@ 0x28
 8000d80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d82:	f107 0314 	add.w	r3, r7, #20
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]
 8000d8e:	60da      	str	r2, [r3, #12]
 8000d90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d92:	4b2b      	ldr	r3, [pc, #172]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000d94:	695b      	ldr	r3, [r3, #20]
 8000d96:	4a2a      	ldr	r2, [pc, #168]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000d98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000d9c:	6153      	str	r3, [r2, #20]
 8000d9e:	4b28      	ldr	r3, [pc, #160]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000da6:	613b      	str	r3, [r7, #16]
 8000da8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000daa:	4b25      	ldr	r3, [pc, #148]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000dac:	695b      	ldr	r3, [r3, #20]
 8000dae:	4a24      	ldr	r2, [pc, #144]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000db0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000db4:	6153      	str	r3, [r2, #20]
 8000db6:	4b22      	ldr	r3, [pc, #136]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000dc4:	695b      	ldr	r3, [r3, #20]
 8000dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000dc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dcc:	6153      	str	r3, [r2, #20]
 8000dce:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000dd0:	695b      	ldr	r3, [r3, #20]
 8000dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	4b19      	ldr	r3, [pc, #100]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	4a18      	ldr	r2, [pc, #96]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000de0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000de4:	6153      	str	r3, [r2, #20]
 8000de6:	4b16      	ldr	r3, [pc, #88]	@ (8000e40 <MX_GPIO_Init+0xc4>)
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2120      	movs	r1, #32
 8000df6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dfa:	f000 fc59 	bl	80016b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000dfe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e04:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	4619      	mov	r1, r3
 8000e14:	480b      	ldr	r0, [pc, #44]	@ (8000e44 <MX_GPIO_Init+0xc8>)
 8000e16:	f000 fac1 	bl	800139c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e1a:	2320      	movs	r3, #32
 8000e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e26:	2300      	movs	r3, #0
 8000e28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e2a:	f107 0314 	add.w	r3, r7, #20
 8000e2e:	4619      	mov	r1, r3
 8000e30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e34:	f000 fab2 	bl	800139c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e38:	bf00      	nop
 8000e3a:	3728      	adds	r7, #40	@ 0x28
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40021000 	.word	0x40021000
 8000e44:	48000800 	.word	0x48000800

08000e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e4c:	b672      	cpsid	i
}
 8000e4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <Error_Handler+0x8>

08000e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e98 <HAL_MspInit+0x44>)
 8000e5c:	699b      	ldr	r3, [r3, #24]
 8000e5e:	4a0e      	ldr	r2, [pc, #56]	@ (8000e98 <HAL_MspInit+0x44>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	6193      	str	r3, [r2, #24]
 8000e66:	4b0c      	ldr	r3, [pc, #48]	@ (8000e98 <HAL_MspInit+0x44>)
 8000e68:	699b      	ldr	r3, [r3, #24]
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e72:	4b09      	ldr	r3, [pc, #36]	@ (8000e98 <HAL_MspInit+0x44>)
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	4a08      	ldr	r2, [pc, #32]	@ (8000e98 <HAL_MspInit+0x44>)
 8000e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e7c:	61d3      	str	r3, [r2, #28]
 8000e7e:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <HAL_MspInit+0x44>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e86:	603b      	str	r3, [r7, #0]
 8000e88:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e8a:	2007      	movs	r0, #7
 8000e8c:	f000 fa52 	bl	8001334 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e90:	bf00      	nop
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	40021000 	.word	0x40021000

08000e9c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b08a      	sub	sp, #40	@ 0x28
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a26      	ldr	r2, [pc, #152]	@ (8000f54 <HAL_I2C_MspInit+0xb8>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d145      	bne.n	8000f4a <HAL_I2C_MspInit+0xae>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ebe:	4b26      	ldr	r3, [pc, #152]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000ec0:	695b      	ldr	r3, [r3, #20]
 8000ec2:	4a25      	ldr	r2, [pc, #148]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000ec4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec8:	6153      	str	r3, [r2, #20]
 8000eca:	4b23      	ldr	r3, [pc, #140]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000ecc:	695b      	ldr	r3, [r3, #20]
 8000ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed6:	4b20      	ldr	r3, [pc, #128]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000ed8:	695b      	ldr	r3, [r3, #20]
 8000eda:	4a1f      	ldr	r2, [pc, #124]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000edc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ee0:	6153      	str	r3, [r2, #20]
 8000ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000eee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ef4:	2312      	movs	r3, #18
 8000ef6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f00:	2304      	movs	r3, #4
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	4619      	mov	r1, r3
 8000f0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f0e:	f000 fa45 	bl	800139c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f12:	2380      	movs	r3, #128	@ 0x80
 8000f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f16:	2312      	movs	r3, #18
 8000f18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f22:	2304      	movs	r3, #4
 8000f24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	480b      	ldr	r0, [pc, #44]	@ (8000f5c <HAL_I2C_MspInit+0xc0>)
 8000f2e:	f000 fa35 	bl	800139c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f32:	4b09      	ldr	r3, [pc, #36]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	4a08      	ldr	r2, [pc, #32]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000f38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f3c:	61d3      	str	r3, [r2, #28]
 8000f3e:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <HAL_I2C_MspInit+0xbc>)
 8000f40:	69db      	ldr	r3, [r3, #28]
 8000f42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f4a:	bf00      	nop
 8000f4c:	3728      	adds	r7, #40	@ 0x28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40005400 	.word	0x40005400
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	48000400 	.word	0x48000400

08000f60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08a      	sub	sp, #40	@ 0x28
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a17      	ldr	r2, [pc, #92]	@ (8000fdc <HAL_UART_MspInit+0x7c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d128      	bne.n	8000fd4 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f82:	4b17      	ldr	r3, [pc, #92]	@ (8000fe0 <HAL_UART_MspInit+0x80>)
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	4a16      	ldr	r2, [pc, #88]	@ (8000fe0 <HAL_UART_MspInit+0x80>)
 8000f88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f8c:	61d3      	str	r3, [r2, #28]
 8000f8e:	4b14      	ldr	r3, [pc, #80]	@ (8000fe0 <HAL_UART_MspInit+0x80>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f96:	613b      	str	r3, [r7, #16]
 8000f98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9a:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <HAL_UART_MspInit+0x80>)
 8000f9c:	695b      	ldr	r3, [r3, #20]
 8000f9e:	4a10      	ldr	r2, [pc, #64]	@ (8000fe0 <HAL_UART_MspInit+0x80>)
 8000fa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fa4:	6153      	str	r3, [r2, #20]
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe0 <HAL_UART_MspInit+0x80>)
 8000fa8:	695b      	ldr	r3, [r3, #20]
 8000faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fb2:	230c      	movs	r3, #12
 8000fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fc2:	2307      	movs	r3, #7
 8000fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fd0:	f000 f9e4 	bl	800139c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000fd4:	bf00      	nop
 8000fd6:	3728      	adds	r7, #40	@ 0x28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40004400 	.word	0x40004400
 8000fe0:	40021000 	.word	0x40021000

08000fe4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <NMI_Handler+0x4>

08000fec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <HardFault_Handler+0x4>

08000ff4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <MemManage_Handler+0x4>

08000ffc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <BusFault_Handler+0x4>

08001004 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <UsageFault_Handler+0x4>

0800100c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800103a:	f000 f885 	bl	8001148 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001048:	4b06      	ldr	r3, [pc, #24]	@ (8001064 <SystemInit+0x20>)
 800104a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800104e:	4a05      	ldr	r2, [pc, #20]	@ (8001064 <SystemInit+0x20>)
 8001050:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001054:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001068:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010a0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800106c:	f7ff ffea 	bl	8001044 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001070:	480c      	ldr	r0, [pc, #48]	@ (80010a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001072:	490d      	ldr	r1, [pc, #52]	@ (80010a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001074:	4a0d      	ldr	r2, [pc, #52]	@ (80010ac <LoopForever+0xe>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001078:	e002      	b.n	8001080 <LoopCopyDataInit>

0800107a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800107a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800107c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800107e:	3304      	adds	r3, #4

08001080 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001080:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001082:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001084:	d3f9      	bcc.n	800107a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001086:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001088:	4c0a      	ldr	r4, [pc, #40]	@ (80010b4 <LoopForever+0x16>)
  movs r3, #0
 800108a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800108c:	e001      	b.n	8001092 <LoopFillZerobss>

0800108e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800108e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001090:	3204      	adds	r2, #4

08001092 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001092:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001094:	d3fb      	bcc.n	800108e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001096:	f003 f9df 	bl	8004458 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800109a:	f7ff fc61 	bl	8000960 <main>

0800109e <LoopForever>:

LoopForever:
    b LoopForever
 800109e:	e7fe      	b.n	800109e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80010a0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80010a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80010ac:	080044f8 	.word	0x080044f8
  ldr r2, =_sbss
 80010b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80010b4:	2000013c 	.word	0x2000013c

080010b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010b8:	e7fe      	b.n	80010b8 <ADC1_2_IRQHandler>
	...

080010bc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c0:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <HAL_Init+0x28>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a07      	ldr	r2, [pc, #28]	@ (80010e4 <HAL_Init+0x28>)
 80010c6:	f043 0310 	orr.w	r3, r3, #16
 80010ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010cc:	2003      	movs	r0, #3
 80010ce:	f000 f931 	bl	8001334 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010d2:	2000      	movs	r0, #0
 80010d4:	f000 f808 	bl	80010e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010d8:	f7ff febc 	bl	8000e54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40022000 	.word	0x40022000

080010e8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f0:	4b12      	ldr	r3, [pc, #72]	@ (800113c <HAL_InitTick+0x54>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_InitTick+0x58>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001102:	fbb2 f3f3 	udiv	r3, r2, r3
 8001106:	4618      	mov	r0, r3
 8001108:	f000 f93b 	bl	8001382 <HAL_SYSTICK_Config>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e00e      	b.n	8001134 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b0f      	cmp	r3, #15
 800111a:	d80a      	bhi.n	8001132 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800111c:	2200      	movs	r2, #0
 800111e:	6879      	ldr	r1, [r7, #4]
 8001120:	f04f 30ff 	mov.w	r0, #4294967295
 8001124:	f000 f911 	bl	800134a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001128:	4a06      	ldr	r2, [pc, #24]	@ (8001144 <HAL_InitTick+0x5c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800112e:	2300      	movs	r3, #0
 8001130:	e000      	b.n	8001134 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000000 	.word	0x20000000
 8001140:	20000008 	.word	0x20000008
 8001144:	20000004 	.word	0x20000004

08001148 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800114c:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <HAL_IncTick+0x20>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	461a      	mov	r2, r3
 8001152:	4b06      	ldr	r3, [pc, #24]	@ (800116c <HAL_IncTick+0x24>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4413      	add	r3, r2
 8001158:	4a04      	ldr	r2, [pc, #16]	@ (800116c <HAL_IncTick+0x24>)
 800115a:	6013      	str	r3, [r2, #0]
}
 800115c:	bf00      	nop
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	20000008 	.word	0x20000008
 800116c:	20000138 	.word	0x20000138

08001170 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return uwTick;  
 8001174:	4b03      	ldr	r3, [pc, #12]	@ (8001184 <HAL_GetTick+0x14>)
 8001176:	681b      	ldr	r3, [r3, #0]
}
 8001178:	4618      	mov	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	20000138 	.word	0x20000138

08001188 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001190:	f7ff ffee 	bl	8001170 <HAL_GetTick>
 8001194:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a0:	d005      	beq.n	80011ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011a2:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <HAL_Delay+0x44>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	461a      	mov	r2, r3
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	4413      	add	r3, r2
 80011ac:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80011ae:	bf00      	nop
 80011b0:	f7ff ffde 	bl	8001170 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d8f7      	bhi.n	80011b0 <HAL_Delay+0x28>
  {
  }
}
 80011c0:	bf00      	nop
 80011c2:	bf00      	nop
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000008 	.word	0x20000008

080011d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <__NVIC_SetPriorityGrouping+0x44>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011e6:	68ba      	ldr	r2, [r7, #8]
 80011e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011ec:	4013      	ands	r3, r2
 80011ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001200:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001202:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <__NVIC_SetPriorityGrouping+0x44>)
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	60d3      	str	r3, [r2, #12]
}
 8001208:	bf00      	nop
 800120a:	3714      	adds	r7, #20
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800121c:	4b04      	ldr	r3, [pc, #16]	@ (8001230 <__NVIC_GetPriorityGrouping+0x18>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	0a1b      	lsrs	r3, r3, #8
 8001222:	f003 0307 	and.w	r3, r3, #7
}
 8001226:	4618      	mov	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	6039      	str	r1, [r7, #0]
 800123e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001244:	2b00      	cmp	r3, #0
 8001246:	db0a      	blt.n	800125e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	b2da      	uxtb	r2, r3
 800124c:	490c      	ldr	r1, [pc, #48]	@ (8001280 <__NVIC_SetPriority+0x4c>)
 800124e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001252:	0112      	lsls	r2, r2, #4
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	440b      	add	r3, r1
 8001258:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800125c:	e00a      	b.n	8001274 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	b2da      	uxtb	r2, r3
 8001262:	4908      	ldr	r1, [pc, #32]	@ (8001284 <__NVIC_SetPriority+0x50>)
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	f003 030f 	and.w	r3, r3, #15
 800126a:	3b04      	subs	r3, #4
 800126c:	0112      	lsls	r2, r2, #4
 800126e:	b2d2      	uxtb	r2, r2
 8001270:	440b      	add	r3, r1
 8001272:	761a      	strb	r2, [r3, #24]
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	e000e100 	.word	0xe000e100
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001288:	b480      	push	{r7}
 800128a:	b089      	sub	sp, #36	@ 0x24
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	f003 0307 	and.w	r3, r3, #7
 800129a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	f1c3 0307 	rsb	r3, r3, #7
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	bf28      	it	cs
 80012a6:	2304      	movcs	r3, #4
 80012a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	3304      	adds	r3, #4
 80012ae:	2b06      	cmp	r3, #6
 80012b0:	d902      	bls.n	80012b8 <NVIC_EncodePriority+0x30>
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	3b03      	subs	r3, #3
 80012b6:	e000      	b.n	80012ba <NVIC_EncodePriority+0x32>
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012bc:	f04f 32ff 	mov.w	r2, #4294967295
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	43da      	mvns	r2, r3
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	401a      	ands	r2, r3
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012d0:	f04f 31ff 	mov.w	r1, #4294967295
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	fa01 f303 	lsl.w	r3, r1, r3
 80012da:	43d9      	mvns	r1, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e0:	4313      	orrs	r3, r2
         );
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3724      	adds	r7, #36	@ 0x24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
	...

080012f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001300:	d301      	bcc.n	8001306 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001302:	2301      	movs	r3, #1
 8001304:	e00f      	b.n	8001326 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001306:	4a0a      	ldr	r2, [pc, #40]	@ (8001330 <SysTick_Config+0x40>)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3b01      	subs	r3, #1
 800130c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800130e:	210f      	movs	r1, #15
 8001310:	f04f 30ff 	mov.w	r0, #4294967295
 8001314:	f7ff ff8e 	bl	8001234 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001318:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <SysTick_Config+0x40>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800131e:	4b04      	ldr	r3, [pc, #16]	@ (8001330 <SysTick_Config+0x40>)
 8001320:	2207      	movs	r2, #7
 8001322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	e000e010 	.word	0xe000e010

08001334 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ff47 	bl	80011d0 <__NVIC_SetPriorityGrouping>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b086      	sub	sp, #24
 800134e:	af00      	add	r7, sp, #0
 8001350:	4603      	mov	r3, r0
 8001352:	60b9      	str	r1, [r7, #8]
 8001354:	607a      	str	r2, [r7, #4]
 8001356:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800135c:	f7ff ff5c 	bl	8001218 <__NVIC_GetPriorityGrouping>
 8001360:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	68b9      	ldr	r1, [r7, #8]
 8001366:	6978      	ldr	r0, [r7, #20]
 8001368:	f7ff ff8e 	bl	8001288 <NVIC_EncodePriority>
 800136c:	4602      	mov	r2, r0
 800136e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001372:	4611      	mov	r1, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff5d 	bl	8001234 <__NVIC_SetPriority>
}
 800137a:	bf00      	nop
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ffb0 	bl	80012f0 <SysTick_Config>
 8001390:	4603      	mov	r3, r0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800139c:	b480      	push	{r7}
 800139e:	b087      	sub	sp, #28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013aa:	e160      	b.n	800166e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	2101      	movs	r1, #1
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	4013      	ands	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 8152 	beq.w	8001668 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 0303 	and.w	r3, r3, #3
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d005      	beq.n	80013dc <HAL_GPIO_Init+0x40>
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 0303 	and.w	r3, r3, #3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d130      	bne.n	800143e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2203      	movs	r2, #3
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	4013      	ands	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	68da      	ldr	r2, [r3, #12]
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001412:	2201      	movs	r2, #1
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	43db      	mvns	r3, r3
 800141c:	693a      	ldr	r2, [r7, #16]
 800141e:	4013      	ands	r3, r2
 8001420:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	091b      	lsrs	r3, r3, #4
 8001428:	f003 0201 	and.w	r2, r3, #1
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f003 0303 	and.w	r3, r3, #3
 8001446:	2b03      	cmp	r3, #3
 8001448:	d017      	beq.n	800147a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	2203      	movs	r2, #3
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43db      	mvns	r3, r3
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	4013      	ands	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	689a      	ldr	r2, [r3, #8]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 0303 	and.w	r3, r3, #3
 8001482:	2b02      	cmp	r3, #2
 8001484:	d123      	bne.n	80014ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	08da      	lsrs	r2, r3, #3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3208      	adds	r2, #8
 800148e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001492:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	220f      	movs	r2, #15
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43db      	mvns	r3, r3
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	4013      	ands	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	691a      	ldr	r2, [r3, #16]
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	f003 0307 	and.w	r3, r3, #7
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	08da      	lsrs	r2, r3, #3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3208      	adds	r2, #8
 80014c8:	6939      	ldr	r1, [r7, #16]
 80014ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	2203      	movs	r2, #3
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43db      	mvns	r3, r3
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	4013      	ands	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f003 0203 	and.w	r2, r3, #3
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 80ac 	beq.w	8001668 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001510:	4b5e      	ldr	r3, [pc, #376]	@ (800168c <HAL_GPIO_Init+0x2f0>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4a5d      	ldr	r2, [pc, #372]	@ (800168c <HAL_GPIO_Init+0x2f0>)
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	6193      	str	r3, [r2, #24]
 800151c:	4b5b      	ldr	r3, [pc, #364]	@ (800168c <HAL_GPIO_Init+0x2f0>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001528:	4a59      	ldr	r2, [pc, #356]	@ (8001690 <HAL_GPIO_Init+0x2f4>)
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	089b      	lsrs	r3, r3, #2
 800152e:	3302      	adds	r3, #2
 8001530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	220f      	movs	r2, #15
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4013      	ands	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001552:	d025      	beq.n	80015a0 <HAL_GPIO_Init+0x204>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a4f      	ldr	r2, [pc, #316]	@ (8001694 <HAL_GPIO_Init+0x2f8>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d01f      	beq.n	800159c <HAL_GPIO_Init+0x200>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4a4e      	ldr	r2, [pc, #312]	@ (8001698 <HAL_GPIO_Init+0x2fc>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d019      	beq.n	8001598 <HAL_GPIO_Init+0x1fc>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	4a4d      	ldr	r2, [pc, #308]	@ (800169c <HAL_GPIO_Init+0x300>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d013      	beq.n	8001594 <HAL_GPIO_Init+0x1f8>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4a4c      	ldr	r2, [pc, #304]	@ (80016a0 <HAL_GPIO_Init+0x304>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d00d      	beq.n	8001590 <HAL_GPIO_Init+0x1f4>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a4b      	ldr	r2, [pc, #300]	@ (80016a4 <HAL_GPIO_Init+0x308>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d007      	beq.n	800158c <HAL_GPIO_Init+0x1f0>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a4a      	ldr	r2, [pc, #296]	@ (80016a8 <HAL_GPIO_Init+0x30c>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d101      	bne.n	8001588 <HAL_GPIO_Init+0x1ec>
 8001584:	2306      	movs	r3, #6
 8001586:	e00c      	b.n	80015a2 <HAL_GPIO_Init+0x206>
 8001588:	2307      	movs	r3, #7
 800158a:	e00a      	b.n	80015a2 <HAL_GPIO_Init+0x206>
 800158c:	2305      	movs	r3, #5
 800158e:	e008      	b.n	80015a2 <HAL_GPIO_Init+0x206>
 8001590:	2304      	movs	r3, #4
 8001592:	e006      	b.n	80015a2 <HAL_GPIO_Init+0x206>
 8001594:	2303      	movs	r3, #3
 8001596:	e004      	b.n	80015a2 <HAL_GPIO_Init+0x206>
 8001598:	2302      	movs	r3, #2
 800159a:	e002      	b.n	80015a2 <HAL_GPIO_Init+0x206>
 800159c:	2301      	movs	r3, #1
 800159e:	e000      	b.n	80015a2 <HAL_GPIO_Init+0x206>
 80015a0:	2300      	movs	r3, #0
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	f002 0203 	and.w	r2, r2, #3
 80015a8:	0092      	lsls	r2, r2, #2
 80015aa:	4093      	lsls	r3, r2
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015b2:	4937      	ldr	r1, [pc, #220]	@ (8001690 <HAL_GPIO_Init+0x2f4>)
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	089b      	lsrs	r3, r3, #2
 80015b8:	3302      	adds	r3, #2
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015c0:	4b3a      	ldr	r3, [pc, #232]	@ (80016ac <HAL_GPIO_Init+0x310>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	43db      	mvns	r3, r3
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4013      	ands	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d003      	beq.n	80015e4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015e4:	4a31      	ldr	r2, [pc, #196]	@ (80016ac <HAL_GPIO_Init+0x310>)
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015ea:	4b30      	ldr	r3, [pc, #192]	@ (80016ac <HAL_GPIO_Init+0x310>)
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	43db      	mvns	r3, r3
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	4013      	ands	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4313      	orrs	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800160e:	4a27      	ldr	r2, [pc, #156]	@ (80016ac <HAL_GPIO_Init+0x310>)
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001614:	4b25      	ldr	r3, [pc, #148]	@ (80016ac <HAL_GPIO_Init+0x310>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	43db      	mvns	r3, r3
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	4013      	ands	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	4313      	orrs	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001638:	4a1c      	ldr	r2, [pc, #112]	@ (80016ac <HAL_GPIO_Init+0x310>)
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800163e:	4b1b      	ldr	r3, [pc, #108]	@ (80016ac <HAL_GPIO_Init+0x310>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	43db      	mvns	r3, r3
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	4013      	ands	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4313      	orrs	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001662:	4a12      	ldr	r2, [pc, #72]	@ (80016ac <HAL_GPIO_Init+0x310>)
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	3301      	adds	r3, #1
 800166c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	fa22 f303 	lsr.w	r3, r2, r3
 8001678:	2b00      	cmp	r3, #0
 800167a:	f47f ae97 	bne.w	80013ac <HAL_GPIO_Init+0x10>
  }
}
 800167e:	bf00      	nop
 8001680:	bf00      	nop
 8001682:	371c      	adds	r7, #28
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	40021000 	.word	0x40021000
 8001690:	40010000 	.word	0x40010000
 8001694:	48000400 	.word	0x48000400
 8001698:	48000800 	.word	0x48000800
 800169c:	48000c00 	.word	0x48000c00
 80016a0:	48001000 	.word	0x48001000
 80016a4:	48001400 	.word	0x48001400
 80016a8:	48001800 	.word	0x48001800
 80016ac:	40010400 	.word	0x40010400

080016b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]
 80016bc:	4613      	mov	r3, r2
 80016be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016c0:	787b      	ldrb	r3, [r7, #1]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016c6:	887a      	ldrh	r2, [r7, #2]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016cc:	e002      	b.n	80016d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016ce:	887a      	ldrh	r2, [r7, #2]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e08d      	b.n	800180e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d106      	bne.n	800170c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff fbc8 	bl	8000e9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2224      	movs	r2, #36	@ 0x24
 8001710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f022 0201 	bic.w	r2, r2, #1
 8001722:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001730:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001740:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	68db      	ldr	r3, [r3, #12]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d107      	bne.n	800175a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689a      	ldr	r2, [r3, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	e006      	b.n	8001768 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689a      	ldr	r2, [r3, #8]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001766:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	2b02      	cmp	r3, #2
 800176e:	d108      	bne.n	8001782 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	e007      	b.n	8001792 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	685a      	ldr	r2, [r3, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001790:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	68da      	ldr	r2, [r3, #12]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691a      	ldr	r2, [r3, #16]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	430a      	orrs	r2, r1
 80017ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69d9      	ldr	r1, [r3, #28]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6a1a      	ldr	r2, [r3, #32]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	430a      	orrs	r2, r1
 80017de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f042 0201 	orr.w	r2, r2, #1
 80017ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2220      	movs	r2, #32
 80017fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b088      	sub	sp, #32
 800181c:	af02      	add	r7, sp, #8
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	4608      	mov	r0, r1
 8001822:	4611      	mov	r1, r2
 8001824:	461a      	mov	r2, r3
 8001826:	4603      	mov	r3, r0
 8001828:	817b      	strh	r3, [r7, #10]
 800182a:	460b      	mov	r3, r1
 800182c:	813b      	strh	r3, [r7, #8]
 800182e:	4613      	mov	r3, r2
 8001830:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001838:	b2db      	uxtb	r3, r3
 800183a:	2b20      	cmp	r3, #32
 800183c:	f040 80f9 	bne.w	8001a32 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001840:	6a3b      	ldr	r3, [r7, #32]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d002      	beq.n	800184c <HAL_I2C_Mem_Write+0x34>
 8001846:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001848:	2b00      	cmp	r3, #0
 800184a:	d105      	bne.n	8001858 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001852:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e0ed      	b.n	8001a34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800185e:	2b01      	cmp	r3, #1
 8001860:	d101      	bne.n	8001866 <HAL_I2C_Mem_Write+0x4e>
 8001862:	2302      	movs	r3, #2
 8001864:	e0e6      	b.n	8001a34 <HAL_I2C_Mem_Write+0x21c>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800186e:	f7ff fc7f 	bl	8001170 <HAL_GetTick>
 8001872:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	2319      	movs	r3, #25
 800187a:	2201      	movs	r2, #1
 800187c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f000 fac3 	bl	8001e0c <I2C_WaitOnFlagUntilTimeout>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e0d1      	b.n	8001a34 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2221      	movs	r2, #33	@ 0x21
 8001894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2240      	movs	r2, #64	@ 0x40
 800189c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2200      	movs	r2, #0
 80018a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6a3a      	ldr	r2, [r7, #32]
 80018aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80018b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2200      	movs	r2, #0
 80018b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018b8:	88f8      	ldrh	r0, [r7, #6]
 80018ba:	893a      	ldrh	r2, [r7, #8]
 80018bc:	8979      	ldrh	r1, [r7, #10]
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	9301      	str	r3, [sp, #4]
 80018c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	4603      	mov	r3, r0
 80018c8:	68f8      	ldr	r0, [r7, #12]
 80018ca:	f000 f9d3 	bl	8001c74 <I2C_RequestMemoryWrite>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d005      	beq.n	80018e0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2200      	movs	r2, #0
 80018d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e0a9      	b.n	8001a34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	2bff      	cmp	r3, #255	@ 0xff
 80018e8:	d90e      	bls.n	8001908 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	22ff      	movs	r2, #255	@ 0xff
 80018ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	8979      	ldrh	r1, [r7, #10]
 80018f8:	2300      	movs	r3, #0
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f000 fc47 	bl	8002194 <I2C_TransferConfig>
 8001906:	e00f      	b.n	8001928 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800190c:	b29a      	uxth	r2, r3
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001916:	b2da      	uxtb	r2, r3
 8001918:	8979      	ldrh	r1, [r7, #10]
 800191a:	2300      	movs	r3, #0
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001922:	68f8      	ldr	r0, [r7, #12]
 8001924:	f000 fc36 	bl	8002194 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f000 fac6 	bl	8001ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e07b      	b.n	8001a34 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001940:	781a      	ldrb	r2, [r3, #0]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194c:	1c5a      	adds	r2, r3, #1
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001956:	b29b      	uxth	r3, r3
 8001958:	3b01      	subs	r3, #1
 800195a:	b29a      	uxth	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001964:	3b01      	subs	r3, #1
 8001966:	b29a      	uxth	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001970:	b29b      	uxth	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d034      	beq.n	80019e0 <HAL_I2C_Mem_Write+0x1c8>
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800197a:	2b00      	cmp	r3, #0
 800197c:	d130      	bne.n	80019e0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001984:	2200      	movs	r2, #0
 8001986:	2180      	movs	r1, #128	@ 0x80
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f000 fa3f 	bl	8001e0c <I2C_WaitOnFlagUntilTimeout>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e04d      	b.n	8001a34 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800199c:	b29b      	uxth	r3, r3
 800199e:	2bff      	cmp	r3, #255	@ 0xff
 80019a0:	d90e      	bls.n	80019c0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	22ff      	movs	r2, #255	@ 0xff
 80019a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ac:	b2da      	uxtb	r2, r3
 80019ae:	8979      	ldrh	r1, [r7, #10]
 80019b0:	2300      	movs	r3, #0
 80019b2:	9300      	str	r3, [sp, #0]
 80019b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	f000 fbeb 	bl	8002194 <I2C_TransferConfig>
 80019be:	e00f      	b.n	80019e0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	8979      	ldrh	r1, [r7, #10]
 80019d2:	2300      	movs	r3, #0
 80019d4:	9300      	str	r3, [sp, #0]
 80019d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019da:	68f8      	ldr	r0, [r7, #12]
 80019dc:	f000 fbda 	bl	8002194 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d19e      	bne.n	8001928 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 faac 	bl	8001f4c <I2C_WaitOnSTOPFlagUntilTimeout>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e01a      	b.n	8001a34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2220      	movs	r2, #32
 8001a04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6859      	ldr	r1, [r3, #4]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b0a      	ldr	r3, [pc, #40]	@ (8001a3c <HAL_I2C_Mem_Write+0x224>)
 8001a12:	400b      	ands	r3, r1
 8001a14:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2220      	movs	r2, #32
 8001a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2200      	movs	r2, #0
 8001a22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e000      	b.n	8001a34 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001a32:	2302      	movs	r3, #2
  }
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	fe00e800 	.word	0xfe00e800

08001a40 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af02      	add	r7, sp, #8
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	4608      	mov	r0, r1
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4603      	mov	r3, r0
 8001a50:	817b      	strh	r3, [r7, #10]
 8001a52:	460b      	mov	r3, r1
 8001a54:	813b      	strh	r3, [r7, #8]
 8001a56:	4613      	mov	r3, r2
 8001a58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b20      	cmp	r3, #32
 8001a64:	f040 80fd 	bne.w	8001c62 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a68:	6a3b      	ldr	r3, [r7, #32]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d002      	beq.n	8001a74 <HAL_I2C_Mem_Read+0x34>
 8001a6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d105      	bne.n	8001a80 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a7a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e0f1      	b.n	8001c64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d101      	bne.n	8001a8e <HAL_I2C_Mem_Read+0x4e>
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	e0ea      	b.n	8001c64 <HAL_I2C_Mem_Read+0x224>
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2201      	movs	r2, #1
 8001a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a96:	f7ff fb6b 	bl	8001170 <HAL_GetTick>
 8001a9a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	2319      	movs	r3, #25
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f000 f9af 	bl	8001e0c <I2C_WaitOnFlagUntilTimeout>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e0d5      	b.n	8001c64 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2222      	movs	r2, #34	@ 0x22
 8001abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2240      	movs	r2, #64	@ 0x40
 8001ac4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2200      	movs	r2, #0
 8001acc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	6a3a      	ldr	r2, [r7, #32]
 8001ad2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001ad8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2200      	movs	r2, #0
 8001ade:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ae0:	88f8      	ldrh	r0, [r7, #6]
 8001ae2:	893a      	ldrh	r2, [r7, #8]
 8001ae4:	8979      	ldrh	r1, [r7, #10]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	4603      	mov	r3, r0
 8001af0:	68f8      	ldr	r0, [r7, #12]
 8001af2:	f000 f913 	bl	8001d1c <I2C_RequestMemoryRead>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d005      	beq.n	8001b08 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0ad      	b.n	8001c64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	2bff      	cmp	r3, #255	@ 0xff
 8001b10:	d90e      	bls.n	8001b30 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2201      	movs	r2, #1
 8001b16:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	8979      	ldrh	r1, [r7, #10]
 8001b20:	4b52      	ldr	r3, [pc, #328]	@ (8001c6c <HAL_I2C_Mem_Read+0x22c>)
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b28:	68f8      	ldr	r0, [r7, #12]
 8001b2a:	f000 fb33 	bl	8002194 <I2C_TransferConfig>
 8001b2e:	e00f      	b.n	8001b50 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	8979      	ldrh	r1, [r7, #10]
 8001b42:	4b4a      	ldr	r3, [pc, #296]	@ (8001c6c <HAL_I2C_Mem_Read+0x22c>)
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b4a:	68f8      	ldr	r0, [r7, #12]
 8001b4c:	f000 fb22 	bl	8002194 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b56:	2200      	movs	r2, #0
 8001b58:	2104      	movs	r1, #4
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f000 f956 	bl	8001e0c <I2C_WaitOnFlagUntilTimeout>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e07c      	b.n	8001c64 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7c:	1c5a      	adds	r2, r3, #1
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b86:	3b01      	subs	r3, #1
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	3b01      	subs	r3, #1
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d034      	beq.n	8001c10 <HAL_I2C_Mem_Read+0x1d0>
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d130      	bne.n	8001c10 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2180      	movs	r1, #128	@ 0x80
 8001bb8:	68f8      	ldr	r0, [r7, #12]
 8001bba:	f000 f927 	bl	8001e0c <I2C_WaitOnFlagUntilTimeout>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e04d      	b.n	8001c64 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	2bff      	cmp	r3, #255	@ 0xff
 8001bd0:	d90e      	bls.n	8001bf0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	8979      	ldrh	r1, [r7, #10]
 8001be0:	2300      	movs	r3, #0
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001be8:	68f8      	ldr	r0, [r7, #12]
 8001bea:	f000 fad3 	bl	8002194 <I2C_TransferConfig>
 8001bee:	e00f      	b.n	8001c10 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	8979      	ldrh	r1, [r7, #10]
 8001c02:	2300      	movs	r3, #0
 8001c04:	9300      	str	r3, [sp, #0]
 8001c06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f000 fac2 	bl	8002194 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d19a      	bne.n	8001b50 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c1a:	697a      	ldr	r2, [r7, #20]
 8001c1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f000 f994 	bl	8001f4c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e01a      	b.n	8001c64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2220      	movs	r2, #32
 8001c34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	6859      	ldr	r1, [r3, #4]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b0b      	ldr	r3, [pc, #44]	@ (8001c70 <HAL_I2C_Mem_Read+0x230>)
 8001c42:	400b      	ands	r3, r1
 8001c44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2220      	movs	r2, #32
 8001c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	e000      	b.n	8001c64 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001c62:	2302      	movs	r3, #2
  }
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	80002400 	.word	0x80002400
 8001c70:	fe00e800 	.word	0xfe00e800

08001c74 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af02      	add	r7, sp, #8
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	4608      	mov	r0, r1
 8001c7e:	4611      	mov	r1, r2
 8001c80:	461a      	mov	r2, r3
 8001c82:	4603      	mov	r3, r0
 8001c84:	817b      	strh	r3, [r7, #10]
 8001c86:	460b      	mov	r3, r1
 8001c88:	813b      	strh	r3, [r7, #8]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	8979      	ldrh	r1, [r7, #10]
 8001c94:	4b20      	ldr	r3, [pc, #128]	@ (8001d18 <I2C_RequestMemoryWrite+0xa4>)
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c9c:	68f8      	ldr	r0, [r7, #12]
 8001c9e:	f000 fa79 	bl	8002194 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ca2:	69fa      	ldr	r2, [r7, #28]
 8001ca4:	69b9      	ldr	r1, [r7, #24]
 8001ca6:	68f8      	ldr	r0, [r7, #12]
 8001ca8:	f000 f909 	bl	8001ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e02c      	b.n	8001d10 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d105      	bne.n	8001cc8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cbc:	893b      	ldrh	r3, [r7, #8]
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	629a      	str	r2, [r3, #40]	@ 0x28
 8001cc6:	e015      	b.n	8001cf4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cc8:	893b      	ldrh	r3, [r7, #8]
 8001cca:	0a1b      	lsrs	r3, r3, #8
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	b2da      	uxtb	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cd6:	69fa      	ldr	r2, [r7, #28]
 8001cd8:	69b9      	ldr	r1, [r7, #24]
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	f000 f8ef 	bl	8001ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e012      	b.n	8001d10 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cea:	893b      	ldrh	r3, [r7, #8]
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2180      	movs	r1, #128	@ 0x80
 8001cfe:	68f8      	ldr	r0, [r7, #12]
 8001d00:	f000 f884 	bl	8001e0c <I2C_WaitOnFlagUntilTimeout>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e000      	b.n	8001d10 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001d0e:	2300      	movs	r3, #0
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	80002000 	.word	0x80002000

08001d1c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	4608      	mov	r0, r1
 8001d26:	4611      	mov	r1, r2
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	817b      	strh	r3, [r7, #10]
 8001d2e:	460b      	mov	r3, r1
 8001d30:	813b      	strh	r3, [r7, #8]
 8001d32:	4613      	mov	r3, r2
 8001d34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	8979      	ldrh	r1, [r7, #10]
 8001d3c:	4b20      	ldr	r3, [pc, #128]	@ (8001dc0 <I2C_RequestMemoryRead+0xa4>)
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2300      	movs	r3, #0
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f000 fa26 	bl	8002194 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d48:	69fa      	ldr	r2, [r7, #28]
 8001d4a:	69b9      	ldr	r1, [r7, #24]
 8001d4c:	68f8      	ldr	r0, [r7, #12]
 8001d4e:	f000 f8b6 	bl	8001ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e02c      	b.n	8001db6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d5c:	88fb      	ldrh	r3, [r7, #6]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d105      	bne.n	8001d6e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d62:	893b      	ldrh	r3, [r7, #8]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d6c:	e015      	b.n	8001d9a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d6e:	893b      	ldrh	r3, [r7, #8]
 8001d70:	0a1b      	lsrs	r3, r3, #8
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d7c:	69fa      	ldr	r2, [r7, #28]
 8001d7e:	69b9      	ldr	r1, [r7, #24]
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f000 f89c 	bl	8001ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e012      	b.n	8001db6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d90:	893b      	ldrh	r3, [r7, #8]
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	9300      	str	r3, [sp, #0]
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	2200      	movs	r2, #0
 8001da2:	2140      	movs	r1, #64	@ 0x40
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f000 f831 	bl	8001e0c <I2C_WaitOnFlagUntilTimeout>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e000      	b.n	8001db6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	80002000 	.word	0x80002000

08001dc4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d103      	bne.n	8001de2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2200      	movs	r2, #0
 8001de0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d007      	beq.n	8001e00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	699a      	ldr	r2, [r3, #24]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0201 	orr.w	r2, r2, #1
 8001dfe:	619a      	str	r2, [r3, #24]
  }
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	603b      	str	r3, [r7, #0]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e1c:	e03b      	b.n	8001e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	6839      	ldr	r1, [r7, #0]
 8001e22:	68f8      	ldr	r0, [r7, #12]
 8001e24:	f000 f8d6 	bl	8001fd4 <I2C_IsErrorOccurred>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e041      	b.n	8001eb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e38:	d02d      	beq.n	8001e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e3a:	f7ff f999 	bl	8001170 <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d302      	bcc.n	8001e50 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d122      	bne.n	8001e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	699a      	ldr	r2, [r3, #24]
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	bf0c      	ite	eq
 8001e60:	2301      	moveq	r3, #1
 8001e62:	2300      	movne	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	461a      	mov	r2, r3
 8001e68:	79fb      	ldrb	r3, [r7, #7]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d113      	bne.n	8001e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e72:	f043 0220 	orr.w	r2, r3, #32
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2220      	movs	r2, #32
 8001e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2200      	movs	r2, #0
 8001e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00f      	b.n	8001eb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	699a      	ldr	r2, [r3, #24]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	68ba      	ldr	r2, [r7, #8]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	bf0c      	ite	eq
 8001ea6:	2301      	moveq	r3, #1
 8001ea8:	2300      	movne	r3, #0
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	461a      	mov	r2, r3
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d0b4      	beq.n	8001e1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b084      	sub	sp, #16
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001eca:	e033      	b.n	8001f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	68b9      	ldr	r1, [r7, #8]
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	f000 f87f 	bl	8001fd4 <I2C_IsErrorOccurred>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e031      	b.n	8001f44 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee6:	d025      	beq.n	8001f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ee8:	f7ff f942 	bl	8001170 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d302      	bcc.n	8001efe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d11a      	bne.n	8001f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d013      	beq.n	8001f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f10:	f043 0220 	orr.w	r2, r3, #32
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2220      	movs	r2, #32
 8001f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e007      	b.n	8001f44 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d1c4      	bne.n	8001ecc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3710      	adds	r7, #16
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f58:	e02f      	b.n	8001fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	68b9      	ldr	r1, [r7, #8]
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 f838 	bl	8001fd4 <I2C_IsErrorOccurred>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e02d      	b.n	8001fca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f6e:	f7ff f8ff 	bl	8001170 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	68ba      	ldr	r2, [r7, #8]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d302      	bcc.n	8001f84 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d11a      	bne.n	8001fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	f003 0320 	and.w	r3, r3, #32
 8001f8e:	2b20      	cmp	r3, #32
 8001f90:	d013      	beq.n	8001fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f96:	f043 0220 	orr.w	r2, r3, #32
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2220      	movs	r2, #32
 8001fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e007      	b.n	8001fca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	f003 0320 	and.w	r3, r3, #32
 8001fc4:	2b20      	cmp	r3, #32
 8001fc6:	d1c8      	bne.n	8001f5a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08a      	sub	sp, #40	@ 0x28
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	f003 0310 	and.w	r3, r3, #16
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d068      	beq.n	80020d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2210      	movs	r2, #16
 8002006:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002008:	e049      	b.n	800209e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002010:	d045      	beq.n	800209e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002012:	f7ff f8ad 	bl	8001170 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	429a      	cmp	r2, r3
 8002020:	d302      	bcc.n	8002028 <I2C_IsErrorOccurred+0x54>
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d13a      	bne.n	800209e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002032:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800203a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002046:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800204a:	d121      	bne.n	8002090 <I2C_IsErrorOccurred+0xbc>
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002052:	d01d      	beq.n	8002090 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002054:	7cfb      	ldrb	r3, [r7, #19]
 8002056:	2b20      	cmp	r3, #32
 8002058:	d01a      	beq.n	8002090 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002068:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800206a:	f7ff f881 	bl	8001170 <HAL_GetTick>
 800206e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002070:	e00e      	b.n	8002090 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002072:	f7ff f87d 	bl	8001170 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b19      	cmp	r3, #25
 800207e:	d907      	bls.n	8002090 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002080:	6a3b      	ldr	r3, [r7, #32]
 8002082:	f043 0320 	orr.w	r3, r3, #32
 8002086:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800208e:	e006      	b.n	800209e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	f003 0320 	and.w	r3, r3, #32
 800209a:	2b20      	cmp	r3, #32
 800209c:	d1e9      	bne.n	8002072 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f003 0320 	and.w	r3, r3, #32
 80020a8:	2b20      	cmp	r3, #32
 80020aa:	d003      	beq.n	80020b4 <I2C_IsErrorOccurred+0xe0>
 80020ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d0aa      	beq.n	800200a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80020b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d103      	bne.n	80020c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2220      	movs	r2, #32
 80020c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80020c4:	6a3b      	ldr	r3, [r7, #32]
 80020c6:	f043 0304 	orr.w	r3, r3, #4
 80020ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00b      	beq.n	80020fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80020e4:	6a3b      	ldr	r3, [r7, #32]
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00b      	beq.n	800211e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	f043 0308 	orr.w	r3, r3, #8
 800210c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002116:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00b      	beq.n	8002140 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	f043 0302 	orr.w	r3, r3, #2
 800212e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002138:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002140:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002144:	2b00      	cmp	r3, #0
 8002146:	d01c      	beq.n	8002182 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f7ff fe3b 	bl	8001dc4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6859      	ldr	r1, [r3, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b0d      	ldr	r3, [pc, #52]	@ (8002190 <I2C_IsErrorOccurred+0x1bc>)
 800215a:	400b      	ands	r3, r1
 800215c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002162:	6a3b      	ldr	r3, [r7, #32]
 8002164:	431a      	orrs	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2220      	movs	r2, #32
 800216e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002182:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002186:	4618      	mov	r0, r3
 8002188:	3728      	adds	r7, #40	@ 0x28
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	fe00e800 	.word	0xfe00e800

08002194 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002194:	b480      	push	{r7}
 8002196:	b087      	sub	sp, #28
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	607b      	str	r3, [r7, #4]
 800219e:	460b      	mov	r3, r1
 80021a0:	817b      	strh	r3, [r7, #10]
 80021a2:	4613      	mov	r3, r2
 80021a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80021a6:	897b      	ldrh	r3, [r7, #10]
 80021a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80021ac:	7a7b      	ldrb	r3, [r7, #9]
 80021ae:	041b      	lsls	r3, r3, #16
 80021b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80021b4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80021ba:	6a3b      	ldr	r3, [r7, #32]
 80021bc:	4313      	orrs	r3, r2
 80021be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021c2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	0d5b      	lsrs	r3, r3, #21
 80021ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80021d2:	4b08      	ldr	r3, [pc, #32]	@ (80021f4 <I2C_TransferConfig+0x60>)
 80021d4:	430b      	orrs	r3, r1
 80021d6:	43db      	mvns	r3, r3
 80021d8:	ea02 0103 	and.w	r1, r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80021e6:	bf00      	nop
 80021e8:	371c      	adds	r7, #28
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	03ff63ff 	.word	0x03ff63ff

080021f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b20      	cmp	r3, #32
 800220c:	d138      	bne.n	8002280 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002214:	2b01      	cmp	r3, #1
 8002216:	d101      	bne.n	800221c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002218:	2302      	movs	r3, #2
 800221a:	e032      	b.n	8002282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2224      	movs	r2, #36	@ 0x24
 8002228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 0201 	bic.w	r2, r2, #1
 800223a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800224a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6819      	ldr	r1, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	430a      	orrs	r2, r1
 800225a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f042 0201 	orr.w	r2, r2, #1
 800226a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2220      	movs	r2, #32
 8002270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	e000      	b.n	8002282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002280:	2302      	movs	r3, #2
  }
}
 8002282:	4618      	mov	r0, r3
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800228e:	b480      	push	{r7}
 8002290:	b085      	sub	sp, #20
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
 8002296:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	2b20      	cmp	r3, #32
 80022a2:	d139      	bne.n	8002318 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d101      	bne.n	80022b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e033      	b.n	800231a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2224      	movs	r2, #36	@ 0x24
 80022be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f022 0201 	bic.w	r2, r2, #1
 80022d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80022e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	021b      	lsls	r3, r3, #8
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 0201 	orr.w	r2, r2, #1
 8002302:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2220      	movs	r2, #32
 8002308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002314:	2300      	movs	r3, #0
 8002316:	e000      	b.n	800231a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002318:	2302      	movs	r3, #2
  }
}
 800231a:	4618      	mov	r0, r3
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800232e:	af00      	add	r7, sp, #0
 8002330:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002334:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002338:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800233a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800233e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d102      	bne.n	800234e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	f001 b80a 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800234e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002352:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b00      	cmp	r3, #0
 8002360:	f000 8161 	beq.w	8002626 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002364:	4bae      	ldr	r3, [pc, #696]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 030c 	and.w	r3, r3, #12
 800236c:	2b04      	cmp	r3, #4
 800236e:	d00c      	beq.n	800238a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002370:	4bab      	ldr	r3, [pc, #684]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 030c 	and.w	r3, r3, #12
 8002378:	2b08      	cmp	r3, #8
 800237a:	d157      	bne.n	800242c <HAL_RCC_OscConfig+0x104>
 800237c:	4ba8      	ldr	r3, [pc, #672]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002388:	d150      	bne.n	800242c <HAL_RCC_OscConfig+0x104>
 800238a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800238e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002392:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002396:	fa93 f3a3 	rbit	r3, r3
 800239a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800239e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a2:	fab3 f383 	clz	r3, r3
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80023aa:	d802      	bhi.n	80023b2 <HAL_RCC_OscConfig+0x8a>
 80023ac:	4b9c      	ldr	r3, [pc, #624]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	e015      	b.n	80023de <HAL_RCC_OscConfig+0xb6>
 80023b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023b6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ba:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80023be:	fa93 f3a3 	rbit	r3, r3
 80023c2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80023c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023ca:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80023ce:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80023d2:	fa93 f3a3 	rbit	r3, r3
 80023d6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80023da:	4b91      	ldr	r3, [pc, #580]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 80023dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80023e2:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80023e6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80023ea:	fa92 f2a2 	rbit	r2, r2
 80023ee:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80023f2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80023f6:	fab2 f282 	clz	r2, r2
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	f042 0220 	orr.w	r2, r2, #32
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	f002 021f 	and.w	r2, r2, #31
 8002406:	2101      	movs	r1, #1
 8002408:	fa01 f202 	lsl.w	r2, r1, r2
 800240c:	4013      	ands	r3, r2
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 8108 	beq.w	8002624 <HAL_RCC_OscConfig+0x2fc>
 8002414:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002418:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	f040 80ff 	bne.w	8002624 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	f000 bf9b 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800242c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002430:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800243c:	d106      	bne.n	800244c <HAL_RCC_OscConfig+0x124>
 800243e:	4b78      	ldr	r3, [pc, #480]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a77      	ldr	r2, [pc, #476]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 8002444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	e036      	b.n	80024ba <HAL_RCC_OscConfig+0x192>
 800244c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002450:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10c      	bne.n	8002476 <HAL_RCC_OscConfig+0x14e>
 800245c:	4b70      	ldr	r3, [pc, #448]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a6f      	ldr	r2, [pc, #444]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 8002462:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002466:	6013      	str	r3, [r2, #0]
 8002468:	4b6d      	ldr	r3, [pc, #436]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a6c      	ldr	r2, [pc, #432]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800246e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002472:	6013      	str	r3, [r2, #0]
 8002474:	e021      	b.n	80024ba <HAL_RCC_OscConfig+0x192>
 8002476:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800247a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002486:	d10c      	bne.n	80024a2 <HAL_RCC_OscConfig+0x17a>
 8002488:	4b65      	ldr	r3, [pc, #404]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a64      	ldr	r2, [pc, #400]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800248e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	4b62      	ldr	r3, [pc, #392]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a61      	ldr	r2, [pc, #388]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800249a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	e00b      	b.n	80024ba <HAL_RCC_OscConfig+0x192>
 80024a2:	4b5f      	ldr	r3, [pc, #380]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a5e      	ldr	r2, [pc, #376]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 80024a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024ac:	6013      	str	r3, [r2, #0]
 80024ae:	4b5c      	ldr	r3, [pc, #368]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a5b      	ldr	r2, [pc, #364]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 80024b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024b8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d054      	beq.n	8002574 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ca:	f7fe fe51 	bl	8001170 <HAL_GetTick>
 80024ce:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	e00a      	b.n	80024ea <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024d4:	f7fe fe4c 	bl	8001170 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b64      	cmp	r3, #100	@ 0x64
 80024e2:	d902      	bls.n	80024ea <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	f000 bf3c 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>
 80024ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024ee:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80024f6:	fa93 f3a3 	rbit	r3, r3
 80024fa:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80024fe:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002502:	fab3 f383 	clz	r3, r3
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b3f      	cmp	r3, #63	@ 0x3f
 800250a:	d802      	bhi.n	8002512 <HAL_RCC_OscConfig+0x1ea>
 800250c:	4b44      	ldr	r3, [pc, #272]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	e015      	b.n	800253e <HAL_RCC_OscConfig+0x216>
 8002512:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002516:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800251e:	fa93 f3a3 	rbit	r3, r3
 8002522:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002526:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800252a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800252e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002532:	fa93 f3a3 	rbit	r3, r3
 8002536:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800253a:	4b39      	ldr	r3, [pc, #228]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002542:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8002546:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800254a:	fa92 f2a2 	rbit	r2, r2
 800254e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8002552:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002556:	fab2 f282 	clz	r2, r2
 800255a:	b2d2      	uxtb	r2, r2
 800255c:	f042 0220 	orr.w	r2, r2, #32
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	f002 021f 	and.w	r2, r2, #31
 8002566:	2101      	movs	r1, #1
 8002568:	fa01 f202 	lsl.w	r2, r1, r2
 800256c:	4013      	ands	r3, r2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d0b0      	beq.n	80024d4 <HAL_RCC_OscConfig+0x1ac>
 8002572:	e058      	b.n	8002626 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002574:	f7fe fdfc 	bl	8001170 <HAL_GetTick>
 8002578:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800257c:	e00a      	b.n	8002594 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800257e:	f7fe fdf7 	bl	8001170 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	@ 0x64
 800258c:	d902      	bls.n	8002594 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	f000 bee7 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>
 8002594:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002598:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80025a0:	fa93 f3a3 	rbit	r3, r3
 80025a4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80025a8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ac:	fab3 f383 	clz	r3, r3
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80025b4:	d802      	bhi.n	80025bc <HAL_RCC_OscConfig+0x294>
 80025b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	e015      	b.n	80025e8 <HAL_RCC_OscConfig+0x2c0>
 80025bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025c0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80025c8:	fa93 f3a3 	rbit	r3, r3
 80025cc:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80025d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025d4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80025d8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80025dc:	fa93 f3a3 	rbit	r3, r3
 80025e0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80025e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002620 <HAL_RCC_OscConfig+0x2f8>)
 80025e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025ec:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80025f0:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80025f4:	fa92 f2a2 	rbit	r2, r2
 80025f8:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80025fc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002600:	fab2 f282 	clz	r2, r2
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	f042 0220 	orr.w	r2, r2, #32
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	f002 021f 	and.w	r2, r2, #31
 8002610:	2101      	movs	r1, #1
 8002612:	fa01 f202 	lsl.w	r2, r1, r2
 8002616:	4013      	ands	r3, r2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1b0      	bne.n	800257e <HAL_RCC_OscConfig+0x256>
 800261c:	e003      	b.n	8002626 <HAL_RCC_OscConfig+0x2fe>
 800261e:	bf00      	nop
 8002620:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002624:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002626:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800262a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	f000 816d 	beq.w	8002916 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800263c:	4bcd      	ldr	r3, [pc, #820]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 030c 	and.w	r3, r3, #12
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00c      	beq.n	8002662 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002648:	4bca      	ldr	r3, [pc, #808]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f003 030c 	and.w	r3, r3, #12
 8002650:	2b08      	cmp	r3, #8
 8002652:	d16e      	bne.n	8002732 <HAL_RCC_OscConfig+0x40a>
 8002654:	4bc7      	ldr	r3, [pc, #796]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800265c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002660:	d167      	bne.n	8002732 <HAL_RCC_OscConfig+0x40a>
 8002662:	2302      	movs	r3, #2
 8002664:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002668:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800266c:	fa93 f3a3 	rbit	r3, r3
 8002670:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002674:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002678:	fab3 f383 	clz	r3, r3
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002680:	d802      	bhi.n	8002688 <HAL_RCC_OscConfig+0x360>
 8002682:	4bbc      	ldr	r3, [pc, #752]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	e013      	b.n	80026b0 <HAL_RCC_OscConfig+0x388>
 8002688:	2302      	movs	r3, #2
 800268a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002692:	fa93 f3a3 	rbit	r3, r3
 8002696:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800269a:	2302      	movs	r3, #2
 800269c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80026a0:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80026a4:	fa93 f3a3 	rbit	r3, r3
 80026a8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80026ac:	4bb1      	ldr	r3, [pc, #708]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 80026ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b0:	2202      	movs	r2, #2
 80026b2:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80026b6:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80026ba:	fa92 f2a2 	rbit	r2, r2
 80026be:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80026c2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80026c6:	fab2 f282 	clz	r2, r2
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	f042 0220 	orr.w	r2, r2, #32
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	f002 021f 	and.w	r2, r2, #31
 80026d6:	2101      	movs	r1, #1
 80026d8:	fa01 f202 	lsl.w	r2, r1, r2
 80026dc:	4013      	ands	r3, r2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00a      	beq.n	80026f8 <HAL_RCC_OscConfig+0x3d0>
 80026e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d002      	beq.n	80026f8 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	f000 be35 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f8:	4b9e      	ldr	r3, [pc, #632]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002700:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002704:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	21f8      	movs	r1, #248	@ 0xf8
 800270e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002712:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002716:	fa91 f1a1 	rbit	r1, r1
 800271a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800271e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002722:	fab1 f181 	clz	r1, r1
 8002726:	b2c9      	uxtb	r1, r1
 8002728:	408b      	lsls	r3, r1
 800272a:	4992      	ldr	r1, [pc, #584]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 800272c:	4313      	orrs	r3, r2
 800272e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002730:	e0f1      	b.n	8002916 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002732:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002736:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	2b00      	cmp	r3, #0
 8002740:	f000 8083 	beq.w	800284a <HAL_RCC_OscConfig+0x522>
 8002744:	2301      	movs	r3, #1
 8002746:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002756:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800275a:	fab3 f383 	clz	r3, r3
 800275e:	b2db      	uxtb	r3, r3
 8002760:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002764:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	461a      	mov	r2, r3
 800276c:	2301      	movs	r3, #1
 800276e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002770:	f7fe fcfe 	bl	8001170 <HAL_GetTick>
 8002774:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002778:	e00a      	b.n	8002790 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800277a:	f7fe fcf9 	bl	8001170 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d902      	bls.n	8002790 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	f000 bde9 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>
 8002790:	2302      	movs	r3, #2
 8002792:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002796:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800279a:	fa93 f3a3 	rbit	r3, r3
 800279e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80027a2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a6:	fab3 f383 	clz	r3, r3
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80027ae:	d802      	bhi.n	80027b6 <HAL_RCC_OscConfig+0x48e>
 80027b0:	4b70      	ldr	r3, [pc, #448]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	e013      	b.n	80027de <HAL_RCC_OscConfig+0x4b6>
 80027b6:	2302      	movs	r3, #2
 80027b8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027bc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80027c0:	fa93 f3a3 	rbit	r3, r3
 80027c4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80027c8:	2302      	movs	r3, #2
 80027ca:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80027ce:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80027d2:	fa93 f3a3 	rbit	r3, r3
 80027d6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80027da:	4b66      	ldr	r3, [pc, #408]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 80027dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027de:	2202      	movs	r2, #2
 80027e0:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80027e4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80027e8:	fa92 f2a2 	rbit	r2, r2
 80027ec:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80027f0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80027f4:	fab2 f282 	clz	r2, r2
 80027f8:	b2d2      	uxtb	r2, r2
 80027fa:	f042 0220 	orr.w	r2, r2, #32
 80027fe:	b2d2      	uxtb	r2, r2
 8002800:	f002 021f 	and.w	r2, r2, #31
 8002804:	2101      	movs	r1, #1
 8002806:	fa01 f202 	lsl.w	r2, r1, r2
 800280a:	4013      	ands	r3, r2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0b4      	beq.n	800277a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002810:	4b58      	ldr	r3, [pc, #352]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002818:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800281c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	21f8      	movs	r1, #248	@ 0xf8
 8002826:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800282e:	fa91 f1a1 	rbit	r1, r1
 8002832:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002836:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800283a:	fab1 f181 	clz	r1, r1
 800283e:	b2c9      	uxtb	r1, r1
 8002840:	408b      	lsls	r3, r1
 8002842:	494c      	ldr	r1, [pc, #304]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 8002844:	4313      	orrs	r3, r2
 8002846:	600b      	str	r3, [r1, #0]
 8002848:	e065      	b.n	8002916 <HAL_RCC_OscConfig+0x5ee>
 800284a:	2301      	movs	r3, #1
 800284c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002850:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002854:	fa93 f3a3 	rbit	r3, r3
 8002858:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800285c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002860:	fab3 f383 	clz	r3, r3
 8002864:	b2db      	uxtb	r3, r3
 8002866:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800286a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	461a      	mov	r2, r3
 8002872:	2300      	movs	r3, #0
 8002874:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002876:	f7fe fc7b 	bl	8001170 <HAL_GetTick>
 800287a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800287e:	e00a      	b.n	8002896 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002880:	f7fe fc76 	bl	8001170 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d902      	bls.n	8002896 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	f000 bd66 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>
 8002896:	2302      	movs	r3, #2
 8002898:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80028a0:	fa93 f3a3 	rbit	r3, r3
 80028a4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80028a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ac:	fab3 f383 	clz	r3, r3
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80028b4:	d802      	bhi.n	80028bc <HAL_RCC_OscConfig+0x594>
 80028b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	e013      	b.n	80028e4 <HAL_RCC_OscConfig+0x5bc>
 80028bc:	2302      	movs	r3, #2
 80028be:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80028c6:	fa93 f3a3 	rbit	r3, r3
 80028ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80028ce:	2302      	movs	r3, #2
 80028d0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80028d4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80028d8:	fa93 f3a3 	rbit	r3, r3
 80028dc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80028e0:	4b24      	ldr	r3, [pc, #144]	@ (8002974 <HAL_RCC_OscConfig+0x64c>)
 80028e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e4:	2202      	movs	r2, #2
 80028e6:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80028ea:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80028ee:	fa92 f2a2 	rbit	r2, r2
 80028f2:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80028f6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80028fa:	fab2 f282 	clz	r2, r2
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	f042 0220 	orr.w	r2, r2, #32
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	f002 021f 	and.w	r2, r2, #31
 800290a:	2101      	movs	r1, #1
 800290c:	fa01 f202 	lsl.w	r2, r1, r2
 8002910:	4013      	ands	r3, r2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1b4      	bne.n	8002880 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002916:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800291a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0308 	and.w	r3, r3, #8
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 8119 	beq.w	8002b5e <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800292c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002930:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	695b      	ldr	r3, [r3, #20]
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 8082 	beq.w	8002a42 <HAL_RCC_OscConfig+0x71a>
 800293e:	2301      	movs	r3, #1
 8002940:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002948:	fa93 f3a3 	rbit	r3, r3
 800294c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002950:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002954:	fab3 f383 	clz	r3, r3
 8002958:	b2db      	uxtb	r3, r3
 800295a:	461a      	mov	r2, r3
 800295c:	4b06      	ldr	r3, [pc, #24]	@ (8002978 <HAL_RCC_OscConfig+0x650>)
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	461a      	mov	r2, r3
 8002964:	2301      	movs	r3, #1
 8002966:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002968:	f7fe fc02 	bl	8001170 <HAL_GetTick>
 800296c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002970:	e00f      	b.n	8002992 <HAL_RCC_OscConfig+0x66a>
 8002972:	bf00      	nop
 8002974:	40021000 	.word	0x40021000
 8002978:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800297c:	f7fe fbf8 	bl	8001170 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d902      	bls.n	8002992 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	f000 bce8 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>
 8002992:	2302      	movs	r3, #2
 8002994:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002998:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800299c:	fa93 f2a3 	rbit	r2, r3
 80029a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80029b2:	2202      	movs	r2, #2
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	fa93 f2a3 	rbit	r2, r3
 80029c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80029d6:	2202      	movs	r2, #2
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029de:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	fa93 f2a3 	rbit	r2, r3
 80029e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ec:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80029f0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029f2:	4bb0      	ldr	r3, [pc, #704]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 80029f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029fa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80029fe:	2102      	movs	r1, #2
 8002a00:	6019      	str	r1, [r3, #0]
 8002a02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a06:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	fa93 f1a3 	rbit	r1, r3
 8002a10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a14:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a18:	6019      	str	r1, [r3, #0]
  return result;
 8002a1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a1e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	fab3 f383 	clz	r3, r3
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	f003 031f 	and.w	r3, r3, #31
 8002a34:	2101      	movs	r1, #1
 8002a36:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d09d      	beq.n	800297c <HAL_RCC_OscConfig+0x654>
 8002a40:	e08d      	b.n	8002b5e <HAL_RCC_OscConfig+0x836>
 8002a42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a46:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a52:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	fa93 f2a3 	rbit	r2, r3
 8002a5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a60:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002a64:	601a      	str	r2, [r3, #0]
  return result;
 8002a66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a6a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002a6e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a70:	fab3 f383 	clz	r3, r3
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	461a      	mov	r2, r3
 8002a78:	4b8f      	ldr	r3, [pc, #572]	@ (8002cb8 <HAL_RCC_OscConfig+0x990>)
 8002a7a:	4413      	add	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	461a      	mov	r2, r3
 8002a80:	2300      	movs	r3, #0
 8002a82:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a84:	f7fe fb74 	bl	8001170 <HAL_GetTick>
 8002a88:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a8c:	e00a      	b.n	8002aa4 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a8e:	f7fe fb6f 	bl	8001170 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d902      	bls.n	8002aa4 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	f000 bc5f 	b.w	8003362 <HAL_RCC_OscConfig+0x103a>
 8002aa4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aa8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002aac:	2202      	movs	r2, #2
 8002aae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ab4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	fa93 f2a3 	rbit	r2, r3
 8002abe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002acc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	601a      	str	r2, [r3, #0]
 8002ad4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	fa93 f2a3 	rbit	r2, r3
 8002ae2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ae6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002af0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002af4:	2202      	movs	r2, #2
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002afc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	fa93 f2a3 	rbit	r2, r3
 8002b06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b0a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b0e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b10:	4b68      	ldr	r3, [pc, #416]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002b12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b18:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b1c:	2102      	movs	r1, #2
 8002b1e:	6019      	str	r1, [r3, #0]
 8002b20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b24:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	fa93 f1a3 	rbit	r1, r3
 8002b2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b32:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b36:	6019      	str	r1, [r3, #0]
  return result;
 8002b38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b3c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	fab3 f383 	clz	r3, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	f003 031f 	and.w	r3, r3, #31
 8002b52:	2101      	movs	r1, #1
 8002b54:	fa01 f303 	lsl.w	r3, r1, r3
 8002b58:	4013      	ands	r3, r2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d197      	bne.n	8002a8e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b62:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 819c 	beq.w	8002eac <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b74:	2300      	movs	r3, #0
 8002b76:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b7a:	4b4e      	ldr	r3, [pc, #312]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d116      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b86:	4b4b      	ldr	r3, [pc, #300]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002b88:	69db      	ldr	r3, [r3, #28]
 8002b8a:	4a4a      	ldr	r2, [pc, #296]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b90:	61d3      	str	r3, [r2, #28]
 8002b92:	4b48      	ldr	r3, [pc, #288]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002b94:	69db      	ldr	r3, [r3, #28]
 8002b96:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002b9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ba8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bac:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb4:	4b41      	ldr	r3, [pc, #260]	@ (8002cbc <HAL_RCC_OscConfig+0x994>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d11a      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bc0:	4b3e      	ldr	r3, [pc, #248]	@ (8002cbc <HAL_RCC_OscConfig+0x994>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a3d      	ldr	r2, [pc, #244]	@ (8002cbc <HAL_RCC_OscConfig+0x994>)
 8002bc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bca:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bcc:	f7fe fad0 	bl	8001170 <HAL_GetTick>
 8002bd0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd4:	e009      	b.n	8002bea <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bd6:	f7fe facb 	bl	8001170 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b64      	cmp	r3, #100	@ 0x64
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e3bb      	b.n	8003362 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bea:	4b34      	ldr	r3, [pc, #208]	@ (8002cbc <HAL_RCC_OscConfig+0x994>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0ef      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bf6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bfa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d106      	bne.n	8002c14 <HAL_RCC_OscConfig+0x8ec>
 8002c06:	4b2b      	ldr	r3, [pc, #172]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	6213      	str	r3, [r2, #32]
 8002c12:	e035      	b.n	8002c80 <HAL_RCC_OscConfig+0x958>
 8002c14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10c      	bne.n	8002c3e <HAL_RCC_OscConfig+0x916>
 8002c24:	4b23      	ldr	r3, [pc, #140]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c26:	6a1b      	ldr	r3, [r3, #32]
 8002c28:	4a22      	ldr	r2, [pc, #136]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c2a:	f023 0301 	bic.w	r3, r3, #1
 8002c2e:	6213      	str	r3, [r2, #32]
 8002c30:	4b20      	ldr	r3, [pc, #128]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	4a1f      	ldr	r2, [pc, #124]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c36:	f023 0304 	bic.w	r3, r3, #4
 8002c3a:	6213      	str	r3, [r2, #32]
 8002c3c:	e020      	b.n	8002c80 <HAL_RCC_OscConfig+0x958>
 8002c3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c42:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	2b05      	cmp	r3, #5
 8002c4c:	d10c      	bne.n	8002c68 <HAL_RCC_OscConfig+0x940>
 8002c4e:	4b19      	ldr	r3, [pc, #100]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	4a18      	ldr	r2, [pc, #96]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c54:	f043 0304 	orr.w	r3, r3, #4
 8002c58:	6213      	str	r3, [r2, #32]
 8002c5a:	4b16      	ldr	r3, [pc, #88]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	4a15      	ldr	r2, [pc, #84]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	6213      	str	r3, [r2, #32]
 8002c66:	e00b      	b.n	8002c80 <HAL_RCC_OscConfig+0x958>
 8002c68:	4b12      	ldr	r3, [pc, #72]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	4a11      	ldr	r2, [pc, #68]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c6e:	f023 0301 	bic.w	r3, r3, #1
 8002c72:	6213      	str	r3, [r2, #32]
 8002c74:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	4a0e      	ldr	r2, [pc, #56]	@ (8002cb4 <HAL_RCC_OscConfig+0x98c>)
 8002c7a:	f023 0304 	bic.w	r3, r3, #4
 8002c7e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c84:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 8085 	beq.w	8002d9c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c92:	f7fe fa6d 	bl	8001170 <HAL_GetTick>
 8002c96:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9a:	e011      	b.n	8002cc0 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c9c:	f7fe fa68 	bl	8001170 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d907      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e356      	b.n	8003362 <HAL_RCC_OscConfig+0x103a>
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	10908120 	.word	0x10908120
 8002cbc:	40007000 	.word	0x40007000
 8002cc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cc4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002cc8:	2202      	movs	r2, #2
 8002cca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ccc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cd0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	fa93 f2a3 	rbit	r2, r3
 8002cda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cde:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ce8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002cec:	2202      	movs	r2, #2
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cf4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	fa93 f2a3 	rbit	r2, r3
 8002cfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d02:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002d06:	601a      	str	r2, [r3, #0]
  return result;
 8002d08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d0c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002d10:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d12:	fab3 f383 	clz	r3, r3
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d102      	bne.n	8002d28 <HAL_RCC_OscConfig+0xa00>
 8002d22:	4b98      	ldr	r3, [pc, #608]	@ (8002f84 <HAL_RCC_OscConfig+0xc5c>)
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	e013      	b.n	8002d50 <HAL_RCC_OscConfig+0xa28>
 8002d28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d2c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002d30:	2202      	movs	r2, #2
 8002d32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d38:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	fa93 f2a3 	rbit	r2, r3
 8002d42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d46:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	4b8d      	ldr	r3, [pc, #564]	@ (8002f84 <HAL_RCC_OscConfig+0xc5c>)
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d54:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002d58:	2102      	movs	r1, #2
 8002d5a:	6011      	str	r1, [r2, #0]
 8002d5c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d60:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002d64:	6812      	ldr	r2, [r2, #0]
 8002d66:	fa92 f1a2 	rbit	r1, r2
 8002d6a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d6e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002d72:	6011      	str	r1, [r2, #0]
  return result;
 8002d74:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d78:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002d7c:	6812      	ldr	r2, [r2, #0]
 8002d7e:	fab2 f282 	clz	r2, r2
 8002d82:	b2d2      	uxtb	r2, r2
 8002d84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d88:	b2d2      	uxtb	r2, r2
 8002d8a:	f002 021f 	and.w	r2, r2, #31
 8002d8e:	2101      	movs	r1, #1
 8002d90:	fa01 f202 	lsl.w	r2, r1, r2
 8002d94:	4013      	ands	r3, r2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d080      	beq.n	8002c9c <HAL_RCC_OscConfig+0x974>
 8002d9a:	e07d      	b.n	8002e98 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d9c:	f7fe f9e8 	bl	8001170 <HAL_GetTick>
 8002da0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da4:	e00b      	b.n	8002dbe <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002da6:	f7fe f9e3 	bl	8001170 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e2d1      	b.n	8003362 <HAL_RCC_OscConfig+0x103a>
 8002dbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dc2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dce:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	fa93 f2a3 	rbit	r2, r3
 8002dd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ddc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002de6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002dea:	2202      	movs	r2, #2
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002df2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	fa93 f2a3 	rbit	r2, r3
 8002dfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e00:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002e04:	601a      	str	r2, [r3, #0]
  return result;
 8002e06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e0a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002e0e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e10:	fab3 f383 	clz	r3, r3
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d102      	bne.n	8002e26 <HAL_RCC_OscConfig+0xafe>
 8002e20:	4b58      	ldr	r3, [pc, #352]	@ (8002f84 <HAL_RCC_OscConfig+0xc5c>)
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	e013      	b.n	8002e4e <HAL_RCC_OscConfig+0xb26>
 8002e26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e2a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002e2e:	2202      	movs	r2, #2
 8002e30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e36:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	fa93 f2a3 	rbit	r2, r3
 8002e40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e44:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	4b4e      	ldr	r3, [pc, #312]	@ (8002f84 <HAL_RCC_OscConfig+0xc5c>)
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e52:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002e56:	2102      	movs	r1, #2
 8002e58:	6011      	str	r1, [r2, #0]
 8002e5a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e5e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	fa92 f1a2 	rbit	r1, r2
 8002e68:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e6c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002e70:	6011      	str	r1, [r2, #0]
  return result;
 8002e72:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e76:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	fab2 f282 	clz	r2, r2
 8002e80:	b2d2      	uxtb	r2, r2
 8002e82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e86:	b2d2      	uxtb	r2, r2
 8002e88:	f002 021f 	and.w	r2, r2, #31
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d186      	bne.n	8002da6 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e98:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d105      	bne.n	8002eac <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ea0:	4b38      	ldr	r3, [pc, #224]	@ (8002f84 <HAL_RCC_OscConfig+0xc5c>)
 8002ea2:	69db      	ldr	r3, [r3, #28]
 8002ea4:	4a37      	ldr	r2, [pc, #220]	@ (8002f84 <HAL_RCC_OscConfig+0xc5c>)
 8002ea6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eaa:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eb0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 8251 	beq.w	8003360 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ebe:	4b31      	ldr	r3, [pc, #196]	@ (8002f84 <HAL_RCC_OscConfig+0xc5c>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f003 030c 	and.w	r3, r3, #12
 8002ec6:	2b08      	cmp	r3, #8
 8002ec8:	f000 820f 	beq.w	80032ea <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ecc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ed0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	f040 8165 	bne.w	80031a8 <HAL_RCC_OscConfig+0xe80>
 8002ede:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ee2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002ee6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002eea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ef0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	fa93 f2a3 	rbit	r2, r3
 8002efa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002efe:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002f02:	601a      	str	r2, [r3, #0]
  return result;
 8002f04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f08:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002f0c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f0e:	fab3 f383 	clz	r3, r3
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f18:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	461a      	mov	r2, r3
 8002f20:	2300      	movs	r3, #0
 8002f22:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f24:	f7fe f924 	bl	8001170 <HAL_GetTick>
 8002f28:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f2c:	e009      	b.n	8002f42 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f2e:	f7fe f91f 	bl	8001170 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e20f      	b.n	8003362 <HAL_RCC_OscConfig+0x103a>
 8002f42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f46:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002f4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f54:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	fa93 f2a3 	rbit	r2, r3
 8002f5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f62:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002f66:	601a      	str	r2, [r3, #0]
  return result;
 8002f68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f6c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002f70:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f72:	fab3 f383 	clz	r3, r3
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f7a:	d805      	bhi.n	8002f88 <HAL_RCC_OscConfig+0xc60>
 8002f7c:	4b01      	ldr	r3, [pc, #4]	@ (8002f84 <HAL_RCC_OscConfig+0xc5c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	e02a      	b.n	8002fd8 <HAL_RCC_OscConfig+0xcb0>
 8002f82:	bf00      	nop
 8002f84:	40021000 	.word	0x40021000
 8002f88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f8c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002f90:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f9a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	fa93 f2a3 	rbit	r2, r3
 8002fa4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fa8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fb2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002fb6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fc0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	fa93 f2a3 	rbit	r2, r3
 8002fca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fce:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	4bca      	ldr	r3, [pc, #808]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 8002fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002fdc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002fe0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002fe4:	6011      	str	r1, [r2, #0]
 8002fe6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002fea:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002fee:	6812      	ldr	r2, [r2, #0]
 8002ff0:	fa92 f1a2 	rbit	r1, r2
 8002ff4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ff8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002ffc:	6011      	str	r1, [r2, #0]
  return result;
 8002ffe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003002:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	fab2 f282 	clz	r2, r2
 800300c:	b2d2      	uxtb	r2, r2
 800300e:	f042 0220 	orr.w	r2, r2, #32
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	f002 021f 	and.w	r2, r2, #31
 8003018:	2101      	movs	r1, #1
 800301a:	fa01 f202 	lsl.w	r2, r1, r2
 800301e:	4013      	ands	r3, r2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d184      	bne.n	8002f2e <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003024:	4bb6      	ldr	r3, [pc, #728]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 8003026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003028:	f023 020f 	bic.w	r2, r3, #15
 800302c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003030:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	49b1      	ldr	r1, [pc, #708]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 800303a:	4313      	orrs	r3, r2
 800303c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800303e:	4bb0      	ldr	r3, [pc, #704]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8003046:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800304a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6a19      	ldr	r1, [r3, #32]
 8003052:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003056:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	430b      	orrs	r3, r1
 8003060:	49a7      	ldr	r1, [pc, #668]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 8003062:	4313      	orrs	r3, r2
 8003064:	604b      	str	r3, [r1, #4]
 8003066:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800306a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800306e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003072:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003074:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003078:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	fa93 f2a3 	rbit	r2, r3
 8003082:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003086:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800308a:	601a      	str	r2, [r3, #0]
  return result;
 800308c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003090:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003094:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003096:	fab3 f383 	clz	r3, r3
 800309a:	b2db      	uxtb	r3, r3
 800309c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80030a0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	461a      	mov	r2, r3
 80030a8:	2301      	movs	r3, #1
 80030aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ac:	f7fe f860 	bl	8001170 <HAL_GetTick>
 80030b0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030b4:	e009      	b.n	80030ca <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030b6:	f7fe f85b 	bl	8001170 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d901      	bls.n	80030ca <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e14b      	b.n	8003362 <HAL_RCC_OscConfig+0x103a>
 80030ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030ce:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80030d2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030dc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	fa93 f2a3 	rbit	r2, r3
 80030e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030ea:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80030ee:	601a      	str	r2, [r3, #0]
  return result;
 80030f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030f4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80030f8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030fa:	fab3 f383 	clz	r3, r3
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b3f      	cmp	r3, #63	@ 0x3f
 8003102:	d802      	bhi.n	800310a <HAL_RCC_OscConfig+0xde2>
 8003104:	4b7e      	ldr	r3, [pc, #504]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	e027      	b.n	800315a <HAL_RCC_OscConfig+0xe32>
 800310a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800310e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003112:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003116:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003118:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800311c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	fa93 f2a3 	rbit	r2, r3
 8003126:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800312a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003134:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003138:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003142:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	fa93 f2a3 	rbit	r2, r3
 800314c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003150:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003154:	601a      	str	r2, [r3, #0]
 8003156:	4b6a      	ldr	r3, [pc, #424]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 8003158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800315e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003162:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003166:	6011      	str	r1, [r2, #0]
 8003168:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800316c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	fa92 f1a2 	rbit	r1, r2
 8003176:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800317a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800317e:	6011      	str	r1, [r2, #0]
  return result;
 8003180:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003184:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003188:	6812      	ldr	r2, [r2, #0]
 800318a:	fab2 f282 	clz	r2, r2
 800318e:	b2d2      	uxtb	r2, r2
 8003190:	f042 0220 	orr.w	r2, r2, #32
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	f002 021f 	and.w	r2, r2, #31
 800319a:	2101      	movs	r1, #1
 800319c:	fa01 f202 	lsl.w	r2, r1, r2
 80031a0:	4013      	ands	r3, r2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d087      	beq.n	80030b6 <HAL_RCC_OscConfig+0xd8e>
 80031a6:	e0db      	b.n	8003360 <HAL_RCC_OscConfig+0x1038>
 80031a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031ac:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80031b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80031b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031ba:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	fa93 f2a3 	rbit	r2, r3
 80031c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031c8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80031cc:	601a      	str	r2, [r3, #0]
  return result;
 80031ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031d2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80031d6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031d8:	fab3 f383 	clz	r3, r3
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80031e2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	461a      	mov	r2, r3
 80031ea:	2300      	movs	r3, #0
 80031ec:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ee:	f7fd ffbf 	bl	8001170 <HAL_GetTick>
 80031f2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031f6:	e009      	b.n	800320c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031f8:	f7fd ffba 	bl	8001170 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b02      	cmp	r3, #2
 8003206:	d901      	bls.n	800320c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e0aa      	b.n	8003362 <HAL_RCC_OscConfig+0x103a>
 800320c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003210:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003214:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003218:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800321e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	fa93 f2a3 	rbit	r2, r3
 8003228:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800322c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003230:	601a      	str	r2, [r3, #0]
  return result;
 8003232:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003236:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800323a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800323c:	fab3 f383 	clz	r3, r3
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b3f      	cmp	r3, #63	@ 0x3f
 8003244:	d802      	bhi.n	800324c <HAL_RCC_OscConfig+0xf24>
 8003246:	4b2e      	ldr	r3, [pc, #184]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	e027      	b.n	800329c <HAL_RCC_OscConfig+0xf74>
 800324c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003250:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003254:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003258:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800325e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	fa93 f2a3 	rbit	r2, r3
 8003268:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800326c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003270:	601a      	str	r2, [r3, #0]
 8003272:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003276:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800327a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003284:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	fa93 f2a3 	rbit	r2, r3
 800328e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003292:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	4b19      	ldr	r3, [pc, #100]	@ (8003300 <HAL_RCC_OscConfig+0xfd8>)
 800329a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80032a0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80032a4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80032a8:	6011      	str	r1, [r2, #0]
 80032aa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80032ae:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	fa92 f1a2 	rbit	r1, r2
 80032b8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80032bc:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80032c0:	6011      	str	r1, [r2, #0]
  return result;
 80032c2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80032c6:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80032ca:	6812      	ldr	r2, [r2, #0]
 80032cc:	fab2 f282 	clz	r2, r2
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	f042 0220 	orr.w	r2, r2, #32
 80032d6:	b2d2      	uxtb	r2, r2
 80032d8:	f002 021f 	and.w	r2, r2, #31
 80032dc:	2101      	movs	r1, #1
 80032de:	fa01 f202 	lsl.w	r2, r1, r2
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d187      	bne.n	80031f8 <HAL_RCC_OscConfig+0xed0>
 80032e8:	e03a      	b.n	8003360 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d104      	bne.n	8003304 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e031      	b.n	8003362 <HAL_RCC_OscConfig+0x103a>
 80032fe:	bf00      	nop
 8003300:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003304:	4b19      	ldr	r3, [pc, #100]	@ (800336c <HAL_RCC_OscConfig+0x1044>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800330c:	4b17      	ldr	r3, [pc, #92]	@ (800336c <HAL_RCC_OscConfig+0x1044>)
 800330e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003310:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003314:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003318:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 800331c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003320:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	69db      	ldr	r3, [r3, #28]
 8003328:	429a      	cmp	r2, r3
 800332a:	d117      	bne.n	800335c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800332c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003330:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003334:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003338:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003340:	429a      	cmp	r2, r3
 8003342:	d10b      	bne.n	800335c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003344:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003348:	f003 020f 	and.w	r2, r3, #15
 800334c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003350:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003358:	429a      	cmp	r2, r3
 800335a:	d001      	beq.n	8003360 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e000      	b.n	8003362 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40021000 	.word	0x40021000

08003370 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b09e      	sub	sp, #120	@ 0x78
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800337a:	2300      	movs	r3, #0
 800337c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e154      	b.n	8003632 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003388:	4b89      	ldr	r3, [pc, #548]	@ (80035b0 <HAL_RCC_ClockConfig+0x240>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d910      	bls.n	80033b8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003396:	4b86      	ldr	r3, [pc, #536]	@ (80035b0 <HAL_RCC_ClockConfig+0x240>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f023 0207 	bic.w	r2, r3, #7
 800339e:	4984      	ldr	r1, [pc, #528]	@ (80035b0 <HAL_RCC_ClockConfig+0x240>)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a6:	4b82      	ldr	r3, [pc, #520]	@ (80035b0 <HAL_RCC_ClockConfig+0x240>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d001      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e13c      	b.n	8003632 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d008      	beq.n	80033d6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033c4:	4b7b      	ldr	r3, [pc, #492]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	4978      	ldr	r1, [pc, #480]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 80cd 	beq.w	800357e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d137      	bne.n	800345c <HAL_RCC_ClockConfig+0xec>
 80033ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033f4:	fa93 f3a3 	rbit	r3, r3
 80033f8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80033fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033fc:	fab3 f383 	clz	r3, r3
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b3f      	cmp	r3, #63	@ 0x3f
 8003404:	d802      	bhi.n	800340c <HAL_RCC_ClockConfig+0x9c>
 8003406:	4b6b      	ldr	r3, [pc, #428]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	e00f      	b.n	800342c <HAL_RCC_ClockConfig+0xbc>
 800340c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003410:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003412:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003414:	fa93 f3a3 	rbit	r3, r3
 8003418:	667b      	str	r3, [r7, #100]	@ 0x64
 800341a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800341e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003420:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003422:	fa93 f3a3 	rbit	r3, r3
 8003426:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003428:	4b62      	ldr	r3, [pc, #392]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003430:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003432:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003434:	fa92 f2a2 	rbit	r2, r2
 8003438:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800343a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800343c:	fab2 f282 	clz	r2, r2
 8003440:	b2d2      	uxtb	r2, r2
 8003442:	f042 0220 	orr.w	r2, r2, #32
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	f002 021f 	and.w	r2, r2, #31
 800344c:	2101      	movs	r1, #1
 800344e:	fa01 f202 	lsl.w	r2, r1, r2
 8003452:	4013      	ands	r3, r2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d171      	bne.n	800353c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e0ea      	b.n	8003632 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2b02      	cmp	r3, #2
 8003462:	d137      	bne.n	80034d4 <HAL_RCC_ClockConfig+0x164>
 8003464:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003468:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800346c:	fa93 f3a3 	rbit	r3, r3
 8003470:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003474:	fab3 f383 	clz	r3, r3
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b3f      	cmp	r3, #63	@ 0x3f
 800347c:	d802      	bhi.n	8003484 <HAL_RCC_ClockConfig+0x114>
 800347e:	4b4d      	ldr	r3, [pc, #308]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	e00f      	b.n	80034a4 <HAL_RCC_ClockConfig+0x134>
 8003484:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003488:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800348c:	fa93 f3a3 	rbit	r3, r3
 8003490:	647b      	str	r3, [r7, #68]	@ 0x44
 8003492:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003496:	643b      	str	r3, [r7, #64]	@ 0x40
 8003498:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800349a:	fa93 f3a3 	rbit	r3, r3
 800349e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034a0:	4b44      	ldr	r3, [pc, #272]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 80034a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80034a8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80034aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80034ac:	fa92 f2a2 	rbit	r2, r2
 80034b0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80034b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034b4:	fab2 f282 	clz	r2, r2
 80034b8:	b2d2      	uxtb	r2, r2
 80034ba:	f042 0220 	orr.w	r2, r2, #32
 80034be:	b2d2      	uxtb	r2, r2
 80034c0:	f002 021f 	and.w	r2, r2, #31
 80034c4:	2101      	movs	r1, #1
 80034c6:	fa01 f202 	lsl.w	r2, r1, r2
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d135      	bne.n	800353c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e0ae      	b.n	8003632 <HAL_RCC_ClockConfig+0x2c2>
 80034d4:	2302      	movs	r3, #2
 80034d6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034da:	fa93 f3a3 	rbit	r3, r3
 80034de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80034e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e2:	fab3 f383 	clz	r3, r3
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80034ea:	d802      	bhi.n	80034f2 <HAL_RCC_ClockConfig+0x182>
 80034ec:	4b31      	ldr	r3, [pc, #196]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	e00d      	b.n	800350e <HAL_RCC_ClockConfig+0x19e>
 80034f2:	2302      	movs	r3, #2
 80034f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f8:	fa93 f3a3 	rbit	r3, r3
 80034fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80034fe:	2302      	movs	r3, #2
 8003500:	623b      	str	r3, [r7, #32]
 8003502:	6a3b      	ldr	r3, [r7, #32]
 8003504:	fa93 f3a3 	rbit	r3, r3
 8003508:	61fb      	str	r3, [r7, #28]
 800350a:	4b2a      	ldr	r3, [pc, #168]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 800350c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350e:	2202      	movs	r2, #2
 8003510:	61ba      	str	r2, [r7, #24]
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	fa92 f2a2 	rbit	r2, r2
 8003518:	617a      	str	r2, [r7, #20]
  return result;
 800351a:	697a      	ldr	r2, [r7, #20]
 800351c:	fab2 f282 	clz	r2, r2
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	f042 0220 	orr.w	r2, r2, #32
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	f002 021f 	and.w	r2, r2, #31
 800352c:	2101      	movs	r1, #1
 800352e:	fa01 f202 	lsl.w	r2, r1, r2
 8003532:	4013      	ands	r3, r2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e07a      	b.n	8003632 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800353c:	4b1d      	ldr	r3, [pc, #116]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f023 0203 	bic.w	r2, r3, #3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	491a      	ldr	r1, [pc, #104]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 800354a:	4313      	orrs	r3, r2
 800354c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800354e:	f7fd fe0f 	bl	8001170 <HAL_GetTick>
 8003552:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003554:	e00a      	b.n	800356c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003556:	f7fd fe0b 	bl	8001170 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003564:	4293      	cmp	r3, r2
 8003566:	d901      	bls.n	800356c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e062      	b.n	8003632 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800356c:	4b11      	ldr	r3, [pc, #68]	@ (80035b4 <HAL_RCC_ClockConfig+0x244>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 020c 	and.w	r2, r3, #12
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	429a      	cmp	r2, r3
 800357c:	d1eb      	bne.n	8003556 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800357e:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <HAL_RCC_ClockConfig+0x240>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0307 	and.w	r3, r3, #7
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d215      	bcs.n	80035b8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800358c:	4b08      	ldr	r3, [pc, #32]	@ (80035b0 <HAL_RCC_ClockConfig+0x240>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f023 0207 	bic.w	r2, r3, #7
 8003594:	4906      	ldr	r1, [pc, #24]	@ (80035b0 <HAL_RCC_ClockConfig+0x240>)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	4313      	orrs	r3, r2
 800359a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800359c:	4b04      	ldr	r3, [pc, #16]	@ (80035b0 <HAL_RCC_ClockConfig+0x240>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d006      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e041      	b.n	8003632 <HAL_RCC_ClockConfig+0x2c2>
 80035ae:	bf00      	nop
 80035b0:	40022000 	.word	0x40022000
 80035b4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0304 	and.w	r3, r3, #4
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d008      	beq.n	80035d6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035c4:	4b1d      	ldr	r3, [pc, #116]	@ (800363c <HAL_RCC_ClockConfig+0x2cc>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	491a      	ldr	r1, [pc, #104]	@ (800363c <HAL_RCC_ClockConfig+0x2cc>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0308 	and.w	r3, r3, #8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d009      	beq.n	80035f6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035e2:	4b16      	ldr	r3, [pc, #88]	@ (800363c <HAL_RCC_ClockConfig+0x2cc>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	4912      	ldr	r1, [pc, #72]	@ (800363c <HAL_RCC_ClockConfig+0x2cc>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80035f6:	f000 f829 	bl	800364c <HAL_RCC_GetSysClockFreq>
 80035fa:	4601      	mov	r1, r0
 80035fc:	4b0f      	ldr	r3, [pc, #60]	@ (800363c <HAL_RCC_ClockConfig+0x2cc>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003604:	22f0      	movs	r2, #240	@ 0xf0
 8003606:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	fa92 f2a2 	rbit	r2, r2
 800360e:	60fa      	str	r2, [r7, #12]
  return result;
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	fab2 f282 	clz	r2, r2
 8003616:	b2d2      	uxtb	r2, r2
 8003618:	40d3      	lsrs	r3, r2
 800361a:	4a09      	ldr	r2, [pc, #36]	@ (8003640 <HAL_RCC_ClockConfig+0x2d0>)
 800361c:	5cd3      	ldrb	r3, [r2, r3]
 800361e:	fa21 f303 	lsr.w	r3, r1, r3
 8003622:	4a08      	ldr	r2, [pc, #32]	@ (8003644 <HAL_RCC_ClockConfig+0x2d4>)
 8003624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003626:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <HAL_RCC_ClockConfig+0x2d8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f7fd fd5c 	bl	80010e8 <HAL_InitTick>
  
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3778      	adds	r7, #120	@ 0x78
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40021000 	.word	0x40021000
 8003640:	080044b8 	.word	0x080044b8
 8003644:	20000000 	.word	0x20000000
 8003648:	20000004 	.word	0x20000004

0800364c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800364c:	b480      	push	{r7}
 800364e:	b087      	sub	sp, #28
 8003650:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003652:	2300      	movs	r3, #0
 8003654:	60fb      	str	r3, [r7, #12]
 8003656:	2300      	movs	r3, #0
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	2300      	movs	r3, #0
 8003660:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003662:	2300      	movs	r3, #0
 8003664:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003666:	4b1f      	ldr	r3, [pc, #124]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f003 030c 	and.w	r3, r3, #12
 8003672:	2b04      	cmp	r3, #4
 8003674:	d002      	beq.n	800367c <HAL_RCC_GetSysClockFreq+0x30>
 8003676:	2b08      	cmp	r3, #8
 8003678:	d003      	beq.n	8003682 <HAL_RCC_GetSysClockFreq+0x36>
 800367a:	e029      	b.n	80036d0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800367c:	4b1a      	ldr	r3, [pc, #104]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800367e:	613b      	str	r3, [r7, #16]
      break;
 8003680:	e029      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	0c9b      	lsrs	r3, r3, #18
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	4a18      	ldr	r2, [pc, #96]	@ (80036ec <HAL_RCC_GetSysClockFreq+0xa0>)
 800368c:	5cd3      	ldrb	r3, [r2, r3]
 800368e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003690:	4b14      	ldr	r3, [pc, #80]	@ (80036e4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003694:	f003 030f 	and.w	r3, r3, #15
 8003698:	4a15      	ldr	r2, [pc, #84]	@ (80036f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800369a:	5cd3      	ldrb	r3, [r2, r3]
 800369c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d008      	beq.n	80036ba <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036a8:	4a0f      	ldr	r2, [pc, #60]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	fb02 f303 	mul.w	r3, r2, r3
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	e007      	b.n	80036ca <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036ba:	4a0b      	ldr	r2, [pc, #44]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	fbb2 f2f3 	udiv	r2, r2, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	fb02 f303 	mul.w	r3, r2, r3
 80036c8:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	613b      	str	r3, [r7, #16]
      break;
 80036ce:	e002      	b.n	80036d6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036d0:	4b05      	ldr	r3, [pc, #20]	@ (80036e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036d2:	613b      	str	r3, [r7, #16]
      break;
 80036d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036d6:	693b      	ldr	r3, [r7, #16]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	371c      	adds	r7, #28
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	40021000 	.word	0x40021000
 80036e8:	007a1200 	.word	0x007a1200
 80036ec:	080044d0 	.word	0x080044d0
 80036f0:	080044e0 	.word	0x080044e0

080036f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036f8:	4b03      	ldr	r3, [pc, #12]	@ (8003708 <HAL_RCC_GetHCLKFreq+0x14>)
 80036fa:	681b      	ldr	r3, [r3, #0]
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	20000000 	.word	0x20000000

0800370c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003712:	f7ff ffef 	bl	80036f4 <HAL_RCC_GetHCLKFreq>
 8003716:	4601      	mov	r1, r0
 8003718:	4b0b      	ldr	r3, [pc, #44]	@ (8003748 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003720:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003724:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	fa92 f2a2 	rbit	r2, r2
 800372c:	603a      	str	r2, [r7, #0]
  return result;
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	fab2 f282 	clz	r2, r2
 8003734:	b2d2      	uxtb	r2, r2
 8003736:	40d3      	lsrs	r3, r2
 8003738:	4a04      	ldr	r2, [pc, #16]	@ (800374c <HAL_RCC_GetPCLK1Freq+0x40>)
 800373a:	5cd3      	ldrb	r3, [r2, r3]
 800373c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003740:	4618      	mov	r0, r3
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40021000 	.word	0x40021000
 800374c:	080044c8 	.word	0x080044c8

08003750 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003756:	f7ff ffcd 	bl	80036f4 <HAL_RCC_GetHCLKFreq>
 800375a:	4601      	mov	r1, r0
 800375c:	4b0b      	ldr	r3, [pc, #44]	@ (800378c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003764:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003768:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	fa92 f2a2 	rbit	r2, r2
 8003770:	603a      	str	r2, [r7, #0]
  return result;
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	fab2 f282 	clz	r2, r2
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	40d3      	lsrs	r3, r2
 800377c:	4a04      	ldr	r2, [pc, #16]	@ (8003790 <HAL_RCC_GetPCLK2Freq+0x40>)
 800377e:	5cd3      	ldrb	r3, [r2, r3]
 8003780:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003784:	4618      	mov	r0, r3
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40021000 	.word	0x40021000
 8003790:	080044c8 	.word	0x080044c8

08003794 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b092      	sub	sp, #72	@ 0x48
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800379c:	2300      	movs	r3, #0
 800379e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80037a0:	2300      	movs	r3, #0
 80037a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80037a4:	2300      	movs	r3, #0
 80037a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 80d2 	beq.w	800395c <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037b8:	4b4d      	ldr	r3, [pc, #308]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d10e      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037c4:	4b4a      	ldr	r3, [pc, #296]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80037c6:	69db      	ldr	r3, [r3, #28]
 80037c8:	4a49      	ldr	r2, [pc, #292]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80037ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037ce:	61d3      	str	r3, [r2, #28]
 80037d0:	4b47      	ldr	r3, [pc, #284]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d8:	60bb      	str	r3, [r7, #8]
 80037da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037dc:	2301      	movs	r3, #1
 80037de:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e2:	4b44      	ldr	r3, [pc, #272]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d118      	bne.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037ee:	4b41      	ldr	r3, [pc, #260]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a40      	ldr	r2, [pc, #256]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037f8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037fa:	f7fd fcb9 	bl	8001170 <HAL_GetTick>
 80037fe:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003800:	e008      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003802:	f7fd fcb5 	bl	8001170 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b64      	cmp	r3, #100	@ 0x64
 800380e:	d901      	bls.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e1d4      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003814:	4b37      	ldr	r3, [pc, #220]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0f0      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003820:	4b33      	ldr	r3, [pc, #204]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003828:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800382a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800382c:	2b00      	cmp	r3, #0
 800382e:	f000 8082 	beq.w	8003936 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800383a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800383c:	429a      	cmp	r2, r3
 800383e:	d07a      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003840:	4b2b      	ldr	r3, [pc, #172]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003848:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800384a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800384e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003852:	fa93 f3a3 	rbit	r3, r3
 8003856:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800385a:	fab3 f383 	clz	r3, r3
 800385e:	b2db      	uxtb	r3, r3
 8003860:	461a      	mov	r2, r3
 8003862:	4b25      	ldr	r3, [pc, #148]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003864:	4413      	add	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	461a      	mov	r2, r3
 800386a:	2301      	movs	r3, #1
 800386c:	6013      	str	r3, [r2, #0]
 800386e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003872:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003876:	fa93 f3a3 	rbit	r3, r3
 800387a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800387c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800387e:	fab3 f383 	clz	r3, r3
 8003882:	b2db      	uxtb	r3, r3
 8003884:	461a      	mov	r2, r3
 8003886:	4b1c      	ldr	r3, [pc, #112]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003888:	4413      	add	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	461a      	mov	r2, r3
 800388e:	2300      	movs	r3, #0
 8003890:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003892:	4a17      	ldr	r2, [pc, #92]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003896:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d049      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a2:	f7fd fc65 	bl	8001170 <HAL_GetTick>
 80038a6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a8:	e00a      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038aa:	f7fd fc61 	bl	8001170 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e17e      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80038c0:	2302      	movs	r3, #2
 80038c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c6:	fa93 f3a3 	rbit	r3, r3
 80038ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80038cc:	2302      	movs	r3, #2
 80038ce:	623b      	str	r3, [r7, #32]
 80038d0:	6a3b      	ldr	r3, [r7, #32]
 80038d2:	fa93 f3a3 	rbit	r3, r3
 80038d6:	61fb      	str	r3, [r7, #28]
  return result;
 80038d8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038da:	fab3 f383 	clz	r3, r3
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d108      	bne.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80038ea:	4b01      	ldr	r3, [pc, #4]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	e00d      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x178>
 80038f0:	40021000 	.word	0x40021000
 80038f4:	40007000 	.word	0x40007000
 80038f8:	10908100 	.word	0x10908100
 80038fc:	2302      	movs	r3, #2
 80038fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	fa93 f3a3 	rbit	r3, r3
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	4b9a      	ldr	r3, [pc, #616]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800390a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390c:	2202      	movs	r2, #2
 800390e:	613a      	str	r2, [r7, #16]
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	fa92 f2a2 	rbit	r2, r2
 8003916:	60fa      	str	r2, [r7, #12]
  return result;
 8003918:	68fa      	ldr	r2, [r7, #12]
 800391a:	fab2 f282 	clz	r2, r2
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003924:	b2d2      	uxtb	r2, r2
 8003926:	f002 021f 	and.w	r2, r2, #31
 800392a:	2101      	movs	r1, #1
 800392c:	fa01 f202 	lsl.w	r2, r1, r2
 8003930:	4013      	ands	r3, r2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d0b9      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003936:	4b8f      	ldr	r3, [pc, #572]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	498c      	ldr	r1, [pc, #560]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003944:	4313      	orrs	r3, r2
 8003946:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003948:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800394c:	2b01      	cmp	r3, #1
 800394e:	d105      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003950:	4b88      	ldr	r3, [pc, #544]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	4a87      	ldr	r2, [pc, #540]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800395a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	2b00      	cmp	r3, #0
 8003966:	d008      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003968:	4b82      	ldr	r3, [pc, #520]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800396a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396c:	f023 0203 	bic.w	r2, r3, #3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	497f      	ldr	r1, [pc, #508]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003976:	4313      	orrs	r3, r2
 8003978:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d008      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003986:	4b7b      	ldr	r3, [pc, #492]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800398a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	4978      	ldr	r1, [pc, #480]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003994:	4313      	orrs	r3, r2
 8003996:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0304 	and.w	r3, r3, #4
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d008      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80039a4:	4b73      	ldr	r3, [pc, #460]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	4970      	ldr	r1, [pc, #448]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0320 	and.w	r3, r3, #32
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d008      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039c2:	4b6c      	ldr	r3, [pc, #432]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c6:	f023 0210 	bic.w	r2, r3, #16
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	4969      	ldr	r1, [pc, #420]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d008      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80039e0:	4b64      	ldr	r3, [pc, #400]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ec:	4961      	ldr	r1, [pc, #388]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d008      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a02:	f023 0220 	bic.w	r2, r3, #32
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	495a      	ldr	r1, [pc, #360]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d008      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a1c:	4b55      	ldr	r3, [pc, #340]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	4952      	ldr	r1, [pc, #328]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0308 	and.w	r3, r3, #8
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d008      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a3a:	4b4e      	ldr	r3, [pc, #312]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	494b      	ldr	r1, [pc, #300]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0310 	and.w	r3, r3, #16
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d008      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a58:	4b46      	ldr	r3, [pc, #280]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	4943      	ldr	r1, [pc, #268]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d008      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a76:	4b3f      	ldr	r3, [pc, #252]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a82:	493c      	ldr	r1, [pc, #240]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d008      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a94:	4b37      	ldr	r3, [pc, #220]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a98:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa0:	4934      	ldr	r1, [pc, #208]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d008      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003ab2:	4b30      	ldr	r3, [pc, #192]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab6:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abe:	492d      	ldr	r1, [pc, #180]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d008      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003ad0:	4b28      	ldr	r3, [pc, #160]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003adc:	4925      	ldr	r1, [pc, #148]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d008      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003aee:	4b21      	ldr	r3, [pc, #132]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afa:	491e      	ldr	r1, [pc, #120]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d008      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003b0c:	4b19      	ldr	r3, [pc, #100]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b10:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b18:	4916      	ldr	r1, [pc, #88]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d008      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003b2a:	4b12      	ldr	r3, [pc, #72]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b36:	490f      	ldr	r1, [pc, #60]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d008      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003b48:	4b0a      	ldr	r3, [pc, #40]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b54:	4907      	ldr	r1, [pc, #28]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00c      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003b66:	4b03      	ldr	r3, [pc, #12]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	e002      	b.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003b72:	bf00      	nop
 8003b74:	40021000 	.word	0x40021000
 8003b78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b7a:	4913      	ldr	r1, [pc, #76]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d008      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b90:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b98:	490b      	ldr	r1, [pc, #44]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d008      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003baa:	4b07      	ldr	r3, [pc, #28]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bae:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb6:	4904      	ldr	r1, [pc, #16]	@ (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3748      	adds	r7, #72	@ 0x48
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	40021000 	.word	0x40021000

08003bcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e040      	b.n	8003c60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d106      	bne.n	8003bf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7fd f9b6 	bl	8000f60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2224      	movs	r2, #36	@ 0x24
 8003bf8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 0201 	bic.w	r2, r2, #1
 8003c08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 f9fc 	bl	8004010 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f825 	bl	8003c68 <UART_SetConfig>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d101      	bne.n	8003c28 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e01b      	b.n	8003c60 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f042 0201 	orr.w	r2, r2, #1
 8003c56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f000 fa7b 	bl	8004154 <UART_CheckIdleState>
 8003c5e:	4603      	mov	r3, r0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b088      	sub	sp, #32
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	4b92      	ldr	r3, [pc, #584]	@ (8003edc <UART_SetConfig+0x274>)
 8003c94:	4013      	ands	r3, r2
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6812      	ldr	r2, [r2, #0]
 8003c9a:	6979      	ldr	r1, [r7, #20]
 8003c9c:	430b      	orrs	r3, r1
 8003c9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a80      	ldr	r2, [pc, #512]	@ (8003ee0 <UART_SetConfig+0x278>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d120      	bne.n	8003d26 <UART_SetConfig+0xbe>
 8003ce4:	4b7f      	ldr	r3, [pc, #508]	@ (8003ee4 <UART_SetConfig+0x27c>)
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d817      	bhi.n	8003d20 <UART_SetConfig+0xb8>
 8003cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8003cf8 <UART_SetConfig+0x90>)
 8003cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf6:	bf00      	nop
 8003cf8:	08003d09 	.word	0x08003d09
 8003cfc:	08003d15 	.word	0x08003d15
 8003d00:	08003d1b 	.word	0x08003d1b
 8003d04:	08003d0f 	.word	0x08003d0f
 8003d08:	2301      	movs	r3, #1
 8003d0a:	77fb      	strb	r3, [r7, #31]
 8003d0c:	e0b5      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d0e:	2302      	movs	r3, #2
 8003d10:	77fb      	strb	r3, [r7, #31]
 8003d12:	e0b2      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d14:	2304      	movs	r3, #4
 8003d16:	77fb      	strb	r3, [r7, #31]
 8003d18:	e0af      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d1a:	2308      	movs	r3, #8
 8003d1c:	77fb      	strb	r3, [r7, #31]
 8003d1e:	e0ac      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d20:	2310      	movs	r3, #16
 8003d22:	77fb      	strb	r3, [r7, #31]
 8003d24:	e0a9      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a6f      	ldr	r2, [pc, #444]	@ (8003ee8 <UART_SetConfig+0x280>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d124      	bne.n	8003d7a <UART_SetConfig+0x112>
 8003d30:	4b6c      	ldr	r3, [pc, #432]	@ (8003ee4 <UART_SetConfig+0x27c>)
 8003d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d38:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d3c:	d011      	beq.n	8003d62 <UART_SetConfig+0xfa>
 8003d3e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d42:	d817      	bhi.n	8003d74 <UART_SetConfig+0x10c>
 8003d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d48:	d011      	beq.n	8003d6e <UART_SetConfig+0x106>
 8003d4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d4e:	d811      	bhi.n	8003d74 <UART_SetConfig+0x10c>
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <UART_SetConfig+0xf4>
 8003d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d58:	d006      	beq.n	8003d68 <UART_SetConfig+0x100>
 8003d5a:	e00b      	b.n	8003d74 <UART_SetConfig+0x10c>
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	77fb      	strb	r3, [r7, #31]
 8003d60:	e08b      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d62:	2302      	movs	r3, #2
 8003d64:	77fb      	strb	r3, [r7, #31]
 8003d66:	e088      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d68:	2304      	movs	r3, #4
 8003d6a:	77fb      	strb	r3, [r7, #31]
 8003d6c:	e085      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d6e:	2308      	movs	r3, #8
 8003d70:	77fb      	strb	r3, [r7, #31]
 8003d72:	e082      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d74:	2310      	movs	r3, #16
 8003d76:	77fb      	strb	r3, [r7, #31]
 8003d78:	e07f      	b.n	8003e7a <UART_SetConfig+0x212>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a5b      	ldr	r2, [pc, #364]	@ (8003eec <UART_SetConfig+0x284>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d124      	bne.n	8003dce <UART_SetConfig+0x166>
 8003d84:	4b57      	ldr	r3, [pc, #348]	@ (8003ee4 <UART_SetConfig+0x27c>)
 8003d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d88:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003d8c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d90:	d011      	beq.n	8003db6 <UART_SetConfig+0x14e>
 8003d92:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d96:	d817      	bhi.n	8003dc8 <UART_SetConfig+0x160>
 8003d98:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d9c:	d011      	beq.n	8003dc2 <UART_SetConfig+0x15a>
 8003d9e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003da2:	d811      	bhi.n	8003dc8 <UART_SetConfig+0x160>
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <UART_SetConfig+0x148>
 8003da8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003dac:	d006      	beq.n	8003dbc <UART_SetConfig+0x154>
 8003dae:	e00b      	b.n	8003dc8 <UART_SetConfig+0x160>
 8003db0:	2300      	movs	r3, #0
 8003db2:	77fb      	strb	r3, [r7, #31]
 8003db4:	e061      	b.n	8003e7a <UART_SetConfig+0x212>
 8003db6:	2302      	movs	r3, #2
 8003db8:	77fb      	strb	r3, [r7, #31]
 8003dba:	e05e      	b.n	8003e7a <UART_SetConfig+0x212>
 8003dbc:	2304      	movs	r3, #4
 8003dbe:	77fb      	strb	r3, [r7, #31]
 8003dc0:	e05b      	b.n	8003e7a <UART_SetConfig+0x212>
 8003dc2:	2308      	movs	r3, #8
 8003dc4:	77fb      	strb	r3, [r7, #31]
 8003dc6:	e058      	b.n	8003e7a <UART_SetConfig+0x212>
 8003dc8:	2310      	movs	r3, #16
 8003dca:	77fb      	strb	r3, [r7, #31]
 8003dcc:	e055      	b.n	8003e7a <UART_SetConfig+0x212>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a47      	ldr	r2, [pc, #284]	@ (8003ef0 <UART_SetConfig+0x288>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d124      	bne.n	8003e22 <UART_SetConfig+0x1ba>
 8003dd8:	4b42      	ldr	r3, [pc, #264]	@ (8003ee4 <UART_SetConfig+0x27c>)
 8003dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ddc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003de0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003de4:	d011      	beq.n	8003e0a <UART_SetConfig+0x1a2>
 8003de6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003dea:	d817      	bhi.n	8003e1c <UART_SetConfig+0x1b4>
 8003dec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003df0:	d011      	beq.n	8003e16 <UART_SetConfig+0x1ae>
 8003df2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003df6:	d811      	bhi.n	8003e1c <UART_SetConfig+0x1b4>
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <UART_SetConfig+0x19c>
 8003dfc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e00:	d006      	beq.n	8003e10 <UART_SetConfig+0x1a8>
 8003e02:	e00b      	b.n	8003e1c <UART_SetConfig+0x1b4>
 8003e04:	2300      	movs	r3, #0
 8003e06:	77fb      	strb	r3, [r7, #31]
 8003e08:	e037      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	77fb      	strb	r3, [r7, #31]
 8003e0e:	e034      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e10:	2304      	movs	r3, #4
 8003e12:	77fb      	strb	r3, [r7, #31]
 8003e14:	e031      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e16:	2308      	movs	r3, #8
 8003e18:	77fb      	strb	r3, [r7, #31]
 8003e1a:	e02e      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e1c:	2310      	movs	r3, #16
 8003e1e:	77fb      	strb	r3, [r7, #31]
 8003e20:	e02b      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a33      	ldr	r2, [pc, #204]	@ (8003ef4 <UART_SetConfig+0x28c>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d124      	bne.n	8003e76 <UART_SetConfig+0x20e>
 8003e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ee4 <UART_SetConfig+0x27c>)
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e30:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003e34:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e38:	d011      	beq.n	8003e5e <UART_SetConfig+0x1f6>
 8003e3a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e3e:	d817      	bhi.n	8003e70 <UART_SetConfig+0x208>
 8003e40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e44:	d011      	beq.n	8003e6a <UART_SetConfig+0x202>
 8003e46:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e4a:	d811      	bhi.n	8003e70 <UART_SetConfig+0x208>
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d003      	beq.n	8003e58 <UART_SetConfig+0x1f0>
 8003e50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e54:	d006      	beq.n	8003e64 <UART_SetConfig+0x1fc>
 8003e56:	e00b      	b.n	8003e70 <UART_SetConfig+0x208>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	77fb      	strb	r3, [r7, #31]
 8003e5c:	e00d      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e5e:	2302      	movs	r3, #2
 8003e60:	77fb      	strb	r3, [r7, #31]
 8003e62:	e00a      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e64:	2304      	movs	r3, #4
 8003e66:	77fb      	strb	r3, [r7, #31]
 8003e68:	e007      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e6a:	2308      	movs	r3, #8
 8003e6c:	77fb      	strb	r3, [r7, #31]
 8003e6e:	e004      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e70:	2310      	movs	r3, #16
 8003e72:	77fb      	strb	r3, [r7, #31]
 8003e74:	e001      	b.n	8003e7a <UART_SetConfig+0x212>
 8003e76:	2310      	movs	r3, #16
 8003e78:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e82:	d16b      	bne.n	8003f5c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003e84:	7ffb      	ldrb	r3, [r7, #31]
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	d838      	bhi.n	8003efc <UART_SetConfig+0x294>
 8003e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e90 <UART_SetConfig+0x228>)
 8003e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e90:	08003eb5 	.word	0x08003eb5
 8003e94:	08003ebd 	.word	0x08003ebd
 8003e98:	08003ec5 	.word	0x08003ec5
 8003e9c:	08003efd 	.word	0x08003efd
 8003ea0:	08003ecb 	.word	0x08003ecb
 8003ea4:	08003efd 	.word	0x08003efd
 8003ea8:	08003efd 	.word	0x08003efd
 8003eac:	08003efd 	.word	0x08003efd
 8003eb0:	08003ed3 	.word	0x08003ed3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003eb4:	f7ff fc2a 	bl	800370c <HAL_RCC_GetPCLK1Freq>
 8003eb8:	61b8      	str	r0, [r7, #24]
        break;
 8003eba:	e024      	b.n	8003f06 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ebc:	f7ff fc48 	bl	8003750 <HAL_RCC_GetPCLK2Freq>
 8003ec0:	61b8      	str	r0, [r7, #24]
        break;
 8003ec2:	e020      	b.n	8003f06 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef8 <UART_SetConfig+0x290>)
 8003ec6:	61bb      	str	r3, [r7, #24]
        break;
 8003ec8:	e01d      	b.n	8003f06 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eca:	f7ff fbbf 	bl	800364c <HAL_RCC_GetSysClockFreq>
 8003ece:	61b8      	str	r0, [r7, #24]
        break;
 8003ed0:	e019      	b.n	8003f06 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ed2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ed6:	61bb      	str	r3, [r7, #24]
        break;
 8003ed8:	e015      	b.n	8003f06 <UART_SetConfig+0x29e>
 8003eda:	bf00      	nop
 8003edc:	efff69f3 	.word	0xefff69f3
 8003ee0:	40013800 	.word	0x40013800
 8003ee4:	40021000 	.word	0x40021000
 8003ee8:	40004400 	.word	0x40004400
 8003eec:	40004800 	.word	0x40004800
 8003ef0:	40004c00 	.word	0x40004c00
 8003ef4:	40005000 	.word	0x40005000
 8003ef8:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	77bb      	strb	r3, [r7, #30]
        break;
 8003f04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d073      	beq.n	8003ff4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	005a      	lsls	r2, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	085b      	lsrs	r3, r3, #1
 8003f16:	441a      	add	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	2b0f      	cmp	r3, #15
 8003f26:	d916      	bls.n	8003f56 <UART_SetConfig+0x2ee>
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f2e:	d212      	bcs.n	8003f56 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	f023 030f 	bic.w	r3, r3, #15
 8003f38:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	085b      	lsrs	r3, r3, #1
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	f003 0307 	and.w	r3, r3, #7
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	89fb      	ldrh	r3, [r7, #14]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	89fa      	ldrh	r2, [r7, #14]
 8003f52:	60da      	str	r2, [r3, #12]
 8003f54:	e04e      	b.n	8003ff4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	77bb      	strb	r3, [r7, #30]
 8003f5a:	e04b      	b.n	8003ff4 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f5c:	7ffb      	ldrb	r3, [r7, #31]
 8003f5e:	2b08      	cmp	r3, #8
 8003f60:	d827      	bhi.n	8003fb2 <UART_SetConfig+0x34a>
 8003f62:	a201      	add	r2, pc, #4	@ (adr r2, 8003f68 <UART_SetConfig+0x300>)
 8003f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f68:	08003f8d 	.word	0x08003f8d
 8003f6c:	08003f95 	.word	0x08003f95
 8003f70:	08003f9d 	.word	0x08003f9d
 8003f74:	08003fb3 	.word	0x08003fb3
 8003f78:	08003fa3 	.word	0x08003fa3
 8003f7c:	08003fb3 	.word	0x08003fb3
 8003f80:	08003fb3 	.word	0x08003fb3
 8003f84:	08003fb3 	.word	0x08003fb3
 8003f88:	08003fab 	.word	0x08003fab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f8c:	f7ff fbbe 	bl	800370c <HAL_RCC_GetPCLK1Freq>
 8003f90:	61b8      	str	r0, [r7, #24]
        break;
 8003f92:	e013      	b.n	8003fbc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f94:	f7ff fbdc 	bl	8003750 <HAL_RCC_GetPCLK2Freq>
 8003f98:	61b8      	str	r0, [r7, #24]
        break;
 8003f9a:	e00f      	b.n	8003fbc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800400c <UART_SetConfig+0x3a4>)
 8003f9e:	61bb      	str	r3, [r7, #24]
        break;
 8003fa0:	e00c      	b.n	8003fbc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fa2:	f7ff fb53 	bl	800364c <HAL_RCC_GetSysClockFreq>
 8003fa6:	61b8      	str	r0, [r7, #24]
        break;
 8003fa8:	e008      	b.n	8003fbc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003faa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fae:	61bb      	str	r3, [r7, #24]
        break;
 8003fb0:	e004      	b.n	8003fbc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	77bb      	strb	r3, [r7, #30]
        break;
 8003fba:	bf00      	nop
    }

    if (pclk != 0U)
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d018      	beq.n	8003ff4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	085a      	lsrs	r2, r3, #1
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	441a      	add	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b0f      	cmp	r3, #15
 8003fda:	d909      	bls.n	8003ff0 <UART_SetConfig+0x388>
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fe2:	d205      	bcs.n	8003ff0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	60da      	str	r2, [r3, #12]
 8003fee:	e001      	b.n	8003ff4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004000:	7fbb      	ldrb	r3, [r7, #30]
}
 8004002:	4618      	mov	r0, r3
 8004004:	3720      	adds	r7, #32
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	007a1200 	.word	0x007a1200

08004010 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00a      	beq.n	800403a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00a      	beq.n	800405c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	430a      	orrs	r2, r1
 800405a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00a      	beq.n	800407e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00a      	beq.n	80040a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	f003 0310 	and.w	r3, r3, #16
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00a      	beq.n	80040c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c6:	f003 0320 	and.w	r3, r3, #32
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d01a      	beq.n	8004126 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800410e:	d10a      	bne.n	8004126 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00a      	beq.n	8004148 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	605a      	str	r2, [r3, #4]
  }
}
 8004148:	bf00      	nop
 800414a:	370c      	adds	r7, #12
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b098      	sub	sp, #96	@ 0x60
 8004158:	af02      	add	r7, sp, #8
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004164:	f7fd f804 	bl	8001170 <HAL_GetTick>
 8004168:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b08      	cmp	r3, #8
 8004176:	d12e      	bne.n	80041d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004178:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800417c:	9300      	str	r3, [sp, #0]
 800417e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004180:	2200      	movs	r2, #0
 8004182:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f88c 	bl	80042a4 <UART_WaitOnFlagUntilTimeout>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d021      	beq.n	80041d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419a:	e853 3f00 	ldrex	r3, [r3]
 800419e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80041b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041b8:	e841 2300 	strex	r3, r2, [r1]
 80041bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e6      	bne.n	8004192 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2220      	movs	r2, #32
 80041c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e062      	b.n	800429c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d149      	bne.n	8004278 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041e8:	9300      	str	r3, [sp, #0]
 80041ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041ec:	2200      	movs	r2, #0
 80041ee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 f856 	bl	80042a4 <UART_WaitOnFlagUntilTimeout>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d03c      	beq.n	8004278 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004206:	e853 3f00 	ldrex	r3, [r3]
 800420a:	623b      	str	r3, [r7, #32]
   return(result);
 800420c:	6a3b      	ldr	r3, [r7, #32]
 800420e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004212:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800421c:	633b      	str	r3, [r7, #48]	@ 0x30
 800421e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004220:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004224:	e841 2300 	strex	r3, r2, [r1]
 8004228:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800422a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1e6      	bne.n	80041fe <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	3308      	adds	r3, #8
 8004236:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	e853 3f00 	ldrex	r3, [r3]
 800423e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f023 0301 	bic.w	r3, r3, #1
 8004246:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3308      	adds	r3, #8
 800424e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004250:	61fa      	str	r2, [r7, #28]
 8004252:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004254:	69b9      	ldr	r1, [r7, #24]
 8004256:	69fa      	ldr	r2, [r7, #28]
 8004258:	e841 2300 	strex	r3, r2, [r1]
 800425c:	617b      	str	r3, [r7, #20]
   return(result);
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1e5      	bne.n	8004230 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2220      	movs	r2, #32
 8004268:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e011      	b.n	800429c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2220      	movs	r2, #32
 800427c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2220      	movs	r2, #32
 8004282:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3758      	adds	r7, #88	@ 0x58
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	603b      	str	r3, [r7, #0]
 80042b0:	4613      	mov	r3, r2
 80042b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042b4:	e04f      	b.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042bc:	d04b      	beq.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042be:	f7fc ff57 	bl	8001170 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d302      	bcc.n	80042d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e04e      	b.n	8004376 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0304 	and.w	r3, r3, #4
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d037      	beq.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b80      	cmp	r3, #128	@ 0x80
 80042ea:	d034      	beq.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	2b40      	cmp	r3, #64	@ 0x40
 80042f0:	d031      	beq.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	69db      	ldr	r3, [r3, #28]
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d110      	bne.n	8004322 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2208      	movs	r2, #8
 8004306:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f000 f838 	bl	800437e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2208      	movs	r2, #8
 8004312:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e029      	b.n	8004376 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800432c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004330:	d111      	bne.n	8004356 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800433a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f000 f81e 	bl	800437e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2220      	movs	r2, #32
 8004346:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e00f      	b.n	8004376 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	69da      	ldr	r2, [r3, #28]
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	4013      	ands	r3, r2
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	429a      	cmp	r2, r3
 8004364:	bf0c      	ite	eq
 8004366:	2301      	moveq	r3, #1
 8004368:	2300      	movne	r3, #0
 800436a:	b2db      	uxtb	r3, r3
 800436c:	461a      	mov	r2, r3
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	429a      	cmp	r2, r3
 8004372:	d0a0      	beq.n	80042b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800437e:	b480      	push	{r7}
 8004380:	b095      	sub	sp, #84	@ 0x54
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004396:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800439a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	461a      	mov	r2, r3
 80043a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80043a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043ac:	e841 2300 	strex	r3, r2, [r1]
 80043b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1e6      	bne.n	8004386 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	3308      	adds	r3, #8
 80043be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c0:	6a3b      	ldr	r3, [r7, #32]
 80043c2:	e853 3f00 	ldrex	r3, [r3]
 80043c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	f023 0301 	bic.w	r3, r3, #1
 80043ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	3308      	adds	r3, #8
 80043d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043e0:	e841 2300 	strex	r3, r2, [r1]
 80043e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1e5      	bne.n	80043b8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d118      	bne.n	8004426 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	e853 3f00 	ldrex	r3, [r3]
 8004400:	60bb      	str	r3, [r7, #8]
   return(result);
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	f023 0310 	bic.w	r3, r3, #16
 8004408:	647b      	str	r3, [r7, #68]	@ 0x44
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	461a      	mov	r2, r3
 8004410:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004412:	61bb      	str	r3, [r7, #24]
 8004414:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004416:	6979      	ldr	r1, [r7, #20]
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	e841 2300 	strex	r3, r2, [r1]
 800441e:	613b      	str	r3, [r7, #16]
   return(result);
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1e6      	bne.n	80043f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2220      	movs	r2, #32
 800442a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800443a:	bf00      	nop
 800443c:	3754      	adds	r7, #84	@ 0x54
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <memset>:
 8004446:	4402      	add	r2, r0
 8004448:	4603      	mov	r3, r0
 800444a:	4293      	cmp	r3, r2
 800444c:	d100      	bne.n	8004450 <memset+0xa>
 800444e:	4770      	bx	lr
 8004450:	f803 1b01 	strb.w	r1, [r3], #1
 8004454:	e7f9      	b.n	800444a <memset+0x4>
	...

08004458 <__libc_init_array>:
 8004458:	b570      	push	{r4, r5, r6, lr}
 800445a:	4d0d      	ldr	r5, [pc, #52]	@ (8004490 <__libc_init_array+0x38>)
 800445c:	4c0d      	ldr	r4, [pc, #52]	@ (8004494 <__libc_init_array+0x3c>)
 800445e:	1b64      	subs	r4, r4, r5
 8004460:	10a4      	asrs	r4, r4, #2
 8004462:	2600      	movs	r6, #0
 8004464:	42a6      	cmp	r6, r4
 8004466:	d109      	bne.n	800447c <__libc_init_array+0x24>
 8004468:	4d0b      	ldr	r5, [pc, #44]	@ (8004498 <__libc_init_array+0x40>)
 800446a:	4c0c      	ldr	r4, [pc, #48]	@ (800449c <__libc_init_array+0x44>)
 800446c:	f000 f818 	bl	80044a0 <_init>
 8004470:	1b64      	subs	r4, r4, r5
 8004472:	10a4      	asrs	r4, r4, #2
 8004474:	2600      	movs	r6, #0
 8004476:	42a6      	cmp	r6, r4
 8004478:	d105      	bne.n	8004486 <__libc_init_array+0x2e>
 800447a:	bd70      	pop	{r4, r5, r6, pc}
 800447c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004480:	4798      	blx	r3
 8004482:	3601      	adds	r6, #1
 8004484:	e7ee      	b.n	8004464 <__libc_init_array+0xc>
 8004486:	f855 3b04 	ldr.w	r3, [r5], #4
 800448a:	4798      	blx	r3
 800448c:	3601      	adds	r6, #1
 800448e:	e7f2      	b.n	8004476 <__libc_init_array+0x1e>
 8004490:	080044f0 	.word	0x080044f0
 8004494:	080044f0 	.word	0x080044f0
 8004498:	080044f0 	.word	0x080044f0
 800449c:	080044f4 	.word	0x080044f4

080044a0 <_init>:
 80044a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044a2:	bf00      	nop
 80044a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044a6:	bc08      	pop	{r3}
 80044a8:	469e      	mov	lr, r3
 80044aa:	4770      	bx	lr

080044ac <_fini>:
 80044ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ae:	bf00      	nop
 80044b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044b2:	bc08      	pop	{r3}
 80044b4:	469e      	mov	lr, r3
 80044b6:	4770      	bx	lr
