

================================================================
== Vitis HLS Report for 'softmax_7'
================================================================
* Date:           Thu Aug 29 18:14:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.174 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74|  0.740 us|  0.740 us|   74|   74|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_softmax_7_Pipeline_VITIS_LOOP_79_1_fu_24  |softmax_7_Pipeline_VITIS_LOOP_79_1  |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
        |grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31  |softmax_7_Pipeline_VITIS_LOOP_82_2  |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1638|   1279|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1645|   1344|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_softmax_7_Pipeline_VITIS_LOOP_79_1_fu_24  |softmax_7_Pipeline_VITIS_LOOP_79_1  |        0|   0|    24|    91|    0|
    |grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31  |softmax_7_Pipeline_VITIS_LOOP_82_2  |        0|   0|  1614|  1188|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                         |                                    |        0|   0|  1638|  1279|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  26|          5|    1|          5|
    |ap_done           |   9|          2|    1|          2|
    |input_r_address0  |  14|          3|    5|         15|
    |input_r_ce0       |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             |  63|         13|    8|         25|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |grp_softmax_7_Pipeline_VITIS_LOOP_79_1_fu_24_ap_start_reg  |  1|   0|    1|          0|
    |grp_softmax_7_Pipeline_VITIS_LOOP_82_2_fu_31_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  7|   0|    7|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|     softmax_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     softmax_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     softmax_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     softmax_7|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|     softmax_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     softmax_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     softmax_7|  return value|
|input_r_address0   |  out|    5|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    5|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

