|DE1_SOC_D8M_RTL
ADC_CONVST <= <GND>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> part2:music.port7
AUD_BCLK <> part2:music.port8
AUD_DACDAT <= part2:music.port10
AUD_DACLRCK <> part2:music.port6
AUD_XCK <= part2:music.port5
CLOCK2_50 => CLOCK2_50.IN6
CLOCK3_50 => CLOCK3_50.IN1
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN4
DRAM_ADDR[0] <= Sdram_Control:u7.SA
DRAM_ADDR[1] <= Sdram_Control:u7.SA
DRAM_ADDR[2] <= Sdram_Control:u7.SA
DRAM_ADDR[3] <= Sdram_Control:u7.SA
DRAM_ADDR[4] <= Sdram_Control:u7.SA
DRAM_ADDR[5] <= Sdram_Control:u7.SA
DRAM_ADDR[6] <= Sdram_Control:u7.SA
DRAM_ADDR[7] <= Sdram_Control:u7.SA
DRAM_ADDR[8] <= Sdram_Control:u7.SA
DRAM_ADDR[9] <= Sdram_Control:u7.SA
DRAM_ADDR[10] <= Sdram_Control:u7.SA
DRAM_ADDR[11] <= Sdram_Control:u7.SA
DRAM_ADDR[12] <= Sdram_Control:u7.SA
DRAM_BA[0] <= Sdram_Control:u7.BA
DRAM_BA[1] <= Sdram_Control:u7.BA
DRAM_CAS_N <= Sdram_Control:u7.CAS_N
DRAM_CKE <= Sdram_Control:u7.CKE
DRAM_CLK <= sdram_pll:u6.c1
DRAM_CS_N <= Sdram_Control:u7.CS_N
DRAM_DQ[0] <> Sdram_Control:u7.DQ
DRAM_DQ[1] <> Sdram_Control:u7.DQ
DRAM_DQ[2] <> Sdram_Control:u7.DQ
DRAM_DQ[3] <> Sdram_Control:u7.DQ
DRAM_DQ[4] <> Sdram_Control:u7.DQ
DRAM_DQ[5] <> Sdram_Control:u7.DQ
DRAM_DQ[6] <> Sdram_Control:u7.DQ
DRAM_DQ[7] <> Sdram_Control:u7.DQ
DRAM_DQ[8] <> Sdram_Control:u7.DQ
DRAM_DQ[9] <> Sdram_Control:u7.DQ
DRAM_DQ[10] <> Sdram_Control:u7.DQ
DRAM_DQ[11] <> Sdram_Control:u7.DQ
DRAM_DQ[12] <> Sdram_Control:u7.DQ
DRAM_DQ[13] <> Sdram_Control:u7.DQ
DRAM_DQ[14] <> Sdram_Control:u7.DQ
DRAM_DQ[15] <> Sdram_Control:u7.DQ
DRAM_LDQM <= <GND>
DRAM_RAS_N <= Sdram_Control:u7.RAS_N
DRAM_UDQM <= <GND>
DRAM_WE_N <= Sdram_Control:u7.WE_N
FPGA_I2C_SCLK <= part2:music.port3
FPGA_I2C_SDAT <> part2:music.port4
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN2
KEY[3] => Snake:c2.KEY[3]
KEY[3] => comb.IN1
KEY[3] => game_of_cart:c1.p1L
LEDR[0] <= Snake:c2.LEDR[0]
LEDR[1] <= Snake:c2.LEDR[1]
LEDR[2] <= Snake:c2.LEDR[2]
LEDR[3] <= Snake:c2.LEDR[3]
LEDR[4] <= Snake:c2.LEDR[4]
LEDR[5] <= Snake:c2.LEDR[5]
LEDR[6] <= Snake:c2.LEDR[6]
LEDR[7] <= Snake:c2.LEDR[7]
LEDR[8] <= Snake:c2.LEDR[8]
LEDR[9] <= Snake:c2.LEDR[9]
PS2_CLK <> keyboard_press_driver:key1.PS2_CLK
PS2_CLK2 <> <UNC>
PS2_DAT <> keyboard_press_driver:key1.PS2_DAT
PS2_DAT2 <> <UNC>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => reset.IN3
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= <GND>
TD_VS => ~NO_FANOUT~
VGA_BLANK_N <= Filter:filter.oVGA_BLANK_N
VGA_B[0] <= Filter:filter.oVGA_B
VGA_B[1] <= Filter:filter.oVGA_B
VGA_B[2] <= Filter:filter.oVGA_B
VGA_B[3] <= Filter:filter.oVGA_B
VGA_B[4] <= Filter:filter.oVGA_B
VGA_B[5] <= Filter:filter.oVGA_B
VGA_B[6] <= Filter:filter.oVGA_B
VGA_B[7] <= Filter:filter.oVGA_B
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= Filter:filter.oVGA_G
VGA_G[1] <= Filter:filter.oVGA_G
VGA_G[2] <= Filter:filter.oVGA_G
VGA_G[3] <= Filter:filter.oVGA_G
VGA_G[4] <= Filter:filter.oVGA_G
VGA_G[5] <= Filter:filter.oVGA_G
VGA_G[6] <= Filter:filter.oVGA_G
VGA_G[7] <= Filter:filter.oVGA_G
VGA_HS <= Filter:filter.oVGA_HS
VGA_R[0] <= Filter:filter.oVGA_R
VGA_R[1] <= Filter:filter.oVGA_R
VGA_R[2] <= Filter:filter.oVGA_R
VGA_R[3] <= Filter:filter.oVGA_R
VGA_R[4] <= Filter:filter.oVGA_R
VGA_R[5] <= Filter:filter.oVGA_R
VGA_R[6] <= Filter:filter.oVGA_R
VGA_R[7] <= Filter:filter.oVGA_R
VGA_SYNC_N <= Filter:filter.oVGA_SYNC_N
VGA_VS <= Filter:filter.oVGA_VS
CAMERA_I2C_SCL <= CAMERA_I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
CAMERA_I2C_SDA <> MIPI_BRIDGE_CAMERA_Config:cfin.CAMERA_I2C_SDA
CAMERA_I2C_SDA <> FOCUS_ADJ:adl.SDA
CAMERA_PWDN_n <= <VCC>
MIPI_CS_n <= <GND>
MIPI_I2C_SCL <> MIPI_BRIDGE_CAMERA_Config:cfin.MIPI_I2C_SCL
MIPI_I2C_SDA <> MIPI_BRIDGE_CAMERA_Config:cfin.MIPI_I2C_SDA
MIPI_MCLK <= <GND>
MIPI_PIXEL_CLK => MIPI_PIXEL_CLK.IN1
MIPI_PIXEL_D[0] => LUT_MIPI_PIXEL_D[0].IN1
MIPI_PIXEL_D[1] => LUT_MIPI_PIXEL_D[1].IN1
MIPI_PIXEL_D[2] => LUT_MIPI_PIXEL_D[2].IN1
MIPI_PIXEL_D[3] => LUT_MIPI_PIXEL_D[3].IN1
MIPI_PIXEL_D[4] => LUT_MIPI_PIXEL_D[4].IN1
MIPI_PIXEL_D[5] => LUT_MIPI_PIXEL_D[5].IN1
MIPI_PIXEL_D[6] => LUT_MIPI_PIXEL_D[6].IN1
MIPI_PIXEL_D[7] => LUT_MIPI_PIXEL_D[7].IN1
MIPI_PIXEL_D[8] => LUT_MIPI_PIXEL_D[8].IN1
MIPI_PIXEL_D[9] => LUT_MIPI_PIXEL_D[9].IN1
MIPI_PIXEL_HS => comb.IN0
MIPI_PIXEL_VS => comb.IN1
MIPI_REFCLK <= pll_test:pll_ref.c0
MIPI_RESET_n <= RESET_N.DB_MAX_OUTPUT_PORT_TYPE
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]
GPIO[8] <> GPIO[8]
GPIO[9] <> GPIO[9]
GPIO[10] <> GPIO[10]
GPIO[11] <> GPIO[11]
GPIO[12] <> GPIO[12]
GPIO[13] <> GPIO[13]
GPIO[14] <> GPIO[14]
GPIO[15] <> GPIO[15]
GPIO[16] <> GPIO[16]
GPIO[17] <> GPIO[17]
GPIO[18] <> GPIO[18]
GPIO[19] <> GPIO[19]
GPIO[20] <> GPIO[20]
GPIO[21] <> GPIO[21]
GPIO[22] <> GPIO[22]
GPIO[23] <> GPIO[23]
GPIO[24] <> GPIO[24]
GPIO[25] <> GPIO[25]
GPIO[26] <> GPIO[26]
GPIO[27] <> GPIO[27]
GPIO[28] <> GPIO[28]
GPIO[29] <> GPIO[29]
GPIO[30] <> GPIO[30]
GPIO[31] <> GPIO[31]
GPIO[32] <> GPIO[32]
GPIO[33] <> GPIO[33]
GPIO[34] <> GPIO[34]
GPIO[35] <> GPIO[35]


|DE1_SOC_D8M_RTL|part2:music
CLOCK_50 => CLOCK_50.IN4
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN5
FPGA_I2C_SCLK <= audio_and_video_config:cfg.port3
FPGA_I2C_SDAT <> audio_and_video_config:cfg.port2
AUD_XCK <= clock_generator:my_clock_gen.port2
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACDAT <= audio_codec:codec.port14


|DE1_SOC_D8M_RTL|part2:music|shiftreg:l
CLOCK_50 => dataout[0]~reg0.CLK
CLOCK_50 => dataout[1]~reg0.CLK
CLOCK_50 => dataout[2]~reg0.CLK
CLOCK_50 => dataout[3]~reg0.CLK
CLOCK_50 => dataout[4]~reg0.CLK
CLOCK_50 => dataout[5]~reg0.CLK
CLOCK_50 => dataout[6]~reg0.CLK
CLOCK_50 => dataout[7]~reg0.CLK
CLOCK_50 => dataout[8]~reg0.CLK
CLOCK_50 => dataout[9]~reg0.CLK
CLOCK_50 => dataout[10]~reg0.CLK
CLOCK_50 => dataout[11]~reg0.CLK
CLOCK_50 => dataout[12]~reg0.CLK
CLOCK_50 => dataout[13]~reg0.CLK
CLOCK_50 => dataout[14]~reg0.CLK
CLOCK_50 => dataout[15]~reg0.CLK
CLOCK_50 => dataout[16]~reg0.CLK
CLOCK_50 => dataout[17]~reg0.CLK
CLOCK_50 => dataout[18]~reg0.CLK
CLOCK_50 => dataout[19]~reg0.CLK
CLOCK_50 => dataout[20]~reg0.CLK
CLOCK_50 => dataout[21]~reg0.CLK
CLOCK_50 => dataout[22]~reg0.CLK
CLOCK_50 => dataout[23]~reg0.CLK
CLOCK_50 => shift[6][0].CLK
CLOCK_50 => shift[6][1].CLK
CLOCK_50 => shift[6][2].CLK
CLOCK_50 => shift[6][3].CLK
CLOCK_50 => shift[6][4].CLK
CLOCK_50 => shift[6][5].CLK
CLOCK_50 => shift[6][6].CLK
CLOCK_50 => shift[6][7].CLK
CLOCK_50 => shift[6][8].CLK
CLOCK_50 => shift[6][9].CLK
CLOCK_50 => shift[6][10].CLK
CLOCK_50 => shift[6][11].CLK
CLOCK_50 => shift[6][12].CLK
CLOCK_50 => shift[6][13].CLK
CLOCK_50 => shift[6][14].CLK
CLOCK_50 => shift[6][15].CLK
CLOCK_50 => shift[6][16].CLK
CLOCK_50 => shift[6][17].CLK
CLOCK_50 => shift[6][18].CLK
CLOCK_50 => shift[6][19].CLK
CLOCK_50 => shift[6][20].CLK
CLOCK_50 => shift[6][21].CLK
CLOCK_50 => shift[6][22].CLK
CLOCK_50 => shift[6][23].CLK
CLOCK_50 => shift[5][0].CLK
CLOCK_50 => shift[5][1].CLK
CLOCK_50 => shift[5][2].CLK
CLOCK_50 => shift[5][3].CLK
CLOCK_50 => shift[5][4].CLK
CLOCK_50 => shift[5][5].CLK
CLOCK_50 => shift[5][6].CLK
CLOCK_50 => shift[5][7].CLK
CLOCK_50 => shift[5][8].CLK
CLOCK_50 => shift[5][9].CLK
CLOCK_50 => shift[5][10].CLK
CLOCK_50 => shift[5][11].CLK
CLOCK_50 => shift[5][12].CLK
CLOCK_50 => shift[5][13].CLK
CLOCK_50 => shift[5][14].CLK
CLOCK_50 => shift[5][15].CLK
CLOCK_50 => shift[5][16].CLK
CLOCK_50 => shift[5][17].CLK
CLOCK_50 => shift[5][18].CLK
CLOCK_50 => shift[5][19].CLK
CLOCK_50 => shift[5][20].CLK
CLOCK_50 => shift[5][21].CLK
CLOCK_50 => shift[5][22].CLK
CLOCK_50 => shift[5][23].CLK
CLOCK_50 => shift[4][0].CLK
CLOCK_50 => shift[4][1].CLK
CLOCK_50 => shift[4][2].CLK
CLOCK_50 => shift[4][3].CLK
CLOCK_50 => shift[4][4].CLK
CLOCK_50 => shift[4][5].CLK
CLOCK_50 => shift[4][6].CLK
CLOCK_50 => shift[4][7].CLK
CLOCK_50 => shift[4][8].CLK
CLOCK_50 => shift[4][9].CLK
CLOCK_50 => shift[4][10].CLK
CLOCK_50 => shift[4][11].CLK
CLOCK_50 => shift[4][12].CLK
CLOCK_50 => shift[4][13].CLK
CLOCK_50 => shift[4][14].CLK
CLOCK_50 => shift[4][15].CLK
CLOCK_50 => shift[4][16].CLK
CLOCK_50 => shift[4][17].CLK
CLOCK_50 => shift[4][18].CLK
CLOCK_50 => shift[4][19].CLK
CLOCK_50 => shift[4][20].CLK
CLOCK_50 => shift[4][21].CLK
CLOCK_50 => shift[4][22].CLK
CLOCK_50 => shift[4][23].CLK
CLOCK_50 => shift[3][0].CLK
CLOCK_50 => shift[3][1].CLK
CLOCK_50 => shift[3][2].CLK
CLOCK_50 => shift[3][3].CLK
CLOCK_50 => shift[3][4].CLK
CLOCK_50 => shift[3][5].CLK
CLOCK_50 => shift[3][6].CLK
CLOCK_50 => shift[3][7].CLK
CLOCK_50 => shift[3][8].CLK
CLOCK_50 => shift[3][9].CLK
CLOCK_50 => shift[3][10].CLK
CLOCK_50 => shift[3][11].CLK
CLOCK_50 => shift[3][12].CLK
CLOCK_50 => shift[3][13].CLK
CLOCK_50 => shift[3][14].CLK
CLOCK_50 => shift[3][15].CLK
CLOCK_50 => shift[3][16].CLK
CLOCK_50 => shift[3][17].CLK
CLOCK_50 => shift[3][18].CLK
CLOCK_50 => shift[3][19].CLK
CLOCK_50 => shift[3][20].CLK
CLOCK_50 => shift[3][21].CLK
CLOCK_50 => shift[3][22].CLK
CLOCK_50 => shift[3][23].CLK
CLOCK_50 => shift[2][0].CLK
CLOCK_50 => shift[2][1].CLK
CLOCK_50 => shift[2][2].CLK
CLOCK_50 => shift[2][3].CLK
CLOCK_50 => shift[2][4].CLK
CLOCK_50 => shift[2][5].CLK
CLOCK_50 => shift[2][6].CLK
CLOCK_50 => shift[2][7].CLK
CLOCK_50 => shift[2][8].CLK
CLOCK_50 => shift[2][9].CLK
CLOCK_50 => shift[2][10].CLK
CLOCK_50 => shift[2][11].CLK
CLOCK_50 => shift[2][12].CLK
CLOCK_50 => shift[2][13].CLK
CLOCK_50 => shift[2][14].CLK
CLOCK_50 => shift[2][15].CLK
CLOCK_50 => shift[2][16].CLK
CLOCK_50 => shift[2][17].CLK
CLOCK_50 => shift[2][18].CLK
CLOCK_50 => shift[2][19].CLK
CLOCK_50 => shift[2][20].CLK
CLOCK_50 => shift[2][21].CLK
CLOCK_50 => shift[2][22].CLK
CLOCK_50 => shift[2][23].CLK
CLOCK_50 => shift[1][0].CLK
CLOCK_50 => shift[1][1].CLK
CLOCK_50 => shift[1][2].CLK
CLOCK_50 => shift[1][3].CLK
CLOCK_50 => shift[1][4].CLK
CLOCK_50 => shift[1][5].CLK
CLOCK_50 => shift[1][6].CLK
CLOCK_50 => shift[1][7].CLK
CLOCK_50 => shift[1][8].CLK
CLOCK_50 => shift[1][9].CLK
CLOCK_50 => shift[1][10].CLK
CLOCK_50 => shift[1][11].CLK
CLOCK_50 => shift[1][12].CLK
CLOCK_50 => shift[1][13].CLK
CLOCK_50 => shift[1][14].CLK
CLOCK_50 => shift[1][15].CLK
CLOCK_50 => shift[1][16].CLK
CLOCK_50 => shift[1][17].CLK
CLOCK_50 => shift[1][18].CLK
CLOCK_50 => shift[1][19].CLK
CLOCK_50 => shift[1][20].CLK
CLOCK_50 => shift[1][21].CLK
CLOCK_50 => shift[1][22].CLK
CLOCK_50 => shift[1][23].CLK
CLOCK_50 => shift[0][0].CLK
CLOCK_50 => shift[0][1].CLK
CLOCK_50 => shift[0][2].CLK
CLOCK_50 => shift[0][3].CLK
CLOCK_50 => shift[0][4].CLK
CLOCK_50 => shift[0][5].CLK
CLOCK_50 => shift[0][6].CLK
CLOCK_50 => shift[0][7].CLK
CLOCK_50 => shift[0][8].CLK
CLOCK_50 => shift[0][9].CLK
CLOCK_50 => shift[0][10].CLK
CLOCK_50 => shift[0][11].CLK
CLOCK_50 => shift[0][12].CLK
CLOCK_50 => shift[0][13].CLK
CLOCK_50 => shift[0][14].CLK
CLOCK_50 => shift[0][15].CLK
CLOCK_50 => shift[0][16].CLK
CLOCK_50 => shift[0][17].CLK
CLOCK_50 => shift[0][18].CLK
CLOCK_50 => shift[0][19].CLK
CLOCK_50 => shift[0][20].CLK
CLOCK_50 => shift[0][21].CLK
CLOCK_50 => shift[0][22].CLK
CLOCK_50 => shift[0][23].CLK
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => dataout[23]~reg0.ENA
reset => dataout[22]~reg0.ENA
reset => dataout[21]~reg0.ENA
reset => dataout[20]~reg0.ENA
reset => dataout[19]~reg0.ENA
reset => dataout[18]~reg0.ENA
reset => dataout[17]~reg0.ENA
reset => dataout[16]~reg0.ENA
reset => dataout[15]~reg0.ENA
reset => dataout[14]~reg0.ENA
reset => dataout[13]~reg0.ENA
reset => dataout[12]~reg0.ENA
reset => dataout[11]~reg0.ENA
reset => dataout[10]~reg0.ENA
reset => dataout[9]~reg0.ENA
reset => dataout[8]~reg0.ENA
reset => dataout[7]~reg0.ENA
reset => dataout[6]~reg0.ENA
reset => dataout[5]~reg0.ENA
reset => dataout[4]~reg0.ENA
reset => dataout[3]~reg0.ENA
reset => dataout[2]~reg0.ENA
reset => dataout[1]~reg0.ENA
reset => dataout[0]~reg0.ENA
datain[0] => shift.DATAA
datain[0] => WideOr0.IN0
datain[1] => shift.DATAA
datain[1] => WideOr0.IN1
datain[2] => shift.DATAA
datain[2] => WideOr0.IN2
datain[3] => shift.DATAA
datain[3] => Add0.IN58
datain[4] => shift.DATAA
datain[4] => Add0.IN57
datain[5] => shift.DATAA
datain[5] => Add0.IN56
datain[6] => shift.DATAA
datain[6] => Add0.IN55
datain[7] => shift.DATAA
datain[7] => Add0.IN54
datain[8] => shift.DATAA
datain[8] => Add0.IN53
datain[9] => shift.DATAA
datain[9] => Add0.IN52
datain[10] => shift.DATAA
datain[10] => Add0.IN51
datain[11] => shift.DATAA
datain[11] => Add0.IN50
datain[12] => shift.DATAA
datain[12] => Add0.IN49
datain[13] => shift.DATAA
datain[13] => Add0.IN48
datain[14] => shift.DATAA
datain[14] => Add0.IN47
datain[15] => shift.DATAA
datain[15] => Add0.IN46
datain[16] => shift.DATAA
datain[16] => Add0.IN45
datain[17] => shift.DATAA
datain[17] => Add0.IN44
datain[18] => shift.DATAA
datain[18] => Add0.IN43
datain[19] => shift.DATAA
datain[19] => Add0.IN42
datain[20] => shift.DATAA
datain[20] => Add0.IN41
datain[21] => shift.DATAA
datain[21] => Add0.IN40
datain[22] => shift.DATAA
datain[22] => Add0.IN39
datain[23] => shift.DATAA
datain[23] => Add0.IN30
datain[23] => Add0.IN31
datain[23] => Add0.IN32
datain[23] => Add0.IN33
datain[23] => Add0.IN34
datain[23] => Add0.IN35
datain[23] => Add0.IN36
datain[23] => Add0.IN37
datain[23] => Add0.IN38
datain[23] => Add0.IN60
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|shiftreg:r
CLOCK_50 => dataout[0]~reg0.CLK
CLOCK_50 => dataout[1]~reg0.CLK
CLOCK_50 => dataout[2]~reg0.CLK
CLOCK_50 => dataout[3]~reg0.CLK
CLOCK_50 => dataout[4]~reg0.CLK
CLOCK_50 => dataout[5]~reg0.CLK
CLOCK_50 => dataout[6]~reg0.CLK
CLOCK_50 => dataout[7]~reg0.CLK
CLOCK_50 => dataout[8]~reg0.CLK
CLOCK_50 => dataout[9]~reg0.CLK
CLOCK_50 => dataout[10]~reg0.CLK
CLOCK_50 => dataout[11]~reg0.CLK
CLOCK_50 => dataout[12]~reg0.CLK
CLOCK_50 => dataout[13]~reg0.CLK
CLOCK_50 => dataout[14]~reg0.CLK
CLOCK_50 => dataout[15]~reg0.CLK
CLOCK_50 => dataout[16]~reg0.CLK
CLOCK_50 => dataout[17]~reg0.CLK
CLOCK_50 => dataout[18]~reg0.CLK
CLOCK_50 => dataout[19]~reg0.CLK
CLOCK_50 => dataout[20]~reg0.CLK
CLOCK_50 => dataout[21]~reg0.CLK
CLOCK_50 => dataout[22]~reg0.CLK
CLOCK_50 => dataout[23]~reg0.CLK
CLOCK_50 => shift[6][0].CLK
CLOCK_50 => shift[6][1].CLK
CLOCK_50 => shift[6][2].CLK
CLOCK_50 => shift[6][3].CLK
CLOCK_50 => shift[6][4].CLK
CLOCK_50 => shift[6][5].CLK
CLOCK_50 => shift[6][6].CLK
CLOCK_50 => shift[6][7].CLK
CLOCK_50 => shift[6][8].CLK
CLOCK_50 => shift[6][9].CLK
CLOCK_50 => shift[6][10].CLK
CLOCK_50 => shift[6][11].CLK
CLOCK_50 => shift[6][12].CLK
CLOCK_50 => shift[6][13].CLK
CLOCK_50 => shift[6][14].CLK
CLOCK_50 => shift[6][15].CLK
CLOCK_50 => shift[6][16].CLK
CLOCK_50 => shift[6][17].CLK
CLOCK_50 => shift[6][18].CLK
CLOCK_50 => shift[6][19].CLK
CLOCK_50 => shift[6][20].CLK
CLOCK_50 => shift[6][21].CLK
CLOCK_50 => shift[6][22].CLK
CLOCK_50 => shift[6][23].CLK
CLOCK_50 => shift[5][0].CLK
CLOCK_50 => shift[5][1].CLK
CLOCK_50 => shift[5][2].CLK
CLOCK_50 => shift[5][3].CLK
CLOCK_50 => shift[5][4].CLK
CLOCK_50 => shift[5][5].CLK
CLOCK_50 => shift[5][6].CLK
CLOCK_50 => shift[5][7].CLK
CLOCK_50 => shift[5][8].CLK
CLOCK_50 => shift[5][9].CLK
CLOCK_50 => shift[5][10].CLK
CLOCK_50 => shift[5][11].CLK
CLOCK_50 => shift[5][12].CLK
CLOCK_50 => shift[5][13].CLK
CLOCK_50 => shift[5][14].CLK
CLOCK_50 => shift[5][15].CLK
CLOCK_50 => shift[5][16].CLK
CLOCK_50 => shift[5][17].CLK
CLOCK_50 => shift[5][18].CLK
CLOCK_50 => shift[5][19].CLK
CLOCK_50 => shift[5][20].CLK
CLOCK_50 => shift[5][21].CLK
CLOCK_50 => shift[5][22].CLK
CLOCK_50 => shift[5][23].CLK
CLOCK_50 => shift[4][0].CLK
CLOCK_50 => shift[4][1].CLK
CLOCK_50 => shift[4][2].CLK
CLOCK_50 => shift[4][3].CLK
CLOCK_50 => shift[4][4].CLK
CLOCK_50 => shift[4][5].CLK
CLOCK_50 => shift[4][6].CLK
CLOCK_50 => shift[4][7].CLK
CLOCK_50 => shift[4][8].CLK
CLOCK_50 => shift[4][9].CLK
CLOCK_50 => shift[4][10].CLK
CLOCK_50 => shift[4][11].CLK
CLOCK_50 => shift[4][12].CLK
CLOCK_50 => shift[4][13].CLK
CLOCK_50 => shift[4][14].CLK
CLOCK_50 => shift[4][15].CLK
CLOCK_50 => shift[4][16].CLK
CLOCK_50 => shift[4][17].CLK
CLOCK_50 => shift[4][18].CLK
CLOCK_50 => shift[4][19].CLK
CLOCK_50 => shift[4][20].CLK
CLOCK_50 => shift[4][21].CLK
CLOCK_50 => shift[4][22].CLK
CLOCK_50 => shift[4][23].CLK
CLOCK_50 => shift[3][0].CLK
CLOCK_50 => shift[3][1].CLK
CLOCK_50 => shift[3][2].CLK
CLOCK_50 => shift[3][3].CLK
CLOCK_50 => shift[3][4].CLK
CLOCK_50 => shift[3][5].CLK
CLOCK_50 => shift[3][6].CLK
CLOCK_50 => shift[3][7].CLK
CLOCK_50 => shift[3][8].CLK
CLOCK_50 => shift[3][9].CLK
CLOCK_50 => shift[3][10].CLK
CLOCK_50 => shift[3][11].CLK
CLOCK_50 => shift[3][12].CLK
CLOCK_50 => shift[3][13].CLK
CLOCK_50 => shift[3][14].CLK
CLOCK_50 => shift[3][15].CLK
CLOCK_50 => shift[3][16].CLK
CLOCK_50 => shift[3][17].CLK
CLOCK_50 => shift[3][18].CLK
CLOCK_50 => shift[3][19].CLK
CLOCK_50 => shift[3][20].CLK
CLOCK_50 => shift[3][21].CLK
CLOCK_50 => shift[3][22].CLK
CLOCK_50 => shift[3][23].CLK
CLOCK_50 => shift[2][0].CLK
CLOCK_50 => shift[2][1].CLK
CLOCK_50 => shift[2][2].CLK
CLOCK_50 => shift[2][3].CLK
CLOCK_50 => shift[2][4].CLK
CLOCK_50 => shift[2][5].CLK
CLOCK_50 => shift[2][6].CLK
CLOCK_50 => shift[2][7].CLK
CLOCK_50 => shift[2][8].CLK
CLOCK_50 => shift[2][9].CLK
CLOCK_50 => shift[2][10].CLK
CLOCK_50 => shift[2][11].CLK
CLOCK_50 => shift[2][12].CLK
CLOCK_50 => shift[2][13].CLK
CLOCK_50 => shift[2][14].CLK
CLOCK_50 => shift[2][15].CLK
CLOCK_50 => shift[2][16].CLK
CLOCK_50 => shift[2][17].CLK
CLOCK_50 => shift[2][18].CLK
CLOCK_50 => shift[2][19].CLK
CLOCK_50 => shift[2][20].CLK
CLOCK_50 => shift[2][21].CLK
CLOCK_50 => shift[2][22].CLK
CLOCK_50 => shift[2][23].CLK
CLOCK_50 => shift[1][0].CLK
CLOCK_50 => shift[1][1].CLK
CLOCK_50 => shift[1][2].CLK
CLOCK_50 => shift[1][3].CLK
CLOCK_50 => shift[1][4].CLK
CLOCK_50 => shift[1][5].CLK
CLOCK_50 => shift[1][6].CLK
CLOCK_50 => shift[1][7].CLK
CLOCK_50 => shift[1][8].CLK
CLOCK_50 => shift[1][9].CLK
CLOCK_50 => shift[1][10].CLK
CLOCK_50 => shift[1][11].CLK
CLOCK_50 => shift[1][12].CLK
CLOCK_50 => shift[1][13].CLK
CLOCK_50 => shift[1][14].CLK
CLOCK_50 => shift[1][15].CLK
CLOCK_50 => shift[1][16].CLK
CLOCK_50 => shift[1][17].CLK
CLOCK_50 => shift[1][18].CLK
CLOCK_50 => shift[1][19].CLK
CLOCK_50 => shift[1][20].CLK
CLOCK_50 => shift[1][21].CLK
CLOCK_50 => shift[1][22].CLK
CLOCK_50 => shift[1][23].CLK
CLOCK_50 => shift[0][0].CLK
CLOCK_50 => shift[0][1].CLK
CLOCK_50 => shift[0][2].CLK
CLOCK_50 => shift[0][3].CLK
CLOCK_50 => shift[0][4].CLK
CLOCK_50 => shift[0][5].CLK
CLOCK_50 => shift[0][6].CLK
CLOCK_50 => shift[0][7].CLK
CLOCK_50 => shift[0][8].CLK
CLOCK_50 => shift[0][9].CLK
CLOCK_50 => shift[0][10].CLK
CLOCK_50 => shift[0][11].CLK
CLOCK_50 => shift[0][12].CLK
CLOCK_50 => shift[0][13].CLK
CLOCK_50 => shift[0][14].CLK
CLOCK_50 => shift[0][15].CLK
CLOCK_50 => shift[0][16].CLK
CLOCK_50 => shift[0][17].CLK
CLOCK_50 => shift[0][18].CLK
CLOCK_50 => shift[0][19].CLK
CLOCK_50 => shift[0][20].CLK
CLOCK_50 => shift[0][21].CLK
CLOCK_50 => shift[0][22].CLK
CLOCK_50 => shift[0][23].CLK
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => dataout[23]~reg0.ENA
reset => dataout[22]~reg0.ENA
reset => dataout[21]~reg0.ENA
reset => dataout[20]~reg0.ENA
reset => dataout[19]~reg0.ENA
reset => dataout[18]~reg0.ENA
reset => dataout[17]~reg0.ENA
reset => dataout[16]~reg0.ENA
reset => dataout[15]~reg0.ENA
reset => dataout[14]~reg0.ENA
reset => dataout[13]~reg0.ENA
reset => dataout[12]~reg0.ENA
reset => dataout[11]~reg0.ENA
reset => dataout[10]~reg0.ENA
reset => dataout[9]~reg0.ENA
reset => dataout[8]~reg0.ENA
reset => dataout[7]~reg0.ENA
reset => dataout[6]~reg0.ENA
reset => dataout[5]~reg0.ENA
reset => dataout[4]~reg0.ENA
reset => dataout[3]~reg0.ENA
reset => dataout[2]~reg0.ENA
reset => dataout[1]~reg0.ENA
reset => dataout[0]~reg0.ENA
datain[0] => shift.DATAA
datain[0] => WideOr0.IN0
datain[1] => shift.DATAA
datain[1] => WideOr0.IN1
datain[2] => shift.DATAA
datain[2] => WideOr0.IN2
datain[3] => shift.DATAA
datain[3] => Add0.IN58
datain[4] => shift.DATAA
datain[4] => Add0.IN57
datain[5] => shift.DATAA
datain[5] => Add0.IN56
datain[6] => shift.DATAA
datain[6] => Add0.IN55
datain[7] => shift.DATAA
datain[7] => Add0.IN54
datain[8] => shift.DATAA
datain[8] => Add0.IN53
datain[9] => shift.DATAA
datain[9] => Add0.IN52
datain[10] => shift.DATAA
datain[10] => Add0.IN51
datain[11] => shift.DATAA
datain[11] => Add0.IN50
datain[12] => shift.DATAA
datain[12] => Add0.IN49
datain[13] => shift.DATAA
datain[13] => Add0.IN48
datain[14] => shift.DATAA
datain[14] => Add0.IN47
datain[15] => shift.DATAA
datain[15] => Add0.IN46
datain[16] => shift.DATAA
datain[16] => Add0.IN45
datain[17] => shift.DATAA
datain[17] => Add0.IN44
datain[18] => shift.DATAA
datain[18] => Add0.IN43
datain[19] => shift.DATAA
datain[19] => Add0.IN42
datain[20] => shift.DATAA
datain[20] => Add0.IN41
datain[21] => shift.DATAA
datain[21] => Add0.IN40
datain[22] => shift.DATAA
datain[22] => Add0.IN39
datain[23] => shift.DATAA
datain[23] => Add0.IN30
datain[23] => Add0.IN31
datain[23] => Add0.IN32
datain[23] => Add0.IN33
datain[23] => Add0.IN34
datain[23] => Add0.IN35
datain[23] => Add0.IN36
datain[23] => Add0.IN37
datain[23] => Add0.IN38
datain[23] => Add0.IN60
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|clock_generator:my_clock_gen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|DE1_SOC_D8M_RTL|part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => altpll_1uu1:auto_generated.inclk[0]
inclk[1] => altpll_1uu1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_1uu1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_1uu1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_SOC_D8M_RTL|part2:music|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg
clk => clk.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec
clk => clk.IN5
reset => reset.IN5
read => comb.IN1
read => comb.IN1
write => comb.IN1
write => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SOC_D8M_RTL|part2:music|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SOC_D8M_RTL|clock_divider:cdiv
clock => divided_clocks[0]~reg0.CLK
clock => divided_clocks[1]~reg0.CLK
clock => divided_clocks[2]~reg0.CLK
clock => divided_clocks[3]~reg0.CLK
clock => divided_clocks[4]~reg0.CLK
clock => divided_clocks[5]~reg0.CLK
clock => divided_clocks[6]~reg0.CLK
clock => divided_clocks[7]~reg0.CLK
clock => divided_clocks[8]~reg0.CLK
clock => divided_clocks[9]~reg0.CLK
clock => divided_clocks[10]~reg0.CLK
clock => divided_clocks[11]~reg0.CLK
clock => divided_clocks[12]~reg0.CLK
clock => divided_clocks[13]~reg0.CLK
clock => divided_clocks[14]~reg0.CLK
clock => divided_clocks[15]~reg0.CLK
clock => divided_clocks[16]~reg0.CLK
clock => divided_clocks[17]~reg0.CLK
clock => divided_clocks[18]~reg0.CLK
clock => divided_clocks[19]~reg0.CLK
clock => divided_clocks[20]~reg0.CLK
clock => divided_clocks[21]~reg0.CLK
clock => divided_clocks[22]~reg0.CLK
clock => divided_clocks[23]~reg0.CLK
clock => divided_clocks[24]~reg0.CLK
clock => divided_clocks[25]~reg0.CLK
clock => divided_clocks[26]~reg0.CLK
clock => divided_clocks[27]~reg0.CLK
clock => divided_clocks[28]~reg0.CLK
clock => divided_clocks[29]~reg0.CLK
clock => divided_clocks[30]~reg0.CLK
clock => divided_clocks[31]~reg0.CLK
divided_clocks[0] <= divided_clocks[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[1] <= divided_clocks[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[2] <= divided_clocks[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[3] <= divided_clocks[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[4] <= divided_clocks[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[5] <= divided_clocks[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[6] <= divided_clocks[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[7] <= divided_clocks[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[8] <= divided_clocks[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[9] <= divided_clocks[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[10] <= divided_clocks[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[11] <= divided_clocks[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[12] <= divided_clocks[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[13] <= divided_clocks[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[14] <= divided_clocks[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[15] <= divided_clocks[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[16] <= divided_clocks[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[17] <= divided_clocks[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[18] <= divided_clocks[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[19] <= divided_clocks[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[20] <= divided_clocks[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[21] <= divided_clocks[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[22] <= divided_clocks[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[23] <= divided_clocks[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[24] <= divided_clocks[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[25] <= divided_clocks[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[26] <= divided_clocks[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[27] <= divided_clocks[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[28] <= divided_clocks[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[29] <= divided_clocks[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[30] <= divided_clocks[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[31] <= divided_clocks[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|keyboard_press_driver:key1
CLOCK_50 => CLOCK_50.IN1
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
makeBreak <= makeBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[0] <= outCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[1] <= outCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[2] <= outCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[3] <= outCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[4] <= outCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[5] <= outCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[6] <= outCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[7] <= outCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
reset => reset.IN1


|DE1_SOC_D8M_RTL|keyboard_press_driver:key1|keyboard_inner_driver:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always3.IN1
clock50 => clock.CLK
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => read_char.OUTPUTSELECT
reset => scan_code[1]~reg0.ENA
reset => scan_code[0]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => shiftin[0].ENA
reset => shiftin[1].ENA
reset => shiftin[2].ENA
reset => shiftin[3].ENA
reset => shiftin[4].ENA
reset => shiftin[5].ENA
reset => shiftin[6].ENA
reset => shiftin[7].ENA
reset => shiftin[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1
clk => cart:pl.clk
clk => cart:pr.clk
clk => random_generator:lfsr.clk
clk => bomb:boom.clk
clk => generator:bar7.clk
clk => shifter:bar6.clk
clk => shifter:bar5.clk
clk => shifter:bar4.clk
clk => shifter:bar3.clk
clk => shifter:bar2.clk
clk => shifter:bar1.clk
clk => shifter:bar0.clk
clk => levelDisplay:lv.clk
clk => gamelogic:gl.clk
clk => gamelogic:gr.clk
clk => counter:pscr.clk
clk => counter:pscm.clk
clk => counter:pscl.clk
reset => cart:pl.reset
reset => cart:pr.reset
reset => random_generator:lfsr.reset
reset => bomb:boom.reset
reset => comb.IN1
reset => comb.IN1
reset => comb.IN1
reset => comb.IN1
reset => comb.IN1
reset => comb.IN1
reset => comb.IN1
reset => comb.IN1
reset => levelDisplay:lv.reset
reset => gamelogic:gl.reset
reset => gamelogic:gr.reset
reset => counter:pscr.reset
reset => counter:pscm.reset
reset => counter:pscl.reset
levelS[0] => generator:bar7.levelSW[0]
levelS[0] => levelDisplay:lv.levelSW[0]
levelS[1] => generator:bar7.levelSW[1]
levelS[1] => levelDisplay:lv.levelSW[1]
levelS[2] => generator:bar7.levelSW[2]
levelS[2] => levelDisplay:lv.levelSW[2]
p1L => cart:pl.inL
p1R => cart:pl.inR
p2L => cart:pr.inL
p2R => cart:pr.inR
red_arrayl[0][0] <= cart:pl.out[0]
red_arrayl[0][1] <= cart:pl.out[1]
red_arrayl[0][2] <= cart:pl.out[2]
red_arrayl[0][3] <= cart:pl.out[3]
red_arrayl[0][4] <= cart:pl.out[4]
red_arrayl[0][5] <= cart:pl.out[5]
red_arrayl[0][6] <= cart:pl.out[6]
red_arrayl[0][7] <= cart:pl.out[7]
red_arrayl[1][0] <= <GND>
red_arrayl[1][1] <= <GND>
red_arrayl[1][2] <= <GND>
red_arrayl[1][3] <= <GND>
red_arrayl[1][4] <= <GND>
red_arrayl[1][5] <= <GND>
red_arrayl[1][6] <= <GND>
red_arrayl[1][7] <= <GND>
red_arrayl[2][0] <= <GND>
red_arrayl[2][1] <= <GND>
red_arrayl[2][2] <= <GND>
red_arrayl[2][3] <= <GND>
red_arrayl[2][4] <= <GND>
red_arrayl[2][5] <= <GND>
red_arrayl[2][6] <= <GND>
red_arrayl[2][7] <= <GND>
red_arrayl[3][0] <= <GND>
red_arrayl[3][1] <= <GND>
red_arrayl[3][2] <= <GND>
red_arrayl[3][3] <= <GND>
red_arrayl[3][4] <= <GND>
red_arrayl[3][5] <= <GND>
red_arrayl[3][6] <= <GND>
red_arrayl[3][7] <= <GND>
red_arrayl[4][0] <= <GND>
red_arrayl[4][1] <= <GND>
red_arrayl[4][2] <= <GND>
red_arrayl[4][3] <= <GND>
red_arrayl[4][4] <= <GND>
red_arrayl[4][5] <= <GND>
red_arrayl[4][6] <= <GND>
red_arrayl[4][7] <= <GND>
red_arrayl[5][0] <= <GND>
red_arrayl[5][1] <= <GND>
red_arrayl[5][2] <= <GND>
red_arrayl[5][3] <= <GND>
red_arrayl[5][4] <= <GND>
red_arrayl[5][5] <= <GND>
red_arrayl[5][6] <= <GND>
red_arrayl[5][7] <= <GND>
red_arrayl[6][0] <= <GND>
red_arrayl[6][1] <= <GND>
red_arrayl[6][2] <= <GND>
red_arrayl[6][3] <= <GND>
red_arrayl[6][4] <= <GND>
red_arrayl[6][5] <= <GND>
red_arrayl[6][6] <= <GND>
red_arrayl[6][7] <= <GND>
red_arrayl[7][0] <= <GND>
red_arrayl[7][1] <= <GND>
red_arrayl[7][2] <= <GND>
red_arrayl[7][3] <= <GND>
red_arrayl[7][4] <= <GND>
red_arrayl[7][5] <= <GND>
red_arrayl[7][6] <= <GND>
red_arrayl[7][7] <= <GND>
green_arrayc[0][0] <= shifter:bar0.out[0]
green_arrayc[0][1] <= shifter:bar0.out[1]
green_arrayc[0][2] <= shifter:bar0.out[2]
green_arrayc[0][3] <= shifter:bar0.out[3]
green_arrayc[0][4] <= shifter:bar0.out[4]
green_arrayc[0][5] <= shifter:bar0.out[5]
green_arrayc[0][6] <= shifter:bar0.out[6]
green_arrayc[0][7] <= shifter:bar0.out[7]
green_arrayc[1][0] <= shifter:bar1.out[0]
green_arrayc[1][1] <= shifter:bar1.out[1]
green_arrayc[1][2] <= shifter:bar1.out[2]
green_arrayc[1][3] <= shifter:bar1.out[3]
green_arrayc[1][4] <= shifter:bar1.out[4]
green_arrayc[1][5] <= shifter:bar1.out[5]
green_arrayc[1][6] <= shifter:bar1.out[6]
green_arrayc[1][7] <= shifter:bar1.out[7]
green_arrayc[2][0] <= shifter:bar2.out[0]
green_arrayc[2][1] <= shifter:bar2.out[1]
green_arrayc[2][2] <= shifter:bar2.out[2]
green_arrayc[2][3] <= shifter:bar2.out[3]
green_arrayc[2][4] <= shifter:bar2.out[4]
green_arrayc[2][5] <= shifter:bar2.out[5]
green_arrayc[2][6] <= shifter:bar2.out[6]
green_arrayc[2][7] <= shifter:bar2.out[7]
green_arrayc[3][0] <= shifter:bar3.out[0]
green_arrayc[3][1] <= shifter:bar3.out[1]
green_arrayc[3][2] <= shifter:bar3.out[2]
green_arrayc[3][3] <= shifter:bar3.out[3]
green_arrayc[3][4] <= shifter:bar3.out[4]
green_arrayc[3][5] <= shifter:bar3.out[5]
green_arrayc[3][6] <= shifter:bar3.out[6]
green_arrayc[3][7] <= shifter:bar3.out[7]
green_arrayc[4][0] <= shifter:bar4.out[0]
green_arrayc[4][1] <= shifter:bar4.out[1]
green_arrayc[4][2] <= shifter:bar4.out[2]
green_arrayc[4][3] <= shifter:bar4.out[3]
green_arrayc[4][4] <= shifter:bar4.out[4]
green_arrayc[4][5] <= shifter:bar4.out[5]
green_arrayc[4][6] <= shifter:bar4.out[6]
green_arrayc[4][7] <= shifter:bar4.out[7]
green_arrayc[5][0] <= shifter:bar5.out[0]
green_arrayc[5][1] <= shifter:bar5.out[1]
green_arrayc[5][2] <= shifter:bar5.out[2]
green_arrayc[5][3] <= shifter:bar5.out[3]
green_arrayc[5][4] <= shifter:bar5.out[4]
green_arrayc[5][5] <= shifter:bar5.out[5]
green_arrayc[5][6] <= shifter:bar5.out[6]
green_arrayc[5][7] <= shifter:bar5.out[7]
green_arrayc[6][0] <= shifter:bar6.out[0]
green_arrayc[6][1] <= shifter:bar6.out[1]
green_arrayc[6][2] <= shifter:bar6.out[2]
green_arrayc[6][3] <= shifter:bar6.out[3]
green_arrayc[6][4] <= shifter:bar6.out[4]
green_arrayc[6][5] <= shifter:bar6.out[5]
green_arrayc[6][6] <= shifter:bar6.out[6]
green_arrayc[6][7] <= shifter:bar6.out[7]
green_arrayc[7][0] <= generator:bar7.display[0]
green_arrayc[7][1] <= generator:bar7.display[1]
green_arrayc[7][2] <= generator:bar7.display[2]
green_arrayc[7][3] <= generator:bar7.display[3]
green_arrayc[7][4] <= generator:bar7.display[4]
green_arrayc[7][5] <= generator:bar7.display[5]
green_arrayc[7][6] <= generator:bar7.display[6]
green_arrayc[7][7] <= generator:bar7.display[7]
red_arrayr[0][0] <= cart:pr.out[0]
red_arrayr[0][1] <= cart:pr.out[1]
red_arrayr[0][2] <= cart:pr.out[2]
red_arrayr[0][3] <= cart:pr.out[3]
red_arrayr[0][4] <= cart:pr.out[4]
red_arrayr[0][5] <= cart:pr.out[5]
red_arrayr[0][6] <= cart:pr.out[6]
red_arrayr[0][7] <= cart:pr.out[7]
red_arrayr[1][0] <= <GND>
red_arrayr[1][1] <= <GND>
red_arrayr[1][2] <= <GND>
red_arrayr[1][3] <= <GND>
red_arrayr[1][4] <= <GND>
red_arrayr[1][5] <= <GND>
red_arrayr[1][6] <= <GND>
red_arrayr[1][7] <= <GND>
red_arrayr[2][0] <= <GND>
red_arrayr[2][1] <= <GND>
red_arrayr[2][2] <= <GND>
red_arrayr[2][3] <= <GND>
red_arrayr[2][4] <= <GND>
red_arrayr[2][5] <= <GND>
red_arrayr[2][6] <= <GND>
red_arrayr[2][7] <= <GND>
red_arrayr[3][0] <= <GND>
red_arrayr[3][1] <= <GND>
red_arrayr[3][2] <= <GND>
red_arrayr[3][3] <= <GND>
red_arrayr[3][4] <= <GND>
red_arrayr[3][5] <= <GND>
red_arrayr[3][6] <= <GND>
red_arrayr[3][7] <= <GND>
red_arrayr[4][0] <= <GND>
red_arrayr[4][1] <= <GND>
red_arrayr[4][2] <= <GND>
red_arrayr[4][3] <= <GND>
red_arrayr[4][4] <= <GND>
red_arrayr[4][5] <= <GND>
red_arrayr[4][6] <= <GND>
red_arrayr[4][7] <= <GND>
red_arrayr[5][0] <= <GND>
red_arrayr[5][1] <= <GND>
red_arrayr[5][2] <= <GND>
red_arrayr[5][3] <= <GND>
red_arrayr[5][4] <= <GND>
red_arrayr[5][5] <= <GND>
red_arrayr[5][6] <= <GND>
red_arrayr[5][7] <= <GND>
red_arrayr[6][0] <= <GND>
red_arrayr[6][1] <= <GND>
red_arrayr[6][2] <= <GND>
red_arrayr[6][3] <= <GND>
red_arrayr[6][4] <= <GND>
red_arrayr[6][5] <= <GND>
red_arrayr[6][6] <= <GND>
red_arrayr[6][7] <= <GND>
red_arrayr[7][0] <= <GND>
red_arrayr[7][1] <= <GND>
red_arrayr[7][2] <= <GND>
red_arrayr[7][3] <= <GND>
red_arrayr[7][4] <= <GND>
red_arrayr[7][5] <= <GND>
red_arrayr[7][6] <= <GND>
red_arrayr[7][7] <= <GND>
LED <= bomb:boom.out
stage[0] <= <VCC>
stage[1] <= <VCC>
stage[2] <= <VCC>
stage[3] <= <GND>
stage[4] <= <GND>
stage[5] <= <GND>
stage[6] <= <VCC>
level[0] <= <VCC>
level[1] <= <VCC>
level[2] <= <GND>
level[3] <= <GND>
level[4] <= <GND>
level[5] <= <VCC>
level[6] <= <VCC>
num[0] <= levelDisplay:lv.HEX[0]
num[1] <= levelDisplay:lv.HEX[1]
num[2] <= levelDisplay:lv.HEX[2]
num[3] <= levelDisplay:lv.HEX[3]
num[4] <= levelDisplay:lv.HEX[4]
num[5] <= levelDisplay:lv.HEX[5]
num[6] <= levelDisplay:lv.HEX[6]
pscorel[0] <= counter:pscl.HEX[0]
pscorel[1] <= counter:pscl.HEX[1]
pscorel[2] <= counter:pscl.HEX[2]
pscorel[3] <= counter:pscl.HEX[3]
pscorel[4] <= counter:pscl.HEX[4]
pscorel[5] <= counter:pscl.HEX[5]
pscorel[6] <= counter:pscl.HEX[6]
pscorem[0] <= counter:pscm.HEX[0]
pscorem[1] <= counter:pscm.HEX[1]
pscorem[2] <= counter:pscm.HEX[2]
pscorem[3] <= counter:pscm.HEX[3]
pscorem[4] <= counter:pscm.HEX[4]
pscorem[5] <= counter:pscm.HEX[5]
pscorem[6] <= counter:pscm.HEX[6]
pscorer[0] <= counter:pscr.HEX[0]
pscorer[1] <= counter:pscr.HEX[1]
pscorer[2] <= counter:pscr.HEX[2]
pscorer[3] <= counter:pscr.HEX[3]
pscorer[4] <= counter:pscr.HEX[4]
pscorer[5] <= counter:pscr.HEX[5]
pscorer[6] <= counter:pscr.HEX[6]
bom => bomb:boom.in


|DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pl
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => ps~1.DATAIN
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
inL => always0.IN0
inL => always0.IN0
inR => always0.IN1
inR => always0.IN1
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT


|DE1_SOC_D8M_RTL|game_of_cart:c1|cart:pr
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => ps~1.DATAIN
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
inL => always0.IN0
inL => always0.IN0
inR => always0.IN1
inR => always0.IN1
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => ps.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT
gg => incr.OUTPUTSELECT


|DE1_SOC_D8M_RTL|game_of_cart:c1|random_generator:lfsr
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT


|DE1_SOC_D8M_RTL|game_of_cart:c1|bomb:boom
in => ns.DATAB
clk => out~reg0.CLK
clk => ps.CLK
reset => ps.OUTPUTSELECT
reset => out.OUTPUTSELECT
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
swipe <= swipe.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|generator:bar7
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
clk => temp.CLK
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => incr[8].CLK
clk => incr[9].CLK
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => temp.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
gg => ns[7].OUTPUTSELECT
gg => ns[6].OUTPUTSELECT
gg => ns[5].OUTPUTSELECT
gg => ns[4].OUTPUTSELECT
gg => ns[3].OUTPUTSELECT
gg => ns[2].OUTPUTSELECT
gg => ns[1].OUTPUTSELECT
gg => ns[0].OUTPUTSELECT
in[0] => Decoder0.IN1
in[0] => Decoder1.IN1
in[0] => Decoder2.IN2
in[0] => Mux1.IN10
in[1] => Decoder1.IN0
in[1] => Decoder2.IN1
in[1] => Decoder3.IN1
in[2] => Decoder0.IN0
in[2] => Decoder2.IN0
in[2] => Decoder3.IN0
display[0] <= ps[0].DB_MAX_OUTPUT_PORT_TYPE
display[1] <= ps[1].DB_MAX_OUTPUT_PORT_TYPE
display[2] <= ps[2].DB_MAX_OUTPUT_PORT_TYPE
display[3] <= ps[3].DB_MAX_OUTPUT_PORT_TYPE
display[4] <= ps[4].DB_MAX_OUTPUT_PORT_TYPE
display[5] <= ps[5].DB_MAX_OUTPUT_PORT_TYPE
display[6] <= ps[6].DB_MAX_OUTPUT_PORT_TYPE
display[7] <= ps[7].DB_MAX_OUTPUT_PORT_TYPE
levelSW[0] => Mux0.IN10
levelSW[0] => Mux1.IN9
levelSW[0] => Mux2.IN10
levelSW[0] => Mux3.IN10
levelSW[0] => Mux4.IN10
levelSW[0] => Mux5.IN10
levelSW[0] => Mux6.IN10
levelSW[0] => Mux7.IN10
levelSW[1] => Mux0.IN9
levelSW[1] => Mux1.IN8
levelSW[1] => Mux2.IN9
levelSW[1] => Mux3.IN9
levelSW[1] => Mux4.IN9
levelSW[1] => Mux5.IN9
levelSW[1] => Mux6.IN9
levelSW[1] => Mux7.IN9
levelSW[2] => Mux0.IN8
levelSW[2] => Mux1.IN7
levelSW[2] => Mux2.IN8
levelSW[2] => Mux3.IN8
levelSW[2] => Mux4.IN8
levelSW[2] => Mux5.IN8
levelSW[2] => Mux6.IN8
levelSW[2] => Mux7.IN8


|DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar6
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => incr[8].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
gg => ns[7].OUTPUTSELECT
gg => ns[6].OUTPUTSELECT
gg => ns[5].OUTPUTSELECT
gg => ns[4].OUTPUTSELECT
gg => ns[3].OUTPUTSELECT
gg => ns[2].OUTPUTSELECT
gg => ns[1].OUTPUTSELECT
gg => ns[0].OUTPUTSELECT
in[0] => ns[0].DATAA
in[1] => ns[1].DATAA
in[2] => ns[2].DATAA
in[3] => ns[3].DATAA
in[4] => ns[4].DATAA
in[5] => ns[5].DATAA
in[6] => ns[6].DATAA
in[7] => ns[7].DATAA
out[0] <= ps[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ps[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ps[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ps[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ps[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ps[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ps[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ps[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar5
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => incr[8].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
gg => ns[7].OUTPUTSELECT
gg => ns[6].OUTPUTSELECT
gg => ns[5].OUTPUTSELECT
gg => ns[4].OUTPUTSELECT
gg => ns[3].OUTPUTSELECT
gg => ns[2].OUTPUTSELECT
gg => ns[1].OUTPUTSELECT
gg => ns[0].OUTPUTSELECT
in[0] => ns[0].DATAA
in[1] => ns[1].DATAA
in[2] => ns[2].DATAA
in[3] => ns[3].DATAA
in[4] => ns[4].DATAA
in[5] => ns[5].DATAA
in[6] => ns[6].DATAA
in[7] => ns[7].DATAA
out[0] <= ps[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ps[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ps[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ps[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ps[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ps[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ps[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ps[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar4
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => incr[8].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
gg => ns[7].OUTPUTSELECT
gg => ns[6].OUTPUTSELECT
gg => ns[5].OUTPUTSELECT
gg => ns[4].OUTPUTSELECT
gg => ns[3].OUTPUTSELECT
gg => ns[2].OUTPUTSELECT
gg => ns[1].OUTPUTSELECT
gg => ns[0].OUTPUTSELECT
in[0] => ns[0].DATAA
in[1] => ns[1].DATAA
in[2] => ns[2].DATAA
in[3] => ns[3].DATAA
in[4] => ns[4].DATAA
in[5] => ns[5].DATAA
in[6] => ns[6].DATAA
in[7] => ns[7].DATAA
out[0] <= ps[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ps[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ps[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ps[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ps[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ps[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ps[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ps[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar3
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => incr[8].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
gg => ns[7].OUTPUTSELECT
gg => ns[6].OUTPUTSELECT
gg => ns[5].OUTPUTSELECT
gg => ns[4].OUTPUTSELECT
gg => ns[3].OUTPUTSELECT
gg => ns[2].OUTPUTSELECT
gg => ns[1].OUTPUTSELECT
gg => ns[0].OUTPUTSELECT
in[0] => ns[0].DATAA
in[1] => ns[1].DATAA
in[2] => ns[2].DATAA
in[3] => ns[3].DATAA
in[4] => ns[4].DATAA
in[5] => ns[5].DATAA
in[6] => ns[6].DATAA
in[7] => ns[7].DATAA
out[0] <= ps[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ps[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ps[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ps[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ps[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ps[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ps[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ps[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar2
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => incr[8].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
gg => ns[7].OUTPUTSELECT
gg => ns[6].OUTPUTSELECT
gg => ns[5].OUTPUTSELECT
gg => ns[4].OUTPUTSELECT
gg => ns[3].OUTPUTSELECT
gg => ns[2].OUTPUTSELECT
gg => ns[1].OUTPUTSELECT
gg => ns[0].OUTPUTSELECT
in[0] => ns[0].DATAA
in[1] => ns[1].DATAA
in[2] => ns[2].DATAA
in[3] => ns[3].DATAA
in[4] => ns[4].DATAA
in[5] => ns[5].DATAA
in[6] => ns[6].DATAA
in[7] => ns[7].DATAA
out[0] <= ps[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ps[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ps[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ps[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ps[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ps[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ps[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ps[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar1
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => incr[8].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
gg => ns[7].OUTPUTSELECT
gg => ns[6].OUTPUTSELECT
gg => ns[5].OUTPUTSELECT
gg => ns[4].OUTPUTSELECT
gg => ns[3].OUTPUTSELECT
gg => ns[2].OUTPUTSELECT
gg => ns[1].OUTPUTSELECT
gg => ns[0].OUTPUTSELECT
in[0] => ns[0].DATAA
in[1] => ns[1].DATAA
in[2] => ns[2].DATAA
in[3] => ns[3].DATAA
in[4] => ns[4].DATAA
in[5] => ns[5].DATAA
in[6] => ns[6].DATAA
in[7] => ns[7].DATAA
out[0] <= ps[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ps[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ps[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ps[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ps[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ps[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ps[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ps[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|shifter:bar0
clk => incr[0].CLK
clk => incr[1].CLK
clk => incr[2].CLK
clk => incr[3].CLK
clk => incr[4].CLK
clk => incr[5].CLK
clk => incr[6].CLK
clk => incr[7].CLK
clk => incr[8].CLK
clk => ps[0].CLK
clk => ps[1].CLK
clk => ps[2].CLK
clk => ps[3].CLK
clk => ps[4].CLK
clk => ps[5].CLK
clk => ps[6].CLK
clk => ps[7].CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
reset => incr.OUTPUTSELECT
gg => ns[7].OUTPUTSELECT
gg => ns[6].OUTPUTSELECT
gg => ns[5].OUTPUTSELECT
gg => ns[4].OUTPUTSELECT
gg => ns[3].OUTPUTSELECT
gg => ns[2].OUTPUTSELECT
gg => ns[1].OUTPUTSELECT
gg => ns[0].OUTPUTSELECT
in[0] => ns[0].DATAA
in[1] => ns[1].DATAA
in[2] => ns[2].DATAA
in[3] => ns[3].DATAA
in[4] => ns[4].DATAA
in[5] => ns[5].DATAA
in[6] => ns[6].DATAA
in[7] => ns[7].DATAA
out[0] <= ps[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ps[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ps[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ps[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ps[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ps[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ps[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ps[7].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|levelDisplay:lv
HEX[0] <= seg7:display.leds
HEX[1] <= seg7:display.leds
HEX[2] <= seg7:display.leds
HEX[3] <= seg7:display.leds
HEX[4] <= seg7:display.leds
HEX[5] <= seg7:display.leds
HEX[6] <= seg7:display.leds
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
levelSW[0] => select[0].IN1
levelSW[1] => select[1].IN1
levelSW[2] => select[2].IN1


|DE1_SOC_D8M_RTL|game_of_cart:c1|levelDisplay:lv|seg7:display
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
leds[0] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|gamelogic:gl
clk => psb[0].CLK
clk => psb[1].CLK
clk => psb[2].CLK
clk => psb[3].CLK
clk => psb[4].CLK
clk => psb[5].CLK
clk => psb[6].CLK
clk => psb[7].CLK
clk => psuser.CLK
reset => psuser.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
user[0] => result.IN0
user[1] => result.IN0
user[2] => result.IN0
user[3] => result.IN0
user[4] => result.IN0
user[5] => result.IN0
user[6] => result.IN0
user[7] => result.IN0
barrier[0] => result.IN1
barrier[0] => psb.DATAA
barrier[0] => Equal0.IN7
barrier[1] => result.IN1
barrier[1] => psb.DATAA
barrier[1] => Equal0.IN6
barrier[2] => result.IN1
barrier[2] => psb.DATAA
barrier[2] => Equal0.IN5
barrier[3] => result.IN1
barrier[3] => psb.DATAA
barrier[3] => Equal0.IN4
barrier[4] => result.IN1
barrier[4] => psb.DATAA
barrier[4] => Equal0.IN3
barrier[5] => result.IN1
barrier[5] => psb.DATAA
barrier[5] => Equal0.IN2
barrier[6] => result.IN1
barrier[6] => psb.DATAA
barrier[6] => Equal0.IN1
barrier[7] => result.IN1
barrier[7] => psb.DATAA
barrier[7] => Equal0.IN0
add <= add.DB_MAX_OUTPUT_PORT_TYPE
crash <= psuser.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|gamelogic:gr
clk => psb[0].CLK
clk => psb[1].CLK
clk => psb[2].CLK
clk => psb[3].CLK
clk => psb[4].CLK
clk => psb[5].CLK
clk => psb[6].CLK
clk => psb[7].CLK
clk => psuser.CLK
reset => psuser.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
reset => psb.OUTPUTSELECT
user[0] => result.IN0
user[1] => result.IN0
user[2] => result.IN0
user[3] => result.IN0
user[4] => result.IN0
user[5] => result.IN0
user[6] => result.IN0
user[7] => result.IN0
barrier[0] => result.IN1
barrier[0] => psb.DATAA
barrier[0] => Equal0.IN7
barrier[1] => result.IN1
barrier[1] => psb.DATAA
barrier[1] => Equal0.IN6
barrier[2] => result.IN1
barrier[2] => psb.DATAA
barrier[2] => Equal0.IN5
barrier[3] => result.IN1
barrier[3] => psb.DATAA
barrier[3] => Equal0.IN4
barrier[4] => result.IN1
barrier[4] => psb.DATAA
barrier[4] => Equal0.IN3
barrier[5] => result.IN1
barrier[5] => psb.DATAA
barrier[5] => Equal0.IN2
barrier[6] => result.IN1
barrier[6] => psb.DATAA
barrier[6] => Equal0.IN1
barrier[7] => result.IN1
barrier[7] => psb.DATAA
barrier[7] => Equal0.IN0
add <= add.DB_MAX_OUTPUT_PORT_TYPE
crash <= psuser.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscr
HEX[0] <= seg7:display.leds
HEX[1] <= seg7:display.leds
HEX[2] <= seg7:display.leds
HEX[3] <= seg7:display.leds
HEX[4] <= seg7:display.leds
HEX[5] <= seg7:display.leds
HEX[6] <= seg7:display.leds
cycle <= cycle.DB_MAX_OUTPUT_PORT_TYPE
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => cycle.IN1
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT


|DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscr|seg7:display
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
leds[0] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscm
HEX[0] <= seg7:display.leds
HEX[1] <= seg7:display.leds
HEX[2] <= seg7:display.leds
HEX[3] <= seg7:display.leds
HEX[4] <= seg7:display.leds
HEX[5] <= seg7:display.leds
HEX[6] <= seg7:display.leds
cycle <= cycle.DB_MAX_OUTPUT_PORT_TYPE
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => cycle.IN1
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT


|DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscm|seg7:display
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
leds[0] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscl
HEX[0] <= seg7:display.leds
HEX[1] <= seg7:display.leds
HEX[2] <= seg7:display.leds
HEX[3] <= seg7:display.leds
HEX[4] <= seg7:display.leds
HEX[5] <= seg7:display.leds
HEX[6] <= seg7:display.leds
cycle <= cycle.DB_MAX_OUTPUT_PORT_TYPE
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => out.OUTPUTSELECT
in => cycle.IN1
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT


|DE1_SOC_D8M_RTL|game_of_cart:c1|counter:pscl|seg7:display
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
leds[0] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2
CLOCK_50 => CLOCK_50.IN1
reset => matrix_single:r00.reset
reset => matrix_single:r01.reset
reset => matrix_single:r02.reset
reset => matrix_single:r03.reset
reset => matrix_single:r04.reset
reset => matrix_single:r05.reset
reset => matrix_single:r06.reset
reset => matrix_single:r07.reset
reset => matrix_single:r10.reset
reset => matrix_single:r11.reset
reset => matrix_single:r12.reset
reset => matrix_single:r13.reset
reset => matrix_single:r14.reset
reset => matrix_single:r15.reset
reset => matrix_single:r16.reset
reset => matrix_single:r17.reset
reset => matrix_single:r20.reset
reset => matrix_single:r21.reset
reset => matrix_single:r22.reset
reset => matrix_single:r23.reset
reset => matrix_single:r24.reset
reset => matrix_single:r25.reset
reset => matrix_single:r26.reset
reset => matrix_single:r27.reset
reset => matrix_single:r30.reset
reset => matrix_single:r31.reset
reset => matrix_single:r32.reset
reset => matrix_single:r33.reset
reset => matrix_single:r34.reset
reset => matrix_center:r35.reset
reset => matrix_single:r36.reset
reset => matrix_single:r37.reset
reset => matrix_single:r40.reset
reset => matrix_single:r41.reset
reset => matrix_single:r42.reset
reset => matrix_single:r43.reset
reset => matrix_single:r44.reset
reset => matrix_single:r45.reset
reset => matrix_single:r46.reset
reset => matrix_single:r47.reset
reset => matrix_single:r50.reset
reset => matrix_single:r51.reset
reset => matrix_single:r52.reset
reset => matrix_single:r53.reset
reset => matrix_single:r54.reset
reset => matrix_single:r55.reset
reset => matrix_single:r56.reset
reset => matrix_single:r57.reset
reset => matrix_single:r60.reset
reset => matrix_single:r61.reset
reset => matrix_single:r62.reset
reset => matrix_single:r63.reset
reset => matrix_single:r64.reset
reset => matrix_single:r65.reset
reset => matrix_single:r66.reset
reset => matrix_single:r67.reset
reset => matrix_single:r70.reset
reset => matrix_single:r71.reset
reset => matrix_single:r72.reset
reset => matrix_single:r73.reset
reset => matrix_single:r74.reset
reset => matrix_single:r75.reset
reset => matrix_single:r76.reset
reset => matrix_single:r77.reset
reset => userInput:l.reset
reset => userInput:r.reset
reset => userInput:u.reset
reset => userInput:d.reset
reset => movement:ma.reset
reset => position:mb.reset
reset => detection:mc.reset
reset => generate_score:sa.reset
reset => display_score:sb.reset
HEX0[0] <= seg7:digit1.leds
HEX0[1] <= seg7:digit1.leds
HEX0[2] <= seg7:digit1.leds
HEX0[3] <= seg7:digit1.leds
HEX0[4] <= seg7:digit1.leds
HEX0[5] <= seg7:digit1.leds
HEX0[6] <= seg7:digit1.leds
HEX1[0] <= seg7:digit10.leds
HEX1[1] <= seg7:digit10.leds
HEX1[2] <= seg7:digit10.leds
HEX1[3] <= seg7:digit10.leds
HEX1[4] <= seg7:digit10.leds
HEX1[5] <= seg7:digit10.leds
HEX1[6] <= seg7:digit10.leds
HEX2[0] <= <VCC>
HEX2[1] <= <VCC>
HEX2[2] <= <VCC>
HEX2[3] <= <VCC>
HEX2[4] <= <VCC>
HEX2[5] <= <VCC>
HEX2[6] <= <VCC>
HEX3[0] <= <VCC>
HEX3[1] <= <VCC>
HEX3[2] <= <VCC>
HEX3[3] <= <VCC>
HEX3[4] <= <VCC>
HEX3[5] <= <VCC>
HEX3[6] <= <VCC>
HEX4[0] <= <VCC>
HEX4[1] <= <VCC>
HEX4[2] <= <VCC>
HEX4[3] <= <VCC>
HEX4[4] <= <VCC>
HEX4[5] <= <VCC>
HEX4[6] <= <VCC>
HEX5[0] <= <VCC>
HEX5[1] <= <VCC>
HEX5[2] <= <VCC>
HEX5[3] <= <VCC>
HEX5[4] <= <VCC>
HEX5[5] <= <VCC>
HEX5[6] <= <VCC>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= generate_score:sa.winGame
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
score_array[0][0] <= generate_score:sa.score_array[0][0]
score_array[0][1] <= generate_score:sa.score_array[0][1]
score_array[0][2] <= generate_score:sa.score_array[0][2]
score_array[0][3] <= generate_score:sa.score_array[0][3]
score_array[0][4] <= generate_score:sa.score_array[0][4]
score_array[0][5] <= generate_score:sa.score_array[0][5]
score_array[0][6] <= generate_score:sa.score_array[0][6]
score_array[0][7] <= generate_score:sa.score_array[0][7]
score_array[1][0] <= generate_score:sa.score_array[1][0]
score_array[1][1] <= generate_score:sa.score_array[1][1]
score_array[1][2] <= generate_score:sa.score_array[1][2]
score_array[1][3] <= generate_score:sa.score_array[1][3]
score_array[1][4] <= generate_score:sa.score_array[1][4]
score_array[1][5] <= generate_score:sa.score_array[1][5]
score_array[1][6] <= generate_score:sa.score_array[1][6]
score_array[1][7] <= generate_score:sa.score_array[1][7]
score_array[2][0] <= generate_score:sa.score_array[2][0]
score_array[2][1] <= generate_score:sa.score_array[2][1]
score_array[2][2] <= generate_score:sa.score_array[2][2]
score_array[2][3] <= generate_score:sa.score_array[2][3]
score_array[2][4] <= generate_score:sa.score_array[2][4]
score_array[2][5] <= generate_score:sa.score_array[2][5]
score_array[2][6] <= generate_score:sa.score_array[2][6]
score_array[2][7] <= generate_score:sa.score_array[2][7]
score_array[3][0] <= generate_score:sa.score_array[3][0]
score_array[3][1] <= generate_score:sa.score_array[3][1]
score_array[3][2] <= generate_score:sa.score_array[3][2]
score_array[3][3] <= generate_score:sa.score_array[3][3]
score_array[3][4] <= generate_score:sa.score_array[3][4]
score_array[3][5] <= generate_score:sa.score_array[3][5]
score_array[3][6] <= generate_score:sa.score_array[3][6]
score_array[3][7] <= generate_score:sa.score_array[3][7]
score_array[4][0] <= generate_score:sa.score_array[4][0]
score_array[4][1] <= generate_score:sa.score_array[4][1]
score_array[4][2] <= generate_score:sa.score_array[4][2]
score_array[4][3] <= generate_score:sa.score_array[4][3]
score_array[4][4] <= generate_score:sa.score_array[4][4]
score_array[4][5] <= generate_score:sa.score_array[4][5]
score_array[4][6] <= generate_score:sa.score_array[4][6]
score_array[4][7] <= generate_score:sa.score_array[4][7]
score_array[5][0] <= generate_score:sa.score_array[5][0]
score_array[5][1] <= generate_score:sa.score_array[5][1]
score_array[5][2] <= generate_score:sa.score_array[5][2]
score_array[5][3] <= generate_score:sa.score_array[5][3]
score_array[5][4] <= generate_score:sa.score_array[5][4]
score_array[5][5] <= generate_score:sa.score_array[5][5]
score_array[5][6] <= generate_score:sa.score_array[5][6]
score_array[5][7] <= generate_score:sa.score_array[5][7]
score_array[6][0] <= generate_score:sa.score_array[6][0]
score_array[6][1] <= generate_score:sa.score_array[6][1]
score_array[6][2] <= generate_score:sa.score_array[6][2]
score_array[6][3] <= generate_score:sa.score_array[6][3]
score_array[6][4] <= generate_score:sa.score_array[6][4]
score_array[6][5] <= generate_score:sa.score_array[6][5]
score_array[6][6] <= generate_score:sa.score_array[6][6]
score_array[6][7] <= generate_score:sa.score_array[6][7]
score_array[7][0] <= generate_score:sa.score_array[7][0]
score_array[7][1] <= generate_score:sa.score_array[7][1]
score_array[7][2] <= generate_score:sa.score_array[7][2]
score_array[7][3] <= generate_score:sa.score_array[7][3]
score_array[7][4] <= generate_score:sa.score_array[7][4]
score_array[7][5] <= generate_score:sa.score_array[7][5]
score_array[7][6] <= generate_score:sa.score_array[7][6]
score_array[7][7] <= generate_score:sa.score_array[7][7]
green_array[0][0] <= matrix_single:r00.lightOn
green_array[0][1] <= matrix_single:r01.lightOn
green_array[0][2] <= matrix_single:r02.lightOn
green_array[0][3] <= matrix_single:r03.lightOn
green_array[0][4] <= matrix_single:r04.lightOn
green_array[0][5] <= matrix_single:r05.lightOn
green_array[0][6] <= matrix_single:r06.lightOn
green_array[0][7] <= matrix_single:r07.lightOn
green_array[1][0] <= matrix_single:r10.lightOn
green_array[1][1] <= matrix_single:r11.lightOn
green_array[1][2] <= matrix_single:r12.lightOn
green_array[1][3] <= matrix_single:r13.lightOn
green_array[1][4] <= matrix_single:r14.lightOn
green_array[1][5] <= matrix_single:r15.lightOn
green_array[1][6] <= matrix_single:r16.lightOn
green_array[1][7] <= matrix_single:r17.lightOn
green_array[2][0] <= matrix_single:r20.lightOn
green_array[2][1] <= matrix_single:r21.lightOn
green_array[2][2] <= matrix_single:r22.lightOn
green_array[2][3] <= matrix_single:r23.lightOn
green_array[2][4] <= matrix_single:r24.lightOn
green_array[2][5] <= matrix_single:r25.lightOn
green_array[2][6] <= matrix_single:r26.lightOn
green_array[2][7] <= matrix_single:r27.lightOn
green_array[3][0] <= matrix_single:r30.lightOn
green_array[3][1] <= matrix_single:r31.lightOn
green_array[3][2] <= matrix_single:r32.lightOn
green_array[3][3] <= matrix_single:r33.lightOn
green_array[3][4] <= matrix_single:r34.lightOn
green_array[3][5] <= matrix_center:r35.lightOn
green_array[3][6] <= matrix_single:r36.lightOn
green_array[3][7] <= matrix_single:r37.lightOn
green_array[4][0] <= matrix_single:r40.lightOn
green_array[4][1] <= matrix_single:r41.lightOn
green_array[4][2] <= matrix_single:r42.lightOn
green_array[4][3] <= matrix_single:r43.lightOn
green_array[4][4] <= matrix_single:r44.lightOn
green_array[4][5] <= matrix_single:r45.lightOn
green_array[4][6] <= matrix_single:r46.lightOn
green_array[4][7] <= matrix_single:r47.lightOn
green_array[5][0] <= matrix_single:r50.lightOn
green_array[5][1] <= matrix_single:r51.lightOn
green_array[5][2] <= matrix_single:r52.lightOn
green_array[5][3] <= matrix_single:r53.lightOn
green_array[5][4] <= matrix_single:r54.lightOn
green_array[5][5] <= matrix_single:r55.lightOn
green_array[5][6] <= matrix_single:r56.lightOn
green_array[5][7] <= matrix_single:r57.lightOn
green_array[6][0] <= matrix_single:r60.lightOn
green_array[6][1] <= matrix_single:r61.lightOn
green_array[6][2] <= matrix_single:r62.lightOn
green_array[6][3] <= matrix_single:r63.lightOn
green_array[6][4] <= matrix_single:r64.lightOn
green_array[6][5] <= matrix_single:r65.lightOn
green_array[6][6] <= matrix_single:r66.lightOn
green_array[6][7] <= matrix_single:r67.lightOn
green_array[7][0] <= matrix_single:r70.lightOn
green_array[7][1] <= matrix_single:r71.lightOn
green_array[7][2] <= matrix_single:r72.lightOn
green_array[7][3] <= matrix_single:r73.lightOn
green_array[7][4] <= matrix_single:r74.lightOn
green_array[7][5] <= matrix_single:r75.lightOn
green_array[7][6] <= matrix_single:r76.lightOn
green_array[7][7] <= matrix_single:r77.lightOn
body_array[0][0] <= detection:mc.orange_array[0][0]
body_array[0][1] <= detection:mc.orange_array[0][1]
body_array[0][2] <= detection:mc.orange_array[0][2]
body_array[0][3] <= detection:mc.orange_array[0][3]
body_array[0][4] <= detection:mc.orange_array[0][4]
body_array[0][5] <= detection:mc.orange_array[0][5]
body_array[0][6] <= detection:mc.orange_array[0][6]
body_array[0][7] <= detection:mc.orange_array[0][7]
body_array[1][0] <= detection:mc.orange_array[1][0]
body_array[1][1] <= detection:mc.orange_array[1][1]
body_array[1][2] <= detection:mc.orange_array[1][2]
body_array[1][3] <= detection:mc.orange_array[1][3]
body_array[1][4] <= detection:mc.orange_array[1][4]
body_array[1][5] <= detection:mc.orange_array[1][5]
body_array[1][6] <= detection:mc.orange_array[1][6]
body_array[1][7] <= detection:mc.orange_array[1][7]
body_array[2][0] <= detection:mc.orange_array[2][0]
body_array[2][1] <= detection:mc.orange_array[2][1]
body_array[2][2] <= detection:mc.orange_array[2][2]
body_array[2][3] <= detection:mc.orange_array[2][3]
body_array[2][4] <= detection:mc.orange_array[2][4]
body_array[2][5] <= detection:mc.orange_array[2][5]
body_array[2][6] <= detection:mc.orange_array[2][6]
body_array[2][7] <= detection:mc.orange_array[2][7]
body_array[3][0] <= detection:mc.orange_array[3][0]
body_array[3][1] <= detection:mc.orange_array[3][1]
body_array[3][2] <= detection:mc.orange_array[3][2]
body_array[3][3] <= detection:mc.orange_array[3][3]
body_array[3][4] <= detection:mc.orange_array[3][4]
body_array[3][5] <= detection:mc.orange_array[3][5]
body_array[3][6] <= detection:mc.orange_array[3][6]
body_array[3][7] <= detection:mc.orange_array[3][7]
body_array[4][0] <= detection:mc.orange_array[4][0]
body_array[4][1] <= detection:mc.orange_array[4][1]
body_array[4][2] <= detection:mc.orange_array[4][2]
body_array[4][3] <= detection:mc.orange_array[4][3]
body_array[4][4] <= detection:mc.orange_array[4][4]
body_array[4][5] <= detection:mc.orange_array[4][5]
body_array[4][6] <= detection:mc.orange_array[4][6]
body_array[4][7] <= detection:mc.orange_array[4][7]
body_array[5][0] <= detection:mc.orange_array[5][0]
body_array[5][1] <= detection:mc.orange_array[5][1]
body_array[5][2] <= detection:mc.orange_array[5][2]
body_array[5][3] <= detection:mc.orange_array[5][3]
body_array[5][4] <= detection:mc.orange_array[5][4]
body_array[5][5] <= detection:mc.orange_array[5][5]
body_array[5][6] <= detection:mc.orange_array[5][6]
body_array[5][7] <= detection:mc.orange_array[5][7]
body_array[6][0] <= detection:mc.orange_array[6][0]
body_array[6][1] <= detection:mc.orange_array[6][1]
body_array[6][2] <= detection:mc.orange_array[6][2]
body_array[6][3] <= detection:mc.orange_array[6][3]
body_array[6][4] <= detection:mc.orange_array[6][4]
body_array[6][5] <= detection:mc.orange_array[6][5]
body_array[6][6] <= detection:mc.orange_array[6][6]
body_array[6][7] <= detection:mc.orange_array[6][7]
body_array[7][0] <= detection:mc.orange_array[7][0]
body_array[7][1] <= detection:mc.orange_array[7][1]
body_array[7][2] <= detection:mc.orange_array[7][2]
body_array[7][3] <= detection:mc.orange_array[7][3]
body_array[7][4] <= detection:mc.orange_array[7][4]
body_array[7][5] <= detection:mc.orange_array[7][5]
body_array[7][6] <= detection:mc.orange_array[7][6]
body_array[7][7] <= detection:mc.orange_array[7][7]
count[0] => movement:ma.count[0]
count[1] => movement:ma.count[1]
count[2] => movement:ma.count[2]
press[0] => userInput:d.in
press[1] => userInput:u.in
press[2] => userInput:r.in
press[3] => userInput:l.in


|DE1_SOC_D8M_RTL|Snake:c2|clock_divider:cdiv
clock => divided_clocks[0]~reg0.CLK
clock => divided_clocks[1]~reg0.CLK
clock => divided_clocks[2]~reg0.CLK
clock => divided_clocks[3]~reg0.CLK
clock => divided_clocks[4]~reg0.CLK
clock => divided_clocks[5]~reg0.CLK
clock => divided_clocks[6]~reg0.CLK
clock => divided_clocks[7]~reg0.CLK
clock => divided_clocks[8]~reg0.CLK
clock => divided_clocks[9]~reg0.CLK
clock => divided_clocks[10]~reg0.CLK
clock => divided_clocks[11]~reg0.CLK
clock => divided_clocks[12]~reg0.CLK
clock => divided_clocks[13]~reg0.CLK
clock => divided_clocks[14]~reg0.CLK
clock => divided_clocks[15]~reg0.CLK
clock => divided_clocks[16]~reg0.CLK
clock => divided_clocks[17]~reg0.CLK
clock => divided_clocks[18]~reg0.CLK
clock => divided_clocks[19]~reg0.CLK
clock => divided_clocks[20]~reg0.CLK
clock => divided_clocks[21]~reg0.CLK
clock => divided_clocks[22]~reg0.CLK
clock => divided_clocks[23]~reg0.CLK
clock => divided_clocks[24]~reg0.CLK
clock => divided_clocks[25]~reg0.CLK
clock => divided_clocks[26]~reg0.CLK
clock => divided_clocks[27]~reg0.CLK
clock => divided_clocks[28]~reg0.CLK
clock => divided_clocks[29]~reg0.CLK
clock => divided_clocks[30]~reg0.CLK
clock => divided_clocks[31]~reg0.CLK
divided_clocks[0] <= divided_clocks[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[1] <= divided_clocks[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[2] <= divided_clocks[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[3] <= divided_clocks[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[4] <= divided_clocks[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[5] <= divided_clocks[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[6] <= divided_clocks[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[7] <= divided_clocks[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[8] <= divided_clocks[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[9] <= divided_clocks[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[10] <= divided_clocks[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[11] <= divided_clocks[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[12] <= divided_clocks[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[13] <= divided_clocks[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[14] <= divided_clocks[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[15] <= divided_clocks[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[16] <= divided_clocks[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[17] <= divided_clocks[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[18] <= divided_clocks[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[19] <= divided_clocks[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[20] <= divided_clocks[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[21] <= divided_clocks[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[22] <= divided_clocks[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[23] <= divided_clocks[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[24] <= divided_clocks[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[25] <= divided_clocks[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[26] <= divided_clocks[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[27] <= divided_clocks[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[28] <= divided_clocks[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[29] <= divided_clocks[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[30] <= divided_clocks[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[31] <= divided_clocks[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r00
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r01
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r02
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r03
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r04
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r05
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r06
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r07
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r10
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r11
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r12
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r13
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r14
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r15
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r16
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r17
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r20
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r21
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r22
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r23
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r24
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r25
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r26
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r27
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r30
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r31
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r32
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r33
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r34
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_center:r35
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
Clock => start.CLK
reset => start.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always0.IN0
L => always2.IN0
R => always0.IN1
R => always2.IN0
U => always0.IN1
U => always2.IN0
D => always0.IN1
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => counter.OUTPUTSELECT
hit_score => counter.OUTPUTSELECT
hit_score => counter.OUTPUTSELECT
hit_score => counter.OUTPUTSELECT
hit_score => counter.OUTPUTSELECT
hit_score => counter.OUTPUTSELECT
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r36
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r37
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r40
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r41
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r42
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r43
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r44
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r45
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r46
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r47
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r50
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r51
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r52
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r53
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r54
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r55
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r56
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r57
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r60
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r61
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r62
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r63
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r64
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r65
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r66
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r67
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r70
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r71
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r72
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r73
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r74
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r75
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r76
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|matrix_single:r77
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => counter[0].CLK
Clock => counter[1].CLK
Clock => counter[2].CLK
Clock => counter[3].CLK
Clock => counter[4].CLK
Clock => counter[5].CLK
reset => ps.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
tracking => always0.IN1
gameover => always0.IN1
L => always2.IN0
R => always2.IN0
U => always2.IN0
D => always2.IN0
NL => always2.IN1
NR => always2.IN1
NU => always2.IN1
ND => always2.IN1
snake_length[0] => counter.DATAB
snake_length[1] => counter.DATAB
snake_length[2] => counter.DATAB
snake_length[3] => counter.DATAB
snake_length[4] => counter.DATAB
snake_length[5] => counter.DATAB
hit_score => ~NO_FANOUT~
lightOn <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|userInput:l
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => out~reg0.CLK
Clock => Q1.CLK
reset => Q1.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => ps.OUTPUTSELECT
in => D1.IN1
in => ps.DATAA
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|userInput:r
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => out~reg0.CLK
Clock => Q1.CLK
reset => Q1.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => ps.OUTPUTSELECT
in => D1.IN1
in => ps.DATAA
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|userInput:u
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => out~reg0.CLK
Clock => Q1.CLK
reset => Q1.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => ps.OUTPUTSELECT
in => D1.IN1
in => ps.DATAA
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|userInput:d
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => out~reg0.CLK
Clock => Q1.CLK
reset => Q1.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => ps.OUTPUTSELECT
in => D1.IN1
in => ps.DATAA
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|movement:ma
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => current_Move[0].CLK
Clock => current_Move[1].CLK
Clock => current_Move[2].CLK
Clock => current_Move[3].CLK
Clock => current_Move[4].CLK
Clock => current_Move[5].CLK
Clock => current_Move[6].CLK
Clock => current_Move[7].CLK
Clock => current_Move[8].CLK
Clock => current_Move[9].CLK
Clock => tracking~reg0.CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => tracking.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
reset => current_Move.OUTPUTSELECT
count[0] => Equal0.IN2
count[1] => Equal0.IN1
count[2] => Equal0.IN0
LEFT => always2.IN0
LEFT => always2.IN0
LEFT => always2.IN0
LEFT => always2.IN0
RIGHT => always2.IN1
RIGHT => always2.IN1
RIGHT => always2.IN1
RIGHT => always2.IN1
UP => always2.IN1
UP => always2.IN1
UP => always2.IN1
UP => always2.IN1
DOWN => always2.IN1
DOWN => always2.IN1
DOWN => always2.IN1
DOWN => always2.IN1
L <= L.DB_MAX_OUTPUT_PORT_TYPE
R <= R.DB_MAX_OUTPUT_PORT_TYPE
U <= U.DB_MAX_OUTPUT_PORT_TYPE
D <= D.DB_MAX_OUTPUT_PORT_TYPE
tracking <= tracking~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameover => L.IN1
gameover => R.IN1
gameover => U.IN1
gameover => D.IN1


|DE1_SOC_D8M_RTL|Snake:c2|position:mb
Clock => head_position[0][0]~reg0.CLK
Clock => head_position[0][1]~reg0.CLK
Clock => head_position[0][2]~reg0.CLK
Clock => head_position[0][3]~reg0.CLK
Clock => head_position[0][4]~reg0.CLK
Clock => head_position[0][5]~reg0.CLK
Clock => head_position[0][6]~reg0.CLK
Clock => head_position[0][7]~reg0.CLK
Clock => head_position[1][0]~reg0.CLK
Clock => head_position[1][1]~reg0.CLK
Clock => head_position[1][2]~reg0.CLK
Clock => head_position[1][3]~reg0.CLK
Clock => head_position[1][4]~reg0.CLK
Clock => head_position[1][5]~reg0.CLK
Clock => head_position[1][6]~reg0.CLK
Clock => head_position[1][7]~reg0.CLK
Clock => head_position[2][0]~reg0.CLK
Clock => head_position[2][1]~reg0.CLK
Clock => head_position[2][2]~reg0.CLK
Clock => head_position[2][3]~reg0.CLK
Clock => head_position[2][4]~reg0.CLK
Clock => head_position[2][5]~reg0.CLK
Clock => head_position[2][6]~reg0.CLK
Clock => head_position[2][7]~reg0.CLK
Clock => head_position[3][0]~reg0.CLK
Clock => head_position[3][1]~reg0.CLK
Clock => head_position[3][2]~reg0.CLK
Clock => head_position[3][3]~reg0.CLK
Clock => head_position[3][4]~reg0.CLK
Clock => head_position[3][5]~reg0.CLK
Clock => head_position[3][6]~reg0.CLK
Clock => head_position[3][7]~reg0.CLK
Clock => head_position[4][0]~reg0.CLK
Clock => head_position[4][1]~reg0.CLK
Clock => head_position[4][2]~reg0.CLK
Clock => head_position[4][3]~reg0.CLK
Clock => head_position[4][4]~reg0.CLK
Clock => head_position[4][5]~reg0.CLK
Clock => head_position[4][6]~reg0.CLK
Clock => head_position[4][7]~reg0.CLK
Clock => head_position[5][0]~reg0.CLK
Clock => head_position[5][1]~reg0.CLK
Clock => head_position[5][2]~reg0.CLK
Clock => head_position[5][3]~reg0.CLK
Clock => head_position[5][4]~reg0.CLK
Clock => head_position[5][5]~reg0.CLK
Clock => head_position[5][6]~reg0.CLK
Clock => head_position[5][7]~reg0.CLK
Clock => head_position[6][0]~reg0.CLK
Clock => head_position[6][1]~reg0.CLK
Clock => head_position[6][2]~reg0.CLK
Clock => head_position[6][3]~reg0.CLK
Clock => head_position[6][4]~reg0.CLK
Clock => head_position[6][5]~reg0.CLK
Clock => head_position[6][6]~reg0.CLK
Clock => head_position[6][7]~reg0.CLK
Clock => head_position[7][0]~reg0.CLK
Clock => head_position[7][1]~reg0.CLK
Clock => head_position[7][2]~reg0.CLK
Clock => head_position[7][3]~reg0.CLK
Clock => head_position[7][4]~reg0.CLK
Clock => head_position[7][5]~reg0.CLK
Clock => head_position[7][6]~reg0.CLK
Clock => head_position[7][7]~reg0.CLK
Clock => gameover~reg0.CLK
Clock => hit_score~reg0.CLK
Clock => hit_own_body~reg0.CLK
Clock => c[0].CLK
Clock => c[1].CLK
Clock => c[2].CLK
Clock => c[3].CLK
Clock => c[4].CLK
Clock => c[5].CLK
Clock => c[6].CLK
Clock => c[7].CLK
Clock => c[8].CLK
Clock => c[9].CLK
Clock => c[10].CLK
Clock => c[11].CLK
Clock => c[12].CLK
Clock => c[13].CLK
Clock => c[14].CLK
Clock => c[15].CLK
Clock => c[16].CLK
Clock => c[17].CLK
Clock => c[18].CLK
Clock => c[19].CLK
Clock => c[20].CLK
Clock => c[21].CLK
Clock => c[22].CLK
Clock => c[23].CLK
Clock => c[24].CLK
Clock => c[25].CLK
Clock => c[26].CLK
Clock => c[27].CLK
Clock => c[28].CLK
Clock => c[29].CLK
Clock => c[30].CLK
Clock => c[31].CLK
Clock => r[0].CLK
Clock => r[1].CLK
Clock => r[2].CLK
Clock => r[3].CLK
Clock => r[4].CLK
Clock => r[5].CLK
Clock => r[6].CLK
Clock => r[7].CLK
Clock => r[8].CLK
Clock => r[9].CLK
Clock => r[10].CLK
Clock => r[11].CLK
Clock => r[12].CLK
Clock => r[13].CLK
Clock => r[14].CLK
Clock => r[15].CLK
Clock => r[16].CLK
Clock => r[17].CLK
Clock => r[18].CLK
Clock => r[19].CLK
Clock => r[20].CLK
Clock => r[21].CLK
Clock => r[22].CLK
Clock => r[23].CLK
Clock => r[24].CLK
Clock => r[25].CLK
Clock => r[26].CLK
Clock => r[27].CLK
Clock => r[28].CLK
Clock => r[29].CLK
Clock => r[30].CLK
Clock => r[31].CLK
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => hit_own_body.OUTPUTSELECT
reset => hit_score.OUTPUTSELECT
reset => gameover.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
reset => head_position.OUTPUTSELECT
gameover <= gameover~reg0.DB_MAX_OUTPUT_PORT_TYPE
L => hit_own_body.OUTPUTSELECT
L => gameover.OUTPUTSELECT
L => hit_score.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => head_position.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => c.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
L => r.OUTPUTSELECT
R => hit_own_body.OUTPUTSELECT
R => gameover.OUTPUTSELECT
R => hit_score.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => head_position.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => c.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
R => r.OUTPUTSELECT
U => hit_own_body.OUTPUTSELECT
U => gameover.OUTPUTSELECT
U => hit_score.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => head_position.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
U => r.OUTPUTSELECT
D => hit_own_body.OUTPUTSELECT
D => gameover.OUTPUTSELECT
D => hit_score.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => head_position.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
D => r.OUTPUTSELECT
hit_own_body <= hit_own_body~reg0.DB_MAX_OUTPUT_PORT_TYPE
hit_score <= hit_score~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[0][0] <= head_position[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[0][1] <= head_position[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[0][2] <= head_position[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[0][3] <= head_position[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[0][4] <= head_position[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[0][5] <= head_position[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[0][6] <= head_position[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[0][7] <= head_position[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[1][0] <= head_position[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[1][1] <= head_position[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[1][2] <= head_position[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[1][3] <= head_position[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[1][4] <= head_position[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[1][5] <= head_position[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[1][6] <= head_position[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[1][7] <= head_position[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[2][0] <= head_position[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[2][1] <= head_position[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[2][2] <= head_position[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[2][3] <= head_position[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[2][4] <= head_position[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[2][5] <= head_position[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[2][6] <= head_position[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[2][7] <= head_position[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[3][0] <= head_position[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[3][1] <= head_position[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[3][2] <= head_position[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[3][3] <= head_position[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[3][4] <= head_position[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[3][5] <= head_position[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[3][6] <= head_position[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[3][7] <= head_position[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[4][0] <= head_position[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[4][1] <= head_position[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[4][2] <= head_position[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[4][3] <= head_position[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[4][4] <= head_position[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[4][5] <= head_position[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[4][6] <= head_position[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[4][7] <= head_position[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[5][0] <= head_position[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[5][1] <= head_position[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[5][2] <= head_position[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[5][3] <= head_position[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[5][4] <= head_position[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[5][5] <= head_position[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[5][6] <= head_position[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[5][7] <= head_position[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[6][0] <= head_position[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[6][1] <= head_position[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[6][2] <= head_position[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[6][3] <= head_position[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[6][4] <= head_position[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[6][5] <= head_position[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[6][6] <= head_position[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[6][7] <= head_position[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[7][0] <= head_position[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[7][1] <= head_position[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[7][2] <= head_position[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[7][3] <= head_position[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[7][4] <= head_position[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[7][5] <= head_position[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[7][6] <= head_position[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_position[7][7] <= head_position[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_array[0][0] => Mux7.IN10
green_array[0][0] => Mux26.IN10
green_array[0][0] => Mux47.IN7
green_array[0][1] => Mux7.IN9
green_array[0][1] => Mux26.IN9
green_array[0][1] => Mux47.IN6
green_array[0][2] => Mux7.IN8
green_array[0][2] => Mux26.IN8
green_array[0][2] => Mux47.IN5
green_array[0][3] => Mux7.IN7
green_array[0][3] => Mux26.IN7
green_array[0][3] => Mux47.IN4
green_array[0][4] => Mux7.IN6
green_array[0][4] => Mux26.IN6
green_array[0][4] => Mux47.IN3
green_array[0][5] => Mux7.IN5
green_array[0][5] => Mux26.IN5
green_array[0][5] => Mux47.IN2
green_array[0][6] => Mux7.IN4
green_array[0][6] => Mux26.IN4
green_array[0][6] => Mux47.IN1
green_array[0][7] => Mux7.IN3
green_array[0][7] => Mux26.IN3
green_array[0][7] => Mux47.IN0
green_array[1][0] => Mux6.IN10
green_array[1][0] => Mux25.IN10
green_array[1][0] => Mux46.IN7
green_array[1][1] => Mux6.IN9
green_array[1][1] => Mux25.IN9
green_array[1][1] => Mux46.IN6
green_array[1][2] => Mux6.IN8
green_array[1][2] => Mux25.IN8
green_array[1][2] => Mux46.IN5
green_array[1][3] => Mux6.IN7
green_array[1][3] => Mux25.IN7
green_array[1][3] => Mux46.IN4
green_array[1][4] => Mux6.IN6
green_array[1][4] => Mux25.IN6
green_array[1][4] => Mux46.IN3
green_array[1][5] => Mux6.IN5
green_array[1][5] => Mux25.IN5
green_array[1][5] => Mux46.IN2
green_array[1][6] => Mux6.IN4
green_array[1][6] => Mux25.IN4
green_array[1][6] => Mux46.IN1
green_array[1][7] => Mux6.IN3
green_array[1][7] => Mux25.IN3
green_array[1][7] => Mux46.IN0
green_array[2][0] => Mux5.IN10
green_array[2][0] => Mux24.IN10
green_array[2][0] => Mux45.IN7
green_array[2][1] => Mux5.IN9
green_array[2][1] => Mux24.IN9
green_array[2][1] => Mux45.IN6
green_array[2][2] => Mux5.IN8
green_array[2][2] => Mux24.IN8
green_array[2][2] => Mux45.IN5
green_array[2][3] => Mux5.IN7
green_array[2][3] => Mux24.IN7
green_array[2][3] => Mux45.IN4
green_array[2][4] => Mux5.IN6
green_array[2][4] => Mux24.IN6
green_array[2][4] => Mux45.IN3
green_array[2][5] => Mux5.IN5
green_array[2][5] => Mux24.IN5
green_array[2][5] => Mux45.IN2
green_array[2][6] => Mux5.IN4
green_array[2][6] => Mux24.IN4
green_array[2][6] => Mux45.IN1
green_array[2][7] => Mux5.IN3
green_array[2][7] => Mux24.IN3
green_array[2][7] => Mux45.IN0
green_array[3][0] => Mux4.IN10
green_array[3][0] => Mux23.IN10
green_array[3][0] => Mux44.IN7
green_array[3][1] => Mux4.IN9
green_array[3][1] => Mux23.IN9
green_array[3][1] => Mux44.IN6
green_array[3][2] => Mux4.IN8
green_array[3][2] => Mux23.IN8
green_array[3][2] => Mux44.IN5
green_array[3][3] => Mux4.IN7
green_array[3][3] => Mux23.IN7
green_array[3][3] => Mux44.IN4
green_array[3][4] => Mux4.IN6
green_array[3][4] => Mux23.IN6
green_array[3][4] => Mux44.IN3
green_array[3][5] => Mux4.IN5
green_array[3][5] => Mux23.IN5
green_array[3][5] => Mux44.IN2
green_array[3][6] => Mux4.IN4
green_array[3][6] => Mux23.IN4
green_array[3][6] => Mux44.IN1
green_array[3][7] => Mux4.IN3
green_array[3][7] => Mux23.IN3
green_array[3][7] => Mux44.IN0
green_array[4][0] => Mux3.IN10
green_array[4][0] => Mux22.IN10
green_array[4][0] => Mux43.IN7
green_array[4][1] => Mux3.IN9
green_array[4][1] => Mux22.IN9
green_array[4][1] => Mux43.IN6
green_array[4][2] => Mux3.IN8
green_array[4][2] => Mux22.IN8
green_array[4][2] => Mux43.IN5
green_array[4][3] => Mux3.IN7
green_array[4][3] => Mux22.IN7
green_array[4][3] => Mux43.IN4
green_array[4][4] => Mux3.IN6
green_array[4][4] => Mux22.IN6
green_array[4][4] => Mux43.IN3
green_array[4][5] => Mux3.IN5
green_array[4][5] => Mux22.IN5
green_array[4][5] => Mux43.IN2
green_array[4][6] => Mux3.IN4
green_array[4][6] => Mux22.IN4
green_array[4][6] => Mux43.IN1
green_array[4][7] => Mux3.IN3
green_array[4][7] => Mux22.IN3
green_array[4][7] => Mux43.IN0
green_array[5][0] => Mux2.IN10
green_array[5][0] => Mux21.IN10
green_array[5][0] => Mux42.IN7
green_array[5][1] => Mux2.IN9
green_array[5][1] => Mux21.IN9
green_array[5][1] => Mux42.IN6
green_array[5][2] => Mux2.IN8
green_array[5][2] => Mux21.IN8
green_array[5][2] => Mux42.IN5
green_array[5][3] => Mux2.IN7
green_array[5][3] => Mux21.IN7
green_array[5][3] => Mux42.IN4
green_array[5][4] => Mux2.IN6
green_array[5][4] => Mux21.IN6
green_array[5][4] => Mux42.IN3
green_array[5][5] => Mux2.IN5
green_array[5][5] => Mux21.IN5
green_array[5][5] => Mux42.IN2
green_array[5][6] => Mux2.IN4
green_array[5][6] => Mux21.IN4
green_array[5][6] => Mux42.IN1
green_array[5][7] => Mux2.IN3
green_array[5][7] => Mux21.IN3
green_array[5][7] => Mux42.IN0
green_array[6][0] => Mux1.IN10
green_array[6][0] => Mux20.IN10
green_array[6][0] => Mux41.IN7
green_array[6][1] => Mux1.IN9
green_array[6][1] => Mux20.IN9
green_array[6][1] => Mux41.IN6
green_array[6][2] => Mux1.IN8
green_array[6][2] => Mux20.IN8
green_array[6][2] => Mux41.IN5
green_array[6][3] => Mux1.IN7
green_array[6][3] => Mux20.IN7
green_array[6][3] => Mux41.IN4
green_array[6][4] => Mux1.IN6
green_array[6][4] => Mux20.IN6
green_array[6][4] => Mux41.IN3
green_array[6][5] => Mux1.IN5
green_array[6][5] => Mux20.IN5
green_array[6][5] => Mux41.IN2
green_array[6][6] => Mux1.IN4
green_array[6][6] => Mux20.IN4
green_array[6][6] => Mux41.IN1
green_array[6][7] => Mux1.IN3
green_array[6][7] => Mux20.IN3
green_array[6][7] => Mux41.IN0
green_array[7][0] => Mux0.IN10
green_array[7][0] => Mux19.IN10
green_array[7][0] => Mux40.IN7
green_array[7][1] => Mux0.IN9
green_array[7][1] => Mux19.IN9
green_array[7][1] => Mux40.IN6
green_array[7][2] => Mux0.IN8
green_array[7][2] => Mux19.IN8
green_array[7][2] => Mux40.IN5
green_array[7][3] => Mux0.IN7
green_array[7][3] => Mux19.IN7
green_array[7][3] => Mux40.IN4
green_array[7][4] => Mux0.IN6
green_array[7][4] => Mux19.IN6
green_array[7][4] => Mux40.IN3
green_array[7][5] => Mux0.IN5
green_array[7][5] => Mux19.IN5
green_array[7][5] => Mux40.IN2
green_array[7][6] => Mux0.IN4
green_array[7][6] => Mux19.IN4
green_array[7][6] => Mux40.IN1
green_array[7][7] => Mux0.IN3
green_array[7][7] => Mux19.IN3
green_array[7][7] => Mux40.IN0
score_array[0][0] => Mux16.IN10
score_array[0][0] => Mux18.IN15
score_array[0][0] => Mux35.IN10
score_array[0][0] => Mux55.IN7
score_array[0][1] => Mux16.IN9
score_array[0][1] => Mux35.IN9
score_array[0][1] => Mux55.IN6
score_array[0][2] => Mux16.IN8
score_array[0][2] => Mux35.IN8
score_array[0][2] => Mux55.IN5
score_array[0][3] => Mux16.IN7
score_array[0][3] => Mux35.IN7
score_array[0][3] => Mux55.IN4
score_array[0][4] => Mux16.IN6
score_array[0][4] => Mux35.IN6
score_array[0][4] => Mux55.IN3
score_array[0][5] => Mux16.IN5
score_array[0][5] => Mux35.IN5
score_array[0][5] => Mux55.IN2
score_array[0][6] => Mux16.IN4
score_array[0][6] => Mux35.IN4
score_array[0][6] => Mux55.IN1
score_array[0][7] => Mux16.IN3
score_array[0][7] => Mux35.IN3
score_array[0][7] => Mux37.IN15
score_array[0][7] => Mux55.IN0
score_array[1][0] => Mux15.IN10
score_array[1][0] => Mux18.IN14
score_array[1][0] => Mux34.IN10
score_array[1][0] => Mux54.IN7
score_array[1][1] => Mux15.IN9
score_array[1][1] => Mux34.IN9
score_array[1][1] => Mux54.IN6
score_array[1][2] => Mux15.IN8
score_array[1][2] => Mux34.IN8
score_array[1][2] => Mux54.IN5
score_array[1][3] => Mux15.IN7
score_array[1][3] => Mux34.IN7
score_array[1][3] => Mux54.IN4
score_array[1][4] => Mux15.IN6
score_array[1][4] => Mux34.IN6
score_array[1][4] => Mux54.IN3
score_array[1][5] => Mux15.IN5
score_array[1][5] => Mux34.IN5
score_array[1][5] => Mux54.IN2
score_array[1][6] => Mux15.IN4
score_array[1][6] => Mux34.IN4
score_array[1][6] => Mux54.IN1
score_array[1][7] => Mux15.IN3
score_array[1][7] => Mux34.IN3
score_array[1][7] => Mux37.IN14
score_array[1][7] => Mux54.IN0
score_array[2][0] => Mux14.IN10
score_array[2][0] => Mux18.IN13
score_array[2][0] => Mux33.IN10
score_array[2][0] => Mux53.IN7
score_array[2][1] => Mux14.IN9
score_array[2][1] => Mux33.IN9
score_array[2][1] => Mux53.IN6
score_array[2][2] => Mux14.IN8
score_array[2][2] => Mux33.IN8
score_array[2][2] => Mux53.IN5
score_array[2][3] => Mux14.IN7
score_array[2][3] => Mux33.IN7
score_array[2][3] => Mux53.IN4
score_array[2][4] => Mux14.IN6
score_array[2][4] => Mux33.IN6
score_array[2][4] => Mux53.IN3
score_array[2][5] => Mux14.IN5
score_array[2][5] => Mux33.IN5
score_array[2][5] => Mux53.IN2
score_array[2][6] => Mux14.IN4
score_array[2][6] => Mux33.IN4
score_array[2][6] => Mux53.IN1
score_array[2][7] => Mux14.IN3
score_array[2][7] => Mux33.IN3
score_array[2][7] => Mux37.IN13
score_array[2][7] => Mux53.IN0
score_array[3][0] => Mux13.IN10
score_array[3][0] => Mux18.IN12
score_array[3][0] => Mux32.IN10
score_array[3][0] => Mux52.IN7
score_array[3][1] => Mux13.IN9
score_array[3][1] => Mux32.IN9
score_array[3][1] => Mux52.IN6
score_array[3][2] => Mux13.IN8
score_array[3][2] => Mux32.IN8
score_array[3][2] => Mux52.IN5
score_array[3][3] => Mux13.IN7
score_array[3][3] => Mux32.IN7
score_array[3][3] => Mux52.IN4
score_array[3][4] => Mux13.IN6
score_array[3][4] => Mux32.IN6
score_array[3][4] => Mux52.IN3
score_array[3][5] => Mux13.IN5
score_array[3][5] => Mux32.IN5
score_array[3][5] => Mux52.IN2
score_array[3][6] => Mux13.IN4
score_array[3][6] => Mux32.IN4
score_array[3][6] => Mux52.IN1
score_array[3][7] => Mux13.IN3
score_array[3][7] => Mux32.IN3
score_array[3][7] => Mux37.IN12
score_array[3][7] => Mux52.IN0
score_array[4][0] => Mux12.IN10
score_array[4][0] => Mux18.IN11
score_array[4][0] => Mux31.IN10
score_array[4][0] => Mux51.IN7
score_array[4][1] => Mux12.IN9
score_array[4][1] => Mux31.IN9
score_array[4][1] => Mux51.IN6
score_array[4][2] => Mux12.IN8
score_array[4][2] => Mux31.IN8
score_array[4][2] => Mux51.IN5
score_array[4][3] => Mux12.IN7
score_array[4][3] => Mux31.IN7
score_array[4][3] => Mux51.IN4
score_array[4][4] => Mux12.IN6
score_array[4][4] => Mux31.IN6
score_array[4][4] => Mux51.IN3
score_array[4][5] => Mux12.IN5
score_array[4][5] => Mux31.IN5
score_array[4][5] => Mux51.IN2
score_array[4][6] => Mux12.IN4
score_array[4][6] => Mux31.IN4
score_array[4][6] => Mux51.IN1
score_array[4][7] => Mux12.IN3
score_array[4][7] => Mux31.IN3
score_array[4][7] => Mux37.IN11
score_array[4][7] => Mux51.IN0
score_array[5][0] => Mux11.IN10
score_array[5][0] => Mux18.IN10
score_array[5][0] => Mux30.IN10
score_array[5][0] => Mux50.IN7
score_array[5][1] => Mux11.IN9
score_array[5][1] => Mux30.IN9
score_array[5][1] => Mux50.IN6
score_array[5][2] => Mux11.IN8
score_array[5][2] => Mux30.IN8
score_array[5][2] => Mux50.IN5
score_array[5][3] => Mux11.IN7
score_array[5][3] => Mux30.IN7
score_array[5][3] => Mux50.IN4
score_array[5][4] => Mux11.IN6
score_array[5][4] => Mux30.IN6
score_array[5][4] => Mux50.IN3
score_array[5][5] => Mux11.IN5
score_array[5][5] => Mux30.IN5
score_array[5][5] => Mux50.IN2
score_array[5][6] => Mux11.IN4
score_array[5][6] => Mux30.IN4
score_array[5][6] => Mux50.IN1
score_array[5][7] => Mux11.IN3
score_array[5][7] => Mux30.IN3
score_array[5][7] => Mux37.IN10
score_array[5][7] => Mux50.IN0
score_array[6][0] => Mux10.IN10
score_array[6][0] => Mux18.IN9
score_array[6][0] => Mux29.IN10
score_array[6][0] => Mux49.IN7
score_array[6][1] => Mux10.IN9
score_array[6][1] => Mux29.IN9
score_array[6][1] => Mux49.IN6
score_array[6][2] => Mux10.IN8
score_array[6][2] => Mux29.IN8
score_array[6][2] => Mux49.IN5
score_array[6][3] => Mux10.IN7
score_array[6][3] => Mux29.IN7
score_array[6][3] => Mux49.IN4
score_array[6][4] => Mux10.IN6
score_array[6][4] => Mux29.IN6
score_array[6][4] => Mux49.IN3
score_array[6][5] => Mux10.IN5
score_array[6][5] => Mux29.IN5
score_array[6][5] => Mux49.IN2
score_array[6][6] => Mux10.IN4
score_array[6][6] => Mux29.IN4
score_array[6][6] => Mux49.IN1
score_array[6][7] => Mux10.IN3
score_array[6][7] => Mux29.IN3
score_array[6][7] => Mux37.IN9
score_array[6][7] => Mux49.IN0
score_array[7][0] => Mux9.IN10
score_array[7][0] => Mux18.IN8
score_array[7][0] => Mux28.IN10
score_array[7][0] => Mux57.IN7
score_array[7][1] => Mux9.IN9
score_array[7][1] => Mux28.IN9
score_array[7][1] => Mux57.IN6
score_array[7][2] => Mux9.IN8
score_array[7][2] => Mux28.IN8
score_array[7][2] => Mux57.IN5
score_array[7][3] => Mux9.IN7
score_array[7][3] => Mux28.IN7
score_array[7][3] => Mux57.IN4
score_array[7][4] => Mux9.IN6
score_array[7][4] => Mux28.IN6
score_array[7][4] => Mux57.IN3
score_array[7][5] => Mux9.IN5
score_array[7][5] => Mux28.IN5
score_array[7][5] => Mux57.IN2
score_array[7][6] => Mux9.IN4
score_array[7][6] => Mux28.IN4
score_array[7][6] => Mux57.IN1
score_array[7][7] => Mux9.IN3
score_array[7][7] => Mux28.IN3
score_array[7][7] => Mux37.IN8
score_array[7][7] => Mux57.IN0


|DE1_SOC_D8M_RTL|Snake:c2|detection:mc
Clock => ps[0].CLK
Clock => ps[1].CLK
Clock => ps[2].CLK
Clock => ps[3].CLK
Clock => ps[4].CLK
Clock => ps[5].CLK
Clock => ps[6].CLK
Clock => ps[7].CLK
Clock => ps[8].CLK
Clock => ps[9].CLK
Clock => ps[10].CLK
Clock => ps[11].CLK
Clock => ps[12].CLK
Clock => ps[13].CLK
Clock => ps[14].CLK
Clock => ps[15].CLK
Clock => ps[16].CLK
Clock => ps[17].CLK
Clock => ps[18].CLK
Clock => ps[19].CLK
Clock => ps[20].CLK
Clock => ps[21].CLK
Clock => ps[22].CLK
Clock => ps[23].CLK
Clock => ps[24].CLK
Clock => ps[25].CLK
Clock => ps[26].CLK
Clock => ps[27].CLK
Clock => ps[28].CLK
Clock => ps[29].CLK
Clock => ps[30].CLK
Clock => ps[31].CLK
Clock => orange_array[0][0]~reg0.CLK
Clock => orange_array[0][1]~reg0.CLK
Clock => orange_array[0][2]~reg0.CLK
Clock => orange_array[0][3]~reg0.CLK
Clock => orange_array[0][4]~reg0.CLK
Clock => orange_array[0][5]~reg0.CLK
Clock => orange_array[0][6]~reg0.CLK
Clock => orange_array[0][7]~reg0.CLK
Clock => orange_array[1][0]~reg0.CLK
Clock => orange_array[1][1]~reg0.CLK
Clock => orange_array[1][2]~reg0.CLK
Clock => orange_array[1][3]~reg0.CLK
Clock => orange_array[1][4]~reg0.CLK
Clock => orange_array[1][5]~reg0.CLK
Clock => orange_array[1][6]~reg0.CLK
Clock => orange_array[1][7]~reg0.CLK
Clock => orange_array[2][0]~reg0.CLK
Clock => orange_array[2][1]~reg0.CLK
Clock => orange_array[2][2]~reg0.CLK
Clock => orange_array[2][3]~reg0.CLK
Clock => orange_array[2][4]~reg0.CLK
Clock => orange_array[2][5]~reg0.CLK
Clock => orange_array[2][6]~reg0.CLK
Clock => orange_array[2][7]~reg0.CLK
Clock => orange_array[3][0]~reg0.CLK
Clock => orange_array[3][1]~reg0.CLK
Clock => orange_array[3][2]~reg0.CLK
Clock => orange_array[3][3]~reg0.CLK
Clock => orange_array[3][4]~reg0.CLK
Clock => orange_array[3][5]~reg0.CLK
Clock => orange_array[3][6]~reg0.CLK
Clock => orange_array[3][7]~reg0.CLK
Clock => orange_array[4][0]~reg0.CLK
Clock => orange_array[4][1]~reg0.CLK
Clock => orange_array[4][2]~reg0.CLK
Clock => orange_array[4][3]~reg0.CLK
Clock => orange_array[4][4]~reg0.CLK
Clock => orange_array[4][5]~reg0.CLK
Clock => orange_array[4][6]~reg0.CLK
Clock => orange_array[4][7]~reg0.CLK
Clock => orange_array[5][0]~reg0.CLK
Clock => orange_array[5][1]~reg0.CLK
Clock => orange_array[5][2]~reg0.CLK
Clock => orange_array[5][3]~reg0.CLK
Clock => orange_array[5][4]~reg0.CLK
Clock => orange_array[5][5]~reg0.CLK
Clock => orange_array[5][6]~reg0.CLK
Clock => orange_array[5][7]~reg0.CLK
Clock => orange_array[6][0]~reg0.CLK
Clock => orange_array[6][1]~reg0.CLK
Clock => orange_array[6][2]~reg0.CLK
Clock => orange_array[6][3]~reg0.CLK
Clock => orange_array[6][4]~reg0.CLK
Clock => orange_array[6][5]~reg0.CLK
Clock => orange_array[6][6]~reg0.CLK
Clock => orange_array[6][7]~reg0.CLK
Clock => orange_array[7][0]~reg0.CLK
Clock => orange_array[7][1]~reg0.CLK
Clock => orange_array[7][2]~reg0.CLK
Clock => orange_array[7][3]~reg0.CLK
Clock => orange_array[7][4]~reg0.CLK
Clock => orange_array[7][5]~reg0.CLK
Clock => orange_array[7][6]~reg0.CLK
Clock => orange_array[7][7]~reg0.CLK
reset => ps.OUTPUTSELECT
reset => ps.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
reset => orange_array.OUTPUTSELECT
tracking => Selector0.IN5
tracking => Selector1.IN4
tracking => Selector0.IN1
tracking => Selector1.IN0
L => ~NO_FANOUT~
R => ~NO_FANOUT~
U => ~NO_FANOUT~
D => ~NO_FANOUT~
snake => Selector1.IN5
head_position[0][0] => orange_array.DATAB
head_position[0][1] => orange_array.DATAB
head_position[0][2] => orange_array.DATAB
head_position[0][3] => orange_array.DATAB
head_position[0][4] => orange_array.DATAB
head_position[0][5] => orange_array.DATAB
head_position[0][6] => orange_array.DATAB
head_position[0][7] => orange_array.DATAB
head_position[1][0] => orange_array.DATAB
head_position[1][1] => orange_array.DATAB
head_position[1][2] => orange_array.DATAB
head_position[1][3] => orange_array.DATAB
head_position[1][4] => orange_array.DATAB
head_position[1][5] => orange_array.DATAB
head_position[1][6] => orange_array.DATAB
head_position[1][7] => orange_array.DATAB
head_position[2][0] => orange_array.DATAB
head_position[2][1] => orange_array.DATAB
head_position[2][2] => orange_array.DATAB
head_position[2][3] => orange_array.DATAB
head_position[2][4] => orange_array.DATAB
head_position[2][5] => orange_array.DATAB
head_position[2][6] => orange_array.DATAB
head_position[2][7] => orange_array.DATAB
head_position[3][0] => orange_array.DATAB
head_position[3][1] => orange_array.DATAB
head_position[3][2] => orange_array.DATAB
head_position[3][3] => orange_array.DATAB
head_position[3][4] => orange_array.DATAB
head_position[3][5] => orange_array.DATAB
head_position[3][6] => orange_array.DATAB
head_position[3][7] => orange_array.DATAB
head_position[4][0] => orange_array.DATAB
head_position[4][1] => orange_array.DATAB
head_position[4][2] => orange_array.DATAB
head_position[4][3] => orange_array.DATAB
head_position[4][4] => orange_array.DATAB
head_position[4][5] => orange_array.DATAB
head_position[4][6] => orange_array.DATAB
head_position[4][7] => orange_array.DATAB
head_position[5][0] => orange_array.DATAB
head_position[5][1] => orange_array.DATAB
head_position[5][2] => orange_array.DATAB
head_position[5][3] => orange_array.DATAB
head_position[5][4] => orange_array.DATAB
head_position[5][5] => orange_array.DATAB
head_position[5][6] => orange_array.DATAB
head_position[5][7] => orange_array.DATAB
head_position[6][0] => orange_array.DATAB
head_position[6][1] => orange_array.DATAB
head_position[6][2] => orange_array.DATAB
head_position[6][3] => orange_array.DATAB
head_position[6][4] => orange_array.DATAB
head_position[6][5] => orange_array.DATAB
head_position[6][6] => orange_array.DATAB
head_position[6][7] => orange_array.DATAB
head_position[7][0] => orange_array.DATAB
head_position[7][1] => orange_array.DATAB
head_position[7][2] => orange_array.DATAB
head_position[7][3] => orange_array.DATAB
head_position[7][4] => orange_array.DATAB
head_position[7][5] => orange_array.DATAB
head_position[7][6] => orange_array.DATAB
head_position[7][7] => orange_array.DATAB
orange_array[0][0] <= orange_array[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[0][1] <= orange_array[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[0][2] <= orange_array[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[0][3] <= orange_array[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[0][4] <= orange_array[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[0][5] <= orange_array[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[0][6] <= orange_array[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[0][7] <= orange_array[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[1][0] <= orange_array[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[1][1] <= orange_array[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[1][2] <= orange_array[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[1][3] <= orange_array[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[1][4] <= orange_array[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[1][5] <= orange_array[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[1][6] <= orange_array[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[1][7] <= orange_array[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[2][0] <= orange_array[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[2][1] <= orange_array[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[2][2] <= orange_array[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[2][3] <= orange_array[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[2][4] <= orange_array[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[2][5] <= orange_array[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[2][6] <= orange_array[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[2][7] <= orange_array[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[3][0] <= orange_array[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[3][1] <= orange_array[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[3][2] <= orange_array[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[3][3] <= orange_array[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[3][4] <= orange_array[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[3][5] <= orange_array[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[3][6] <= orange_array[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[3][7] <= orange_array[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[4][0] <= orange_array[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[4][1] <= orange_array[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[4][2] <= orange_array[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[4][3] <= orange_array[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[4][4] <= orange_array[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[4][5] <= orange_array[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[4][6] <= orange_array[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[4][7] <= orange_array[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[5][0] <= orange_array[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[5][1] <= orange_array[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[5][2] <= orange_array[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[5][3] <= orange_array[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[5][4] <= orange_array[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[5][5] <= orange_array[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[5][6] <= orange_array[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[5][7] <= orange_array[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[6][0] <= orange_array[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[6][1] <= orange_array[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[6][2] <= orange_array[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[6][3] <= orange_array[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[6][4] <= orange_array[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[6][5] <= orange_array[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[6][6] <= orange_array[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[6][7] <= orange_array[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[7][0] <= orange_array[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[7][1] <= orange_array[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[7][2] <= orange_array[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[7][3] <= orange_array[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[7][4] <= orange_array[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[7][5] <= orange_array[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[7][6] <= orange_array[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
orange_array[7][7] <= orange_array[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|seg7:digit1
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
leds[0] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|seg7:digit10
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
leds[0] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|generate_score:sa
Clock => close_Score.CLK
Clock => new_score.CLK
Clock => winGame~reg0.CLK
Clock => c[0].CLK
Clock => c[1].CLK
Clock => c[2].CLK
Clock => c[3].CLK
Clock => c[4].CLK
Clock => c[5].CLK
Clock => c[6].CLK
Clock => c[7].CLK
Clock => c[8].CLK
Clock => c[9].CLK
Clock => c[10].CLK
Clock => c[11].CLK
Clock => c[12].CLK
Clock => c[13].CLK
Clock => c[14].CLK
Clock => c[15].CLK
Clock => c[16].CLK
Clock => c[17].CLK
Clock => c[18].CLK
Clock => c[19].CLK
Clock => c[20].CLK
Clock => c[21].CLK
Clock => c[22].CLK
Clock => c[23].CLK
Clock => c[24].CLK
Clock => c[25].CLK
Clock => c[26].CLK
Clock => c[27].CLK
Clock => c[28].CLK
Clock => c[29].CLK
Clock => c[30].CLK
Clock => c[31].CLK
Clock => r[0].CLK
Clock => r[1].CLK
Clock => r[2].CLK
Clock => r[3].CLK
Clock => r[4].CLK
Clock => r[5].CLK
Clock => r[6].CLK
Clock => r[7].CLK
Clock => r[8].CLK
Clock => r[9].CLK
Clock => r[10].CLK
Clock => r[11].CLK
Clock => r[12].CLK
Clock => r[13].CLK
Clock => r[14].CLK
Clock => r[15].CLK
Clock => r[16].CLK
Clock => r[17].CLK
Clock => r[18].CLK
Clock => r[19].CLK
Clock => r[20].CLK
Clock => r[21].CLK
Clock => r[22].CLK
Clock => r[23].CLK
Clock => r[24].CLK
Clock => r[25].CLK
Clock => r[26].CLK
Clock => r[27].CLK
Clock => r[28].CLK
Clock => r[29].CLK
Clock => r[30].CLK
Clock => r[31].CLK
Clock => avalible.CLK
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => score_array[0][0]~reg0.CLK
Clock => score_array[0][1]~reg0.CLK
Clock => score_array[0][2]~reg0.CLK
Clock => score_array[0][3]~reg0.CLK
Clock => score_array[0][4]~reg0.CLK
Clock => score_array[0][5]~reg0.CLK
Clock => score_array[0][6]~reg0.CLK
Clock => score_array[0][7]~reg0.CLK
Clock => score_array[1][0]~reg0.CLK
Clock => score_array[1][1]~reg0.CLK
Clock => score_array[1][2]~reg0.CLK
Clock => score_array[1][3]~reg0.CLK
Clock => score_array[1][4]~reg0.CLK
Clock => score_array[1][5]~reg0.CLK
Clock => score_array[1][6]~reg0.CLK
Clock => score_array[1][7]~reg0.CLK
Clock => score_array[2][0]~reg0.CLK
Clock => score_array[2][1]~reg0.CLK
Clock => score_array[2][2]~reg0.CLK
Clock => score_array[2][3]~reg0.CLK
Clock => score_array[2][4]~reg0.CLK
Clock => score_array[2][5]~reg0.CLK
Clock => score_array[2][6]~reg0.CLK
Clock => score_array[2][7]~reg0.CLK
Clock => score_array[3][0]~reg0.CLK
Clock => score_array[3][1]~reg0.CLK
Clock => score_array[3][2]~reg0.CLK
Clock => score_array[3][3]~reg0.CLK
Clock => score_array[3][4]~reg0.CLK
Clock => score_array[3][5]~reg0.CLK
Clock => score_array[3][6]~reg0.CLK
Clock => score_array[3][7]~reg0.CLK
Clock => score_array[4][0]~reg0.CLK
Clock => score_array[4][1]~reg0.CLK
Clock => score_array[4][2]~reg0.CLK
Clock => score_array[4][3]~reg0.CLK
Clock => score_array[4][4]~reg0.CLK
Clock => score_array[4][5]~reg0.CLK
Clock => score_array[4][6]~reg0.CLK
Clock => score_array[4][7]~reg0.CLK
Clock => score_array[5][0]~reg0.CLK
Clock => score_array[5][1]~reg0.CLK
Clock => score_array[5][2]~reg0.CLK
Clock => score_array[5][3]~reg0.CLK
Clock => score_array[5][4]~reg0.CLK
Clock => score_array[5][5]~reg0.CLK
Clock => score_array[5][6]~reg0.CLK
Clock => score_array[5][7]~reg0.CLK
Clock => score_array[6][0]~reg0.CLK
Clock => score_array[6][1]~reg0.CLK
Clock => score_array[6][2]~reg0.CLK
Clock => score_array[6][3]~reg0.CLK
Clock => score_array[6][4]~reg0.CLK
Clock => score_array[6][5]~reg0.CLK
Clock => score_array[6][6]~reg0.CLK
Clock => score_array[6][7]~reg0.CLK
Clock => score_array[7][0]~reg0.CLK
Clock => score_array[7][1]~reg0.CLK
Clock => score_array[7][2]~reg0.CLK
Clock => score_array[7][3]~reg0.CLK
Clock => score_array[7][4]~reg0.CLK
Clock => score_array[7][5]~reg0.CLK
Clock => score_array[7][6]~reg0.CLK
Clock => score_array[7][7]~reg0.CLK
Clock => snake_length[0]~reg0.CLK
Clock => snake_length[1]~reg0.CLK
Clock => snake_length[2]~reg0.CLK
Clock => snake_length[3]~reg0.CLK
Clock => snake_length[4]~reg0.CLK
Clock => snake_length[5]~reg0.CLK
reset => snake_length.OUTPUTSELECT
reset => snake_length.OUTPUTSELECT
reset => snake_length.OUTPUTSELECT
reset => snake_length.OUTPUTSELECT
reset => snake_length.OUTPUTSELECT
reset => snake_length.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => score_array.OUTPUTSELECT
reset => Count.OUTPUTSELECT
reset => Count.OUTPUTSELECT
reset => Count.OUTPUTSELECT
reset => Count.OUTPUTSELECT
reset => Count.OUTPUTSELECT
reset => avalible.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => c.OUTPUTSELECT
reset => winGame.OUTPUTSELECT
reset => new_score.OUTPUTSELECT
reset => close_Score.OUTPUTSELECT
hit_score => snake_length.OUTPUTSELECT
hit_score => snake_length.OUTPUTSELECT
hit_score => snake_length.OUTPUTSELECT
hit_score => snake_length.OUTPUTSELECT
hit_score => snake_length.OUTPUTSELECT
hit_score => snake_length.OUTPUTSELECT
hit_score => always1.IN1
hit_score => new_score.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => score_array.OUTPUTSELECT
hit_score => Count.OUTPUTSELECT
hit_score => Count.OUTPUTSELECT
hit_score => Count.OUTPUTSELECT
hit_score => Count.OUTPUTSELECT
hit_score => Count.OUTPUTSELECT
hit_score => avalible.OUTPUTSELECT
score_array[0][0] <= score_array[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[0][1] <= score_array[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[0][2] <= score_array[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[0][3] <= score_array[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[0][4] <= score_array[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[0][5] <= score_array[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[0][6] <= score_array[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[0][7] <= score_array[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[1][0] <= score_array[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[1][1] <= score_array[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[1][2] <= score_array[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[1][3] <= score_array[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[1][4] <= score_array[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[1][5] <= score_array[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[1][6] <= score_array[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[1][7] <= score_array[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[2][0] <= score_array[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[2][1] <= score_array[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[2][2] <= score_array[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[2][3] <= score_array[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[2][4] <= score_array[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[2][5] <= score_array[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[2][6] <= score_array[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[2][7] <= score_array[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[3][0] <= score_array[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[3][1] <= score_array[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[3][2] <= score_array[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[3][3] <= score_array[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[3][4] <= score_array[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[3][5] <= score_array[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[3][6] <= score_array[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[3][7] <= score_array[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[4][0] <= score_array[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[4][1] <= score_array[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[4][2] <= score_array[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[4][3] <= score_array[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[4][4] <= score_array[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[4][5] <= score_array[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[4][6] <= score_array[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[4][7] <= score_array[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[5][0] <= score_array[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[5][1] <= score_array[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[5][2] <= score_array[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[5][3] <= score_array[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[5][4] <= score_array[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[5][5] <= score_array[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[5][6] <= score_array[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[5][7] <= score_array[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[6][0] <= score_array[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[6][1] <= score_array[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[6][2] <= score_array[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[6][3] <= score_array[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[6][4] <= score_array[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[6][5] <= score_array[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[6][6] <= score_array[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[6][7] <= score_array[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[7][0] <= score_array[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[7][1] <= score_array[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[7][2] <= score_array[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[7][3] <= score_array[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[7][4] <= score_array[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[7][5] <= score_array[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[7][6] <= score_array[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_array[7][7] <= score_array[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_array[0][0] => Mux7.IN7
green_array[0][1] => Mux7.IN6
green_array[0][2] => Mux7.IN5
green_array[0][3] => Mux7.IN4
green_array[0][4] => Mux7.IN3
green_array[0][5] => Mux7.IN2
green_array[0][6] => Mux7.IN1
green_array[0][7] => Mux7.IN0
green_array[1][0] => Mux6.IN7
green_array[1][1] => Mux6.IN6
green_array[1][2] => Mux6.IN5
green_array[1][3] => Mux6.IN4
green_array[1][4] => Mux6.IN3
green_array[1][5] => Mux6.IN2
green_array[1][6] => Mux6.IN1
green_array[1][7] => Mux6.IN0
green_array[2][0] => Mux5.IN7
green_array[2][1] => Mux5.IN6
green_array[2][2] => Mux5.IN5
green_array[2][3] => Mux5.IN4
green_array[2][4] => Mux5.IN3
green_array[2][5] => Mux5.IN2
green_array[2][6] => Mux5.IN1
green_array[2][7] => Mux5.IN0
green_array[3][0] => Mux4.IN7
green_array[3][1] => Mux4.IN6
green_array[3][2] => Mux4.IN5
green_array[3][3] => Mux4.IN4
green_array[3][4] => Mux4.IN3
green_array[3][5] => Mux4.IN2
green_array[3][6] => Mux4.IN1
green_array[3][7] => Mux4.IN0
green_array[4][0] => Mux3.IN7
green_array[4][1] => Mux3.IN6
green_array[4][2] => Mux3.IN5
green_array[4][3] => Mux3.IN4
green_array[4][4] => Mux3.IN3
green_array[4][5] => Mux3.IN2
green_array[4][6] => Mux3.IN1
green_array[4][7] => Mux3.IN0
green_array[5][0] => Mux2.IN7
green_array[5][1] => Mux2.IN6
green_array[5][2] => Mux2.IN5
green_array[5][3] => Mux2.IN4
green_array[5][4] => Mux2.IN3
green_array[5][5] => Mux2.IN2
green_array[5][6] => Mux2.IN1
green_array[5][7] => Mux2.IN0
green_array[6][0] => Mux1.IN7
green_array[6][1] => Mux1.IN6
green_array[6][2] => Mux1.IN5
green_array[6][3] => Mux1.IN4
green_array[6][4] => Mux1.IN3
green_array[6][5] => Mux1.IN2
green_array[6][6] => Mux1.IN1
green_array[6][7] => Mux1.IN0
green_array[7][0] => Mux0.IN7
green_array[7][1] => Mux0.IN6
green_array[7][2] => Mux0.IN5
green_array[7][3] => Mux0.IN4
green_array[7][4] => Mux0.IN3
green_array[7][5] => Mux0.IN2
green_array[7][6] => Mux0.IN1
green_array[7][7] => Mux0.IN0
snake_length[0] <= snake_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snake_length[1] <= snake_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snake_length[2] <= snake_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snake_length[3] <= snake_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snake_length[4] <= snake_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snake_length[5] <= snake_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winGame <= winGame~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Snake:c2|display_score:sb
Clock => digit_10[0]~reg0.CLK
Clock => digit_10[1]~reg0.CLK
Clock => digit_10[2]~reg0.CLK
Clock => digit_10[3]~reg0.CLK
Clock => digit_1[0]~reg0.CLK
Clock => digit_1[1]~reg0.CLK
Clock => digit_1[2]~reg0.CLK
Clock => digit_1[3]~reg0.CLK
reset => digit_1.OUTPUTSELECT
reset => digit_1.OUTPUTSELECT
reset => digit_1.OUTPUTSELECT
reset => digit_1.OUTPUTSELECT
reset => digit_10.OUTPUTSELECT
reset => digit_10.OUTPUTSELECT
reset => digit_10.OUTPUTSELECT
reset => digit_10.OUTPUTSELECT
hit_score => digit_10.OUTPUTSELECT
hit_score => digit_10.OUTPUTSELECT
hit_score => digit_10.OUTPUTSELECT
hit_score => digit_10.OUTPUTSELECT
hit_score => digit_1.OUTPUTSELECT
hit_score => digit_1.OUTPUTSELECT
hit_score => digit_1.OUTPUTSELECT
hit_score => digit_1.OUTPUTSELECT
digit_1[0] <= digit_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[1] <= digit_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[2] <= digit_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[3] <= digit_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_10[0] <= digit_10[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_10[1] <= digit_10[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_10[2] <= digit_10[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_10[3] <= digit_10[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|led_matrix_driver:playerl
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
red_array[0][0] => Mux7.IN7
red_array[0][1] => Mux6.IN7
red_array[0][2] => Mux5.IN7
red_array[0][3] => Mux4.IN7
red_array[0][4] => Mux3.IN7
red_array[0][5] => Mux2.IN7
red_array[0][6] => Mux1.IN7
red_array[0][7] => Mux0.IN7
red_array[1][0] => Mux7.IN6
red_array[1][1] => Mux6.IN6
red_array[1][2] => Mux5.IN6
red_array[1][3] => Mux4.IN6
red_array[1][4] => Mux3.IN6
red_array[1][5] => Mux2.IN6
red_array[1][6] => Mux1.IN6
red_array[1][7] => Mux0.IN6
red_array[2][0] => Mux7.IN5
red_array[2][1] => Mux6.IN5
red_array[2][2] => Mux5.IN5
red_array[2][3] => Mux4.IN5
red_array[2][4] => Mux3.IN5
red_array[2][5] => Mux2.IN5
red_array[2][6] => Mux1.IN5
red_array[2][7] => Mux0.IN5
red_array[3][0] => Mux7.IN4
red_array[3][1] => Mux6.IN4
red_array[3][2] => Mux5.IN4
red_array[3][3] => Mux4.IN4
red_array[3][4] => Mux3.IN4
red_array[3][5] => Mux2.IN4
red_array[3][6] => Mux1.IN4
red_array[3][7] => Mux0.IN4
red_array[4][0] => Mux7.IN3
red_array[4][1] => Mux6.IN3
red_array[4][2] => Mux5.IN3
red_array[4][3] => Mux4.IN3
red_array[4][4] => Mux3.IN3
red_array[4][5] => Mux2.IN3
red_array[4][6] => Mux1.IN3
red_array[4][7] => Mux0.IN3
red_array[5][0] => Mux7.IN2
red_array[5][1] => Mux6.IN2
red_array[5][2] => Mux5.IN2
red_array[5][3] => Mux4.IN2
red_array[5][4] => Mux3.IN2
red_array[5][5] => Mux2.IN2
red_array[5][6] => Mux1.IN2
red_array[5][7] => Mux0.IN2
red_array[6][0] => Mux7.IN1
red_array[6][1] => Mux6.IN1
red_array[6][2] => Mux5.IN1
red_array[6][3] => Mux4.IN1
red_array[6][4] => Mux3.IN1
red_array[6][5] => Mux2.IN1
red_array[6][6] => Mux1.IN1
red_array[6][7] => Mux0.IN1
red_array[7][0] => Mux7.IN0
red_array[7][1] => Mux6.IN0
red_array[7][2] => Mux5.IN0
red_array[7][3] => Mux4.IN0
red_array[7][4] => Mux3.IN0
red_array[7][5] => Mux2.IN0
red_array[7][6] => Mux1.IN0
red_array[7][7] => Mux0.IN0
green_array[0][0] => Mux15.IN7
green_array[0][1] => Mux14.IN7
green_array[0][2] => Mux13.IN7
green_array[0][3] => Mux12.IN7
green_array[0][4] => Mux11.IN7
green_array[0][5] => Mux10.IN7
green_array[0][6] => Mux9.IN7
green_array[0][7] => Mux8.IN7
green_array[1][0] => Mux15.IN6
green_array[1][1] => Mux14.IN6
green_array[1][2] => Mux13.IN6
green_array[1][3] => Mux12.IN6
green_array[1][4] => Mux11.IN6
green_array[1][5] => Mux10.IN6
green_array[1][6] => Mux9.IN6
green_array[1][7] => Mux8.IN6
green_array[2][0] => Mux15.IN5
green_array[2][1] => Mux14.IN5
green_array[2][2] => Mux13.IN5
green_array[2][3] => Mux12.IN5
green_array[2][4] => Mux11.IN5
green_array[2][5] => Mux10.IN5
green_array[2][6] => Mux9.IN5
green_array[2][7] => Mux8.IN5
green_array[3][0] => Mux15.IN4
green_array[3][1] => Mux14.IN4
green_array[3][2] => Mux13.IN4
green_array[3][3] => Mux12.IN4
green_array[3][4] => Mux11.IN4
green_array[3][5] => Mux10.IN4
green_array[3][6] => Mux9.IN4
green_array[3][7] => Mux8.IN4
green_array[4][0] => Mux15.IN3
green_array[4][1] => Mux14.IN3
green_array[4][2] => Mux13.IN3
green_array[4][3] => Mux12.IN3
green_array[4][4] => Mux11.IN3
green_array[4][5] => Mux10.IN3
green_array[4][6] => Mux9.IN3
green_array[4][7] => Mux8.IN3
green_array[5][0] => Mux15.IN2
green_array[5][1] => Mux14.IN2
green_array[5][2] => Mux13.IN2
green_array[5][3] => Mux12.IN2
green_array[5][4] => Mux11.IN2
green_array[5][5] => Mux10.IN2
green_array[5][6] => Mux9.IN2
green_array[5][7] => Mux8.IN2
green_array[6][0] => Mux15.IN1
green_array[6][1] => Mux14.IN1
green_array[6][2] => Mux13.IN1
green_array[6][3] => Mux12.IN1
green_array[6][4] => Mux11.IN1
green_array[6][5] => Mux10.IN1
green_array[6][6] => Mux9.IN1
green_array[6][7] => Mux8.IN1
green_array[7][0] => Mux15.IN0
green_array[7][1] => Mux14.IN0
green_array[7][2] => Mux13.IN0
green_array[7][3] => Mux12.IN0
green_array[7][4] => Mux11.IN0
green_array[7][5] => Mux10.IN0
green_array[7][6] => Mux9.IN0
green_array[7][7] => Mux8.IN0
red_driver[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
red_driver[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
red_driver[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
red_driver[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
red_driver[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
red_driver[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
red_driver[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
red_driver[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
green_driver[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
green_driver[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
green_driver[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
green_driver[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
green_driver[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
green_driver[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
green_driver[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
green_driver[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
row_sink[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|led_matrix_driver:playerr
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
red_array[0][0] => Mux7.IN7
red_array[0][1] => Mux6.IN7
red_array[0][2] => Mux5.IN7
red_array[0][3] => Mux4.IN7
red_array[0][4] => Mux3.IN7
red_array[0][5] => Mux2.IN7
red_array[0][6] => Mux1.IN7
red_array[0][7] => Mux0.IN7
red_array[1][0] => Mux7.IN6
red_array[1][1] => Mux6.IN6
red_array[1][2] => Mux5.IN6
red_array[1][3] => Mux4.IN6
red_array[1][4] => Mux3.IN6
red_array[1][5] => Mux2.IN6
red_array[1][6] => Mux1.IN6
red_array[1][7] => Mux0.IN6
red_array[2][0] => Mux7.IN5
red_array[2][1] => Mux6.IN5
red_array[2][2] => Mux5.IN5
red_array[2][3] => Mux4.IN5
red_array[2][4] => Mux3.IN5
red_array[2][5] => Mux2.IN5
red_array[2][6] => Mux1.IN5
red_array[2][7] => Mux0.IN5
red_array[3][0] => Mux7.IN4
red_array[3][1] => Mux6.IN4
red_array[3][2] => Mux5.IN4
red_array[3][3] => Mux4.IN4
red_array[3][4] => Mux3.IN4
red_array[3][5] => Mux2.IN4
red_array[3][6] => Mux1.IN4
red_array[3][7] => Mux0.IN4
red_array[4][0] => Mux7.IN3
red_array[4][1] => Mux6.IN3
red_array[4][2] => Mux5.IN3
red_array[4][3] => Mux4.IN3
red_array[4][4] => Mux3.IN3
red_array[4][5] => Mux2.IN3
red_array[4][6] => Mux1.IN3
red_array[4][7] => Mux0.IN3
red_array[5][0] => Mux7.IN2
red_array[5][1] => Mux6.IN2
red_array[5][2] => Mux5.IN2
red_array[5][3] => Mux4.IN2
red_array[5][4] => Mux3.IN2
red_array[5][5] => Mux2.IN2
red_array[5][6] => Mux1.IN2
red_array[5][7] => Mux0.IN2
red_array[6][0] => Mux7.IN1
red_array[6][1] => Mux6.IN1
red_array[6][2] => Mux5.IN1
red_array[6][3] => Mux4.IN1
red_array[6][4] => Mux3.IN1
red_array[6][5] => Mux2.IN1
red_array[6][6] => Mux1.IN1
red_array[6][7] => Mux0.IN1
red_array[7][0] => Mux7.IN0
red_array[7][1] => Mux6.IN0
red_array[7][2] => Mux5.IN0
red_array[7][3] => Mux4.IN0
red_array[7][4] => Mux3.IN0
red_array[7][5] => Mux2.IN0
red_array[7][6] => Mux1.IN0
red_array[7][7] => Mux0.IN0
green_array[0][0] => Mux15.IN7
green_array[0][1] => Mux14.IN7
green_array[0][2] => Mux13.IN7
green_array[0][3] => Mux12.IN7
green_array[0][4] => Mux11.IN7
green_array[0][5] => Mux10.IN7
green_array[0][6] => Mux9.IN7
green_array[0][7] => Mux8.IN7
green_array[1][0] => Mux15.IN6
green_array[1][1] => Mux14.IN6
green_array[1][2] => Mux13.IN6
green_array[1][3] => Mux12.IN6
green_array[1][4] => Mux11.IN6
green_array[1][5] => Mux10.IN6
green_array[1][6] => Mux9.IN6
green_array[1][7] => Mux8.IN6
green_array[2][0] => Mux15.IN5
green_array[2][1] => Mux14.IN5
green_array[2][2] => Mux13.IN5
green_array[2][3] => Mux12.IN5
green_array[2][4] => Mux11.IN5
green_array[2][5] => Mux10.IN5
green_array[2][6] => Mux9.IN5
green_array[2][7] => Mux8.IN5
green_array[3][0] => Mux15.IN4
green_array[3][1] => Mux14.IN4
green_array[3][2] => Mux13.IN4
green_array[3][3] => Mux12.IN4
green_array[3][4] => Mux11.IN4
green_array[3][5] => Mux10.IN4
green_array[3][6] => Mux9.IN4
green_array[3][7] => Mux8.IN4
green_array[4][0] => Mux15.IN3
green_array[4][1] => Mux14.IN3
green_array[4][2] => Mux13.IN3
green_array[4][3] => Mux12.IN3
green_array[4][4] => Mux11.IN3
green_array[4][5] => Mux10.IN3
green_array[4][6] => Mux9.IN3
green_array[4][7] => Mux8.IN3
green_array[5][0] => Mux15.IN2
green_array[5][1] => Mux14.IN2
green_array[5][2] => Mux13.IN2
green_array[5][3] => Mux12.IN2
green_array[5][4] => Mux11.IN2
green_array[5][5] => Mux10.IN2
green_array[5][6] => Mux9.IN2
green_array[5][7] => Mux8.IN2
green_array[6][0] => Mux15.IN1
green_array[6][1] => Mux14.IN1
green_array[6][2] => Mux13.IN1
green_array[6][3] => Mux12.IN1
green_array[6][4] => Mux11.IN1
green_array[6][5] => Mux10.IN1
green_array[6][6] => Mux9.IN1
green_array[6][7] => Mux8.IN1
green_array[7][0] => Mux15.IN0
green_array[7][1] => Mux14.IN0
green_array[7][2] => Mux13.IN0
green_array[7][3] => Mux12.IN0
green_array[7][4] => Mux11.IN0
green_array[7][5] => Mux10.IN0
green_array[7][6] => Mux9.IN0
green_array[7][7] => Mux8.IN0
red_driver[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
red_driver[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
red_driver[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
red_driver[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
red_driver[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
red_driver[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
red_driver[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
red_driver[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
green_driver[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
green_driver[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
green_driver[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
green_driver[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
green_driver[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
green_driver[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
green_driver[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
green_driver[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
row_sink[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
row_sink[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Filter:filter
VGA_CLK => delay[1][0].CLK
VGA_CLK => delay[1][1].CLK
VGA_CLK => delay[1][2].CLK
VGA_CLK => delay[1][3].CLK
VGA_CLK => delay[1][4].CLK
VGA_CLK => delay[1][5].CLK
VGA_CLK => delay[1][6].CLK
VGA_CLK => delay[1][7].CLK
VGA_CLK => delay[1][8].CLK
VGA_CLK => delay[1][9].CLK
VGA_CLK => delay[1][10].CLK
VGA_CLK => delay[1][11].CLK
VGA_CLK => delay[1][12].CLK
VGA_CLK => delay[1][13].CLK
VGA_CLK => delay[1][14].CLK
VGA_CLK => delay[1][15].CLK
VGA_CLK => delay[1][16].CLK
VGA_CLK => delay[1][17].CLK
VGA_CLK => delay[1][18].CLK
VGA_CLK => delay[1][19].CLK
VGA_CLK => delay[1][20].CLK
VGA_CLK => delay[1][21].CLK
VGA_CLK => delay[1][22].CLK
VGA_CLK => delay[1][23].CLK
VGA_CLK => delay[1][24].CLK
VGA_CLK => delay[1][25].CLK
VGA_CLK => delay[1][26].CLK
VGA_CLK => delay[1][27].CLK
VGA_CLK => delay[0][0].CLK
VGA_CLK => delay[0][1].CLK
VGA_CLK => delay[0][2].CLK
VGA_CLK => delay[0][3].CLK
VGA_CLK => delay[0][4].CLK
VGA_CLK => delay[0][5].CLK
VGA_CLK => delay[0][6].CLK
VGA_CLK => delay[0][7].CLK
VGA_CLK => delay[0][8].CLK
VGA_CLK => delay[0][9].CLK
VGA_CLK => delay[0][10].CLK
VGA_CLK => delay[0][11].CLK
VGA_CLK => delay[0][12].CLK
VGA_CLK => delay[0][13].CLK
VGA_CLK => delay[0][14].CLK
VGA_CLK => delay[0][15].CLK
VGA_CLK => delay[0][16].CLK
VGA_CLK => delay[0][17].CLK
VGA_CLK => delay[0][18].CLK
VGA_CLK => delay[0][19].CLK
VGA_CLK => delay[0][20].CLK
VGA_CLK => delay[0][21].CLK
VGA_CLK => delay[0][22].CLK
VGA_CLK => delay[0][23].CLK
VGA_CLK => delay[0][24].CLK
VGA_CLK => delay[0][25].CLK
VGA_CLK => delay[0][26].CLK
VGA_CLK => delay[0][27].CLK
VGA_CLK => prev_delay0[4].CLK
VGA_CLK => prev_delay0[5].CLK
VGA_CLK => prev_delay0[6].CLK
VGA_CLK => prev_delay0[7].CLK
VGA_CLK => prev_delay0[8].CLK
VGA_CLK => prev_delay0[9].CLK
VGA_CLK => prev_delay0[10].CLK
VGA_CLK => prev_delay0[11].CLK
VGA_CLK => prev_delay0[12].CLK
VGA_CLK => prev_delay0[13].CLK
VGA_CLK => prev_delay0[14].CLK
VGA_CLK => prev_delay0[15].CLK
VGA_CLK => prev_delay0[16].CLK
VGA_CLK => prev_delay0[17].CLK
VGA_CLK => prev_delay0[18].CLK
VGA_CLK => prev_delay0[19].CLK
VGA_CLK => prev_delay0[20].CLK
VGA_CLK => prev_delay0[21].CLK
VGA_CLK => prev_delay0[22].CLK
VGA_CLK => prev_delay0[23].CLK
VGA_CLK => prev_delay0[24].CLK
VGA_CLK => prev_delay0[25].CLK
VGA_CLK => prev_delay0[26].CLK
VGA_CLK => prev_delay0[27].CLK
VGA_CLK => oVGA_BLANK_N~reg0.CLK
VGA_CLK => oVGA_SYNC_N~reg0.CLK
VGA_CLK => oVGA_VS~reg0.CLK
VGA_CLK => oVGA_HS~reg0.CLK
VGA_CLK => oVGA_B[0]~reg0.CLK
VGA_CLK => oVGA_B[1]~reg0.CLK
VGA_CLK => oVGA_B[2]~reg0.CLK
VGA_CLK => oVGA_B[3]~reg0.CLK
VGA_CLK => oVGA_B[4]~reg0.CLK
VGA_CLK => oVGA_B[5]~reg0.CLK
VGA_CLK => oVGA_B[6]~reg0.CLK
VGA_CLK => oVGA_B[7]~reg0.CLK
VGA_CLK => oVGA_G[0]~reg0.CLK
VGA_CLK => oVGA_G[1]~reg0.CLK
VGA_CLK => oVGA_G[2]~reg0.CLK
VGA_CLK => oVGA_G[3]~reg0.CLK
VGA_CLK => oVGA_G[4]~reg0.CLK
VGA_CLK => oVGA_G[5]~reg0.CLK
VGA_CLK => oVGA_G[6]~reg0.CLK
VGA_CLK => oVGA_G[7]~reg0.CLK
VGA_CLK => oVGA_R[0]~reg0.CLK
VGA_CLK => oVGA_R[1]~reg0.CLK
VGA_CLK => oVGA_R[2]~reg0.CLK
VGA_CLK => oVGA_R[3]~reg0.CLK
VGA_CLK => oVGA_R[4]~reg0.CLK
VGA_CLK => oVGA_R[5]~reg0.CLK
VGA_CLK => oVGA_R[6]~reg0.CLK
VGA_CLK => oVGA_R[7]~reg0.CLK
iVGA_B[0] => delay[0][4].DATAIN
iVGA_B[1] => delay[0][5].DATAIN
iVGA_B[2] => delay[0][6].DATAIN
iVGA_B[3] => delay[0][7].DATAIN
iVGA_B[4] => delay[0][8].DATAIN
iVGA_B[5] => delay[0][9].DATAIN
iVGA_B[6] => delay[0][10].DATAIN
iVGA_B[7] => delay[0][11].DATAIN
iVGA_G[0] => delay[0][12].DATAIN
iVGA_G[1] => delay[0][13].DATAIN
iVGA_G[2] => delay[0][14].DATAIN
iVGA_G[3] => delay[0][15].DATAIN
iVGA_G[4] => delay[0][16].DATAIN
iVGA_G[5] => delay[0][17].DATAIN
iVGA_G[6] => delay[0][18].DATAIN
iVGA_G[7] => delay[0][19].DATAIN
iVGA_R[0] => delay[0][20].DATAIN
iVGA_R[1] => delay[0][21].DATAIN
iVGA_R[2] => delay[0][22].DATAIN
iVGA_R[3] => delay[0][23].DATAIN
iVGA_R[4] => delay[0][24].DATAIN
iVGA_R[5] => delay[0][25].DATAIN
iVGA_R[6] => delay[0][26].DATAIN
iVGA_R[7] => delay[0][27].DATAIN
iVGA_HS => delay[0][3].DATAIN
iVGA_VS => delay[0][2].DATAIN
iVGA_SYNC_N => delay[0][1].DATAIN
iVGA_BLANK_N => delay[0][0].DATAIN
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC_N <= oVGA_SYNC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK_N <= oVGA_BLANK_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
SW[0] => delay.OUTPUTSELECT
SW[0] => delay.OUTPUTSELECT
SW[0] => delay.OUTPUTSELECT
SW[0] => delay.OUTPUTSELECT
SW[0] => delay.OUTPUTSELECT
SW[0] => delay.OUTPUTSELECT
SW[0] => delay.OUTPUTSELECT
SW[0] => delay.OUTPUTSELECT
SW[1] => delay.OUTPUTSELECT
SW[1] => delay.OUTPUTSELECT
SW[1] => delay.OUTPUTSELECT
SW[1] => delay.OUTPUTSELECT
SW[1] => delay.OUTPUTSELECT
SW[1] => delay.OUTPUTSELECT
SW[1] => delay.OUTPUTSELECT
SW[1] => delay.OUTPUTSELECT
SW[2] => delay.OUTPUTSELECT
SW[2] => delay.OUTPUTSELECT
SW[2] => delay.OUTPUTSELECT
SW[2] => delay.OUTPUTSELECT
SW[2] => delay.OUTPUTSELECT
SW[2] => delay.OUTPUTSELECT
SW[2] => delay.OUTPUTSELECT
SW[2] => delay.OUTPUTSELECT
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~


|DE1_SOC_D8M_RTL|CLOCK_DELAY:del1
iCLK => l0.DATAIN
oCLK <= l7.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|RESET_DELAY:u2
iCLK => oREADY~reg0.CLK
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oREADY~reg0.ACLR
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
oREADY <= oREADY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin
RESET_N => RESET_N.IN1
CLK_50 => CLK_50.IN2
MIPI_I2C_SCL <= MIPI_BRIDGE_CONFIG:mpiv.I2C_SCL
MIPI_I2C_SDA <> MIPI_BRIDGE_CONFIG:mpiv.I2C_SDA
MIPI_I2C_RELEASE <= MIPI_BRIDGE_CONFIG:mpiv.MIPI_BRIDGE_CONFIG_RELEASE
CAMERA_I2C_SCL <= MIPI_CAMERA_CONFIG:camiv.I2C_SCL
CAMERA_I2C_SDA <> MIPI_CAMERA_CONFIG:camiv.I2C_SDA
CAMERA_I2C_RELAESE <= MIPI_CAMERA_CONFIG:camiv.MIPI_CAMERA_RELAESE
STEP[0] <= <GND>
STEP[1] <= <GND>
STEP[2] <= <GND>
STEP[3] <= <GND>
STEP[4] <= <GND>
STEP[5] <= <GND>
STEP[6] <= <GND>
STEP[7] <= <GND>
STEP[8] <= <GND>
STEP[9] <= <GND>
VCM_RELAESE <= <VCC>


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => POINTER[8].OUTPUTSELECT
RESET_N => POINTER[9].OUTPUTSELECT
RESET_N => POINTER[10].OUTPUTSELECT
RESET_N => POINTER[11].OUTPUTSELECT
RESET_N => POINTER[12].OUTPUTSELECT
RESET_N => POINTER[13].OUTPUTSELECT
RESET_N => POINTER[14].OUTPUTSELECT
RESET_N => POINTER[15].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => MIPI_CAMERA_RELAESE~reg0.ACLR
RESET_N => ID1[0]~reg0.ACLR
RESET_N => ID1[1]~reg0.ACLR
RESET_N => ID1[2]~reg0.ACLR
RESET_N => ID1[3]~reg0.ACLR
RESET_N => ID1[4]~reg0.ACLR
RESET_N => ID1[5]~reg0.ACLR
RESET_N => ID1[6]~reg0.ACLR
RESET_N => ID1[7]~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => WCNT[8]~reg0.ACLR
RESET_N => WCNT[9]~reg0.ACLR
RESET_N => WCNT[10]~reg0.ACLR
RESET_N => WCNT[11]~reg0.ACLR
RESET_N => WCNT[12]~reg0.ACLR
RESET_N => WCNT[13]~reg0.ACLR
RESET_N => WCNT[14]~reg0.ACLR
RESET_N => WCNT[15]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO.PRESET
RESET_N => W_POINTER_GO.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL_O.IN1
RESET_N => SDAO.IN1
RESET_N => I2C_LO0P~reg0.ENA
TR_IN => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
ID1[0] <= ID1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[1] <= ID1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[2] <= ID1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[3] <= ID1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[4] <= ID1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[5] <= ID1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[6] <= ID1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID1[7] <= ID1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID2[0] <= <GND>
ID2[1] <= <GND>
ID2[2] <= <GND>
ID2[3] <= <GND>
ID2[4] <= <GND>
ID2[5] <= <GND>
ID2[6] <= <GND>
ID2[7] <= <GND>
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[8] <= WCNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[9] <= WCNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[10] <= WCNT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[11] <= WCNT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[12] <= WCNT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[13] <= WCNT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[14] <= WCNT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[15] <= WCNT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[8] <= <GND>
WORD_DATA[9] <= <GND>
WORD_DATA[10] <= <GND>
WORD_DATA[11] <= <GND>
WORD_DATA[12] <= <GND>
WORD_DATA[13] <= <GND>
WORD_DATA[14] <= <GND>
WORD_DATA[15] <= <GND>
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[8] <= POINTER[8].DB_MAX_OUTPUT_PORT_TYPE
POINTER[9] <= POINTER[9].DB_MAX_OUTPUT_PORT_TYPE
POINTER[10] <= POINTER[10].DB_MAX_OUTPUT_PORT_TYPE
POINTER[11] <= POINTER[11].DB_MAX_OUTPUT_PORT_TYPE
POINTER[12] <= POINTER[12].DB_MAX_OUTPUT_PORT_TYPE
POINTER[13] <= POINTER[13].DB_MAX_OUTPUT_PORT_TYPE
POINTER[14] <= POINTER[14].DB_MAX_OUTPUT_PORT_TYPE
POINTER[15] <= POINTER[15].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
MIPI_CAMERA_RELAESE <= MIPI_CAMERA_RELAESE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd
RESET_N => DATA16[0]~reg0.ACLR
RESET_N => DATA16[1]~reg0.ACLR
RESET_N => DATA16[2]~reg0.ACLR
RESET_N => DATA16[3]~reg0.ACLR
RESET_N => DATA16[4]~reg0.ACLR
RESET_N => DATA16[5]~reg0.ACLR
RESET_N => DATA16[6]~reg0.ACLR
RESET_N => DATA16[7]~reg0.ACLR
RESET_N => DATA16[8]~reg0.ACLR
RESET_N => DATA16[9]~reg0.ACLR
RESET_N => DATA16[10]~reg0.ACLR
RESET_N => DATA16[11]~reg0.ACLR
RESET_N => DATA16[12]~reg0.ACLR
RESET_N => DATA16[13]~reg0.ACLR
RESET_N => DATA16[14]~reg0.ACLR
RESET_N => DATA16[15]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => WORD_DATA[8].OUTPUTSELECT
RESET_N => WORD_DATA[9].OUTPUTSELECT
RESET_N => WORD_DATA[10].OUTPUTSELECT
RESET_N => WORD_DATA[11].OUTPUTSELECT
RESET_N => WORD_DATA[12].OUTPUTSELECT
RESET_N => WORD_DATA[13].OUTPUTSELECT
RESET_N => WORD_DATA[14].OUTPUTSELECT
RESET_N => WORD_DATA[15].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => POINTER[8].OUTPUTSELECT
RESET_N => POINTER[9].OUTPUTSELECT
RESET_N => POINTER[10].OUTPUTSELECT
RESET_N => POINTER[11].OUTPUTSELECT
RESET_N => POINTER[12].OUTPUTSELECT
RESET_N => POINTER[13].OUTPUTSELECT
RESET_N => POINTER[14].OUTPUTSELECT
RESET_N => POINTER[15].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => MIPI_BRIDGE_CONFIG_RELEASE~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO~reg0.PRESET
RESET_N => W_POINTER_GO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL.IN1
RESET_N => I2C_SDA.IN1
RESET_N => I2C_LO0P~reg0.ENA
RESET_N => ID[15]~reg0.ENA
RESET_N => ID[14]~reg0.ENA
RESET_N => ID[13]~reg0.ENA
RESET_N => ID[12]~reg0.ENA
RESET_N => ID[11]~reg0.ENA
RESET_N => ID[10]~reg0.ENA
RESET_N => ID[9]~reg0.ENA
RESET_N => ID[8]~reg0.ENA
RESET_N => ID[7]~reg0.ENA
RESET_N => ID[6]~reg0.ENA
RESET_N => ID[5]~reg0.ENA
RESET_N => ID[4]~reg0.ENA
RESET_N => ID[3]~reg0.ENA
RESET_N => ID[2]~reg0.ENA
RESET_N => ID[1]~reg0.ENA
RESET_N => ID[0]~reg0.ENA
TR_IN => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
ID[0] <= ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[1] <= ID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[2] <= ID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[3] <= ID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[4] <= ID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[5] <= ID[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[6] <= ID[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[7] <= ID[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[8] <= ID[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[9] <= ID[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[10] <= ID[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[11] <= ID[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[12] <= ID[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[13] <= ID[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[14] <= ID[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID[15] <= ID[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[8] <= WORD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[9] <= WORD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[10] <= WORD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[11] <= WORD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[12] <= WORD_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[13] <= WORD_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[14] <= WORD_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[15] <= WORD_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[8] <= POINTER[8].DB_MAX_OUTPUT_PORT_TYPE
POINTER[9] <= POINTER[9].DB_MAX_OUTPUT_PORT_TYPE
POINTER[10] <= POINTER[10].DB_MAX_OUTPUT_PORT_TYPE
POINTER[11] <= POINTER[11].DB_MAX_OUTPUT_PORT_TYPE
POINTER[12] <= POINTER[12].DB_MAX_OUTPUT_PORT_TYPE
POINTER[13] <= POINTER[13].DB_MAX_OUTPUT_PORT_TYPE
POINTER[14] <= POINTER[14].DB_MAX_OUTPUT_PORT_TYPE
POINTER[15] <= POINTER[15].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
W_POINTER_END <= I2C_WRITE_PTR:wpt.END_OK
W_POINTER_GO <= W_POINTER_GO.DB_MAX_OUTPUT_PORT_TYPE
R_END <= I2C_READ_DATA:rd.END_OK
R_GO <= R_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
MIPI_BRIDGE_CONFIG_RELEASE <= MIPI_BRIDGE_CONFIG_RELEASE~reg0.DB_MAX_OUTPUT_PORT_TYPE
PLLControlRegister0[0] <= <VCC>
PLLControlRegister0[1] <= <VCC>
PLLControlRegister0[2] <= <VCC>
PLLControlRegister0[3] <= <GND>
PLLControlRegister0[4] <= <GND>
PLLControlRegister0[5] <= <VCC>
PLLControlRegister0[6] <= <GND>
PLLControlRegister0[7] <= <GND>
PLLControlRegister0[8] <= <GND>
PLLControlRegister0[9] <= <GND>
PLLControlRegister0[10] <= <GND>
PLLControlRegister0[11] <= <GND>
PLLControlRegister0[12] <= <VCC>
PLLControlRegister0[13] <= <GND>
PLLControlRegister0[14] <= <GND>
PLLControlRegister0[15] <= <GND>
PLLControlRegister1[0] <= <VCC>
PLLControlRegister1[1] <= <VCC>
PLLControlRegister1[2] <= <GND>
PLLControlRegister1[3] <= <GND>
PLLControlRegister1[4] <= <GND>
PLLControlRegister1[5] <= <GND>
PLLControlRegister1[6] <= <GND>
PLLControlRegister1[7] <= <GND>
PLLControlRegister1[8] <= <GND>
PLLControlRegister1[9] <= <VCC>
PLLControlRegister1[10] <= <VCC>
PLLControlRegister1[11] <= <GND>
PLLControlRegister1[12] <= <GND>
PLLControlRegister1[13] <= <GND>
PLLControlRegister1[14] <= <GND>
PLLControlRegister1[15] <= <GND>
PLLControlRegister2[0] <= <VCC>
PLLControlRegister2[1] <= <VCC>
PLLControlRegister2[2] <= <GND>
PLLControlRegister2[3] <= <GND>
PLLControlRegister2[4] <= <VCC>
PLLControlRegister2[5] <= <GND>
PLLControlRegister2[6] <= <GND>
PLLControlRegister2[7] <= <GND>
PLLControlRegister2[8] <= <GND>
PLLControlRegister2[9] <= <VCC>
PLLControlRegister2[10] <= <VCC>
PLLControlRegister2[11] <= <GND>
PLLControlRegister2[12] <= <GND>
PLLControlRegister2[13] <= <GND>
PLLControlRegister2[14] <= <GND>
PLLControlRegister2[15] <= <GND>
PLLControlRegister3[0] <= <GND>
PLLControlRegister3[1] <= <GND>
PLLControlRegister3[2] <= <GND>
PLLControlRegister3[3] <= <VCC>
PLLControlRegister3[4] <= <GND>
PLLControlRegister3[5] <= <VCC>
PLLControlRegister3[6] <= <GND>
PLLControlRegister3[7] <= <GND>
PLLControlRegister3[8] <= <GND>
PLLControlRegister3[9] <= <GND>
PLLControlRegister3[10] <= <GND>
PLLControlRegister3[11] <= <GND>
PLLControlRegister3[12] <= <GND>
PLLControlRegister3[13] <= <GND>
PLLControlRegister3[14] <= <GND>
PLLControlRegister3[15] <= <GND>
MCLKControlRegister[0] <= <VCC>
MCLKControlRegister[1] <= <GND>
MCLKControlRegister[2] <= <GND>
MCLKControlRegister[3] <= <GND>
MCLKControlRegister[4] <= <GND>
MCLKControlRegister[5] <= <GND>
MCLKControlRegister[6] <= <GND>
MCLKControlRegister[7] <= <GND>
MCLKControlRegister[8] <= <VCC>
MCLKControlRegister[9] <= <GND>
MCLKControlRegister[10] <= <GND>
MCLKControlRegister[11] <= <GND>
MCLKControlRegister[12] <= <GND>
MCLKControlRegister[13] <= <GND>
MCLKControlRegister[14] <= <GND>
MCLKControlRegister[15] <= <GND>


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd
RESET_N => DATA16[0]~reg0.ACLR
RESET_N => DATA16[1]~reg0.ACLR
RESET_N => DATA16[2]~reg0.ACLR
RESET_N => DATA16[3]~reg0.ACLR
RESET_N => DATA16[4]~reg0.ACLR
RESET_N => DATA16[5]~reg0.ACLR
RESET_N => DATA16[6]~reg0.ACLR
RESET_N => DATA16[7]~reg0.ACLR
RESET_N => DATA16[8]~reg0.ACLR
RESET_N => DATA16[9]~reg0.ACLR
RESET_N => DATA16[10]~reg0.ACLR
RESET_N => DATA16[11]~reg0.ACLR
RESET_N => DATA16[12]~reg0.ACLR
RESET_N => DATA16[13]~reg0.ACLR
RESET_N => DATA16[14]~reg0.ACLR
RESET_N => DATA16[15]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|pll_test:pll_ref
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component
inclk[0] => pll_test_altpll:auto_generated.inclk[0]
inclk[1] => pll_test_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_test_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component
inclk[0] => VIDEO_PLL_altpll:auto_generated.inclk[0]
inclk[1] => VIDEO_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => VIDEO_PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= VIDEO_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_SOC_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|DE1_SOC_D8M_RTL|sdram_pll:u6
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component
inclk[0] => sdram_pll_altpll:auto_generated.inclk[0]
inclk[1] => sdram_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => sdram_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= sdram_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE1_SOC_D8M_RTL|sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated
areset => generic_pll1.I_RST
areset => generic_pll2.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= generic_pll2.O_OUTCLK
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[0] => generic_pll2.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|DE1_SOC_D8M_RTL|Sdram_Control:u7
RESET_N => RESET_N.IN3
CLK => CLK.IN5
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => rWR1_MAX_ADDR[0].DATAIN
WR1_MAX_ADDR[1] => rWR1_MAX_ADDR[1].DATAIN
WR1_MAX_ADDR[2] => rWR1_MAX_ADDR[2].DATAIN
WR1_MAX_ADDR[3] => rWR1_MAX_ADDR[3].DATAIN
WR1_MAX_ADDR[4] => rWR1_MAX_ADDR[4].DATAIN
WR1_MAX_ADDR[5] => rWR1_MAX_ADDR[5].DATAIN
WR1_MAX_ADDR[6] => rWR1_MAX_ADDR[6].DATAIN
WR1_MAX_ADDR[7] => rWR1_MAX_ADDR[7].DATAIN
WR1_MAX_ADDR[8] => rWR1_MAX_ADDR[8].DATAIN
WR1_MAX_ADDR[9] => rWR1_MAX_ADDR[9].DATAIN
WR1_MAX_ADDR[10] => rWR1_MAX_ADDR[10].DATAIN
WR1_MAX_ADDR[11] => rWR1_MAX_ADDR[11].DATAIN
WR1_MAX_ADDR[12] => rWR1_MAX_ADDR[12].DATAIN
WR1_MAX_ADDR[13] => rWR1_MAX_ADDR[13].DATAIN
WR1_MAX_ADDR[14] => rWR1_MAX_ADDR[14].DATAIN
WR1_MAX_ADDR[15] => rWR1_MAX_ADDR[15].DATAIN
WR1_MAX_ADDR[16] => rWR1_MAX_ADDR[16].DATAIN
WR1_MAX_ADDR[17] => rWR1_MAX_ADDR[17].DATAIN
WR1_MAX_ADDR[18] => rWR1_MAX_ADDR[18].DATAIN
WR1_MAX_ADDR[19] => rWR1_MAX_ADDR[19].DATAIN
WR1_MAX_ADDR[20] => rWR1_MAX_ADDR[20].DATAIN
WR1_MAX_ADDR[21] => rWR1_MAX_ADDR[21].DATAIN
WR1_MAX_ADDR[22] => rWR1_MAX_ADDR[22].DATAIN
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LENGTH[9] => rWR1_LENGTH[9].DATAIN
WR1_LENGTH[10] => rWR1_LENGTH[10].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => ~NO_FANOUT~
WR2_DATA[1] => ~NO_FANOUT~
WR2_DATA[2] => ~NO_FANOUT~
WR2_DATA[3] => ~NO_FANOUT~
WR2_DATA[4] => ~NO_FANOUT~
WR2_DATA[5] => ~NO_FANOUT~
WR2_DATA[6] => ~NO_FANOUT~
WR2_DATA[7] => ~NO_FANOUT~
WR2_DATA[8] => ~NO_FANOUT~
WR2_DATA[9] => ~NO_FANOUT~
WR2_DATA[10] => ~NO_FANOUT~
WR2_DATA[11] => ~NO_FANOUT~
WR2_DATA[12] => ~NO_FANOUT~
WR2_DATA[13] => ~NO_FANOUT~
WR2_DATA[14] => ~NO_FANOUT~
WR2_DATA[15] => ~NO_FANOUT~
WR2 => ~NO_FANOUT~
WR2_ADDR[0] => ~NO_FANOUT~
WR2_ADDR[1] => ~NO_FANOUT~
WR2_ADDR[2] => ~NO_FANOUT~
WR2_ADDR[3] => ~NO_FANOUT~
WR2_ADDR[4] => ~NO_FANOUT~
WR2_ADDR[5] => ~NO_FANOUT~
WR2_ADDR[6] => ~NO_FANOUT~
WR2_ADDR[7] => ~NO_FANOUT~
WR2_ADDR[8] => ~NO_FANOUT~
WR2_ADDR[9] => ~NO_FANOUT~
WR2_ADDR[10] => ~NO_FANOUT~
WR2_ADDR[11] => ~NO_FANOUT~
WR2_ADDR[12] => ~NO_FANOUT~
WR2_ADDR[13] => ~NO_FANOUT~
WR2_ADDR[14] => ~NO_FANOUT~
WR2_ADDR[15] => ~NO_FANOUT~
WR2_ADDR[16] => ~NO_FANOUT~
WR2_ADDR[17] => ~NO_FANOUT~
WR2_ADDR[18] => ~NO_FANOUT~
WR2_ADDR[19] => ~NO_FANOUT~
WR2_ADDR[20] => ~NO_FANOUT~
WR2_ADDR[21] => ~NO_FANOUT~
WR2_ADDR[22] => ~NO_FANOUT~
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => ~NO_FANOUT~
WR2_LENGTH[1] => ~NO_FANOUT~
WR2_LENGTH[2] => ~NO_FANOUT~
WR2_LENGTH[3] => ~NO_FANOUT~
WR2_LENGTH[4] => ~NO_FANOUT~
WR2_LENGTH[5] => ~NO_FANOUT~
WR2_LENGTH[6] => ~NO_FANOUT~
WR2_LENGTH[7] => ~NO_FANOUT~
WR2_LENGTH[8] => ~NO_FANOUT~
WR2_LENGTH[9] => ~NO_FANOUT~
WR2_LENGTH[10] => ~NO_FANOUT~
WR2_LOAD => ~NO_FANOUT~
WR2_CLK => ~NO_FANOUT~
RD1_DATA[0] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[1] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[2] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[3] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[4] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[5] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[6] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[7] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[8] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[9] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[10] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[11] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[12] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[13] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[14] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[15] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => rRD1_MAX_ADDR[0].DATAIN
RD1_MAX_ADDR[1] => rRD1_MAX_ADDR[1].DATAIN
RD1_MAX_ADDR[2] => rRD1_MAX_ADDR[2].DATAIN
RD1_MAX_ADDR[3] => rRD1_MAX_ADDR[3].DATAIN
RD1_MAX_ADDR[4] => rRD1_MAX_ADDR[4].DATAIN
RD1_MAX_ADDR[5] => rRD1_MAX_ADDR[5].DATAIN
RD1_MAX_ADDR[6] => rRD1_MAX_ADDR[6].DATAIN
RD1_MAX_ADDR[7] => rRD1_MAX_ADDR[7].DATAIN
RD1_MAX_ADDR[8] => rRD1_MAX_ADDR[8].DATAIN
RD1_MAX_ADDR[9] => rRD1_MAX_ADDR[9].DATAIN
RD1_MAX_ADDR[10] => rRD1_MAX_ADDR[10].DATAIN
RD1_MAX_ADDR[11] => rRD1_MAX_ADDR[11].DATAIN
RD1_MAX_ADDR[12] => rRD1_MAX_ADDR[12].DATAIN
RD1_MAX_ADDR[13] => rRD1_MAX_ADDR[13].DATAIN
RD1_MAX_ADDR[14] => rRD1_MAX_ADDR[14].DATAIN
RD1_MAX_ADDR[15] => rRD1_MAX_ADDR[15].DATAIN
RD1_MAX_ADDR[16] => rRD1_MAX_ADDR[16].DATAIN
RD1_MAX_ADDR[17] => rRD1_MAX_ADDR[17].DATAIN
RD1_MAX_ADDR[18] => rRD1_MAX_ADDR[18].DATAIN
RD1_MAX_ADDR[19] => rRD1_MAX_ADDR[19].DATAIN
RD1_MAX_ADDR[20] => rRD1_MAX_ADDR[20].DATAIN
RD1_MAX_ADDR[21] => rRD1_MAX_ADDR[21].DATAIN
RD1_MAX_ADDR[22] => rRD1_MAX_ADDR[22].DATAIN
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LENGTH[9] => rRD1_LENGTH[9].DATAIN
RD1_LENGTH[10] => rRD1_LENGTH[10].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= <GND>
RD2_DATA[1] <= <GND>
RD2_DATA[2] <= <GND>
RD2_DATA[3] <= <GND>
RD2_DATA[4] <= <GND>
RD2_DATA[5] <= <GND>
RD2_DATA[6] <= <GND>
RD2_DATA[7] <= <GND>
RD2_DATA[8] <= <GND>
RD2_DATA[9] <= <GND>
RD2_DATA[10] <= <GND>
RD2_DATA[11] <= <GND>
RD2_DATA[12] <= <GND>
RD2_DATA[13] <= <GND>
RD2_DATA[14] <= <GND>
RD2_DATA[15] <= <GND>
RD2 => ~NO_FANOUT~
RD2_ADDR[0] => ~NO_FANOUT~
RD2_ADDR[1] => ~NO_FANOUT~
RD2_ADDR[2] => ~NO_FANOUT~
RD2_ADDR[3] => ~NO_FANOUT~
RD2_ADDR[4] => ~NO_FANOUT~
RD2_ADDR[5] => ~NO_FANOUT~
RD2_ADDR[6] => ~NO_FANOUT~
RD2_ADDR[7] => ~NO_FANOUT~
RD2_ADDR[8] => ~NO_FANOUT~
RD2_ADDR[9] => ~NO_FANOUT~
RD2_ADDR[10] => ~NO_FANOUT~
RD2_ADDR[11] => ~NO_FANOUT~
RD2_ADDR[12] => ~NO_FANOUT~
RD2_ADDR[13] => ~NO_FANOUT~
RD2_ADDR[14] => ~NO_FANOUT~
RD2_ADDR[15] => ~NO_FANOUT~
RD2_ADDR[16] => ~NO_FANOUT~
RD2_ADDR[17] => ~NO_FANOUT~
RD2_ADDR[18] => ~NO_FANOUT~
RD2_ADDR[19] => ~NO_FANOUT~
RD2_ADDR[20] => ~NO_FANOUT~
RD2_ADDR[21] => ~NO_FANOUT~
RD2_ADDR[22] => ~NO_FANOUT~
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => ~NO_FANOUT~
RD2_LENGTH[1] => ~NO_FANOUT~
RD2_LENGTH[2] => ~NO_FANOUT~
RD2_LENGTH[3] => ~NO_FANOUT~
RD2_LENGTH[4] => ~NO_FANOUT~
RD2_LENGTH[5] => ~NO_FANOUT~
RD2_LENGTH[6] => ~NO_FANOUT~
RD2_LENGTH[7] => ~NO_FANOUT~
RD2_LENGTH[8] => ~NO_FANOUT~
RD2_LENGTH[9] => ~NO_FANOUT~
RD2_LENGTH[10] => ~NO_FANOUT~
RD2_LOAD => ~NO_FANOUT~
RD2_CLK => ~NO_FANOUT~
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[12] <= SA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|sdr_data_path:u_sdr_data_path
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_kkp1:auto_generated.data[0]
data[1] => dcfifo_kkp1:auto_generated.data[1]
data[2] => dcfifo_kkp1:auto_generated.data[2]
data[3] => dcfifo_kkp1:auto_generated.data[3]
data[4] => dcfifo_kkp1:auto_generated.data[4]
data[5] => dcfifo_kkp1:auto_generated.data[5]
data[6] => dcfifo_kkp1:auto_generated.data[6]
data[7] => dcfifo_kkp1:auto_generated.data[7]
data[8] => dcfifo_kkp1:auto_generated.data[8]
data[9] => dcfifo_kkp1:auto_generated.data[9]
data[10] => dcfifo_kkp1:auto_generated.data[10]
data[11] => dcfifo_kkp1:auto_generated.data[11]
data[12] => dcfifo_kkp1:auto_generated.data[12]
data[13] => dcfifo_kkp1:auto_generated.data[13]
data[14] => dcfifo_kkp1:auto_generated.data[14]
data[15] => dcfifo_kkp1:auto_generated.data[15]
q[0] <= dcfifo_kkp1:auto_generated.q[0]
q[1] <= dcfifo_kkp1:auto_generated.q[1]
q[2] <= dcfifo_kkp1:auto_generated.q[2]
q[3] <= dcfifo_kkp1:auto_generated.q[3]
q[4] <= dcfifo_kkp1:auto_generated.q[4]
q[5] <= dcfifo_kkp1:auto_generated.q[5]
q[6] <= dcfifo_kkp1:auto_generated.q[6]
q[7] <= dcfifo_kkp1:auto_generated.q[7]
q[8] <= dcfifo_kkp1:auto_generated.q[8]
q[9] <= dcfifo_kkp1:auto_generated.q[9]
q[10] <= dcfifo_kkp1:auto_generated.q[10]
q[11] <= dcfifo_kkp1:auto_generated.q[11]
q[12] <= dcfifo_kkp1:auto_generated.q[12]
q[13] <= dcfifo_kkp1:auto_generated.q[13]
q[14] <= dcfifo_kkp1:auto_generated.q[14]
q[15] <= dcfifo_kkp1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_kkp1:auto_generated.rdclk
rdreq => dcfifo_kkp1:auto_generated.rdreq
wrclk => dcfifo_kkp1:auto_generated.wrclk
wrreq => dcfifo_kkp1:auto_generated.wrreq
aclr => dcfifo_kkp1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_kkp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_kkp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_kkp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_kkp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_kkp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_kkp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_kkp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_kkp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_kkp1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_kkp1:auto_generated.rdusedw[9]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated
aclr => a_graycounter_ov6:rdptr_g1p.aclr
aclr => a_graycounter_kdc:wrptr_g1p.aclr
aclr => altsyncram_f1b1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_f1b1:fifo_ram.data_a[0]
data[1] => altsyncram_f1b1:fifo_ram.data_a[1]
data[2] => altsyncram_f1b1:fifo_ram.data_a[2]
data[3] => altsyncram_f1b1:fifo_ram.data_a[3]
data[4] => altsyncram_f1b1:fifo_ram.data_a[4]
data[5] => altsyncram_f1b1:fifo_ram.data_a[5]
data[6] => altsyncram_f1b1:fifo_ram.data_a[6]
data[7] => altsyncram_f1b1:fifo_ram.data_a[7]
data[8] => altsyncram_f1b1:fifo_ram.data_a[8]
data[9] => altsyncram_f1b1:fifo_ram.data_a[9]
data[10] => altsyncram_f1b1:fifo_ram.data_a[10]
data[11] => altsyncram_f1b1:fifo_ram.data_a[11]
data[12] => altsyncram_f1b1:fifo_ram.data_a[12]
data[13] => altsyncram_f1b1:fifo_ram.data_a[13]
data[14] => altsyncram_f1b1:fifo_ram.data_a[14]
data[15] => altsyncram_f1b1:fifo_ram.data_a[15]
q[0] <= altsyncram_f1b1:fifo_ram.q_b[0]
q[1] <= altsyncram_f1b1:fifo_ram.q_b[1]
q[2] <= altsyncram_f1b1:fifo_ram.q_b[2]
q[3] <= altsyncram_f1b1:fifo_ram.q_b[3]
q[4] <= altsyncram_f1b1:fifo_ram.q_b[4]
q[5] <= altsyncram_f1b1:fifo_ram.q_b[5]
q[6] <= altsyncram_f1b1:fifo_ram.q_b[6]
q[7] <= altsyncram_f1b1:fifo_ram.q_b[7]
q[8] <= altsyncram_f1b1:fifo_ram.q_b[8]
q[9] <= altsyncram_f1b1:fifo_ram.q_b[9]
q[10] <= altsyncram_f1b1:fifo_ram.q_b[10]
q[11] <= altsyncram_f1b1:fifo_ram.q_b[11]
q[12] <= altsyncram_f1b1:fifo_ram.q_b[12]
q[13] <= altsyncram_f1b1:fifo_ram.q_b[13]
q[14] <= altsyncram_f1b1:fifo_ram.q_b[14]
q[15] <= altsyncram_f1b1:fifo_ram.q_b[15]
rdclk => a_graycounter_ov6:rdptr_g1p.clock
rdclk => altsyncram_f1b1:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_fpl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_kdc:wrptr_g1p.clock
wrclk => altsyncram_f1b1:fifo_ram.clock0
wrclk => alt_synch_pipe_gpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_gray2bin_pab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_ov6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|a_graycounter_kdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|altsyncram_f1b1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
clock => dffpipe_0f9:dffpipe13.clock
clrn => dffpipe_0f9:dffpipe13.clrn
d[0] => dffpipe_0f9:dffpipe13.d[0]
d[1] => dffpipe_0f9:dffpipe13.d[1]
d[2] => dffpipe_0f9:dffpipe13.d[2]
d[3] => dffpipe_0f9:dffpipe13.d[3]
d[4] => dffpipe_0f9:dffpipe13.d[4]
d[5] => dffpipe_0f9:dffpipe13.d[5]
d[6] => dffpipe_0f9:dffpipe13.d[6]
d[7] => dffpipe_0f9:dffpipe13.d[7]
d[8] => dffpipe_0f9:dffpipe13.d[8]
d[9] => dffpipe_0f9:dffpipe13.d[9]
d[10] => dffpipe_0f9:dffpipe13.d[10]
q[0] <= dffpipe_0f9:dffpipe13.q[0]
q[1] <= dffpipe_0f9:dffpipe13.q[1]
q[2] <= dffpipe_0f9:dffpipe13.q[2]
q[3] <= dffpipe_0f9:dffpipe13.q[3]
q[4] <= dffpipe_0f9:dffpipe13.q[4]
q[5] <= dffpipe_0f9:dffpipe13.q[5]
q[6] <= dffpipe_0f9:dffpipe13.q[6]
q[7] <= dffpipe_0f9:dffpipe13.q[7]
q[8] <= dffpipe_0f9:dffpipe13.q[8]
q[9] <= dffpipe_0f9:dffpipe13.q[9]
q[10] <= dffpipe_0f9:dffpipe13.q[10]


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe21a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
clock => dffpipe_1f9:dffpipe22.clock
clrn => dffpipe_1f9:dffpipe22.clrn
d[0] => dffpipe_1f9:dffpipe22.d[0]
d[1] => dffpipe_1f9:dffpipe22.d[1]
d[2] => dffpipe_1f9:dffpipe22.d[2]
d[3] => dffpipe_1f9:dffpipe22.d[3]
d[4] => dffpipe_1f9:dffpipe22.d[4]
d[5] => dffpipe_1f9:dffpipe22.d[5]
d[6] => dffpipe_1f9:dffpipe22.d[6]
d[7] => dffpipe_1f9:dffpipe22.d[7]
d[8] => dffpipe_1f9:dffpipe22.d[8]
d[9] => dffpipe_1f9:dffpipe22.d[9]
d[10] => dffpipe_1f9:dffpipe22.d[10]
q[0] <= dffpipe_1f9:dffpipe22.q[0]
q[1] <= dffpipe_1f9:dffpipe22.q[1]
q[2] <= dffpipe_1f9:dffpipe22.q[2]
q[3] <= dffpipe_1f9:dffpipe22.q[3]
q[4] <= dffpipe_1f9:dffpipe22.q[4]
q[5] <= dffpipe_1f9:dffpipe22.q[5]
q[6] <= dffpipe_1f9:dffpipe22.q[6]
q[7] <= dffpipe_1f9:dffpipe22.q[7]
q[8] <= dffpipe_1f9:dffpipe22.q[8]
q[9] <= dffpipe_1f9:dffpipe22.q[9]
q[10] <= dffpipe_1f9:dffpipe22.q[10]


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
clock => dffe23a[10].CLK
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clock => dffe25a[10].CLK
clock => dffe25a[9].CLK
clock => dffe25a[8].CLK
clock => dffe25a[7].CLK
clock => dffe25a[6].CLK
clock => dffe25a[5].CLK
clock => dffe25a[4].CLK
clock => dffe25a[3].CLK
clock => dffe25a[2].CLK
clock => dffe25a[1].CLK
clock => dffe25a[0].CLK
clock => dffe26a[10].CLK
clock => dffe26a[9].CLK
clock => dffe26a[8].CLK
clock => dffe26a[7].CLK
clock => dffe26a[6].CLK
clock => dffe26a[5].CLK
clock => dffe26a[4].CLK
clock => dffe26a[3].CLK
clock => dffe26a[2].CLK
clock => dffe26a[1].CLK
clock => dffe26a[0].CLK
clock => dffe27a[10].CLK
clock => dffe27a[9].CLK
clock => dffe27a[8].CLK
clock => dffe27a[7].CLK
clock => dffe27a[6].CLK
clock => dffe27a[5].CLK
clock => dffe27a[4].CLK
clock => dffe27a[3].CLK
clock => dffe27a[2].CLK
clock => dffe27a[1].CLK
clock => dffe27a[0].CLK
clock => dffe28a[10].CLK
clock => dffe28a[9].CLK
clock => dffe28a[8].CLK
clock => dffe28a[7].CLK
clock => dffe28a[6].CLK
clock => dffe28a[5].CLK
clock => dffe28a[4].CLK
clock => dffe28a[3].CLK
clock => dffe28a[2].CLK
clock => dffe28a[1].CLK
clock => dffe28a[0].CLK
clock => dffe29a[10].CLK
clock => dffe29a[9].CLK
clock => dffe29a[8].CLK
clock => dffe29a[7].CLK
clock => dffe29a[6].CLK
clock => dffe29a[5].CLK
clock => dffe29a[4].CLK
clock => dffe29a[3].CLK
clock => dffe29a[2].CLK
clock => dffe29a[1].CLK
clock => dffe29a[0].CLK
clock => dffe30a[10].CLK
clock => dffe30a[9].CLK
clock => dffe30a[8].CLK
clock => dffe30a[7].CLK
clock => dffe30a[6].CLK
clock => dffe30a[5].CLK
clock => dffe30a[4].CLK
clock => dffe30a[3].CLK
clock => dffe30a[2].CLK
clock => dffe30a[1].CLK
clock => dffe30a[0].CLK
clrn => dffe23a[10].ACLR
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
clrn => dffe25a[10].ACLR
clrn => dffe25a[9].ACLR
clrn => dffe25a[8].ACLR
clrn => dffe25a[7].ACLR
clrn => dffe25a[6].ACLR
clrn => dffe25a[5].ACLR
clrn => dffe25a[4].ACLR
clrn => dffe25a[3].ACLR
clrn => dffe25a[2].ACLR
clrn => dffe25a[1].ACLR
clrn => dffe25a[0].ACLR
clrn => dffe26a[10].ACLR
clrn => dffe26a[9].ACLR
clrn => dffe26a[8].ACLR
clrn => dffe26a[7].ACLR
clrn => dffe26a[6].ACLR
clrn => dffe26a[5].ACLR
clrn => dffe26a[4].ACLR
clrn => dffe26a[3].ACLR
clrn => dffe26a[2].ACLR
clrn => dffe26a[1].ACLR
clrn => dffe26a[0].ACLR
clrn => dffe27a[10].ACLR
clrn => dffe27a[9].ACLR
clrn => dffe27a[8].ACLR
clrn => dffe27a[7].ACLR
clrn => dffe27a[6].ACLR
clrn => dffe27a[5].ACLR
clrn => dffe27a[4].ACLR
clrn => dffe27a[3].ACLR
clrn => dffe27a[2].ACLR
clrn => dffe27a[1].ACLR
clrn => dffe27a[0].ACLR
clrn => dffe28a[10].ACLR
clrn => dffe28a[9].ACLR
clrn => dffe28a[8].ACLR
clrn => dffe28a[7].ACLR
clrn => dffe28a[6].ACLR
clrn => dffe28a[5].ACLR
clrn => dffe28a[4].ACLR
clrn => dffe28a[3].ACLR
clrn => dffe28a[2].ACLR
clrn => dffe28a[1].ACLR
clrn => dffe28a[0].ACLR
clrn => dffe29a[10].ACLR
clrn => dffe29a[9].ACLR
clrn => dffe29a[8].ACLR
clrn => dffe29a[7].ACLR
clrn => dffe29a[6].ACLR
clrn => dffe29a[5].ACLR
clrn => dffe29a[4].ACLR
clrn => dffe29a[3].ACLR
clrn => dffe29a[2].ACLR
clrn => dffe29a[1].ACLR
clrn => dffe29a[0].ACLR
clrn => dffe30a[10].ACLR
clrn => dffe30a[9].ACLR
clrn => dffe30a[8].ACLR
clrn => dffe30a[7].ACLR
clrn => dffe30a[6].ACLR
clrn => dffe30a[5].ACLR
clrn => dffe30a[4].ACLR
clrn => dffe30a[3].ACLR
clrn => dffe30a[2].ACLR
clrn => dffe30a[1].ACLR
clrn => dffe30a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
d[10] => dffe23a[10].IN0
q[0] <= dffe30a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe30a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe30a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe30a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe30a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe30a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe30a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe30a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe30a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe30a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe30a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_uu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|cmpr_tu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_kkp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_7lp1:auto_generated.data[0]
data[1] => dcfifo_7lp1:auto_generated.data[1]
data[2] => dcfifo_7lp1:auto_generated.data[2]
data[3] => dcfifo_7lp1:auto_generated.data[3]
data[4] => dcfifo_7lp1:auto_generated.data[4]
data[5] => dcfifo_7lp1:auto_generated.data[5]
data[6] => dcfifo_7lp1:auto_generated.data[6]
data[7] => dcfifo_7lp1:auto_generated.data[7]
data[8] => dcfifo_7lp1:auto_generated.data[8]
data[9] => dcfifo_7lp1:auto_generated.data[9]
data[10] => dcfifo_7lp1:auto_generated.data[10]
data[11] => dcfifo_7lp1:auto_generated.data[11]
data[12] => dcfifo_7lp1:auto_generated.data[12]
data[13] => dcfifo_7lp1:auto_generated.data[13]
data[14] => dcfifo_7lp1:auto_generated.data[14]
data[15] => dcfifo_7lp1:auto_generated.data[15]
q[0] <= dcfifo_7lp1:auto_generated.q[0]
q[1] <= dcfifo_7lp1:auto_generated.q[1]
q[2] <= dcfifo_7lp1:auto_generated.q[2]
q[3] <= dcfifo_7lp1:auto_generated.q[3]
q[4] <= dcfifo_7lp1:auto_generated.q[4]
q[5] <= dcfifo_7lp1:auto_generated.q[5]
q[6] <= dcfifo_7lp1:auto_generated.q[6]
q[7] <= dcfifo_7lp1:auto_generated.q[7]
q[8] <= dcfifo_7lp1:auto_generated.q[8]
q[9] <= dcfifo_7lp1:auto_generated.q[9]
q[10] <= dcfifo_7lp1:auto_generated.q[10]
q[11] <= dcfifo_7lp1:auto_generated.q[11]
q[12] <= dcfifo_7lp1:auto_generated.q[12]
q[13] <= dcfifo_7lp1:auto_generated.q[13]
q[14] <= dcfifo_7lp1:auto_generated.q[14]
q[15] <= dcfifo_7lp1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_7lp1:auto_generated.rdclk
rdreq => dcfifo_7lp1:auto_generated.rdreq
wrclk => dcfifo_7lp1:auto_generated.wrclk
wrreq => dcfifo_7lp1:auto_generated.wrreq
aclr => dcfifo_7lp1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_7lp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7lp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7lp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7lp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7lp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7lp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7lp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7lp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_7lp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_7lp1:auto_generated.wrusedw[9]


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated
aclr => a_graycounter_ov6:rdptr_g1p.aclr
aclr => a_graycounter_kdc:wrptr_g1p.aclr
aclr => altsyncram_f1b1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_f1b1:fifo_ram.data_a[0]
data[1] => altsyncram_f1b1:fifo_ram.data_a[1]
data[2] => altsyncram_f1b1:fifo_ram.data_a[2]
data[3] => altsyncram_f1b1:fifo_ram.data_a[3]
data[4] => altsyncram_f1b1:fifo_ram.data_a[4]
data[5] => altsyncram_f1b1:fifo_ram.data_a[5]
data[6] => altsyncram_f1b1:fifo_ram.data_a[6]
data[7] => altsyncram_f1b1:fifo_ram.data_a[7]
data[8] => altsyncram_f1b1:fifo_ram.data_a[8]
data[9] => altsyncram_f1b1:fifo_ram.data_a[9]
data[10] => altsyncram_f1b1:fifo_ram.data_a[10]
data[11] => altsyncram_f1b1:fifo_ram.data_a[11]
data[12] => altsyncram_f1b1:fifo_ram.data_a[12]
data[13] => altsyncram_f1b1:fifo_ram.data_a[13]
data[14] => altsyncram_f1b1:fifo_ram.data_a[14]
data[15] => altsyncram_f1b1:fifo_ram.data_a[15]
q[0] <= altsyncram_f1b1:fifo_ram.q_b[0]
q[1] <= altsyncram_f1b1:fifo_ram.q_b[1]
q[2] <= altsyncram_f1b1:fifo_ram.q_b[2]
q[3] <= altsyncram_f1b1:fifo_ram.q_b[3]
q[4] <= altsyncram_f1b1:fifo_ram.q_b[4]
q[5] <= altsyncram_f1b1:fifo_ram.q_b[5]
q[6] <= altsyncram_f1b1:fifo_ram.q_b[6]
q[7] <= altsyncram_f1b1:fifo_ram.q_b[7]
q[8] <= altsyncram_f1b1:fifo_ram.q_b[8]
q[9] <= altsyncram_f1b1:fifo_ram.q_b[9]
q[10] <= altsyncram_f1b1:fifo_ram.q_b[10]
q[11] <= altsyncram_f1b1:fifo_ram.q_b[11]
q[12] <= altsyncram_f1b1:fifo_ram.q_b[12]
q[13] <= altsyncram_f1b1:fifo_ram.q_b[13]
q[14] <= altsyncram_f1b1:fifo_ram.q_b[14]
q[15] <= altsyncram_f1b1:fifo_ram.q_b[15]
rdclk => a_graycounter_ov6:rdptr_g1p.clock
rdclk => altsyncram_f1b1:fifo_ram.clock1
rdclk => alt_synch_pipe_hpl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_kdc:wrptr_g1p.clock
wrclk => altsyncram_f1b1:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_ipl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_ov6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|a_graycounter_kdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
clock => dffpipe_2f9:dffpipe5.clock
clrn => dffpipe_2f9:dffpipe5.clrn
d[0] => dffpipe_2f9:dffpipe5.d[0]
d[1] => dffpipe_2f9:dffpipe5.d[1]
d[2] => dffpipe_2f9:dffpipe5.d[2]
d[3] => dffpipe_2f9:dffpipe5.d[3]
d[4] => dffpipe_2f9:dffpipe5.d[4]
d[5] => dffpipe_2f9:dffpipe5.d[5]
d[6] => dffpipe_2f9:dffpipe5.d[6]
d[7] => dffpipe_2f9:dffpipe5.d[7]
d[8] => dffpipe_2f9:dffpipe5.d[8]
d[9] => dffpipe_2f9:dffpipe5.d[9]
d[10] => dffpipe_2f9:dffpipe5.d[10]
q[0] <= dffpipe_2f9:dffpipe5.q[0]
q[1] <= dffpipe_2f9:dffpipe5.q[1]
q[2] <= dffpipe_2f9:dffpipe5.q[2]
q[3] <= dffpipe_2f9:dffpipe5.q[3]
q[4] <= dffpipe_2f9:dffpipe5.q[4]
q[5] <= dffpipe_2f9:dffpipe5.q[5]
q[6] <= dffpipe_2f9:dffpipe5.q[6]
q[7] <= dffpipe_2f9:dffpipe5.q[7]
q[8] <= dffpipe_2f9:dffpipe5.q[8]
q[9] <= dffpipe_2f9:dffpipe5.q[9]
q[10] <= dffpipe_2f9:dffpipe5.q[10]


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
clock => dffpipe_3f9:dffpipe14.clock
clrn => dffpipe_3f9:dffpipe14.clrn
d[0] => dffpipe_3f9:dffpipe14.d[0]
d[1] => dffpipe_3f9:dffpipe14.d[1]
d[2] => dffpipe_3f9:dffpipe14.d[2]
d[3] => dffpipe_3f9:dffpipe14.d[3]
d[4] => dffpipe_3f9:dffpipe14.d[4]
d[5] => dffpipe_3f9:dffpipe14.d[5]
d[6] => dffpipe_3f9:dffpipe14.d[6]
d[7] => dffpipe_3f9:dffpipe14.d[7]
d[8] => dffpipe_3f9:dffpipe14.d[8]
d[9] => dffpipe_3f9:dffpipe14.d[9]
d[10] => dffpipe_3f9:dffpipe14.d[10]
q[0] <= dffpipe_3f9:dffpipe14.q[0]
q[1] <= dffpipe_3f9:dffpipe14.q[1]
q[2] <= dffpipe_3f9:dffpipe14.q[2]
q[3] <= dffpipe_3f9:dffpipe14.q[3]
q[4] <= dffpipe_3f9:dffpipe14.q[4]
q[5] <= dffpipe_3f9:dffpipe14.q[5]
q[6] <= dffpipe_3f9:dffpipe14.q[6]
q[7] <= dffpipe_3f9:dffpipe14.q[7]
q[8] <= dffpipe_3f9:dffpipe14.q[8]
q[9] <= dffpipe_3f9:dffpipe14.q[9]
q[10] <= dffpipe_3f9:dffpipe14.q[10]


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe22a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe22a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe22a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe22a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe22a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe22a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe22a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe22a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe22a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe22a[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_tu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_uu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_tu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_uu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_tu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_uu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|cmpr_tu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
RST => ~NO_FANOUT~
VGA_CLK => VGA_CLK.IN4
READ_Request => READ_Request.IN2
VGA_VS => VGA_VS.IN3
VGA_HS => VGA_HS.IN1
oRed[0] <= RAW_RGB_BIN:bin.R
oRed[1] <= RAW_RGB_BIN:bin.R
oRed[2] <= RAW_RGB_BIN:bin.R
oRed[3] <= RAW_RGB_BIN:bin.R
oRed[4] <= RAW_RGB_BIN:bin.R
oRed[5] <= RAW_RGB_BIN:bin.R
oRed[6] <= RAW_RGB_BIN:bin.R
oRed[7] <= RAW_RGB_BIN:bin.R
oGreen[0] <= RAW_RGB_BIN:bin.G
oGreen[1] <= RAW_RGB_BIN:bin.G
oGreen[2] <= RAW_RGB_BIN:bin.G
oGreen[3] <= RAW_RGB_BIN:bin.G
oGreen[4] <= RAW_RGB_BIN:bin.G
oGreen[5] <= RAW_RGB_BIN:bin.G
oGreen[6] <= RAW_RGB_BIN:bin.G
oGreen[7] <= RAW_RGB_BIN:bin.G
oBlue[0] <= RAW_RGB_BIN:bin.B
oBlue[1] <= RAW_RGB_BIN:bin.B
oBlue[2] <= RAW_RGB_BIN:bin.B
oBlue[3] <= RAW_RGB_BIN:bin.B
oBlue[4] <= RAW_RGB_BIN:bin.B
oBlue[5] <= RAW_RGB_BIN:bin.B
oBlue[6] <= RAW_RGB_BIN:bin.B
oBlue[7] <= RAW_RGB_BIN:bin.B


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr
VGA_CLK => rDVAL.CLK
VGA_CLK => Y_Cont[0]~reg0.CLK
VGA_CLK => Y_Cont[1]~reg0.CLK
VGA_CLK => Y_Cont[2]~reg0.CLK
VGA_CLK => Y_Cont[3]~reg0.CLK
VGA_CLK => Y_Cont[4]~reg0.CLK
VGA_CLK => Y_Cont[5]~reg0.CLK
VGA_CLK => Y_Cont[6]~reg0.CLK
VGA_CLK => Y_Cont[7]~reg0.CLK
VGA_CLK => Y_Cont[8]~reg0.CLK
VGA_CLK => Y_Cont[9]~reg0.CLK
VGA_CLK => Y_Cont[10]~reg0.CLK
VGA_CLK => X_Cont[0]~reg0.CLK
VGA_CLK => X_Cont[1]~reg0.CLK
VGA_CLK => X_Cont[2]~reg0.CLK
VGA_CLK => X_Cont[3]~reg0.CLK
VGA_CLK => X_Cont[4]~reg0.CLK
VGA_CLK => X_Cont[5]~reg0.CLK
VGA_CLK => X_Cont[6]~reg0.CLK
VGA_CLK => X_Cont[7]~reg0.CLK
VGA_CLK => X_Cont[8]~reg0.CLK
VGA_CLK => X_Cont[9]~reg0.CLK
VGA_CLK => X_Cont[10]~reg0.CLK
VGA_VS => Y_Cont[0]~reg0.ACLR
VGA_VS => Y_Cont[1]~reg0.ACLR
VGA_VS => Y_Cont[2]~reg0.ACLR
VGA_VS => Y_Cont[3]~reg0.ACLR
VGA_VS => Y_Cont[4]~reg0.ACLR
VGA_VS => Y_Cont[5]~reg0.ACLR
VGA_VS => Y_Cont[6]~reg0.ACLR
VGA_VS => Y_Cont[7]~reg0.ACLR
VGA_VS => Y_Cont[8]~reg0.ACLR
VGA_VS => Y_Cont[9]~reg0.ACLR
VGA_VS => Y_Cont[10]~reg0.ACLR
VGA_VS => X_Cont[0]~reg0.ACLR
VGA_VS => X_Cont[1]~reg0.ACLR
VGA_VS => X_Cont[2]~reg0.ACLR
VGA_VS => X_Cont[3]~reg0.ACLR
VGA_VS => X_Cont[4]~reg0.ACLR
VGA_VS => X_Cont[5]~reg0.ACLR
VGA_VS => X_Cont[6]~reg0.ACLR
VGA_VS => X_Cont[7]~reg0.ACLR
VGA_VS => X_Cont[8]~reg0.ACLR
VGA_VS => X_Cont[9]~reg0.ACLR
VGA_VS => X_Cont[10]~reg0.ACLR
VGA_VS => rDVAL.ENA
READ_Request => always0.IN1
READ_Request => rDVAL.DATAIN
X_Cont[0] <= X_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[1] <= X_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[2] <= X_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[3] <= X_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[4] <= X_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[5] <= X_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[6] <= X_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[7] <= X_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[8] <= X_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[9] <= X_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X_Cont[10] <= X_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[0] <= Y_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[1] <= Y_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[2] <= Y_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[3] <= Y_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[4] <= Y_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[5] <= Y_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[6] <= Y_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[7] <= Y_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[8] <= Y_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[9] <= Y_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y_Cont[10] <= Y_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0
CCD_PIXCLK => CCD_PIXCLK.IN3
mCCD_FVAL => pre_CCD_LVAL.ALOAD
mCCD_FVAL => WR[0]~reg0.ACLR
mCCD_FVAL => WR[1]~reg0.ACLR
mCCD_LVAL => comb.IN1
mCCD_LVAL => comb.IN1
mCCD_LVAL => comb.IN1
mCCD_LVAL => pre_CCD_LVAL.DATAIN
mCCD_LVAL => pre_CCD_LVAL.ADATA
mCCD_LVAL => always0.IN1
mCCD_DATA[0] => mCCD_DATA[0].IN3
mCCD_DATA[1] => mCCD_DATA[1].IN3
mCCD_DATA[2] => mCCD_DATA[2].IN3
mCCD_DATA[3] => mCCD_DATA[3].IN3
mCCD_DATA[4] => mCCD_DATA[4].IN3
mCCD_DATA[5] => mCCD_DATA[5].IN3
mCCD_DATA[6] => mCCD_DATA[6].IN3
mCCD_DATA[7] => mCCD_DATA[7].IN3
mCCD_DATA[8] => mCCD_DATA[8].IN3
mCCD_DATA[9] => mCCD_DATA[9].IN3
X_Cont[0] => X_Cont[0].IN3
X_Cont[1] => X_Cont[1].IN3
X_Cont[2] => X_Cont[2].IN3
X_Cont[3] => X_Cont[3].IN3
X_Cont[4] => X_Cont[4].IN3
X_Cont[5] => X_Cont[5].IN3
X_Cont[6] => X_Cont[6].IN3
X_Cont[7] => X_Cont[7].IN3
X_Cont[8] => X_Cont[8].IN3
X_Cont[9] => X_Cont[9].IN3
X_Cont[10] => X_Cont[10].IN3
X_Cont[11] => X_Cont[11].IN3
X_Cont[12] => X_Cont[12].IN3
X_Cont[13] => X_Cont[13].IN3
X_Cont[14] => X_Cont[14].IN3
X_Cont[15] => X_Cont[15].IN3
VGA_CLK => VGA_CLK.IN3
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps0x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
READ_Request => taps1x.OUTPUTSELECT
VGA_VS => ~NO_FANOUT~
READ_Cont[0] => READ_Cont[0].IN3
READ_Cont[1] => READ_Cont[1].IN3
READ_Cont[2] => READ_Cont[2].IN3
READ_Cont[3] => READ_Cont[3].IN3
READ_Cont[4] => READ_Cont[4].IN3
READ_Cont[5] => READ_Cont[5].IN3
READ_Cont[6] => READ_Cont[6].IN3
READ_Cont[7] => READ_Cont[7].IN3
READ_Cont[8] => READ_Cont[8].IN3
READ_Cont[9] => READ_Cont[9].IN3
READ_Cont[10] => READ_Cont[10].IN3
READ_Cont[11] => READ_Cont[11].IN3
READ_Cont[12] => READ_Cont[12].IN3
V_Cont[0] => ~NO_FANOUT~
V_Cont[1] => ~NO_FANOUT~
V_Cont[2] => ~NO_FANOUT~
V_Cont[3] => ~NO_FANOUT~
V_Cont[4] => ~NO_FANOUT~
V_Cont[5] => ~NO_FANOUT~
V_Cont[6] => ~NO_FANOUT~
V_Cont[7] => ~NO_FANOUT~
V_Cont[8] => ~NO_FANOUT~
V_Cont[9] => ~NO_FANOUT~
V_Cont[10] => ~NO_FANOUT~
V_Cont[11] => ~NO_FANOUT~
V_Cont[12] => ~NO_FANOUT~
taps0x[0] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[1] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[2] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[3] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[4] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[5] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[6] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[7] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[8] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps0x[9] <= taps0x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[0] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[1] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[2] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[3] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[4] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[5] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[6] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[7] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[8] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
taps1x[9] <= taps1x.DB_MAX_OUTPUT_PORT_TYPE
WR[0] <= WR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR[1] <= WR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR0 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
WR1 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
WR2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
wren_a => altsyncram_6lq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6lq1:auto_generated.data_a[0]
data_a[1] => altsyncram_6lq1:auto_generated.data_a[1]
data_a[2] => altsyncram_6lq1:auto_generated.data_a[2]
data_a[3] => altsyncram_6lq1:auto_generated.data_a[3]
data_a[4] => altsyncram_6lq1:auto_generated.data_a[4]
data_a[5] => altsyncram_6lq1:auto_generated.data_a[5]
data_a[6] => altsyncram_6lq1:auto_generated.data_a[6]
data_a[7] => altsyncram_6lq1:auto_generated.data_a[7]
data_a[8] => altsyncram_6lq1:auto_generated.data_a[8]
data_a[9] => altsyncram_6lq1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_6lq1:auto_generated.address_a[0]
address_a[1] => altsyncram_6lq1:auto_generated.address_a[1]
address_a[2] => altsyncram_6lq1:auto_generated.address_a[2]
address_a[3] => altsyncram_6lq1:auto_generated.address_a[3]
address_a[4] => altsyncram_6lq1:auto_generated.address_a[4]
address_a[5] => altsyncram_6lq1:auto_generated.address_a[5]
address_a[6] => altsyncram_6lq1:auto_generated.address_a[6]
address_a[7] => altsyncram_6lq1:auto_generated.address_a[7]
address_a[8] => altsyncram_6lq1:auto_generated.address_a[8]
address_a[9] => altsyncram_6lq1:auto_generated.address_a[9]
address_a[10] => altsyncram_6lq1:auto_generated.address_a[10]
address_a[11] => altsyncram_6lq1:auto_generated.address_a[11]
address_b[0] => altsyncram_6lq1:auto_generated.address_b[0]
address_b[1] => altsyncram_6lq1:auto_generated.address_b[1]
address_b[2] => altsyncram_6lq1:auto_generated.address_b[2]
address_b[3] => altsyncram_6lq1:auto_generated.address_b[3]
address_b[4] => altsyncram_6lq1:auto_generated.address_b[4]
address_b[5] => altsyncram_6lq1:auto_generated.address_b[5]
address_b[6] => altsyncram_6lq1:auto_generated.address_b[6]
address_b[7] => altsyncram_6lq1:auto_generated.address_b[7]
address_b[8] => altsyncram_6lq1:auto_generated.address_b[8]
address_b[9] => altsyncram_6lq1:auto_generated.address_b[9]
address_b[10] => altsyncram_6lq1:auto_generated.address_b[10]
address_b[11] => altsyncram_6lq1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6lq1:auto_generated.clock0
clock1 => altsyncram_6lq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_6lq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6lq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6lq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6lq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6lq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6lq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6lq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6lq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_6lq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_6lq1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
wren_a => altsyncram_6lq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6lq1:auto_generated.data_a[0]
data_a[1] => altsyncram_6lq1:auto_generated.data_a[1]
data_a[2] => altsyncram_6lq1:auto_generated.data_a[2]
data_a[3] => altsyncram_6lq1:auto_generated.data_a[3]
data_a[4] => altsyncram_6lq1:auto_generated.data_a[4]
data_a[5] => altsyncram_6lq1:auto_generated.data_a[5]
data_a[6] => altsyncram_6lq1:auto_generated.data_a[6]
data_a[7] => altsyncram_6lq1:auto_generated.data_a[7]
data_a[8] => altsyncram_6lq1:auto_generated.data_a[8]
data_a[9] => altsyncram_6lq1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_6lq1:auto_generated.address_a[0]
address_a[1] => altsyncram_6lq1:auto_generated.address_a[1]
address_a[2] => altsyncram_6lq1:auto_generated.address_a[2]
address_a[3] => altsyncram_6lq1:auto_generated.address_a[3]
address_a[4] => altsyncram_6lq1:auto_generated.address_a[4]
address_a[5] => altsyncram_6lq1:auto_generated.address_a[5]
address_a[6] => altsyncram_6lq1:auto_generated.address_a[6]
address_a[7] => altsyncram_6lq1:auto_generated.address_a[7]
address_a[8] => altsyncram_6lq1:auto_generated.address_a[8]
address_a[9] => altsyncram_6lq1:auto_generated.address_a[9]
address_a[10] => altsyncram_6lq1:auto_generated.address_a[10]
address_a[11] => altsyncram_6lq1:auto_generated.address_a[11]
address_b[0] => altsyncram_6lq1:auto_generated.address_b[0]
address_b[1] => altsyncram_6lq1:auto_generated.address_b[1]
address_b[2] => altsyncram_6lq1:auto_generated.address_b[2]
address_b[3] => altsyncram_6lq1:auto_generated.address_b[3]
address_b[4] => altsyncram_6lq1:auto_generated.address_b[4]
address_b[5] => altsyncram_6lq1:auto_generated.address_b[5]
address_b[6] => altsyncram_6lq1:auto_generated.address_b[6]
address_b[7] => altsyncram_6lq1:auto_generated.address_b[7]
address_b[8] => altsyncram_6lq1:auto_generated.address_b[8]
address_b[9] => altsyncram_6lq1:auto_generated.address_b[9]
address_b[10] => altsyncram_6lq1:auto_generated.address_b[10]
address_b[11] => altsyncram_6lq1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6lq1:auto_generated.clock0
clock1 => altsyncram_6lq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_6lq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6lq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6lq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6lq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6lq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6lq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6lq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6lq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_6lq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_6lq1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
wren_a => altsyncram_6lq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6lq1:auto_generated.data_a[0]
data_a[1] => altsyncram_6lq1:auto_generated.data_a[1]
data_a[2] => altsyncram_6lq1:auto_generated.data_a[2]
data_a[3] => altsyncram_6lq1:auto_generated.data_a[3]
data_a[4] => altsyncram_6lq1:auto_generated.data_a[4]
data_a[5] => altsyncram_6lq1:auto_generated.data_a[5]
data_a[6] => altsyncram_6lq1:auto_generated.data_a[6]
data_a[7] => altsyncram_6lq1:auto_generated.data_a[7]
data_a[8] => altsyncram_6lq1:auto_generated.data_a[8]
data_a[9] => altsyncram_6lq1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_6lq1:auto_generated.address_a[0]
address_a[1] => altsyncram_6lq1:auto_generated.address_a[1]
address_a[2] => altsyncram_6lq1:auto_generated.address_a[2]
address_a[3] => altsyncram_6lq1:auto_generated.address_a[3]
address_a[4] => altsyncram_6lq1:auto_generated.address_a[4]
address_a[5] => altsyncram_6lq1:auto_generated.address_a[5]
address_a[6] => altsyncram_6lq1:auto_generated.address_a[6]
address_a[7] => altsyncram_6lq1:auto_generated.address_a[7]
address_a[8] => altsyncram_6lq1:auto_generated.address_a[8]
address_a[9] => altsyncram_6lq1:auto_generated.address_a[9]
address_a[10] => altsyncram_6lq1:auto_generated.address_a[10]
address_a[11] => altsyncram_6lq1:auto_generated.address_a[11]
address_b[0] => altsyncram_6lq1:auto_generated.address_b[0]
address_b[1] => altsyncram_6lq1:auto_generated.address_b[1]
address_b[2] => altsyncram_6lq1:auto_generated.address_b[2]
address_b[3] => altsyncram_6lq1:auto_generated.address_b[3]
address_b[4] => altsyncram_6lq1:auto_generated.address_b[4]
address_b[5] => altsyncram_6lq1:auto_generated.address_b[5]
address_b[6] => altsyncram_6lq1:auto_generated.address_b[6]
address_b[7] => altsyncram_6lq1:auto_generated.address_b[7]
address_b[8] => altsyncram_6lq1:auto_generated.address_b[8]
address_b[9] => altsyncram_6lq1:auto_generated.address_b[9]
address_b[10] => altsyncram_6lq1:auto_generated.address_b[10]
address_b[11] => altsyncram_6lq1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6lq1:auto_generated.clock0
clock1 => altsyncram_6lq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_6lq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6lq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6lq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6lq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6lq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6lq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6lq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6lq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_6lq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_6lq1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_6lq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin
CLK => rD1[0].CLK
CLK => rD1[1].CLK
CLK => rD1[2].CLK
CLK => rD1[3].CLK
CLK => rD1[4].CLK
CLK => rD1[5].CLK
CLK => rD1[6].CLK
CLK => rD1[7].CLK
CLK => rD1[8].CLK
CLK => rD1[9].CLK
CLK => rD0[0].CLK
CLK => rD0[1].CLK
CLK => rD0[2].CLK
CLK => rD0[3].CLK
CLK => rD0[4].CLK
CLK => rD0[5].CLK
CLK => rD0[6].CLK
CLK => rD0[7].CLK
CLK => rD0[8].CLK
CLK => rD0[9].CLK
CLK => B[0]~reg0.CLK
CLK => B[1]~reg0.CLK
CLK => B[2]~reg0.CLK
CLK => B[3]~reg0.CLK
CLK => B[4]~reg0.CLK
CLK => B[5]~reg0.CLK
CLK => B[6]~reg0.CLK
CLK => B[7]~reg0.CLK
CLK => B[8]~reg0.CLK
CLK => B[9]~reg0.CLK
CLK => G[0]~reg0.CLK
CLK => G[1]~reg0.CLK
CLK => G[2]~reg0.CLK
CLK => G[3]~reg0.CLK
CLK => G[4]~reg0.CLK
CLK => G[5]~reg0.CLK
CLK => G[6]~reg0.CLK
CLK => G[7]~reg0.CLK
CLK => G[8]~reg0.CLK
CLK => G[9]~reg0.CLK
CLK => R[0]~reg0.CLK
CLK => R[1]~reg0.CLK
CLK => R[2]~reg0.CLK
CLK => R[3]~reg0.CLK
CLK => R[4]~reg0.CLK
CLK => R[5]~reg0.CLK
CLK => R[6]~reg0.CLK
CLK => R[7]~reg0.CLK
CLK => R[8]~reg0.CLK
CLK => R[9]~reg0.CLK
RESET_N => rD1[0].ACLR
RESET_N => rD1[1].ACLR
RESET_N => rD1[2].ACLR
RESET_N => rD1[3].ACLR
RESET_N => rD1[4].ACLR
RESET_N => rD1[5].ACLR
RESET_N => rD1[6].ACLR
RESET_N => rD1[7].ACLR
RESET_N => rD1[8].ACLR
RESET_N => rD1[9].ACLR
RESET_N => rD0[0].ACLR
RESET_N => rD0[1].ACLR
RESET_N => rD0[2].ACLR
RESET_N => rD0[3].ACLR
RESET_N => rD0[4].ACLR
RESET_N => rD0[5].ACLR
RESET_N => rD0[6].ACLR
RESET_N => rD0[7].ACLR
RESET_N => rD0[8].ACLR
RESET_N => rD0[9].ACLR
RESET_N => B[0]~reg0.ACLR
RESET_N => B[1]~reg0.ACLR
RESET_N => B[2]~reg0.ACLR
RESET_N => B[3]~reg0.ACLR
RESET_N => B[4]~reg0.ACLR
RESET_N => B[5]~reg0.ACLR
RESET_N => B[6]~reg0.ACLR
RESET_N => B[7]~reg0.ACLR
RESET_N => B[8]~reg0.ACLR
RESET_N => B[9]~reg0.ACLR
RESET_N => G[0]~reg0.ACLR
RESET_N => G[1]~reg0.ACLR
RESET_N => G[2]~reg0.ACLR
RESET_N => G[3]~reg0.ACLR
RESET_N => G[4]~reg0.ACLR
RESET_N => G[5]~reg0.ACLR
RESET_N => G[6]~reg0.ACLR
RESET_N => G[7]~reg0.ACLR
RESET_N => G[8]~reg0.ACLR
RESET_N => G[9]~reg0.ACLR
RESET_N => R[0]~reg0.ACLR
RESET_N => R[1]~reg0.ACLR
RESET_N => R[2]~reg0.ACLR
RESET_N => R[3]~reg0.ACLR
RESET_N => R[4]~reg0.ACLR
RESET_N => R[5]~reg0.ACLR
RESET_N => R[6]~reg0.ACLR
RESET_N => R[7]~reg0.ACLR
RESET_N => R[8]~reg0.ACLR
RESET_N => R[9]~reg0.ACLR
D0[0] => Add1.IN10
D0[0] => B.DATAB
D0[0] => R.DATAB
D0[0] => rD0[0].DATAIN
D0[1] => Add1.IN9
D0[1] => B.DATAB
D0[1] => R.DATAB
D0[1] => rD0[1].DATAIN
D0[2] => Add1.IN8
D0[2] => B.DATAB
D0[2] => R.DATAB
D0[2] => rD0[2].DATAIN
D0[3] => Add1.IN7
D0[3] => B.DATAB
D0[3] => R.DATAB
D0[3] => rD0[3].DATAIN
D0[4] => Add1.IN6
D0[4] => B.DATAB
D0[4] => R.DATAB
D0[4] => rD0[4].DATAIN
D0[5] => Add1.IN5
D0[5] => B.DATAB
D0[5] => R.DATAB
D0[5] => rD0[5].DATAIN
D0[6] => Add1.IN4
D0[6] => B.DATAB
D0[6] => R.DATAB
D0[6] => rD0[6].DATAIN
D0[7] => Add1.IN3
D0[7] => B.DATAB
D0[7] => R.DATAB
D0[7] => rD0[7].DATAIN
D0[8] => Add1.IN2
D0[8] => B.DATAB
D0[8] => R.DATAB
D0[8] => rD0[8].DATAIN
D0[9] => Add1.IN1
D0[9] => B.DATAB
D0[9] => R.DATAB
D0[9] => rD0[9].DATAIN
D1[0] => Add0.IN10
D1[0] => R.DATAB
D1[0] => B.DATAB
D1[0] => rD1[0].DATAIN
D1[1] => Add0.IN9
D1[1] => R.DATAB
D1[1] => B.DATAB
D1[1] => rD1[1].DATAIN
D1[2] => Add0.IN8
D1[2] => R.DATAB
D1[2] => B.DATAB
D1[2] => rD1[2].DATAIN
D1[3] => Add0.IN7
D1[3] => R.DATAB
D1[3] => B.DATAB
D1[3] => rD1[3].DATAIN
D1[4] => Add0.IN6
D1[4] => R.DATAB
D1[4] => B.DATAB
D1[4] => rD1[4].DATAIN
D1[5] => Add0.IN5
D1[5] => R.DATAB
D1[5] => B.DATAB
D1[5] => rD1[5].DATAIN
D1[6] => Add0.IN4
D1[6] => R.DATAB
D1[6] => B.DATAB
D1[6] => rD1[6].DATAIN
D1[7] => Add0.IN3
D1[7] => R.DATAB
D1[7] => B.DATAB
D1[7] => rD1[7].DATAIN
D1[8] => Add0.IN2
D1[8] => R.DATAB
D1[8] => B.DATAB
D1[8] => rD1[8].DATAIN
D1[9] => Add0.IN1
D1[9] => R.DATAB
D1[9] => B.DATAB
D1[9] => rD1[9].DATAIN
X => Equal0.IN1
X => Equal1.IN1
X => Equal2.IN1
X => Equal3.IN0
Y => Equal0.IN0
Y => Equal1.IN0
Y => Equal2.IN0
Y => Equal3.IN1
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[8] <= G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[9] <= G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd
CLK_50 => PULSE[0].CLK
CLK_50 => PULSE[1].CLK
CLK_50 => PULSE[2].CLK
CLK_50 => PULSE[3].CLK
CLK_50 => PULSE[4].CLK
CLK_50 => PULSE[5].CLK
CLK_50 => PULSE[6].CLK
CLK_50 => PULSE[7].CLK
CLK_50 => PULSE[8].CLK
CLK_50 => PULSE[9].CLK
CLK_50 => PULSE[10].CLK
CLK_50 => PULSE[11].CLK
CLK_50 => PULSE[12].CLK
CLK_50 => PULSE[13].CLK
CLK_50 => PULSE[14].CLK
CLK_50 => PULSE[15].CLK
CLK_50 => PULSE[16].CLK
CLK_50 => PULSE[17].CLK
CLK_50 => PULSE[18].CLK
CLK_50 => PULSE[19].CLK
CLK_50 => PULSE[20].CLK
CLK_50 => PULSE[21].CLK
CLK_50 => PULSE[22].CLK
CLK_50 => PULSE[23].CLK
CLK_50 => PULSE[24].CLK
CLK_50 => PULSE[25].CLK
CLK_50 => PULSE[26].CLK
CLK_50 => PULSE[27].CLK
CLK_50 => PULSE[28].CLK
CLK_50 => PULSE[29].CLK
CLK_50 => PULSE[30].CLK
CLK_50 => PULSE[31].CLK
I2C_RELEASE => PULSE[0].ACLR
I2C_RELEASE => PULSE[1].ACLR
I2C_RELEASE => PULSE[2].ACLR
I2C_RELEASE => PULSE[3].ACLR
I2C_RELEASE => PULSE[4].ACLR
I2C_RELEASE => PULSE[5].ACLR
I2C_RELEASE => PULSE[6].ACLR
I2C_RELEASE => PULSE[7].ACLR
I2C_RELEASE => PULSE[8].ACLR
I2C_RELEASE => PULSE[9].ACLR
I2C_RELEASE => PULSE[10].ACLR
I2C_RELEASE => PULSE[11].ACLR
I2C_RELEASE => PULSE[12].ACLR
I2C_RELEASE => PULSE[13].ACLR
I2C_RELEASE => PULSE[14].ACLR
I2C_RELEASE => PULSE[15].ACLR
I2C_RELEASE => PULSE[16].ACLR
I2C_RELEASE => PULSE[17].ACLR
I2C_RELEASE => PULSE[18].ACLR
I2C_RELEASE => PULSE[19].ACLR
I2C_RELEASE => PULSE[20].ACLR
I2C_RELEASE => PULSE[21].ACLR
I2C_RELEASE => PULSE[22].ACLR
I2C_RELEASE => PULSE[23].ACLR
I2C_RELEASE => PULSE[24].ACLR
I2C_RELEASE => PULSE[25].ACLR
I2C_RELEASE => PULSE[26].ACLR
I2C_RELEASE => PULSE[27].ACLR
I2C_RELEASE => PULSE[28].ACLR
I2C_RELEASE => PULSE[29].ACLR
I2C_RELEASE => PULSE[30].ACLR
I2C_RELEASE => PULSE[31].ACLR
AUTO_FOC <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl
CLK_50 => CLK_50.IN1
RESET_N => ~NO_FANOUT~
RESET_SUB_N => RESET_SUB_N.IN2
AUTO_FOC => AUTO_FOC.IN1
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_Y => concat.OUTPUTSELECT
SW_H_FREQ => concat.OUTPUTSELECT
SW_H_FREQ => concat.OUTPUTSELECT
SW_H_FREQ => concat.OUTPUTSELECT
SW_H_FREQ => concat.OUTPUTSELECT
SW_H_FREQ => concat.OUTPUTSELECT
SW_H_FREQ => concat.OUTPUTSELECT
SW_H_FREQ => concat.OUTPUTSELECT
SW_H_FREQ => concat.OUTPUTSELECT
SW_FUC_ALL_CEN => SW_FUC_ALL_CEN.IN1
SW_FUC_LINE => concat.IN1
VIDEO_HS => VIDEO_HS.IN1
VIDEO_VS => VIDEO_VS.IN2
VIDEO_CLK => VIDEO_CLK.IN3
VIDEO_DE => VIDEO_DE.IN1
iR[0] => iR[0].IN1
iR[1] => iR[1].IN1
iR[2] => iR[2].IN1
iR[3] => iR[3].IN1
iR[4] => iR[4].IN1
iR[5] => iR[5].IN1
iR[6] => iR[6].IN1
iR[7] => iR[7].IN1
iG[0] => iG[0].IN1
iG[1] => iG[1].IN1
iG[2] => iG[2].IN1
iG[3] => iG[3].IN1
iG[4] => iG[4].IN1
iG[5] => iG[5].IN1
iG[6] => iG[6].IN1
iG[7] => iG[7].IN1
iB[0] => iB[0].IN1
iB[1] => iB[1].IN1
iB[2] => iB[2].IN1
iB[3] => iB[3].IN1
iB[4] => iB[4].IN1
iB[5] => iB[5].IN1
iB[6] => iB[6].IN1
iB[7] => iB[7].IN1
oR[0] <= oR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[1] <= oR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[2] <= oR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[3] <= oR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[4] <= oR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[5] <= oR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[6] <= oR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oR[7] <= oR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[0] <= oG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[1] <= oG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[2] <= oG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[3] <= oG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[4] <= oG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[5] <= oG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[6] <= oG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oG[7] <= oG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[0] <= oB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[1] <= oB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[2] <= oB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[3] <= oB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[4] <= oB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[5] <= oB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[6] <= oB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oB[7] <= oB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
READY <= READY.DB_MAX_OUTPUT_PORT_TYPE
SCL <= VCM_I2C:i2c2.I2C_SCL
SDA <> VCM_I2C:i2c2.I2C_SDA
STATUS[0] <= STATUS[0].DB_MAX_OUTPUT_PORT_TYPE
STATUS[1] <= VCM_I2C:i2c2.I2C_SCL
STATUS[2] <= VCM_CTRL_P:pp.STEP
STATUS[3] <= VCM_CTRL_P:pp.STEP
STATUS[4] <= VCM_CTRL_P:pp.STEP
STATUS[5] <= VCM_CTRL_P:pp.STEP
STATUS[6] <= VCM_CTRL_P:pp.STEP
STATUS[7] <= VCM_CTRL_P:pp.STEP
STATUS[8] <= VCM_CTRL_P:pp.STEP
STATUS[9] <= VCM_CTRL_P:pp.VCM_END


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE
PCLK => PCLK.IN2
VS => VS.IN1
HS => HS.IN1
M_VS <= MODIFY_SYNC:vs.MS
M_HS <= MODIFY_SYNC:hs.MS


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs
PCLK => NUM_L[0].CLK
PCLK => NUM_L[1].CLK
PCLK => NUM_L[2].CLK
PCLK => NUM_L[3].CLK
PCLK => NUM_L[4].CLK
PCLK => NUM_L[5].CLK
PCLK => NUM_L[6].CLK
PCLK => NUM_L[7].CLK
PCLK => NUM_L[8].CLK
PCLK => NUM_L[9].CLK
PCLK => NUM_L[10].CLK
PCLK => NUM_L[11].CLK
PCLK => NUM_L[12].CLK
PCLK => NUM_L[13].CLK
PCLK => NUM_L[14].CLK
PCLK => NUM_L[15].CLK
PCLK => CNT[0].CLK
PCLK => CNT[1].CLK
PCLK => CNT[2].CLK
PCLK => CNT[3].CLK
PCLK => CNT[4].CLK
PCLK => CNT[5].CLK
PCLK => CNT[6].CLK
PCLK => CNT[7].CLK
PCLK => CNT[8].CLK
PCLK => CNT[9].CLK
PCLK => CNT[10].CLK
PCLK => CNT[11].CLK
PCLK => CNT[12].CLK
PCLK => CNT[13].CLK
PCLK => CNT[14].CLK
PCLK => CNT[15].CLK
PCLK => NUM_H[0].CLK
PCLK => NUM_H[1].CLK
PCLK => NUM_H[2].CLK
PCLK => NUM_H[3].CLK
PCLK => NUM_H[4].CLK
PCLK => NUM_H[5].CLK
PCLK => NUM_H[6].CLK
PCLK => NUM_H[7].CLK
PCLK => NUM_H[8].CLK
PCLK => NUM_H[9].CLK
PCLK => NUM_H[10].CLK
PCLK => NUM_H[11].CLK
PCLK => NUM_H[12].CLK
PCLK => NUM_H[13].CLK
PCLK => NUM_H[14].CLK
PCLK => NUM_H[15].CLK
PCLK => MS~reg0.CLK
PCLK => rS.CLK
S => MS.DATAB
S => always0.IN1
S => rS.DATAIN
S => MS.DATAA
S => always0.IN1
MS <= MS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs
PCLK => NUM_L[0].CLK
PCLK => NUM_L[1].CLK
PCLK => NUM_L[2].CLK
PCLK => NUM_L[3].CLK
PCLK => NUM_L[4].CLK
PCLK => NUM_L[5].CLK
PCLK => NUM_L[6].CLK
PCLK => NUM_L[7].CLK
PCLK => NUM_L[8].CLK
PCLK => NUM_L[9].CLK
PCLK => NUM_L[10].CLK
PCLK => NUM_L[11].CLK
PCLK => NUM_L[12].CLK
PCLK => NUM_L[13].CLK
PCLK => NUM_L[14].CLK
PCLK => NUM_L[15].CLK
PCLK => CNT[0].CLK
PCLK => CNT[1].CLK
PCLK => CNT[2].CLK
PCLK => CNT[3].CLK
PCLK => CNT[4].CLK
PCLK => CNT[5].CLK
PCLK => CNT[6].CLK
PCLK => CNT[7].CLK
PCLK => CNT[8].CLK
PCLK => CNT[9].CLK
PCLK => CNT[10].CLK
PCLK => CNT[11].CLK
PCLK => CNT[12].CLK
PCLK => CNT[13].CLK
PCLK => CNT[14].CLK
PCLK => CNT[15].CLK
PCLK => NUM_H[0].CLK
PCLK => NUM_H[1].CLK
PCLK => NUM_H[2].CLK
PCLK => NUM_H[3].CLK
PCLK => NUM_H[4].CLK
PCLK => NUM_H[5].CLK
PCLK => NUM_H[6].CLK
PCLK => NUM_H[7].CLK
PCLK => NUM_H[8].CLK
PCLK => NUM_H[9].CLK
PCLK => NUM_H[10].CLK
PCLK => NUM_H[11].CLK
PCLK => NUM_H[12].CLK
PCLK => NUM_H[13].CLK
PCLK => NUM_H[14].CLK
PCLK => NUM_H[15].CLK
PCLK => MS~reg0.CLK
PCLK => rS.CLK
S => MS.DATAB
S => always0.IN1
S => rS.DATAIN
S => MS.DATAA
S => always0.IN1
MS <= MS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1
CLK => ACTIV_C~reg0.CLK
CLK => LINE~reg0.CLK
CLK => V_CEN[1].CLK
CLK => V_CEN[2].CLK
CLK => V_CEN[3].CLK
CLK => V_CEN[4].CLK
CLK => V_CEN[5].CLK
CLK => V_CEN[6].CLK
CLK => V_CEN[7].CLK
CLK => V_CEN[8].CLK
CLK => V_CEN[9].CLK
CLK => V_CEN[10].CLK
CLK => V_CEN[11].CLK
CLK => V_CEN[12].CLK
CLK => V_CEN[13].CLK
CLK => V_CEN[14].CLK
CLK => V_CEN[15].CLK
CLK => V_CNT[0]~reg0.CLK
CLK => V_CNT[1]~reg0.CLK
CLK => V_CNT[2]~reg0.CLK
CLK => V_CNT[3]~reg0.CLK
CLK => V_CNT[4]~reg0.CLK
CLK => V_CNT[5]~reg0.CLK
CLK => V_CNT[6]~reg0.CLK
CLK => V_CNT[7]~reg0.CLK
CLK => V_CNT[8]~reg0.CLK
CLK => V_CNT[9]~reg0.CLK
CLK => V_CNT[10]~reg0.CLK
CLK => V_CNT[11]~reg0.CLK
CLK => V_CNT[12]~reg0.CLK
CLK => V_CNT[13]~reg0.CLK
CLK => V_CNT[14]~reg0.CLK
CLK => V_CNT[15]~reg0.CLK
CLK => H_CEN[1].CLK
CLK => H_CEN[2].CLK
CLK => H_CEN[3].CLK
CLK => H_CEN[4].CLK
CLK => H_CEN[5].CLK
CLK => H_CEN[6].CLK
CLK => H_CEN[7].CLK
CLK => H_CEN[8].CLK
CLK => H_CEN[9].CLK
CLK => H_CEN[10].CLK
CLK => H_CEN[11].CLK
CLK => H_CEN[12].CLK
CLK => H_CEN[13].CLK
CLK => H_CEN[14].CLK
CLK => H_CEN[15].CLK
CLK => H_CNT[0]~reg0.CLK
CLK => H_CNT[1]~reg0.CLK
CLK => H_CNT[2]~reg0.CLK
CLK => H_CNT[3]~reg0.CLK
CLK => H_CNT[4]~reg0.CLK
CLK => H_CNT[5]~reg0.CLK
CLK => H_CNT[6]~reg0.CLK
CLK => H_CNT[7]~reg0.CLK
CLK => H_CNT[8]~reg0.CLK
CLK => H_CNT[9]~reg0.CLK
CLK => H_CNT[10]~reg0.CLK
CLK => H_CNT[11]~reg0.CLK
CLK => H_CNT[12]~reg0.CLK
CLK => H_CNT[13]~reg0.CLK
CLK => H_CNT[14]~reg0.CLK
CLK => H_CNT[15]~reg0.CLK
CLK => rVS.CLK
CLK => rHS.CLK
CLK => ACTIV_V~reg0.CLK
VS => ACTIV_V.IN0
VS => always0.IN1
VS => always0.IN1
VS => rVS.DATAIN
HS => ACTIV_V.IN1
HS => always0.IN1
HS => rHS.DATAIN
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
DE => H_CNT.OUTPUTSELECT
V_CNT[0] <= V_CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[1] <= V_CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[2] <= V_CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[3] <= V_CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[4] <= V_CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[5] <= V_CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[6] <= V_CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[7] <= V_CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[8] <= V_CNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[9] <= V_CNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[10] <= V_CNT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[11] <= V_CNT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[12] <= V_CNT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[13] <= V_CNT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[14] <= V_CNT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_CNT[15] <= V_CNT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[0] <= H_CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[1] <= H_CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[2] <= H_CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[3] <= H_CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[4] <= H_CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[5] <= H_CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[6] <= H_CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[7] <= H_CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[8] <= H_CNT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[9] <= H_CNT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[10] <= H_CNT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[11] <= H_CNT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[12] <= H_CNT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[13] <= H_CNT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[14] <= H_CNT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_CNT[15] <= H_CNT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LINE <= LINE~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACTIV_C <= ACTIV_C~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACTIV_V <= ACTIV_V~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp
iR[0] => Mult0.IN14
iR[1] => Mult0.IN13
iR[2] => Mult0.IN12
iR[3] => Mult0.IN11
iR[4] => Mult0.IN10
iR[5] => Mult0.IN9
iR[6] => Mult0.IN8
iR[7] => Mult0.IN7
iG[0] => Mult1.IN15
iG[1] => Mult1.IN14
iG[2] => Mult1.IN13
iG[3] => Mult1.IN12
iG[4] => Mult1.IN11
iG[5] => Mult1.IN10
iG[6] => Mult1.IN9
iG[7] => Mult1.IN8
iB[0] => Mult2.IN12
iB[1] => Mult2.IN11
iB[2] => Mult2.IN10
iB[3] => Mult2.IN9
iB[4] => Mult2.IN8
iB[5] => Mult2.IN7
iB[6] => Mult2.IN6
iB[7] => Mult2.IN5
VS => VS.IN1
HS => ~NO_FANOUT~
ACTIV_C => TR.DATAB
ACTIV_V => TR.DATAA
VIDEO_CLK => STEP_UP[0].CLK
VIDEO_CLK => STEP_UP[1].CLK
VIDEO_CLK => STEP_UP[2].CLK
VIDEO_CLK => STEP_UP[3].CLK
VIDEO_CLK => STEP_UP[4].CLK
VIDEO_CLK => STEP_UP[5].CLK
VIDEO_CLK => STEP_UP[6].CLK
VIDEO_CLK => STEP_UP[7].CLK
VIDEO_CLK => STEP_UP[8].CLK
VIDEO_CLK => STEP_UP[9].CLK
VIDEO_CLK => peakSUM[0].CLK
VIDEO_CLK => peakSUM[1].CLK
VIDEO_CLK => peakSUM[2].CLK
VIDEO_CLK => peakSUM[3].CLK
VIDEO_CLK => peakSUM[4].CLK
VIDEO_CLK => peakSUM[5].CLK
VIDEO_CLK => peakSUM[6].CLK
VIDEO_CLK => peakSUM[7].CLK
VIDEO_CLK => peakSUM[8].CLK
VIDEO_CLK => peakSUM[9].CLK
VIDEO_CLK => peakSUM[10].CLK
VIDEO_CLK => peakSUM[11].CLK
VIDEO_CLK => peakSUM[12].CLK
VIDEO_CLK => peakSUM[13].CLK
VIDEO_CLK => peakSUM[14].CLK
VIDEO_CLK => peakSUM[15].CLK
VIDEO_CLK => peakSUM[16].CLK
VIDEO_CLK => peakSUM[17].CLK
VIDEO_CLK => peakSUM[18].CLK
VIDEO_CLK => peakSUM[19].CLK
VIDEO_CLK => peakSUM[20].CLK
VIDEO_CLK => peakSUM[21].CLK
VIDEO_CLK => peakSUM[22].CLK
VIDEO_CLK => peakSUM[23].CLK
VIDEO_CLK => peakSUM[24].CLK
VIDEO_CLK => peakSUM[25].CLK
VIDEO_CLK => peakSUM[26].CLK
VIDEO_CLK => peakSUM[27].CLK
VIDEO_CLK => peakSUM[28].CLK
VIDEO_CLK => peakSUM[29].CLK
VIDEO_CLK => peakSUM[30].CLK
VIDEO_CLK => peakSUM[31].CLK
VIDEO_CLK => rSUM[0].CLK
VIDEO_CLK => rSUM[1].CLK
VIDEO_CLK => rSUM[2].CLK
VIDEO_CLK => rSUM[3].CLK
VIDEO_CLK => rSUM[4].CLK
VIDEO_CLK => rSUM[5].CLK
VIDEO_CLK => rSUM[6].CLK
VIDEO_CLK => rSUM[7].CLK
VIDEO_CLK => rSUM[8].CLK
VIDEO_CLK => rSUM[9].CLK
VIDEO_CLK => rSUM[10].CLK
VIDEO_CLK => rSUM[11].CLK
VIDEO_CLK => rSUM[12].CLK
VIDEO_CLK => rSUM[13].CLK
VIDEO_CLK => rSUM[14].CLK
VIDEO_CLK => rSUM[15].CLK
VIDEO_CLK => rSUM[16].CLK
VIDEO_CLK => rSUM[17].CLK
VIDEO_CLK => rSUM[18].CLK
VIDEO_CLK => rSUM[19].CLK
VIDEO_CLK => rSUM[20].CLK
VIDEO_CLK => rSUM[21].CLK
VIDEO_CLK => rSUM[22].CLK
VIDEO_CLK => rSUM[23].CLK
VIDEO_CLK => rSUM[24].CLK
VIDEO_CLK => rSUM[25].CLK
VIDEO_CLK => rSUM[26].CLK
VIDEO_CLK => rSUM[27].CLK
VIDEO_CLK => rSUM[28].CLK
VIDEO_CLK => rSUM[29].CLK
VIDEO_CLK => rSUM[30].CLK
VIDEO_CLK => rSUM[31].CLK
VIDEO_CLK => SUM[0].CLK
VIDEO_CLK => SUM[1].CLK
VIDEO_CLK => SUM[2].CLK
VIDEO_CLK => SUM[3].CLK
VIDEO_CLK => SUM[4].CLK
VIDEO_CLK => SUM[5].CLK
VIDEO_CLK => SUM[6].CLK
VIDEO_CLK => SUM[7].CLK
VIDEO_CLK => SUM[8].CLK
VIDEO_CLK => SUM[9].CLK
VIDEO_CLK => SUM[10].CLK
VIDEO_CLK => SUM[11].CLK
VIDEO_CLK => SUM[12].CLK
VIDEO_CLK => SUM[13].CLK
VIDEO_CLK => SUM[14].CLK
VIDEO_CLK => SUM[15].CLK
VIDEO_CLK => SUM[16].CLK
VIDEO_CLK => SUM[17].CLK
VIDEO_CLK => SUM[18].CLK
VIDEO_CLK => SUM[19].CLK
VIDEO_CLK => SUM[20].CLK
VIDEO_CLK => SUM[21].CLK
VIDEO_CLK => SUM[22].CLK
VIDEO_CLK => SUM[23].CLK
VIDEO_CLK => SUM[24].CLK
VIDEO_CLK => SUM[25].CLK
VIDEO_CLK => SUM[26].CLK
VIDEO_CLK => SUM[27].CLK
VIDEO_CLK => SUM[28].CLK
VIDEO_CLK => SUM[29].CLK
VIDEO_CLK => SUM[30].CLK
VIDEO_CLK => SUM[31].CLK
VIDEO_CLK => rGO_F.CLK
VIDEO_CLK => SS[0]~reg0.CLK
VIDEO_CLK => SS[1]~reg0.CLK
VIDEO_CLK => SS[2]~reg0.CLK
VIDEO_CLK => SS[3]~reg0.CLK
VIDEO_CLK => SS[4]~reg0.CLK
VIDEO_CLK => SS[5]~reg0.CLK
VIDEO_CLK => SS[6]~reg0.CLK
VIDEO_CLK => SS[7]~reg0.CLK
VIDEO_CLK => S[0]~reg0.CLK
VIDEO_CLK => S[1]~reg0.CLK
VIDEO_CLK => S[2]~reg0.CLK
VIDEO_CLK => S[3]~reg0.CLK
VIDEO_CLK => S[4]~reg0.CLK
VIDEO_CLK => S[5]~reg0.CLK
VIDEO_CLK => S[6]~reg0.CLK
VIDEO_CLK => S[7]~reg0.CLK
VIDEO_CLK => rVS.CLK
VIDEO_CLK => rY1[0].CLK
VIDEO_CLK => rY1[1].CLK
VIDEO_CLK => rY1[2].CLK
VIDEO_CLK => rY1[3].CLK
VIDEO_CLK => rY1[4].CLK
VIDEO_CLK => rY1[5].CLK
VIDEO_CLK => rY1[6].CLK
VIDEO_CLK => rY1[7].CLK
VIDEO_CLK => rY2[0].CLK
VIDEO_CLK => rY2[1].CLK
VIDEO_CLK => rY2[2].CLK
VIDEO_CLK => rY2[3].CLK
VIDEO_CLK => rY2[4].CLK
VIDEO_CLK => rY2[5].CLK
VIDEO_CLK => rY2[6].CLK
VIDEO_CLK => rY2[7].CLK
AUTO_FOC => AUTO_FOC.IN1
SW_FUC_ALL_CEN => TR.OUTPUTSELECT
VCM_END <= F_VCM:f.VCM_END
Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SS[0] <= SS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[1] <= SS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[2] <= SS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[3] <= SS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[4] <= SS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[5] <= SS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[6] <= SS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SS[7] <= SS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= S[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
STEP[0] <= F_VCM:f.STEP
STEP[1] <= F_VCM:f.STEP
STEP[2] <= F_VCM:f.STEP
STEP[3] <= F_VCM:f.STEP
STEP[4] <= F_VCM:f.STEP
STEP[5] <= F_VCM:f.STEP
STEP[6] <= F_VCM:f.STEP
STEP[7] <= F_VCM:f.STEP
STEP[8] <= F_VCM:f.STEP
STEP[9] <= F_VCM:f.STEP
VCM_DATA[0] <= <VCC>
VCM_DATA[1] <= <VCC>
VCM_DATA[2] <= <VCC>
VCM_DATA[3] <= <VCC>
VCM_DATA[4] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[5] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[6] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[7] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[8] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[9] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[10] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[11] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[12] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[13] <= END_STEP.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[14] <= <GND>
VCM_DATA[15] <= <GND>


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
RESET_n => STEP_i[0].ACLR
RESET_n => STEP_i[1].ACLR
RESET_n => STEP_i[2].ACLR
RESET_n => STEP_i[3].ACLR
RESET_n => STEP_i[4].ACLR
RESET_n => STEP_i[5].ACLR
RESET_n => STEP_i[6].ACLR
RESET_n => STEP_i[7].ACLR
RESET_n => STEP_i[8].ACLR
RESET_n => STEP_i[9].ACLR
RESET_n => STEP_i[10].ACLR
RESET_n => V_C~reg0.ACLR
CLK => GO_F~reg0.CLK
CLK => VCM_END~reg0.CLK
CLK => STEP_f[0].CLK
CLK => STEP_f[1].CLK
CLK => STEP_f[2].CLK
CLK => STEP_f[3].CLK
CLK => STEP_f[4].CLK
CLK => STEP_f[5].CLK
CLK => STEP_f[6].CLK
CLK => STEP_f[7].CLK
CLK => STEP_f[8].CLK
CLK => STEP_f[9].CLK
CLK => STEP_f[10].CLK
CLK => STEP_i[0].CLK
CLK => STEP_i[1].CLK
CLK => STEP_i[2].CLK
CLK => STEP_i[3].CLK
CLK => STEP_i[4].CLK
CLK => STEP_i[5].CLK
CLK => STEP_i[6].CLK
CLK => STEP_i[7].CLK
CLK => STEP_i[8].CLK
CLK => STEP_i[9].CLK
CLK => STEP_i[10].CLK
CLK => V_C~reg0.CLK
STEP[0] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[1] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[2] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[3] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[4] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[5] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[6] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[7] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[8] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[9] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP[10] <= STEP.DB_MAX_OUTPUT_PORT_TYPE
STEP_UP[0] => Add1.IN20
STEP_UP[0] => Add2.IN20
STEP_UP[1] => Add1.IN19
STEP_UP[1] => Add2.IN19
STEP_UP[2] => Add1.IN18
STEP_UP[2] => Add2.IN18
STEP_UP[3] => Add1.IN17
STEP_UP[3] => Add2.IN17
STEP_UP[4] => Add1.IN16
STEP_UP[4] => Add2.IN16
STEP_UP[5] => Add1.IN15
STEP_UP[5] => Add2.IN15
STEP_UP[6] => Add1.IN14
STEP_UP[6] => Add2.IN14
STEP_UP[7] => Add1.IN13
STEP_UP[7] => Add2.IN13
STEP_UP[8] => Add1.IN12
STEP_UP[8] => Add2.IN12
STEP_UP[9] => Add1.IN11
STEP_UP[9] => Add2.IN11
V_C <= V_C~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_END <= VCM_END~reg0.DB_MAX_OUTPUT_PORT_TYPE
GO_F <= GO_F~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c
RESET_N => READY~reg0.ACLR
RESET_N => DELAY[0].ACLR
RESET_N => DELAY[1].ACLR
RESET_N => DELAY[2].ACLR
RESET_N => DELAY[3].ACLR
RESET_N => DELAY[4].ACLR
RESET_N => DELAY[5].ACLR
RESET_N => DELAY[6].ACLR
RESET_N => DELAY[7].ACLR
RESET_N => DELAY[8].ACLR
RESET_N => DELAY[9].ACLR
RESET_N => DELAY[10].ACLR
RESET_N => DELAY[11].ACLR
RESET_N => DELAY[12].ACLR
RESET_N => DELAY[13].ACLR
RESET_N => DELAY[14].ACLR
RESET_N => DELAY[15].ACLR
RESET_N => DELAY[16].ACLR
RESET_N => DELAY[17].ACLR
RESET_N => DELAY[18].ACLR
RESET_N => DELAY[19].ACLR
RESET_N => DELAY[20].ACLR
RESET_N => DELAY[21].ACLR
RESET_N => DELAY[22].ACLR
RESET_N => DELAY[23].ACLR
RESET_N => DELAY[24].ACLR
RESET_N => DELAY[25].ACLR
RESET_N => DELAY[26].ACLR
RESET_N => DELAY[27].ACLR
RESET_N => DELAY[28].ACLR
RESET_N => DELAY[29].ACLR
RESET_N => DELAY[30].ACLR
RESET_N => DELAY[31].ACLR
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE
READY1 <= <GND>


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2
RESET_N => WORD_DATA[0].OUTPUTSELECT
RESET_N => WORD_DATA[1].OUTPUTSELECT
RESET_N => WORD_DATA[2].OUTPUTSELECT
RESET_N => WORD_DATA[3].OUTPUTSELECT
RESET_N => WORD_DATA[4].OUTPUTSELECT
RESET_N => WORD_DATA[5].OUTPUTSELECT
RESET_N => WORD_DATA[6].OUTPUTSELECT
RESET_N => WORD_DATA[7].OUTPUTSELECT
RESET_N => POINTER[0].OUTPUTSELECT
RESET_N => POINTER[1].OUTPUTSELECT
RESET_N => POINTER[2].OUTPUTSELECT
RESET_N => POINTER[3].OUTPUTSELECT
RESET_N => POINTER[4].OUTPUTSELECT
RESET_N => POINTER[5].OUTPUTSELECT
RESET_N => POINTER[6].OUTPUTSELECT
RESET_N => POINTER[7].OUTPUTSELECT
RESET_N => SLAVE_ADDR[0].OUTPUTSELECT
RESET_N => SLAVE_ADDR[1].OUTPUTSELECT
RESET_N => SLAVE_ADDR[2].OUTPUTSELECT
RESET_N => SLAVE_ADDR[3].OUTPUTSELECT
RESET_N => SLAVE_ADDR[4].OUTPUTSELECT
RESET_N => SLAVE_ADDR[5].OUTPUTSELECT
RESET_N => SLAVE_ADDR[6].OUTPUTSELECT
RESET_N => SLAVE_ADDR[7].OUTPUTSELECT
RESET_N => rTR_IN.ALOAD
RESET_N => I2C_LO0P~reg0.ACLR
RESET_N => DELY[0].ACLR
RESET_N => DELY[1].ACLR
RESET_N => DELY[2].ACLR
RESET_N => DELY[3].ACLR
RESET_N => DELY[4].ACLR
RESET_N => DELY[5].ACLR
RESET_N => DELY[6].ACLR
RESET_N => DELY[7].ACLR
RESET_N => DELY[8].ACLR
RESET_N => DELY[9].ACLR
RESET_N => DELY[10].ACLR
RESET_N => DELY[11].ACLR
RESET_N => DELY[12].ACLR
RESET_N => DELY[13].ACLR
RESET_N => DELY[14].ACLR
RESET_N => DELY[15].ACLR
RESET_N => DELY[16].ACLR
RESET_N => DELY[17].ACLR
RESET_N => DELY[18].ACLR
RESET_N => DELY[19].ACLR
RESET_N => DELY[20].ACLR
RESET_N => DELY[21].ACLR
RESET_N => DELY[22].ACLR
RESET_N => DELY[23].ACLR
RESET_N => DELY[24].ACLR
RESET_N => DELY[25].ACLR
RESET_N => DELY[26].ACLR
RESET_N => DELY[27].ACLR
RESET_N => DELY[28].ACLR
RESET_N => DELY[29].ACLR
RESET_N => DELY[30].ACLR
RESET_N => DELY[31].ACLR
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => WCNT[0]~reg0.ACLR
RESET_N => WCNT[1]~reg0.ACLR
RESET_N => WCNT[2]~reg0.ACLR
RESET_N => WCNT[3]~reg0.ACLR
RESET_N => WCNT[4]~reg0.ACLR
RESET_N => WCNT[5]~reg0.ACLR
RESET_N => WCNT[6]~reg0.ACLR
RESET_N => WCNT[7]~reg0.ACLR
RESET_N => W_WORD_GO~reg0.PRESET
RESET_N => R_GO.PRESET
RESET_N => W_POINTER_GO.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => I2C_SCL.IN1
RESET_N => I2C_SDA.IN1
RESET_N => R_VCM_DATA[15]~reg0.ENA
RESET_N => R_VCM_DATA[14]~reg0.ENA
RESET_N => R_VCM_DATA[13]~reg0.ENA
RESET_N => R_VCM_DATA[12]~reg0.ENA
RESET_N => R_VCM_DATA[11]~reg0.ENA
RESET_N => R_VCM_DATA[10]~reg0.ENA
RESET_N => R_VCM_DATA[9]~reg0.ENA
RESET_N => R_VCM_DATA[8]~reg0.ENA
RESET_N => R_VCM_DATA[7]~reg0.ENA
RESET_N => R_VCM_DATA[6]~reg0.ENA
RESET_N => R_VCM_DATA[5]~reg0.ENA
RESET_N => R_VCM_DATA[4]~reg0.ENA
RESET_N => R_VCM_DATA[3]~reg0.ENA
RESET_N => R_VCM_DATA[2]~reg0.ENA
RESET_N => R_VCM_DATA[1]~reg0.ENA
RESET_N => R_VCM_DATA[0]~reg0.ENA
TR_IN => always0.IN1
TR_IN => rTR_IN.DATAIN
TR_IN => rTR_IN.ADATA
RESET_SUB_N => ~NO_FANOUT~
CLK_50 => CLK_50.IN2
I2C_SCL <= I2C_SCL.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDA <> I2C_WRITE_WDATA:wrd.SDAI
I2C_SDA <> I2C_WRITE_PTR:wpt.SDAI
I2C_SDA <> I2C_READ_DATA:rd.SDAI
I2C_SDA <> I2C_SDA
INT_n => ~NO_FANOUT~
R_VCM_DATA[0] <= R_VCM_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[1] <= R_VCM_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[2] <= R_VCM_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[3] <= R_VCM_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[4] <= R_VCM_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[5] <= R_VCM_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[6] <= R_VCM_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[7] <= R_VCM_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[8] <= R_VCM_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[9] <= R_VCM_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[10] <= R_VCM_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[11] <= R_VCM_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[12] <= R_VCM_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[13] <= R_VCM_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[14] <= R_VCM_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_VCM_DATA[15] <= R_VCM_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VCM_DATA[0] => WORD_DATA.DATAB
VCM_DATA[0] => WORD_DATA.DATAB
VCM_DATA[1] => WORD_DATA.DATAB
VCM_DATA[1] => WORD_DATA.DATAB
VCM_DATA[2] => WORD_DATA.DATAB
VCM_DATA[2] => WORD_DATA.DATAB
VCM_DATA[3] => WORD_DATA.DATAB
VCM_DATA[3] => WORD_DATA.DATAB
VCM_DATA[4] => WORD_DATA.DATAB
VCM_DATA[4] => Equal3.IN19
VCM_DATA[4] => WORD_DATA.DATAB
VCM_DATA[5] => WORD_DATA.DATAB
VCM_DATA[5] => Equal3.IN18
VCM_DATA[5] => WORD_DATA.DATAB
VCM_DATA[6] => WORD_DATA.DATAB
VCM_DATA[6] => Equal3.IN17
VCM_DATA[6] => WORD_DATA.DATAB
VCM_DATA[7] => WORD_DATA.DATAB
VCM_DATA[7] => Equal3.IN16
VCM_DATA[7] => WORD_DATA.DATAB
VCM_DATA[8] => POINTER.DATAB
VCM_DATA[8] => Equal3.IN15
VCM_DATA[8] => POINTER.DATAB
VCM_DATA[9] => POINTER.DATAB
VCM_DATA[9] => Equal3.IN14
VCM_DATA[9] => POINTER.DATAB
VCM_DATA[10] => POINTER.DATAB
VCM_DATA[10] => Equal3.IN13
VCM_DATA[10] => POINTER.DATAB
VCM_DATA[11] => POINTER.DATAB
VCM_DATA[11] => Equal3.IN12
VCM_DATA[11] => POINTER.DATAB
VCM_DATA[12] => POINTER.DATAB
VCM_DATA[12] => Equal3.IN11
VCM_DATA[12] => POINTER.DATAB
VCM_DATA[13] => POINTER.DATAB
VCM_DATA[13] => Equal3.IN10
VCM_DATA[13] => POINTER.DATAB
VCM_DATA[14] => POINTER.DATAB
VCM_DATA[14] => POINTER.DATAB
VCM_DATA[15] => POINTER.DATAB
VCM_DATA[15] => POINTER.DATAB
CLK_400K <= CLK_400K.DB_MAX_OUTPUT_PORT_TYPE
I2C_LO0P <= I2C_LO0P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[0] <= WCNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[1] <= WCNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[2] <= WCNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[3] <= WCNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[4] <= WCNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[5] <= WCNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[6] <= WCNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCNT[7] <= WCNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[0] <= SLAVE_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[1] <= SLAVE_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[2] <= SLAVE_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[3] <= SLAVE_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[4] <= SLAVE_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[5] <= SLAVE_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[6] <= SLAVE_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
SLAVE_ADDR[7] <= SLAVE_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[0] <= WORD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[1] <= WORD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[2] <= WORD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[3] <= WORD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[4] <= WORD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[5] <= WORD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[6] <= WORD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
WORD_DATA[7] <= WORD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
POINTER[0] <= POINTER[0].DB_MAX_OUTPUT_PORT_TYPE
POINTER[1] <= POINTER[1].DB_MAX_OUTPUT_PORT_TYPE
POINTER[2] <= POINTER[2].DB_MAX_OUTPUT_PORT_TYPE
POINTER[3] <= POINTER[3].DB_MAX_OUTPUT_PORT_TYPE
POINTER[4] <= POINTER[4].DB_MAX_OUTPUT_PORT_TYPE
POINTER[5] <= POINTER[5].DB_MAX_OUTPUT_PORT_TYPE
POINTER[6] <= POINTER[6].DB_MAX_OUTPUT_PORT_TYPE
POINTER[7] <= POINTER[7].DB_MAX_OUTPUT_PORT_TYPE
W_WORD_END <= I2C_WRITE_WDATA:wrd.END_OK
W_WORD_GO <= W_WORD_GO.DB_MAX_OUTPUT_PORT_TYPE
WORD_ST[0] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[1] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[2] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[3] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[4] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[5] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[6] <= I2C_WRITE_WDATA:wrd.ST
WORD_ST[7] <= I2C_WRITE_WDATA:wrd.ST
WORD_CNT[0] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[1] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[2] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[3] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[4] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[5] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[6] <= I2C_WRITE_WDATA:wrd.CNT
WORD_CNT[7] <= I2C_WRITE_WDATA:wrd.CNT
WORD_BYTE[0] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[1] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[2] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[3] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[4] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[5] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[6] <= I2C_WRITE_WDATA:wrd.BYTE
WORD_BYTE[7] <= I2C_WRITE_WDATA:wrd.BYTE
R_DATA[0] <= I2C_READ_DATA:rd.DATA16
R_DATA[1] <= I2C_READ_DATA:rd.DATA16
R_DATA[2] <= I2C_READ_DATA:rd.DATA16
R_DATA[3] <= I2C_READ_DATA:rd.DATA16
R_DATA[4] <= I2C_READ_DATA:rd.DATA16
R_DATA[5] <= I2C_READ_DATA:rd.DATA16
R_DATA[6] <= I2C_READ_DATA:rd.DATA16
R_DATA[7] <= I2C_READ_DATA:rd.DATA16
R_DATA[8] <= I2C_READ_DATA:rd.DATA16
R_DATA[9] <= I2C_READ_DATA:rd.DATA16
R_DATA[10] <= I2C_READ_DATA:rd.DATA16
R_DATA[11] <= I2C_READ_DATA:rd.DATA16
R_DATA[12] <= I2C_READ_DATA:rd.DATA16
R_DATA[13] <= I2C_READ_DATA:rd.DATA16
R_DATA[14] <= I2C_READ_DATA:rd.DATA16
R_DATA[15] <= I2C_READ_DATA:rd.DATA16
SDAI_W <= I2C_WRITE_WDATA:wrd.SDAI_W
TR <= <GND>
I2C_SCL_O <= I2C_SCL_O.DB_MAX_OUTPUT_PORT_TYPE
TEST_MODE => always0.IN1
TEST_MODE => ST.DATAB


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1
CLK => CK_1HZ~reg0.CLK
CLK => CLK_DELAY[0].CLK
CLK => CLK_DELAY[1].CLK
CLK => CLK_DELAY[2].CLK
CLK => CLK_DELAY[3].CLK
CLK => CLK_DELAY[4].CLK
CLK => CLK_DELAY[5].CLK
CLK => CLK_DELAY[6].CLK
CLK => CLK_DELAY[7].CLK
CLK => CLK_DELAY[8].CLK
CLK => CLK_DELAY[9].CLK
CLK => CLK_DELAY[10].CLK
CLK => CLK_DELAY[11].CLK
CLK => CLK_DELAY[12].CLK
CLK => CLK_DELAY[13].CLK
CLK => CLK_DELAY[14].CLK
CLK => CLK_DELAY[15].CLK
CLK => CLK_DELAY[16].CLK
CLK => CLK_DELAY[17].CLK
CLK => CLK_DELAY[18].CLK
CLK => CLK_DELAY[19].CLK
CLK => CLK_DELAY[20].CLK
CLK => CLK_DELAY[21].CLK
CLK => CLK_DELAY[22].CLK
CLK => CLK_DELAY[23].CLK
CLK => CLK_DELAY[24].CLK
CLK => CLK_DELAY[25].CLK
CLK => CLK_DELAY[26].CLK
CLK => CLK_DELAY[27].CLK
CLK => CLK_DELAY[28].CLK
CLK => CLK_DELAY[29].CLK
CLK => CLK_DELAY[30].CLK
CLK => CLK_DELAY[31].CLK
CLK_FREQ[0] => ~NO_FANOUT~
CLK_FREQ[1] => LessThan0.IN32
CLK_FREQ[2] => LessThan0.IN31
CLK_FREQ[3] => LessThan0.IN30
CLK_FREQ[4] => LessThan0.IN29
CLK_FREQ[5] => LessThan0.IN28
CLK_FREQ[6] => LessThan0.IN27
CLK_FREQ[7] => LessThan0.IN26
CLK_FREQ[8] => LessThan0.IN25
CLK_FREQ[9] => LessThan0.IN24
CLK_FREQ[10] => LessThan0.IN23
CLK_FREQ[11] => LessThan0.IN22
CLK_FREQ[12] => LessThan0.IN21
CLK_FREQ[13] => LessThan0.IN20
CLK_FREQ[14] => LessThan0.IN19
CLK_FREQ[15] => LessThan0.IN18
CLK_FREQ[16] => LessThan0.IN17
CLK_FREQ[17] => LessThan0.IN16
CLK_FREQ[18] => LessThan0.IN15
CLK_FREQ[19] => LessThan0.IN14
CLK_FREQ[20] => LessThan0.IN13
CLK_FREQ[21] => LessThan0.IN12
CLK_FREQ[22] => LessThan0.IN11
CLK_FREQ[23] => LessThan0.IN10
CLK_FREQ[24] => LessThan0.IN9
CLK_FREQ[25] => LessThan0.IN8
CLK_FREQ[26] => LessThan0.IN7
CLK_FREQ[27] => LessThan0.IN6
CLK_FREQ[28] => LessThan0.IN5
CLK_FREQ[29] => LessThan0.IN4
CLK_FREQ[30] => LessThan0.IN3
CLK_FREQ[31] => LessThan0.IN2
CK_1HZ <= CK_1HZ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
LIGHT_INT => ~NO_FANOUT~
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN5
SLAVE_ADDRESS[2] => Selector24.IN5
SLAVE_ADDRESS[3] => Selector23.IN5
SLAVE_ADDRESS[4] => Selector22.IN5
SLAVE_ADDRESS[5] => Selector21.IN5
SLAVE_ADDRESS[6] => Selector20.IN5
SLAVE_ADDRESS[7] => Selector19.IN5
WDATA[0] => A.DATAB
WDATA[1] => A.DATAB
WDATA[2] => A.DATAB
WDATA[3] => A.DATAB
WDATA[4] => A.DATAB
WDATA[5] => A.DATAB
WDATA[6] => A.DATAB
WDATA[7] => A.DATAB
WDATA[8] => A.DATAB
WDATA[9] => A.DATAB
WDATA[10] => A.DATAB
WDATA[11] => A.DATAB
WDATA[12] => A.DATAB
WDATA[13] => A.DATAB
WDATA[14] => A.DATAB
WDATA[15] => A.DATAB
SDAI => SDAI_W.DATAIN
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDAI_W <= SDAI.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_NUM[0] => Equal0.IN15
BYTE_NUM[1] => Equal0.IN14
BYTE_NUM[2] => Equal0.IN13
BYTE_NUM[3] => Equal0.IN12
BYTE_NUM[4] => Equal0.IN11
BYTE_NUM[5] => Equal0.IN10
BYTE_NUM[6] => Equal0.IN9
BYTE_NUM[7] => Equal0.IN8


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => A[0].ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
RESET_N => DELY[0].ENA
RESET_N => A[8].ENA
RESET_N => A[7].ENA
RESET_N => A[6].ENA
RESET_N => A[5].ENA
RESET_N => A[4].ENA
RESET_N => A[3].ENA
RESET_N => A[2].ENA
RESET_N => A[1].ENA
PT_CK => A[0].CLK
PT_CK => A[1].CLK
PT_CK => A[2].CLK
PT_CK => A[3].CLK
PT_CK => A[4].CLK
PT_CK => A[5].CLK
PT_CK => A[6].CLK
PT_CK => A[7].CLK
PT_CK => A[8].CLK
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
POINTER[0] => A.DATAB
POINTER[1] => A.DATAB
POINTER[2] => A.DATAB
POINTER[3] => A.DATAB
POINTER[4] => A.DATAB
POINTER[5] => A.DATAB
POINTER[6] => A.DATAB
POINTER[7] => A.DATAB
POINTER[8] => A.DATAB
POINTER[9] => A.DATAB
POINTER[10] => A.DATAB
POINTER[11] => A.DATAB
POINTER[12] => A.DATAB
POINTER[13] => A.DATAB
POINTER[14] => A.DATAB
POINTER[15] => A.DATAB
SLAVE_ADDRESS[0] => Selector33.IN5
SLAVE_ADDRESS[1] => Selector32.IN5
SLAVE_ADDRESS[2] => Selector31.IN5
SLAVE_ADDRESS[3] => Selector30.IN5
SLAVE_ADDRESS[4] => Selector29.IN5
SLAVE_ADDRESS[5] => Selector28.IN5
SLAVE_ADDRESS[6] => Selector27.IN5
SLAVE_ADDRESS[7] => Selector26.IN5
SDAI => SCLO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE_END[0] => Equal0.IN15
BYTE_END[1] => Equal0.IN14
BYTE_END[2] => Equal0.IN13
BYTE_END[3] => Equal0.IN12
BYTE_END[4] => Equal0.IN11
BYTE_END[5] => Equal0.IN10
BYTE_END[6] => Equal0.IN9
BYTE_END[7] => Equal0.IN8


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd
RESET_N => DATA16[0]~reg0.ACLR
RESET_N => DATA16[1]~reg0.ACLR
RESET_N => DATA16[2]~reg0.ACLR
RESET_N => DATA16[3]~reg0.ACLR
RESET_N => DATA16[4]~reg0.ACLR
RESET_N => DATA16[5]~reg0.ACLR
RESET_N => DATA16[6]~reg0.ACLR
RESET_N => DATA16[7]~reg0.ACLR
RESET_N => DATA16[8]~reg0.ACLR
RESET_N => DATA16[9]~reg0.ACLR
RESET_N => DATA16[10]~reg0.ACLR
RESET_N => DATA16[11]~reg0.ACLR
RESET_N => DATA16[12]~reg0.ACLR
RESET_N => DATA16[13]~reg0.ACLR
RESET_N => DATA16[14]~reg0.ACLR
RESET_N => DATA16[15]~reg0.ACLR
RESET_N => BYTE[0]~reg0.ACLR
RESET_N => BYTE[1]~reg0.ACLR
RESET_N => BYTE[2]~reg0.ACLR
RESET_N => BYTE[3]~reg0.ACLR
RESET_N => BYTE[4]~reg0.ACLR
RESET_N => BYTE[5]~reg0.ACLR
RESET_N => BYTE[6]~reg0.ACLR
RESET_N => BYTE[7]~reg0.ACLR
RESET_N => END_OK~reg0.PRESET
RESET_N => CNT[0]~reg0.ACLR
RESET_N => CNT[1]~reg0.ACLR
RESET_N => CNT[2]~reg0.ACLR
RESET_N => CNT[3]~reg0.ACLR
RESET_N => CNT[4]~reg0.ACLR
RESET_N => CNT[5]~reg0.ACLR
RESET_N => CNT[6]~reg0.ACLR
RESET_N => CNT[7]~reg0.ACLR
RESET_N => ACK_OK~reg0.ACLR
RESET_N => SCLO~reg0.PRESET
RESET_N => SDAO~reg0.PRESET
RESET_N => ST[0]~reg0.ACLR
RESET_N => ST[1]~reg0.ACLR
RESET_N => ST[2]~reg0.ACLR
RESET_N => ST[3]~reg0.ACLR
RESET_N => ST[4]~reg0.ACLR
RESET_N => ST[5]~reg0.ACLR
RESET_N => ST[6]~reg0.ACLR
RESET_N => ST[7]~reg0.ACLR
RESET_N => DELY[0].ENA
RESET_N => A[8]~reg0.ENA
RESET_N => A[7]~reg0.ENA
RESET_N => A[6]~reg0.ENA
RESET_N => A[5]~reg0.ENA
RESET_N => A[4]~reg0.ENA
RESET_N => A[3]~reg0.ENA
RESET_N => A[2]~reg0.ENA
RESET_N => A[1]~reg0.ENA
RESET_N => A[0]~reg0.ENA
RESET_N => DELY[7].ENA
RESET_N => DELY[6].ENA
RESET_N => DELY[5].ENA
RESET_N => DELY[4].ENA
RESET_N => DELY[3].ENA
RESET_N => DELY[2].ENA
RESET_N => DELY[1].ENA
PT_CK => DELY[0].CLK
PT_CK => DELY[1].CLK
PT_CK => DELY[2].CLK
PT_CK => DELY[3].CLK
PT_CK => DELY[4].CLK
PT_CK => DELY[5].CLK
PT_CK => DELY[6].CLK
PT_CK => DELY[7].CLK
PT_CK => A[0]~reg0.CLK
PT_CK => A[1]~reg0.CLK
PT_CK => A[2]~reg0.CLK
PT_CK => A[3]~reg0.CLK
PT_CK => A[4]~reg0.CLK
PT_CK => A[5]~reg0.CLK
PT_CK => A[6]~reg0.CLK
PT_CK => A[7]~reg0.CLK
PT_CK => A[8]~reg0.CLK
PT_CK => DATA16[0]~reg0.CLK
PT_CK => DATA16[1]~reg0.CLK
PT_CK => DATA16[2]~reg0.CLK
PT_CK => DATA16[3]~reg0.CLK
PT_CK => DATA16[4]~reg0.CLK
PT_CK => DATA16[5]~reg0.CLK
PT_CK => DATA16[6]~reg0.CLK
PT_CK => DATA16[7]~reg0.CLK
PT_CK => DATA16[8]~reg0.CLK
PT_CK => DATA16[9]~reg0.CLK
PT_CK => DATA16[10]~reg0.CLK
PT_CK => DATA16[11]~reg0.CLK
PT_CK => DATA16[12]~reg0.CLK
PT_CK => DATA16[13]~reg0.CLK
PT_CK => DATA16[14]~reg0.CLK
PT_CK => DATA16[15]~reg0.CLK
PT_CK => BYTE[0]~reg0.CLK
PT_CK => BYTE[1]~reg0.CLK
PT_CK => BYTE[2]~reg0.CLK
PT_CK => BYTE[3]~reg0.CLK
PT_CK => BYTE[4]~reg0.CLK
PT_CK => BYTE[5]~reg0.CLK
PT_CK => BYTE[6]~reg0.CLK
PT_CK => BYTE[7]~reg0.CLK
PT_CK => END_OK~reg0.CLK
PT_CK => CNT[0]~reg0.CLK
PT_CK => CNT[1]~reg0.CLK
PT_CK => CNT[2]~reg0.CLK
PT_CK => CNT[3]~reg0.CLK
PT_CK => CNT[4]~reg0.CLK
PT_CK => CNT[5]~reg0.CLK
PT_CK => CNT[6]~reg0.CLK
PT_CK => CNT[7]~reg0.CLK
PT_CK => ACK_OK~reg0.CLK
PT_CK => SCLO~reg0.CLK
PT_CK => SDAO~reg0.CLK
PT_CK => ST[0]~reg0.CLK
PT_CK => ST[1]~reg0.CLK
PT_CK => ST[2]~reg0.CLK
PT_CK => ST[3]~reg0.CLK
PT_CK => ST[4]~reg0.CLK
PT_CK => ST[5]~reg0.CLK
PT_CK => ST[6]~reg0.CLK
PT_CK => ST[7]~reg0.CLK
SLAVE_ADDRESS[0] => Selector26.IN5
SLAVE_ADDRESS[1] => Selector25.IN3
SLAVE_ADDRESS[2] => Selector24.IN3
SLAVE_ADDRESS[3] => Selector23.IN3
SLAVE_ADDRESS[4] => Selector22.IN3
SLAVE_ADDRESS[5] => Selector21.IN3
SLAVE_ADDRESS[6] => Selector20.IN3
SLAVE_ADDRESS[7] => Selector19.IN3
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
GO => ST.OUTPUTSELECT
SDAI => DATA16.DATAB
SDAI => SDAO.OUTPUTSELECT
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => ST.DATAB
SDAI => SCLO.DATAB
SDAI => ACK_OK.DATAB
SDAO <= SDAO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLO <= SCLO~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_OK <= END_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[0] <= DATA16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[1] <= DATA16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[2] <= DATA16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[3] <= DATA16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[4] <= DATA16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[5] <= DATA16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[6] <= DATA16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[7] <= DATA16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[8] <= DATA16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[9] <= DATA16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[10] <= DATA16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[11] <= DATA16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[12] <= DATA16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[13] <= DATA16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[14] <= DATA16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA16[15] <= DATA16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[0] <= ST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[1] <= ST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[2] <= ST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[3] <= ST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[4] <= ST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[5] <= ST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[6] <= ST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST[7] <= ST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK_OK <= ACK_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[0] <= CNT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[1] <= CNT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[2] <= CNT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[3] <= CNT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[4] <= CNT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[5] <= CNT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[6] <= CNT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CNT[7] <= CNT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[0] <= BYTE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[1] <= BYTE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[2] <= BYTE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[3] <= BYTE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[4] <= BYTE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[5] <= BYTE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[6] <= BYTE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BYTE[7] <= BYTE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
END_BYTE[0] => Equal2.IN15
END_BYTE[0] => LessThan0.IN16
END_BYTE[1] => Equal2.IN14
END_BYTE[1] => LessThan0.IN15
END_BYTE[2] => Equal2.IN13
END_BYTE[2] => LessThan0.IN14
END_BYTE[3] => Equal2.IN12
END_BYTE[3] => LessThan0.IN13
END_BYTE[4] => Equal2.IN11
END_BYTE[4] => LessThan0.IN12
END_BYTE[5] => Equal2.IN10
END_BYTE[5] => LessThan0.IN11
END_BYTE[6] => Equal2.IN9
END_BYTE[6] => LessThan0.IN10
END_BYTE[7] => Equal2.IN8
END_BYTE[7] => LessThan0.IN9


|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY
CLK => READY~reg0.CLK
CLK => DELAY[0].CLK
CLK => DELAY[1].CLK
CLK => DELAY[2].CLK
CLK => DELAY[3].CLK
CLK => DELAY[4].CLK
CLK => DELAY[5].CLK
CLK => DELAY[6].CLK
CLK => DELAY[7].CLK
CLK => DELAY[8].CLK
CLK => DELAY[9].CLK
CLK => DELAY[10].CLK
CLK => DELAY[11].CLK
CLK => DELAY[12].CLK
CLK => DELAY[13].CLK
CLK => DELAY[14].CLK
CLK => DELAY[15].CLK
CLK => DELAY[16].CLK
CLK => DELAY[17].CLK
CLK => DELAY[18].CLK
CLK => DELAY[19].CLK
CLK => DELAY[20].CLK
CLK => DELAY[21].CLK
CLK => DELAY[22].CLK
CLK => DELAY[23].CLK
CLK => DELAY[24].CLK
CLK => DELAY[25].CLK
CLK => DELAY[26].CLK
CLK => DELAY[27].CLK
CLK => DELAY[28].CLK
CLK => DELAY[29].CLK
CLK => DELAY[30].CLK
CLK => DELAY[31].CLK
READY <= READY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SOC_D8M_RTL|VGA_Controller:u1
iCLK => V_Cont[0]~reg0.CLK
iCLK => V_Cont[1]~reg0.CLK
iCLK => V_Cont[2]~reg0.CLK
iCLK => V_Cont[3]~reg0.CLK
iCLK => V_Cont[4]~reg0.CLK
iCLK => V_Cont[5]~reg0.CLK
iCLK => V_Cont[6]~reg0.CLK
iCLK => V_Cont[7]~reg0.CLK
iCLK => V_Cont[8]~reg0.CLK
iCLK => V_Cont[9]~reg0.CLK
iCLK => V_Cont[10]~reg0.CLK
iCLK => V_Cont[11]~reg0.CLK
iCLK => V_Cont[12]~reg0.CLK
iCLK => H_Cont[0]~reg0.CLK
iCLK => H_Cont[1]~reg0.CLK
iCLK => H_Cont[2]~reg0.CLK
iCLK => H_Cont[3]~reg0.CLK
iCLK => H_Cont[4]~reg0.CLK
iCLK => H_Cont[5]~reg0.CLK
iCLK => H_Cont[6]~reg0.CLK
iCLK => H_Cont[7]~reg0.CLK
iCLK => H_Cont[8]~reg0.CLK
iCLK => H_Cont[9]~reg0.CLK
iCLK => H_Cont[10]~reg0.CLK
iCLK => H_Cont[11]~reg0.CLK
iCLK => H_Cont[12]~reg0.CLK
iRST_N => H_Cont[0]~reg0.ACLR
iRST_N => H_Cont[1]~reg0.ACLR
iRST_N => H_Cont[2]~reg0.ACLR
iRST_N => H_Cont[3]~reg0.ACLR
iRST_N => H_Cont[4]~reg0.ACLR
iRST_N => H_Cont[5]~reg0.ACLR
iRST_N => H_Cont[6]~reg0.ACLR
iRST_N => H_Cont[7]~reg0.ACLR
iRST_N => H_Cont[8]~reg0.ACLR
iRST_N => H_Cont[9]~reg0.ACLR
iRST_N => H_Cont[10]~reg0.ACLR
iRST_N => H_Cont[11]~reg0.ACLR
iRST_N => H_Cont[12]~reg0.ACLR
iRST_N => V_Cont[0]~reg0.ACLR
iRST_N => V_Cont[1]~reg0.ACLR
iRST_N => V_Cont[2]~reg0.ACLR
iRST_N => V_Cont[3]~reg0.ACLR
iRST_N => V_Cont[4]~reg0.ACLR
iRST_N => V_Cont[5]~reg0.ACLR
iRST_N => V_Cont[6]~reg0.ACLR
iRST_N => V_Cont[7]~reg0.ACLR
iRST_N => V_Cont[8]~reg0.ACLR
iRST_N => V_Cont[9]~reg0.ACLR
iRST_N => V_Cont[10]~reg0.ACLR
iRST_N => V_Cont[11]~reg0.ACLR
iRST_N => V_Cont[12]~reg0.ACLR
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
oRequest <= oRequest.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[0] <= H_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[1] <= H_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[2] <= H_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[3] <= H_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[4] <= H_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[5] <= H_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[6] <= H_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[7] <= H_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[8] <= H_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[9] <= H_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[10] <= H_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[11] <= H_Cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Cont[12] <= H_Cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[0] <= V_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[1] <= V_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[2] <= V_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[3] <= V_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[4] <= V_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[5] <= V_Cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[6] <= V_Cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[7] <= V_Cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[8] <= V_Cont[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[9] <= V_Cont[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[10] <= V_Cont[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[11] <= V_Cont[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_Cont[12] <= V_Cont[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


