
nucleo-l432-adc-lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007654  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001464  080077e4  080077e4  000177e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c48  08008c48  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08008c48  08008c48  00018c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c50  08008c50  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c50  08008c50  00018c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c54  08008c54  00018c54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08008c58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b4c  20000060  08008cb8  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20003bac  08008cb8  00023bac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001acd9  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036ee  00000000  00000000  0003adac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001608  00000000  00000000  0003e4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001115  00000000  00000000  0003faa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024840  00000000  00000000  00040bbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b400  00000000  00000000  000653fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ded2b  00000000  00000000  000807fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006228  00000000  00000000  0015f528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00165750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080077cc 	.word	0x080077cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	080077cc 	.word	0x080077cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <init_bt>:
#include <string.h>
#include "bt.h"

UART_HandleTypeDef* bt_uart_hal;

void init_bt(UART_HandleTypeDef* uart) {
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  bt_uart_hal = uart;
 8000584:	4a04      	ldr	r2, [pc, #16]	; (8000598 <init_bt+0x1c>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6013      	str	r3, [r2, #0]
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	2000007c 	.word	0x2000007c

0800059c <bt_send>:

void bt_send(char* message) {
 800059c:	b590      	push	{r4, r7, lr}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(bt_uart_hal, (uint8_t*) message, strlen(message), 100);
 80005a4:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <bt_send+0x28>)
 80005a6:	681c      	ldr	r4, [r3, #0]
 80005a8:	6878      	ldr	r0, [r7, #4]
 80005aa:	f7ff fe11 	bl	80001d0 <strlen>
 80005ae:	4603      	mov	r3, r0
 80005b0:	b29a      	uxth	r2, r3
 80005b2:	2364      	movs	r3, #100	; 0x64
 80005b4:	6879      	ldr	r1, [r7, #4]
 80005b6:	4620      	mov	r0, r4
 80005b8:	f005 ff90 	bl	80064dc <HAL_UART_Transmit>
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd90      	pop	{r4, r7, pc}
 80005c4:	2000007c 	.word	0x2000007c

080005c8 <init_display>:

void init_display(SPI_HandleTypeDef* spi,
    TIM_HandleTypeDef* timer,
    ADC_HandleTypeDef* adc,
    UART_HandleTypeDef* uart,
    UART_HandleTypeDef* uart_bt) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b092      	sub	sp, #72	; 0x48
 80005cc:	af0a      	add	r7, sp, #40	; 0x28
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
 80005d4:	603b      	str	r3, [r7, #0]
  timer_hal = timer;
 80005d6:	4a2d      	ldr	r2, [pc, #180]	; (800068c <init_display+0xc4>)
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	6013      	str	r3, [r2, #0]
  uart_hal = uart;
 80005dc:	4a2c      	ldr	r2, [pc, #176]	; (8000690 <init_display+0xc8>)
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	6013      	str	r3, [r2, #0]

  init_bt(uart_bt);
 80005e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80005e4:	f7ff ffca 	bl	800057c <init_bt>
  bt_send("max voltage: 3300\r\n");
 80005e8:	482a      	ldr	r0, [pc, #168]	; (8000694 <init_display+0xcc>)
 80005ea:	f7ff ffd7 	bl	800059c <bt_send>
  bt_send("data rate: 250\r\n");
 80005ee:	482a      	ldr	r0, [pc, #168]	; (8000698 <init_display+0xd0>)
 80005f0:	f7ff ffd4 	bl	800059c <bt_send>

  ili9341_lcd = ili9341_new(
 80005f4:	2301      	movs	r3, #1
 80005f6:	9309      	str	r3, [sp, #36]	; 0x24
 80005f8:	2301      	movs	r3, #1
 80005fa:	9308      	str	r3, [sp, #32]
 80005fc:	2340      	movs	r3, #64	; 0x40
 80005fe:	9307      	str	r3, [sp, #28]
 8000600:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000604:	9306      	str	r3, [sp, #24]
 8000606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800060a:	9305      	str	r3, [sp, #20]
 800060c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000610:	9304      	str	r3, [sp, #16]
 8000612:	2301      	movs	r3, #1
 8000614:	9303      	str	r3, [sp, #12]
 8000616:	2340      	movs	r3, #64	; 0x40
 8000618:	9302      	str	r3, [sp, #8]
 800061a:	4b20      	ldr	r3, [pc, #128]	; (800069c <init_display+0xd4>)
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	2301      	movs	r3, #1
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	4b1e      	ldr	r3, [pc, #120]	; (800069c <init_display+0xd4>)
 8000624:	2280      	movs	r2, #128	; 0x80
 8000626:	491d      	ldr	r1, [pc, #116]	; (800069c <init_display+0xd4>)
 8000628:	68f8      	ldr	r0, [r7, #12]
 800062a:	f000 f96d 	bl	8000908 <ili9341_new>
 800062e:	4603      	mov	r3, r0
 8000630:	4a1b      	ldr	r2, [pc, #108]	; (80006a0 <init_display+0xd8>)
 8000632:	6013      	str	r3, [r2, #0]
          isoLandscape,
          TOUCH_CS_GPIO_Port,  TOUCH_CS_Pin,
          TOUCH_IRQ_GPIO_Port, TOUCH_IRQ_Pin,
          itsSupported,
          itnNormalized);
  ili9341_spi_tft_select(ili9341_lcd);
 8000634:	4b1a      	ldr	r3, [pc, #104]	; (80006a0 <init_display+0xd8>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4618      	mov	r0, r3
 800063a:	f000 fa7f 	bl	8000b3c <ili9341_spi_tft_select>
  ili9341_fill_screen(ili9341_lcd, ILI9341_BLACK);
 800063e:	4b18      	ldr	r3, [pc, #96]	; (80006a0 <init_display+0xd8>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a18      	ldr	r2, [pc, #96]	; (80006a4 <init_display+0xdc>)
 8000644:	8812      	ldrh	r2, [r2, #0]
 8000646:	4611      	mov	r1, r2
 8000648:	4618      	mov	r0, r3
 800064a:	f000 ffdd 	bl	8001608 <ili9341_fill_screen>

  ili9341_text_attr_t attr;
  attr.bg_color = ILI9341_BLACK;
 800064e:	4b15      	ldr	r3, [pc, #84]	; (80006a4 <init_display+0xdc>)
 8000650:	881b      	ldrh	r3, [r3, #0]
 8000652:	837b      	strh	r3, [r7, #26]
  attr.fg_color = ILI9341_LIGHTGREY;
 8000654:	4b14      	ldr	r3, [pc, #80]	; (80006a8 <init_display+0xe0>)
 8000656:	881b      	ldrh	r3, [r3, #0]
 8000658:	833b      	strh	r3, [r7, #24]
  attr.font = &ili9341_font_16x26;
 800065a:	4b14      	ldr	r3, [pc, #80]	; (80006ac <init_display+0xe4>)
 800065c:	617b      	str	r3, [r7, #20]
  attr.origin_x = 120;
 800065e:	2378      	movs	r3, #120	; 0x78
 8000660:	83bb      	strh	r3, [r7, #28]
  attr.origin_y = 100;
 8000662:	2364      	movs	r3, #100	; 0x64
 8000664:	83fb      	strh	r3, [r7, #30]
  ili9341_draw_string(ili9341_lcd, attr, "ECG");
 8000666:	4b0e      	ldr	r3, [pc, #56]	; (80006a0 <init_display+0xd8>)
 8000668:	6818      	ldr	r0, [r3, #0]
 800066a:	4b11      	ldr	r3, [pc, #68]	; (80006b0 <init_display+0xe8>)
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	f107 0314 	add.w	r3, r7, #20
 8000672:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000674:	f001 f8c6 	bl	8001804 <ili9341_draw_string>

  HAL_ADC_Start_DMA(adc, (uint32_t*) dma_values, 1);
 8000678:	2201      	movs	r2, #1
 800067a:	490e      	ldr	r1, [pc, #56]	; (80006b4 <init_display+0xec>)
 800067c:	6878      	ldr	r0, [r7, #4]
 800067e:	f002 fac9 	bl	8002c14 <HAL_ADC_Start_DMA>
}
 8000682:	bf00      	nop
 8000684:	3720      	adds	r7, #32
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	20000080 	.word	0x20000080
 8000690:	20000084 	.word	0x20000084
 8000694:	080077e4 	.word	0x080077e4
 8000698:	080077f8 	.word	0x080077f8
 800069c:	48000400 	.word	0x48000400
 80006a0:	20000088 	.word	0x20000088
 80006a4:	08008bc6 	.word	0x08008bc6
 80006a8:	08008bc8 	.word	0x08008bc8
 80006ac:	08007878 	.word	0x08007878
 80006b0:	0800780c 	.word	0x0800780c
 80006b4:	2000008c 	.word	0x2000008c

080006b8 <translate_y>:

void printToUart(UART_HandleTypeDef *huart, char *msg) {
  HAL_UART_Transmit(huart, (uint8_t*) msg, strlen(msg), 100);
}

uint16_t translate_y(uint16_t value) {
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	80fb      	strh	r3, [r7, #6]
  return ili9341_lcd->screen_size.height - 1 - (value - min_y) * (float) ili9341_lcd->screen_size.height / (max_y - min_y);
 80006c2:	4b19      	ldr	r3, [pc, #100]	; (8000728 <translate_y+0x70>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	8bdb      	ldrh	r3, [r3, #30]
 80006c8:	3b01      	subs	r3, #1
 80006ca:	ee07 3a90 	vmov	s15, r3
 80006ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d2:	88fb      	ldrh	r3, [r7, #6]
 80006d4:	4a15      	ldr	r2, [pc, #84]	; (800072c <translate_y+0x74>)
 80006d6:	8812      	ldrh	r2, [r2, #0]
 80006d8:	1a9b      	subs	r3, r3, r2
 80006da:	ee07 3a90 	vmov	s15, r3
 80006de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80006e2:	4b11      	ldr	r3, [pc, #68]	; (8000728 <translate_y+0x70>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	8bdb      	ldrh	r3, [r3, #30]
 80006e8:	ee07 3a90 	vmov	s15, r3
 80006ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006f0:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80006f4:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <translate_y+0x78>)
 80006f6:	881b      	ldrh	r3, [r3, #0]
 80006f8:	461a      	mov	r2, r3
 80006fa:	4b0c      	ldr	r3, [pc, #48]	; (800072c <translate_y+0x74>)
 80006fc:	881b      	ldrh	r3, [r3, #0]
 80006fe:	1ad3      	subs	r3, r2, r3
 8000700:	ee07 3a90 	vmov	s15, r3
 8000704:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000708:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800070c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000710:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000714:	ee17 3a90 	vmov	r3, s15
 8000718:	b29b      	uxth	r3, r3
}
 800071a:	4618      	mov	r0, r3
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	20000088 	.word	0x20000088
 800072c:	20000000 	.word	0x20000000
 8000730:	20000002 	.word	0x20000002

08000734 <display_graph>:

void display_graph() {
 8000734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000738:	b09f      	sub	sp, #124	; 0x7c
 800073a:	af02      	add	r7, sp, #8
  if (fill_index > draw_index) {
 800073c:	4b51      	ldr	r3, [pc, #324]	; (8000884 <display_graph+0x150>)
 800073e:	881a      	ldrh	r2, [r3, #0]
 8000740:	4b51      	ldr	r3, [pc, #324]	; (8000888 <display_graph+0x154>)
 8000742:	881b      	ldrh	r3, [r3, #0]
 8000744:	429a      	cmp	r2, r3
 8000746:	d96b      	bls.n	8000820 <display_graph+0xec>
    int x = draw_index % ili9341_lcd->screen_size.width;
 8000748:	4b4f      	ldr	r3, [pc, #316]	; (8000888 <display_graph+0x154>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	4a4f      	ldr	r2, [pc, #316]	; (800088c <display_graph+0x158>)
 800074e:	6812      	ldr	r2, [r2, #0]
 8000750:	8b92      	ldrh	r2, [r2, #28]
 8000752:	fbb3 f1f2 	udiv	r1, r3, r2
 8000756:	fb01 f202 	mul.w	r2, r1, r2
 800075a:	1a9b      	subs	r3, r3, r2
 800075c:	b29b      	uxth	r3, r3
 800075e:	66bb      	str	r3, [r7, #104]	; 0x68
    ili9341_draw_line(ili9341_lcd, ILI9341_BLACK, x, 0, x, ili9341_lcd->screen_size.height - 1);
 8000760:	4b4a      	ldr	r3, [pc, #296]	; (800088c <display_graph+0x158>)
 8000762:	6818      	ldr	r0, [r3, #0]
 8000764:	4b4a      	ldr	r3, [pc, #296]	; (8000890 <display_graph+0x15c>)
 8000766:	8819      	ldrh	r1, [r3, #0]
 8000768:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800076a:	b21c      	sxth	r4, r3
 800076c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800076e:	b21b      	sxth	r3, r3
 8000770:	4a46      	ldr	r2, [pc, #280]	; (800088c <display_graph+0x158>)
 8000772:	6812      	ldr	r2, [r2, #0]
 8000774:	8bd2      	ldrh	r2, [r2, #30]
 8000776:	3a01      	subs	r2, #1
 8000778:	b292      	uxth	r2, r2
 800077a:	b212      	sxth	r2, r2
 800077c:	9201      	str	r2, [sp, #4]
 800077e:	9300      	str	r3, [sp, #0]
 8000780:	2300      	movs	r3, #0
 8000782:	4622      	mov	r2, r4
 8000784:	f000 fdc1 	bl	800130a <ili9341_draw_line>
    if (x == 0) {
 8000788:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800078a:	2b00      	cmp	r3, #0
 800078c:	d116      	bne.n	80007bc <display_graph+0x88>
      ili9341_draw_pixel(ili9341_lcd, ILI9341_LIGHTGREY, x, translate_y(raw_values[draw_index]));
 800078e:	4b3f      	ldr	r3, [pc, #252]	; (800088c <display_graph+0x158>)
 8000790:	681c      	ldr	r4, [r3, #0]
 8000792:	4b40      	ldr	r3, [pc, #256]	; (8000894 <display_graph+0x160>)
 8000794:	881d      	ldrh	r5, [r3, #0]
 8000796:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000798:	b21e      	sxth	r6, r3
 800079a:	4b3b      	ldr	r3, [pc, #236]	; (8000888 <display_graph+0x154>)
 800079c:	881b      	ldrh	r3, [r3, #0]
 800079e:	461a      	mov	r2, r3
 80007a0:	4b3d      	ldr	r3, [pc, #244]	; (8000898 <display_graph+0x164>)
 80007a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007a6:	4618      	mov	r0, r3
 80007a8:	f7ff ff86 	bl	80006b8 <translate_y>
 80007ac:	4603      	mov	r3, r0
 80007ae:	b21b      	sxth	r3, r3
 80007b0:	4632      	mov	r2, r6
 80007b2:	4629      	mov	r1, r5
 80007b4:	4620      	mov	r0, r4
 80007b6:	f000 fd50 	bl	800125a <ili9341_draw_pixel>
 80007ba:	e02a      	b.n	8000812 <display_graph+0xde>
    }
    else {
      ili9341_draw_line(ili9341_lcd, ILI9341_LIGHTGREY, x - 1, translate_y(raw_values[draw_index - 1]), x, translate_y(raw_values[draw_index]));
 80007bc:	4b33      	ldr	r3, [pc, #204]	; (800088c <display_graph+0x158>)
 80007be:	681d      	ldr	r5, [r3, #0]
 80007c0:	4b34      	ldr	r3, [pc, #208]	; (8000894 <display_graph+0x160>)
 80007c2:	881e      	ldrh	r6, [r3, #0]
 80007c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	3b01      	subs	r3, #1
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	fa0f f883 	sxth.w	r8, r3
 80007d0:	4b2d      	ldr	r3, [pc, #180]	; (8000888 <display_graph+0x154>)
 80007d2:	881b      	ldrh	r3, [r3, #0]
 80007d4:	3b01      	subs	r3, #1
 80007d6:	4a30      	ldr	r2, [pc, #192]	; (8000898 <display_graph+0x164>)
 80007d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ff6b 	bl	80006b8 <translate_y>
 80007e2:	4603      	mov	r3, r0
 80007e4:	fa0f f983 	sxth.w	r9, r3
 80007e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80007ea:	b21c      	sxth	r4, r3
 80007ec:	4b26      	ldr	r3, [pc, #152]	; (8000888 <display_graph+0x154>)
 80007ee:	881b      	ldrh	r3, [r3, #0]
 80007f0:	461a      	mov	r2, r3
 80007f2:	4b29      	ldr	r3, [pc, #164]	; (8000898 <display_graph+0x164>)
 80007f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ff5d 	bl	80006b8 <translate_y>
 80007fe:	4603      	mov	r3, r0
 8000800:	b21b      	sxth	r3, r3
 8000802:	9301      	str	r3, [sp, #4]
 8000804:	9400      	str	r4, [sp, #0]
 8000806:	464b      	mov	r3, r9
 8000808:	4642      	mov	r2, r8
 800080a:	4631      	mov	r1, r6
 800080c:	4628      	mov	r0, r5
 800080e:	f000 fd7c 	bl	800130a <ili9341_draw_line>
    }
    draw_index++;
 8000812:	4b1d      	ldr	r3, [pc, #116]	; (8000888 <display_graph+0x154>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	3301      	adds	r3, #1
 8000818:	b29a      	uxth	r2, r3
 800081a:	4b1b      	ldr	r3, [pc, #108]	; (8000888 <display_graph+0x154>)
 800081c:	801a      	strh	r2, [r3, #0]
      bt_send(message);
    }
    bt_send("setting state to 0\r\n");
    data_sent = true;
  }
}
 800081e:	e02b      	b.n	8000878 <display_graph+0x144>
  else if (fill_index == BUFFER_SIZE && !data_sent) {
 8000820:	4b18      	ldr	r3, [pc, #96]	; (8000884 <display_graph+0x150>)
 8000822:	881b      	ldrh	r3, [r3, #0]
 8000824:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000828:	d126      	bne.n	8000878 <display_graph+0x144>
 800082a:	4b1c      	ldr	r3, [pc, #112]	; (800089c <display_graph+0x168>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	f083 0301 	eor.w	r3, r3, #1
 8000832:	b2db      	uxtb	r3, r3
 8000834:	2b00      	cmp	r3, #0
 8000836:	d01f      	beq.n	8000878 <display_graph+0x144>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8000838:	2300      	movs	r3, #0
 800083a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800083c:	e012      	b.n	8000864 <display_graph+0x130>
      sprintf(message, "%lu: %d\r\n", time_buffer[i], raw_values[i]);
 800083e:	4a18      	ldr	r2, [pc, #96]	; (80008a0 <display_graph+0x16c>)
 8000840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000842:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000846:	4914      	ldr	r1, [pc, #80]	; (8000898 <display_graph+0x164>)
 8000848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800084a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800084e:	1d38      	adds	r0, r7, #4
 8000850:	4914      	ldr	r1, [pc, #80]	; (80008a4 <display_graph+0x170>)
 8000852:	f006 fbc3 	bl	8006fdc <siprintf>
      bt_send(message);
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff fe9f 	bl	800059c <bt_send>
    for (int i = 0; i < BUFFER_SIZE; i++) {
 800085e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000860:	3301      	adds	r3, #1
 8000862:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000866:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800086a:	dbe8      	blt.n	800083e <display_graph+0x10a>
    bt_send("setting state to 0\r\n");
 800086c:	480e      	ldr	r0, [pc, #56]	; (80008a8 <display_graph+0x174>)
 800086e:	f7ff fe95 	bl	800059c <bt_send>
    data_sent = true;
 8000872:	4b0a      	ldr	r3, [pc, #40]	; (800089c <display_graph+0x168>)
 8000874:	2201      	movs	r2, #1
 8000876:	701a      	strb	r2, [r3, #0]
}
 8000878:	bf00      	nop
 800087a:	3774      	adds	r7, #116	; 0x74
 800087c:	46bd      	mov	sp, r7
 800087e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000882:	bf00      	nop
 8000884:	20002f6c 	.word	0x20002f6c
 8000888:	20002f6e 	.word	0x20002f6e
 800088c:	20000088 	.word	0x20000088
 8000890:	08008bc6 	.word	0x08008bc6
 8000894:	08008bc8 	.word	0x08008bc8
 8000898:	2000008c 	.word	0x2000008c
 800089c:	20002f70 	.word	0x20002f70
 80008a0:	2000102c 	.word	0x2000102c
 80008a4:	08007810 	.word	0x08007810
 80008a8:	0800781c 	.word	0x0800781c

080008ac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  if (fill_index >= BUFFER_SIZE) {
 80008b4:	4b10      	ldr	r3, [pc, #64]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80008b6:	881b      	ldrh	r3, [r3, #0]
 80008b8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80008bc:	d217      	bcs.n	80008ee <HAL_TIM_PeriodElapsedCallback+0x42>
    return;
  }
  raw_values[fill_index] = dma_values[0];
 80008be:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80008c0:	881b      	ldrh	r3, [r3, #0]
 80008c2:	461a      	mov	r2, r3
 80008c4:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <HAL_TIM_PeriodElapsedCallback+0x50>)
 80008c6:	8819      	ldrh	r1, [r3, #0]
 80008c8:	4b0d      	ldr	r3, [pc, #52]	; (8000900 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80008ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  time_buffer[fill_index] = HAL_GetTick();
 80008ce:	4b0a      	ldr	r3, [pc, #40]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80008d0:	881b      	ldrh	r3, [r3, #0]
 80008d2:	461c      	mov	r4, r3
 80008d4:	f001 fe64 	bl	80025a0 <HAL_GetTick>
 80008d8:	4603      	mov	r3, r0
 80008da:	4a0a      	ldr	r2, [pc, #40]	; (8000904 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80008dc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  fill_index++;
 80008e0:	4b05      	ldr	r3, [pc, #20]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	3301      	adds	r3, #1
 80008e6:	b29a      	uxth	r2, r3
 80008e8:	4b03      	ldr	r3, [pc, #12]	; (80008f8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80008ea:	801a      	strh	r2, [r3, #0]
 80008ec:	e000      	b.n	80008f0 <HAL_TIM_PeriodElapsedCallback+0x44>
    return;
 80008ee:	bf00      	nop
}
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd90      	pop	{r4, r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20002f6c 	.word	0x20002f6c
 80008fc:	2000008c 	.word	0x2000008c
 8000900:	2000008c 	.word	0x2000008c
 8000904:	2000102c 	.word	0x2000102c

08000908 <ili9341_new>:
    GPIO_TypeDef *touch_select_port, uint16_t touch_select_pin,
    GPIO_TypeDef *touch_irq_port,    uint16_t touch_irq_pin,

    ili9341_touch_support_t   touch_support,
    ili9341_touch_normalize_t touch_normalize)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b09b      	sub	sp, #108	; 0x6c
 800090c:	af00      	add	r7, sp, #0
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	4613      	mov	r3, r2
 8000916:	80fb      	strh	r3, [r7, #6]
  ili9341_t *lcd = NULL;
 8000918:	2300      	movs	r3, #0
 800091a:	667b      	str	r3, [r7, #100]	; 0x64

  if (NULL != spi_hal) {
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	2b00      	cmp	r3, #0
 8000920:	f000 8107 	beq.w	8000b32 <ili9341_new+0x22a>

    if ( (NULL != reset_port)        && IS_GPIO_PIN(reset_pin)         &&
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	2b00      	cmp	r3, #0
 8000928:	f000 8103 	beq.w	8000b32 <ili9341_new+0x22a>
 800092c:	88fb      	ldrh	r3, [r7, #6]
 800092e:	2b00      	cmp	r3, #0
 8000930:	f000 80ff 	beq.w	8000b32 <ili9341_new+0x22a>
 8000934:	88fb      	ldrh	r3, [r7, #6]
 8000936:	0c1b      	lsrs	r3, r3, #16
 8000938:	041b      	lsls	r3, r3, #16
 800093a:	2b00      	cmp	r3, #0
 800093c:	f040 80f9 	bne.w	8000b32 <ili9341_new+0x22a>
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	2b00      	cmp	r3, #0
 8000944:	f000 80f5 	beq.w	8000b32 <ili9341_new+0x22a>
         (NULL != tft_select_port)   && IS_GPIO_PIN(tft_select_pin)    &&
 8000948:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800094c:	2b00      	cmp	r3, #0
 800094e:	f000 80f0 	beq.w	8000b32 <ili9341_new+0x22a>
 8000952:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8000956:	0c1b      	lsrs	r3, r3, #16
 8000958:	041b      	lsls	r3, r3, #16
 800095a:	2b00      	cmp	r3, #0
 800095c:	f040 80e9 	bne.w	8000b32 <ili9341_new+0x22a>
 8000960:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000962:	2b00      	cmp	r3, #0
 8000964:	f000 80e5 	beq.w	8000b32 <ili9341_new+0x22a>
         (NULL != data_command_port) && IS_GPIO_PIN(data_command_pin)  &&
 8000968:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800096c:	2b00      	cmp	r3, #0
 800096e:	f000 80e0 	beq.w	8000b32 <ili9341_new+0x22a>
 8000972:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8000976:	0c1b      	lsrs	r3, r3, #16
 8000978:	041b      	lsls	r3, r3, #16
 800097a:	2b00      	cmp	r3, #0
 800097c:	f040 80d9 	bne.w	8000b32 <ili9341_new+0x22a>
 8000980:	f997 3084 	ldrsb.w	r3, [r7, #132]	; 0x84
 8000984:	2b00      	cmp	r3, #0
 8000986:	f2c0 80d4 	blt.w	8000b32 <ili9341_new+0x22a>
         (orientation > isoNONE)     && (orientation < isoCOUNT)       ) {
 800098a:	f997 3084 	ldrsb.w	r3, [r7, #132]	; 0x84
 800098e:	2b03      	cmp	r3, #3
 8000990:	f300 80cf 	bgt.w	8000b32 <ili9341_new+0x22a>

      // we must either NOT support the touch interface, OR we must have valid
      // touch interface parameters
      if ( itsSupported != touch_support ||
 8000994:	f997 3098 	ldrsb.w	r3, [r7, #152]	; 0x98
 8000998:	2b01      	cmp	r3, #1
 800099a:	d121      	bne.n	80009e0 <ili9341_new+0xd8>
 800099c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	f000 80c6 	beq.w	8000b32 <ili9341_new+0x22a>
           ( (NULL != touch_select_port) && IS_GPIO_PIN(touch_select_pin) &&
 80009a6:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	f000 80c1 	beq.w	8000b32 <ili9341_new+0x22a>
 80009b0:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 80009b4:	0c1b      	lsrs	r3, r3, #16
 80009b6:	041b      	lsls	r3, r3, #16
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	f040 80ba 	bne.w	8000b32 <ili9341_new+0x22a>
 80009be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	f000 80b5 	beq.w	8000b32 <ili9341_new+0x22a>
             (NULL != touch_irq_port)    && IS_GPIO_PIN(touch_irq_pin)    )) {
 80009c8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	f000 80b0 	beq.w	8000b32 <ili9341_new+0x22a>
 80009d2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80009d6:	0c1b      	lsrs	r3, r3, #16
 80009d8:	041b      	lsls	r3, r3, #16
 80009da:	2b00      	cmp	r3, #0
 80009dc:	f040 80a9 	bne.w	8000b32 <ili9341_new+0x22a>

        if (NULL != (lcd = malloc(sizeof(ili9341_t)))) {
 80009e0:	2068      	movs	r0, #104	; 0x68
 80009e2:	f006 fa47 	bl	8006e74 <malloc>
 80009e6:	4603      	mov	r3, r0
 80009e8:	667b      	str	r3, [r7, #100]	; 0x64
 80009ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	f000 80a0 	beq.w	8000b32 <ili9341_new+0x22a>

          lcd->spi_hal              = spi_hal;
 80009f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009f4:	68fa      	ldr	r2, [r7, #12]
 80009f6:	601a      	str	r2, [r3, #0]

          lcd->reset_port           = reset_port;
 80009f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009fa:	68ba      	ldr	r2, [r7, #8]
 80009fc:	605a      	str	r2, [r3, #4]
          lcd->reset_pin            = reset_pin;
 80009fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a00:	88fa      	ldrh	r2, [r7, #6]
 8000a02:	811a      	strh	r2, [r3, #8]
          lcd->tft_select_port      = tft_select_port;
 8000a04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a06:	683a      	ldr	r2, [r7, #0]
 8000a08:	60da      	str	r2, [r3, #12]
          lcd->tft_select_pin       = tft_select_pin;
 8000a0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a0c:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8000a10:	821a      	strh	r2, [r3, #16]
          lcd->data_command_port    = data_command_port;
 8000a12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a14:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000a16:	615a      	str	r2, [r3, #20]
          lcd->data_command_pin     = data_command_pin;
 8000a18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a1a:	f8b7 2080 	ldrh.w	r2, [r7, #128]	; 0x80
 8000a1e:	831a      	strh	r2, [r3, #24]

          lcd->orientation          = orientation;
 8000a20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a22:	f897 2084 	ldrb.w	r2, [r7, #132]	; 0x84
 8000a26:	769a      	strb	r2, [r3, #26]
          lcd->screen_size          = ili9341_screen_size(orientation);
 8000a28:	6e7c      	ldr	r4, [r7, #100]	; 0x64
 8000a2a:	f997 3084 	ldrsb.w	r3, [r7, #132]	; 0x84
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 fb24 	bl	800107c <ili9341_screen_size>
 8000a34:	4603      	mov	r3, r0
 8000a36:	61e3      	str	r3, [r4, #28]

          if (touch_support) {
 8000a38:	f997 3098 	ldrsb.w	r3, [r7, #152]	; 0x98
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d03d      	beq.n	8000abc <ili9341_new+0x1b4>

            lcd->touch_select_port    = touch_select_port;
 8000a40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a42:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000a46:	621a      	str	r2, [r3, #32]
            lcd->touch_select_pin     = touch_select_pin;
 8000a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a4a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8000a4e:	849a      	strh	r2, [r3, #36]	; 0x24
            lcd->touch_irq_port       = touch_irq_port;
 8000a50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a52:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000a56:	629a      	str	r2, [r3, #40]	; 0x28
            lcd->touch_irq_pin        = touch_irq_pin;
 8000a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a5a:	f8b7 2094 	ldrh.w	r2, [r7, #148]	; 0x94
 8000a5e:	859a      	strh	r2, [r3, #44]	; 0x2c

            lcd->touch_support        = touch_support;
 8000a60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a62:	f897 2098 	ldrb.w	r2, [r7, #152]	; 0x98
 8000a66:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
            lcd->touch_normalize      = touch_normalize;
 8000a6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a6c:	f897 209c 	ldrb.w	r2, [r7, #156]	; 0x9c
 8000a70:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
            lcd->touch_coordinate     = (ili9341_two_dimension_t){ {0U}, {0U} };
 8000a74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a76:	2200      	movs	r2, #0
 8000a78:	861a      	strh	r2, [r3, #48]	; 0x30
 8000a7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	865a      	strh	r2, [r3, #50]	; 0x32
            lcd->touch_calibration    = itcNONE;
 8000a80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a82:	22ff      	movs	r2, #255	; 0xff
 8000a84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            lcd->touch_scalar         = (ili9341_scalar_calibrator_t){ {{0U}, {0U}}, {{0U}, {0U}} };
 8000a88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a8a:	3336      	adds	r3, #54	; 0x36
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
            lcd->touch_3point         = (ili9341_3point_calibrator_t){ {{0U}, {0U}}, 0, 0, 0.0F, 0.0F, 0.0F, 0.0F };
 8000a92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a94:	3340      	adds	r3, #64	; 0x40
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
 8000a9e:	60da      	str	r2, [r3, #12]
 8000aa0:	611a      	str	r2, [r3, #16]
 8000aa2:	615a      	str	r2, [r3, #20]
 8000aa4:	619a      	str	r2, [r3, #24]

            lcd->touch_pressed        = itpNotPressed;
 8000aa6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            lcd->touch_pressed_begin  = NULL;
 8000aae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	661a      	str	r2, [r3, #96]	; 0x60
            lcd->touch_pressed_end    = NULL;
 8000ab4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	665a      	str	r2, [r3, #100]	; 0x64
 8000aba:	e037      	b.n	8000b2c <ili9341_new+0x224>

          } else {

            lcd->touch_select_port    = NULL;
 8000abc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000abe:	2200      	movs	r2, #0
 8000ac0:	621a      	str	r2, [r3, #32]
            lcd->touch_select_pin     = 0;
 8000ac2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	849a      	strh	r2, [r3, #36]	; 0x24
            lcd->touch_irq_port       = NULL;
 8000ac8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000aca:	2200      	movs	r2, #0
 8000acc:	629a      	str	r2, [r3, #40]	; 0x28
            lcd->touch_irq_pin        = 0;
 8000ace:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	859a      	strh	r2, [r3, #44]	; 0x2c

            lcd->touch_support        = touch_support;
 8000ad4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ad6:	f897 2098 	ldrb.w	r2, [r7, #152]	; 0x98
 8000ada:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
            lcd->touch_normalize      = itnNONE;
 8000ade:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ae0:	22ff      	movs	r2, #255	; 0xff
 8000ae2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
            lcd->touch_coordinate     = (ili9341_two_dimension_t){ {0U}, {0U} };
 8000ae6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ae8:	2200      	movs	r2, #0
 8000aea:	861a      	strh	r2, [r3, #48]	; 0x30
 8000aec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000aee:	2200      	movs	r2, #0
 8000af0:	865a      	strh	r2, [r3, #50]	; 0x32
            lcd->touch_calibration    = itcNONE;
 8000af2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000af4:	22ff      	movs	r2, #255	; 0xff
 8000af6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            lcd->touch_scalar         = (ili9341_scalar_calibrator_t){ {{0U}, {0U}}, {{0U}, {0U}} };
 8000afa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000afc:	3336      	adds	r3, #54	; 0x36
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
            lcd->touch_3point         = (ili9341_3point_calibrator_t){ {{0U}, {0U}}, 0, 0, 0.0F, 0.0F, 0.0F, 0.0F };
 8000b04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000b06:	3340      	adds	r3, #64	; 0x40
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
 8000b14:	615a      	str	r2, [r3, #20]
 8000b16:	619a      	str	r2, [r3, #24]

            lcd->touch_pressed        = itpNONE;
 8000b18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000b1a:	22ff      	movs	r2, #255	; 0xff
 8000b1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            lcd->touch_pressed_begin  = NULL;
 8000b20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000b22:	2200      	movs	r2, #0
 8000b24:	661a      	str	r2, [r3, #96]	; 0x60
            lcd->touch_pressed_end    = NULL;
 8000b26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000b28:	2200      	movs	r2, #0
 8000b2a:	665a      	str	r2, [r3, #100]	; 0x64
          }

          ili9341_initialize(lcd);
 8000b2c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8000b2e:	f000 f945 	bl	8000dbc <ili9341_initialize>
        }
      }
    }
  }

  return lcd;
 8000b32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	376c      	adds	r7, #108	; 0x6c
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd90      	pop	{r4, r7, pc}

08000b3c <ili9341_spi_tft_select>:
              * (touch_a_x * touch_b_y - touch_b_x * touch_a_y) ) )
      ) / delta + 0.5;
}

void ili9341_spi_tft_select(ili9341_t *lcd)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  // clear bit indicates the TFT is -active- slave SPI device
  HAL_GPIO_WritePin(lcd->tft_select_port, lcd->tft_select_pin, __GPIO_PIN_CLR__);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	68d8      	ldr	r0, [r3, #12]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	8a1b      	ldrh	r3, [r3, #16]
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	4619      	mov	r1, r3
 8000b50:	f003 fa80 	bl	8004054 <HAL_GPIO_WritePin>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <ili9341_spi_tft_release>:

void ili9341_spi_tft_release(ili9341_t *lcd)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  // set bit indicates the TFT is -inactive- slave SPI device
  HAL_GPIO_WritePin(lcd->tft_select_port, lcd->tft_select_pin, __GPIO_PIN_SET__);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	68d8      	ldr	r0, [r3, #12]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	8a1b      	ldrh	r3, [r3, #16]
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	4619      	mov	r1, r3
 8000b70:	f003 fa70 	bl	8004054 <HAL_GPIO_WritePin>
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <ili9341_spi_touch_select>:

void ili9341_spi_touch_select(ili9341_t *lcd)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  // clear bit indicates the touch screen is -active- slave SPI device
  HAL_GPIO_WritePin(lcd->touch_select_port, lcd->touch_select_pin, __GPIO_PIN_CLR__);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6a18      	ldr	r0, [r3, #32]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f003 fa60 	bl	8004054 <HAL_GPIO_WritePin>
}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <ili9341_spi_touch_release>:

void ili9341_spi_touch_release(ili9341_t *lcd)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  // set bit indicates the touch screen is -inactive- slave SPI device
  HAL_GPIO_WritePin(lcd->touch_select_port, lcd->touch_select_pin, __GPIO_PIN_SET__);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6a18      	ldr	r0, [r3, #32]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000bac:	2201      	movs	r2, #1
 8000bae:	4619      	mov	r1, r3
 8000bb0:	f003 fa50 	bl	8004054 <HAL_GPIO_WritePin>
}
 8000bb4:	bf00      	nop
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <ili9341_spi_slave_select>:

void ili9341_spi_slave_select(ili9341_t *lcd,
    ili9341_spi_slave_t spi_slave)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	70fb      	strb	r3, [r7, #3]
  switch (spi_slave) {
 8000bc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d002      	beq.n	8000bd6 <ili9341_spi_slave_select+0x1a>
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d004      	beq.n	8000bde <ili9341_spi_slave_select+0x22>
    case issDisplayTFT:  ili9341_spi_tft_select(lcd);   break;
    case issTouchScreen: ili9341_spi_touch_select(lcd); break;
    default: break;
 8000bd4:	e007      	b.n	8000be6 <ili9341_spi_slave_select+0x2a>
    case issDisplayTFT:  ili9341_spi_tft_select(lcd);   break;
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f7ff ffb0 	bl	8000b3c <ili9341_spi_tft_select>
 8000bdc:	e003      	b.n	8000be6 <ili9341_spi_slave_select+0x2a>
    case issTouchScreen: ili9341_spi_touch_select(lcd); break;
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f7ff ffcc 	bl	8000b7c <ili9341_spi_touch_select>
 8000be4:	bf00      	nop
  }
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <ili9341_spi_slave_release>:

void ili9341_spi_slave_release(ili9341_t *lcd,
    ili9341_spi_slave_t spi_slave)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	b082      	sub	sp, #8
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	70fb      	strb	r3, [r7, #3]
  switch (spi_slave) {
 8000bfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d002      	beq.n	8000c08 <ili9341_spi_slave_release+0x1a>
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d004      	beq.n	8000c10 <ili9341_spi_slave_release+0x22>

    case issDisplayTFT:  ili9341_spi_tft_release(lcd);   break;
    case issTouchScreen: ili9341_spi_touch_release(lcd); break;
    default: break;
 8000c06:	e007      	b.n	8000c18 <ili9341_spi_slave_release+0x2a>
    case issDisplayTFT:  ili9341_spi_tft_release(lcd);   break;
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f7ff ffa7 	bl	8000b5c <ili9341_spi_tft_release>
 8000c0e:	e003      	b.n	8000c18 <ili9341_spi_slave_release+0x2a>
    case issTouchScreen: ili9341_spi_touch_release(lcd); break;
 8000c10:	6878      	ldr	r0, [r7, #4]
 8000c12:	f7ff ffc3 	bl	8000b9c <ili9341_spi_touch_release>
 8000c16:	bf00      	nop
  }
}
 8000c18:	bf00      	nop
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <ili9341_spi_write_command>:

void ili9341_spi_write_command(ili9341_t *lcd,
    ili9341_spi_slave_t spi_slave, uint8_t command)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	460b      	mov	r3, r1
 8000c2a:	70fb      	strb	r3, [r7, #3]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	70bb      	strb	r3, [r7, #2]
  __SLAVE_SELECT(lcd, spi_slave);
 8000c30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	db09      	blt.n	8000c4c <ili9341_spi_write_command+0x2c>
 8000c38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	dc05      	bgt.n	8000c4c <ili9341_spi_write_command+0x2c>
 8000c40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c44:	4619      	mov	r1, r3
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ffb8 	bl	8000bbc <ili9341_spi_slave_select>

  HAL_GPIO_WritePin(lcd->data_command_port, lcd->data_command_pin, __GPIO_PIN_CLR__);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6958      	ldr	r0, [r3, #20]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	8b1b      	ldrh	r3, [r3, #24]
 8000c54:	2200      	movs	r2, #0
 8000c56:	4619      	mov	r1, r3
 8000c58:	f003 f9fc 	bl	8004054 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(lcd->spi_hal, &command, sizeof(command), __SPI_MAX_DELAY__);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6818      	ldr	r0, [r3, #0]
 8000c60:	1cb9      	adds	r1, r7, #2
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
 8000c66:	2201      	movs	r2, #1
 8000c68:	f004 fd29 	bl	80056be <HAL_SPI_Transmit>

  __SLAVE_RELEASE(lcd, spi_slave);
 8000c6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	db09      	blt.n	8000c88 <ili9341_spi_write_command+0x68>
 8000c74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	dc05      	bgt.n	8000c88 <ili9341_spi_write_command+0x68>
 8000c7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c80:	4619      	mov	r1, r3
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f7ff ffb3 	bl	8000bee <ili9341_spi_slave_release>
}
 8000c88:	bf00      	nop
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <ili9341_spi_write_data>:

void ili9341_spi_write_data(ili9341_t *lcd,
    ili9341_spi_slave_t spi_slave, uint16_t data_sz, uint8_t data[])
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	607b      	str	r3, [r7, #4]
 8000c9a:	460b      	mov	r3, r1
 8000c9c:	72fb      	strb	r3, [r7, #11]
 8000c9e:	4613      	mov	r3, r2
 8000ca0:	813b      	strh	r3, [r7, #8]
  __SLAVE_SELECT(lcd, spi_slave);
 8000ca2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	db09      	blt.n	8000cbe <ili9341_spi_write_data+0x2e>
 8000caa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	dc05      	bgt.n	8000cbe <ili9341_spi_write_data+0x2e>
 8000cb2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	68f8      	ldr	r0, [r7, #12]
 8000cba:	f7ff ff7f 	bl	8000bbc <ili9341_spi_slave_select>

  HAL_GPIO_WritePin(lcd->data_command_port, lcd->data_command_pin, __GPIO_PIN_SET__);
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	6958      	ldr	r0, [r3, #20]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	8b1b      	ldrh	r3, [r3, #24]
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	4619      	mov	r1, r3
 8000cca:	f003 f9c3 	bl	8004054 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(lcd->spi_hal, data, data_sz, __SPI_MAX_DELAY__);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	6818      	ldr	r0, [r3, #0]
 8000cd2:	893a      	ldrh	r2, [r7, #8]
 8000cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd8:	6879      	ldr	r1, [r7, #4]
 8000cda:	f004 fcf0 	bl	80056be <HAL_SPI_Transmit>

  __SLAVE_RELEASE(lcd, spi_slave);
 8000cde:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	db09      	blt.n	8000cfa <ili9341_spi_write_data+0x6a>
 8000ce6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	dc05      	bgt.n	8000cfa <ili9341_spi_write_data+0x6a>
 8000cee:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	68f8      	ldr	r0, [r7, #12]
 8000cf6:	f7ff ff7a 	bl	8000bee <ili9341_spi_slave_release>
}
 8000cfa:	bf00      	nop
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <ili9341_spi_write_command_data>:
  __SLAVE_RELEASE(lcd, spi_slave);
}

void ili9341_spi_write_command_data(ili9341_t *lcd,
    ili9341_spi_slave_t spi_slave, uint8_t command, uint16_t data_sz, uint8_t data[])
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b082      	sub	sp, #8
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	6078      	str	r0, [r7, #4]
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	4611      	mov	r1, r2
 8000d0e:	461a      	mov	r2, r3
 8000d10:	4603      	mov	r3, r0
 8000d12:	70fb      	strb	r3, [r7, #3]
 8000d14:	460b      	mov	r3, r1
 8000d16:	70bb      	strb	r3, [r7, #2]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	803b      	strh	r3, [r7, #0]
  __SLAVE_SELECT(lcd, spi_slave);
 8000d1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	db09      	blt.n	8000d38 <ili9341_spi_write_command_data+0x36>
 8000d24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	dc05      	bgt.n	8000d38 <ili9341_spi_write_command_data+0x36>
 8000d2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d30:	4619      	mov	r1, r3
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ff42 	bl	8000bbc <ili9341_spi_slave_select>

  ili9341_spi_write_command(lcd, issNONE, command);
 8000d38:	78bb      	ldrb	r3, [r7, #2]
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff ff6d 	bl	8000c20 <ili9341_spi_write_command>
  ili9341_spi_write_data(lcd, issNONE, data_sz, data);
 8000d46:	883a      	ldrh	r2, [r7, #0]
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ff9e 	bl	8000c90 <ili9341_spi_write_data>

  __SLAVE_RELEASE(lcd, spi_slave);
 8000d54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	db09      	blt.n	8000d70 <ili9341_spi_write_command_data+0x6e>
 8000d5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	dc05      	bgt.n	8000d70 <ili9341_spi_write_command_data+0x6e>
 8000d64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff ff3f 	bl	8000bee <ili9341_spi_slave_release>
}
 8000d70:	bf00      	nop
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <ili9341_reset>:

// -------------------------------------------------------- private functions --

static void ili9341_reset(ili9341_t *lcd)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  // the reset pin on ILI9341 is active low, so driving low temporarily will
  // reset the device (also resets the touch screen peripheral)
  HAL_GPIO_WritePin(lcd->reset_port, lcd->reset_pin, __GPIO_PIN_CLR__);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6858      	ldr	r0, [r3, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	891b      	ldrh	r3, [r3, #8]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	f003 f962 	bl	8004054 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8000d90:	20c8      	movs	r0, #200	; 0xc8
 8000d92:	f001 fc11 	bl	80025b8 <HAL_Delay>
  HAL_GPIO_WritePin(lcd->reset_port, lcd->reset_pin, __GPIO_PIN_SET__);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6858      	ldr	r0, [r3, #4]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	891b      	ldrh	r3, [r3, #8]
 8000d9e:	2201      	movs	r2, #1
 8000da0:	4619      	mov	r1, r3
 8000da2:	f003 f957 	bl	8004054 <HAL_GPIO_WritePin>

  // ensure both slave lines are open
  ili9341_spi_tft_release(lcd);
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff fed8 	bl	8000b5c <ili9341_spi_tft_release>
  ili9341_spi_touch_release(lcd);
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fef5 	bl	8000b9c <ili9341_spi_touch_release>
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <ili9341_initialize>:

static void ili9341_initialize(ili9341_t *lcd)
{
 8000dbc:	b590      	push	{r4, r7, lr}
 8000dbe:	b09f      	sub	sp, #124	; 0x7c
 8000dc0:	af02      	add	r7, sp, #8
 8000dc2:	6078      	str	r0, [r7, #4]
  ili9341_reset(lcd);
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff ffd7 	bl	8000d78 <ili9341_reset>
  ili9341_spi_tft_select(lcd);
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff feb6 	bl	8000b3c <ili9341_spi_tft_select>

  // command list is based on https://github.com/martnak/STM32-ILI9341

  // SOFTWARE RESET
  ili9341_spi_write_command(lcd, issNONE, 0x01);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f7ff ff22 	bl	8000c20 <ili9341_spi_write_command>
  HAL_Delay(1000);
 8000ddc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000de0:	f001 fbea 	bl	80025b8 <HAL_Delay>

  // POWER CONTROL A
  ili9341_spi_write_command_data(lcd, issNONE,
      0xCB, 5, (uint8_t[]){ 0x39, 0x2C, 0x00, 0x34, 0x02 });
 8000de4:	4a9d      	ldr	r2, [pc, #628]	; (800105c <ili9341_initialize+0x2a0>)
 8000de6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000dea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000dee:	6018      	str	r0, [r3, #0]
 8000df0:	3304      	adds	r3, #4
 8000df2:	7019      	strb	r1, [r3, #0]
  ili9341_spi_write_command_data(lcd, issNONE,
 8000df4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000df8:	9300      	str	r3, [sp, #0]
 8000dfa:	2305      	movs	r3, #5
 8000dfc:	22cb      	movs	r2, #203	; 0xcb
 8000dfe:	f04f 31ff 	mov.w	r1, #4294967295
 8000e02:	6878      	ldr	r0, [r7, #4]
 8000e04:	f7ff ff7d 	bl	8000d02 <ili9341_spi_write_command_data>

  // POWER CONTROL B
  ili9341_spi_write_command_data(lcd, issNONE,
      0xCF, 3, (uint8_t[]){ 0x00, 0xC1, 0x30 });
 8000e08:	4a95      	ldr	r2, [pc, #596]	; (8001060 <ili9341_initialize+0x2a4>)
 8000e0a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e0e:	6812      	ldr	r2, [r2, #0]
 8000e10:	4611      	mov	r1, r2
 8000e12:	8019      	strh	r1, [r3, #0]
 8000e14:	3302      	adds	r3, #2
 8000e16:	0c12      	lsrs	r2, r2, #16
 8000e18:	701a      	strb	r2, [r3, #0]
  ili9341_spi_write_command_data(lcd, issNONE,
 8000e1a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	2303      	movs	r3, #3
 8000e22:	22cf      	movs	r2, #207	; 0xcf
 8000e24:	f04f 31ff 	mov.w	r1, #4294967295
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff ff6a 	bl	8000d02 <ili9341_spi_write_command_data>

  // DRIVER TIMING CONTROL A
  ili9341_spi_write_command_data(lcd, issNONE,
      0xE8, 3, (uint8_t[]){ 0x85, 0x00, 0x78 });
 8000e2e:	4a8d      	ldr	r2, [pc, #564]	; (8001064 <ili9341_initialize+0x2a8>)
 8000e30:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000e34:	6812      	ldr	r2, [r2, #0]
 8000e36:	4611      	mov	r1, r2
 8000e38:	8019      	strh	r1, [r3, #0]
 8000e3a:	3302      	adds	r3, #2
 8000e3c:	0c12      	lsrs	r2, r2, #16
 8000e3e:	701a      	strb	r2, [r3, #0]
  ili9341_spi_write_command_data(lcd, issNONE,
 8000e40:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2303      	movs	r3, #3
 8000e48:	22e8      	movs	r2, #232	; 0xe8
 8000e4a:	f04f 31ff 	mov.w	r1, #4294967295
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ff57 	bl	8000d02 <ili9341_spi_write_command_data>

  // DRIVER TIMING CONTROL B
  ili9341_spi_write_command_data(lcd, issNONE,
      0xEA, 2, (uint8_t[]){ 0x00, 0x00 });
 8000e54:	2300      	movs	r3, #0
 8000e56:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  ili9341_spi_write_command_data(lcd, issNONE,
 8000e60:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	2302      	movs	r3, #2
 8000e68:	22ea      	movs	r2, #234	; 0xea
 8000e6a:	f04f 31ff 	mov.w	r1, #4294967295
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff ff47 	bl	8000d02 <ili9341_spi_write_command_data>

  // POWER ON SEQUENCE CONTROL
  ili9341_spi_write_command_data(lcd, issNONE,
      0xED, 4, (uint8_t[]){ 0x64, 0x03, 0x12, 0x81 });
 8000e74:	4b7c      	ldr	r3, [pc, #496]	; (8001068 <ili9341_initialize+0x2ac>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	65bb      	str	r3, [r7, #88]	; 0x58
  ili9341_spi_write_command_data(lcd, issNONE,
 8000e7a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	2304      	movs	r3, #4
 8000e82:	22ed      	movs	r2, #237	; 0xed
 8000e84:	f04f 31ff 	mov.w	r1, #4294967295
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff ff3a 	bl	8000d02 <ili9341_spi_write_command_data>

  // PUMP RATIO CONTROL
  ili9341_spi_write_command_data(lcd, issNONE,
      0xF7, 1, (uint8_t[]){ 0x20 });
 8000e8e:	2320      	movs	r3, #32
 8000e90:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  ili9341_spi_write_command_data(lcd, issNONE,
 8000e94:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	22f7      	movs	r2, #247	; 0xf7
 8000e9e:	f04f 31ff 	mov.w	r1, #4294967295
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ff2d 	bl	8000d02 <ili9341_spi_write_command_data>

  // POWER CONTROL,VRH[5:0]
  ili9341_spi_write_command_data(lcd, issNONE,
      0xC0, 1, (uint8_t[]){ 0x23 });
 8000ea8:	2323      	movs	r3, #35	; 0x23
 8000eaa:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  ili9341_spi_write_command_data(lcd, issNONE,
 8000eae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	22c0      	movs	r2, #192	; 0xc0
 8000eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f7ff ff20 	bl	8000d02 <ili9341_spi_write_command_data>

  // POWER CONTROL,SAP[2:0];BT[3:0]
  ili9341_spi_write_command_data(lcd, issNONE,
      0xC1, 1, (uint8_t[]){ 0x10 });
 8000ec2:	2310      	movs	r3, #16
 8000ec4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  ili9341_spi_write_command_data(lcd, issNONE,
 8000ec8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	2301      	movs	r3, #1
 8000ed0:	22c1      	movs	r2, #193	; 0xc1
 8000ed2:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff ff13 	bl	8000d02 <ili9341_spi_write_command_data>

  // VCM CONTROL
  ili9341_spi_write_command_data(lcd, issNONE,
      0xC5, 2, (uint8_t[]){ 0x3E, 0x28 });
 8000edc:	4b63      	ldr	r3, [pc, #396]	; (800106c <ili9341_initialize+0x2b0>)
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
  ili9341_spi_write_command_data(lcd, issNONE,
 8000ee4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	2302      	movs	r3, #2
 8000eec:	22c5      	movs	r2, #197	; 0xc5
 8000eee:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f7ff ff05 	bl	8000d02 <ili9341_spi_write_command_data>

  // VCM CONTROL 2
  ili9341_spi_write_command_data(lcd, issNONE,
      0xC7, 1, (uint8_t[]){ 0x86 });
 8000ef8:	2386      	movs	r3, #134	; 0x86
 8000efa:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  ili9341_spi_write_command_data(lcd, issNONE,
 8000efe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	2301      	movs	r3, #1
 8000f06:	22c7      	movs	r2, #199	; 0xc7
 8000f08:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff fef8 	bl	8000d02 <ili9341_spi_write_command_data>

  // MEMORY ACCESS CONTROL
  ili9341_spi_write_command_data(lcd, issNONE,
      0x36, 1, (uint8_t[]){ 0x48 });
 8000f12:	2348      	movs	r3, #72	; 0x48
 8000f14:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
  ili9341_spi_write_command_data(lcd, issNONE,
 8000f18:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2301      	movs	r3, #1
 8000f20:	2236      	movs	r2, #54	; 0x36
 8000f22:	f04f 31ff 	mov.w	r1, #4294967295
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f7ff feeb 	bl	8000d02 <ili9341_spi_write_command_data>

  // PIXEL FORMAT
  ili9341_spi_write_command_data(lcd, issNONE,
      0x3A, 1, (uint8_t[]){ 0x55 });
 8000f2c:	2355      	movs	r3, #85	; 0x55
 8000f2e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  ili9341_spi_write_command_data(lcd, issNONE,
 8000f32:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	2301      	movs	r3, #1
 8000f3a:	223a      	movs	r2, #58	; 0x3a
 8000f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff fede 	bl	8000d02 <ili9341_spi_write_command_data>

  // FRAME RATIO CONTROL, STANDARD RGB COLOR
  ili9341_spi_write_command_data(lcd, issNONE,
      0xB1, 2, (uint8_t[]){ 0x00, 0x18 });
 8000f46:	2300      	movs	r3, #0
 8000f48:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000f4c:	2318      	movs	r3, #24
 8000f4e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  ili9341_spi_write_command_data(lcd, issNONE,
 8000f52:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2302      	movs	r3, #2
 8000f5a:	22b1      	movs	r2, #177	; 0xb1
 8000f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff fece 	bl	8000d02 <ili9341_spi_write_command_data>

  // DISPLAY FUNCTION CONTROL
  ili9341_spi_write_command_data(lcd, issNONE,
      0xB6, 3, (uint8_t[]){ 0x08, 0x82, 0x27 });
 8000f66:	4a42      	ldr	r2, [pc, #264]	; (8001070 <ili9341_initialize+0x2b4>)
 8000f68:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f6c:	6812      	ldr	r2, [r2, #0]
 8000f6e:	4611      	mov	r1, r2
 8000f70:	8019      	strh	r1, [r3, #0]
 8000f72:	3302      	adds	r3, #2
 8000f74:	0c12      	lsrs	r2, r2, #16
 8000f76:	701a      	strb	r2, [r3, #0]
  ili9341_spi_write_command_data(lcd, issNONE,
 8000f78:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2303      	movs	r3, #3
 8000f80:	22b6      	movs	r2, #182	; 0xb6
 8000f82:	f04f 31ff 	mov.w	r1, #4294967295
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff febb 	bl	8000d02 <ili9341_spi_write_command_data>

  // 3GAMMA FUNCTION DISABLE
  ili9341_spi_write_command_data(lcd, issNONE,
      0xF2, 1, (uint8_t[]){ 0x00 });
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  ili9341_spi_write_command_data(lcd, issNONE,
 8000f92:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	2301      	movs	r3, #1
 8000f9a:	22f2      	movs	r2, #242	; 0xf2
 8000f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff feae 	bl	8000d02 <ili9341_spi_write_command_data>

  // GAMMA CURVE SELECTED
  ili9341_spi_write_command_data(lcd, issNONE,
      0x26, 1, (uint8_t[]){ 0x01 });
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  ili9341_spi_write_command_data(lcd, issNONE,
 8000fac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	2226      	movs	r2, #38	; 0x26
 8000fb6:	f04f 31ff 	mov.w	r1, #4294967295
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff fea1 	bl	8000d02 <ili9341_spi_write_command_data>

  // POSITIVE GAMMA CORRECTION
  ili9341_spi_write_command_data(lcd, issNONE,
      0xE0, 15, (uint8_t[]){ 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8000fc0:	4b2c      	ldr	r3, [pc, #176]	; (8001074 <ili9341_initialize+0x2b8>)
 8000fc2:	f107 041c 	add.w	r4, r7, #28
 8000fc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fc8:	c407      	stmia	r4!, {r0, r1, r2}
 8000fca:	8023      	strh	r3, [r4, #0]
 8000fcc:	3402      	adds	r4, #2
 8000fce:	0c1b      	lsrs	r3, r3, #16
 8000fd0:	7023      	strb	r3, [r4, #0]
  ili9341_spi_write_command_data(lcd, issNONE,
 8000fd2:	f107 031c 	add.w	r3, r7, #28
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	230f      	movs	r3, #15
 8000fda:	22e0      	movs	r2, #224	; 0xe0
 8000fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff fe8e 	bl	8000d02 <ili9341_spi_write_command_data>
                             0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 });

  // NEGATIVE GAMMA CORRECTION
  ili9341_spi_write_command_data(lcd, issNONE,
      0xE1, 15, (uint8_t[]){ 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8000fe6:	4b24      	ldr	r3, [pc, #144]	; (8001078 <ili9341_initialize+0x2bc>)
 8000fe8:	f107 040c 	add.w	r4, r7, #12
 8000fec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fee:	c407      	stmia	r4!, {r0, r1, r2}
 8000ff0:	8023      	strh	r3, [r4, #0]
 8000ff2:	3402      	adds	r4, #2
 8000ff4:	0c1b      	lsrs	r3, r3, #16
 8000ff6:	7023      	strb	r3, [r4, #0]
  ili9341_spi_write_command_data(lcd, issNONE,
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	230f      	movs	r3, #15
 8001000:	22e1      	movs	r2, #225	; 0xe1
 8001002:	f04f 31ff 	mov.w	r1, #4294967295
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff fe7b 	bl	8000d02 <ili9341_spi_write_command_data>
                             0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F });

  // EXIT SLEEP
  ili9341_spi_write_command(lcd, issNONE, 0x11);
 800100c:	2211      	movs	r2, #17
 800100e:	f04f 31ff 	mov.w	r1, #4294967295
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff fe04 	bl	8000c20 <ili9341_spi_write_command>
  HAL_Delay(120);
 8001018:	2078      	movs	r0, #120	; 0x78
 800101a:	f001 facd 	bl	80025b8 <HAL_Delay>

  // TURN ON DISPLAY
  ili9341_spi_write_command(lcd, issNONE, 0x29);
 800101e:	2229      	movs	r2, #41	; 0x29
 8001020:	f04f 31ff 	mov.w	r1, #4294967295
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f7ff fdfb 	bl	8000c20 <ili9341_spi_write_command>

  // MADCTL
  ili9341_spi_write_command_data(lcd, issNONE,
      0x36, 1, (uint8_t[]){ ili9341_screen_rotation(lcd->orientation) });
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f993 301a 	ldrsb.w	r3, [r3, #26]
 8001030:	4618      	mov	r0, r3
 8001032:	f000 f853 	bl	80010dc <ili9341_screen_rotation>
 8001036:	4603      	mov	r3, r0
 8001038:	723b      	strb	r3, [r7, #8]
  ili9341_spi_write_command_data(lcd, issNONE,
 800103a:	f107 0308 	add.w	r3, r7, #8
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	2236      	movs	r2, #54	; 0x36
 8001044:	f04f 31ff 	mov.w	r1, #4294967295
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff fe5a 	bl	8000d02 <ili9341_spi_write_command_data>

  ili9341_spi_tft_release(lcd);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff fd84 	bl	8000b5c <ili9341_spi_tft_release>
}
 8001054:	bf00      	nop
 8001056:	3774      	adds	r7, #116	; 0x74
 8001058:	46bd      	mov	sp, r7
 800105a:	bd90      	pop	{r4, r7, pc}
 800105c:	08007834 	.word	0x08007834
 8001060:	0800783c 	.word	0x0800783c
 8001064:	08007840 	.word	0x08007840
 8001068:	08007844 	.word	0x08007844
 800106c:	08007848 	.word	0x08007848
 8001070:	0800784c 	.word	0x0800784c
 8001074:	08007850 	.word	0x08007850
 8001078:	08007860 	.word	0x08007860

0800107c <ili9341_screen_size>:

static ili9341_two_dimension_t ili9341_screen_size(
    ili9341_screen_orientation_t orientation)
{
 800107c:	b480      	push	{r7}
 800107e:	b089      	sub	sp, #36	; 0x24
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
  switch (orientation) {
 8001086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108a:	2b03      	cmp	r3, #3
 800108c:	d011      	beq.n	80010b2 <ili9341_screen_size+0x36>
 800108e:	2b03      	cmp	r3, #3
 8001090:	dc03      	bgt.n	800109a <ili9341_screen_size+0x1e>
 8001092:	2b01      	cmp	r3, #1
 8001094:	d005      	beq.n	80010a2 <ili9341_screen_size+0x26>
 8001096:	2b02      	cmp	r3, #2
 8001098:	d007      	beq.n	80010aa <ili9341_screen_size+0x2e>
    default:
    case isoDown:
      return (ili9341_two_dimension_t){ { .width = 240U }, { .height = 320U } };
 800109a:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <ili9341_screen_size+0x58>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	61fb      	str	r3, [r7, #28]
 80010a0:	e00a      	b.n	80010b8 <ili9341_screen_size+0x3c>
    case isoRight:
      return (ili9341_two_dimension_t){ { .width = 320U }, { .height = 240U } };
 80010a2:	4b0d      	ldr	r3, [pc, #52]	; (80010d8 <ili9341_screen_size+0x5c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	61fb      	str	r3, [r7, #28]
 80010a8:	e006      	b.n	80010b8 <ili9341_screen_size+0x3c>
    case isoUp:
      return (ili9341_two_dimension_t){ { .width = 240U }, { .height = 320U } };
 80010aa:	4b0a      	ldr	r3, [pc, #40]	; (80010d4 <ili9341_screen_size+0x58>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	61fb      	str	r3, [r7, #28]
 80010b0:	e002      	b.n	80010b8 <ili9341_screen_size+0x3c>
    case isoLeft:
      return (ili9341_two_dimension_t){ { .width = 320U }, { .height = 240U } };
 80010b2:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <ili9341_screen_size+0x5c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	61fb      	str	r3, [r7, #28]
  }
}
 80010b8:	2300      	movs	r3, #0
 80010ba:	8bba      	ldrh	r2, [r7, #28]
 80010bc:	f362 030f 	bfi	r3, r2, #0, #16
 80010c0:	8bfa      	ldrh	r2, [r7, #30]
 80010c2:	f362 431f 	bfi	r3, r2, #16, #16
 80010c6:	4618      	mov	r0, r3
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	08007870 	.word	0x08007870
 80010d8:	08007874 	.word	0x08007874

080010dc <ili9341_screen_rotation>:

static uint8_t ili9341_screen_rotation(
    ili9341_screen_orientation_t orientation)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
  switch (orientation) {
 80010e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ea:	2b03      	cmp	r3, #3
 80010ec:	d00b      	beq.n	8001106 <ili9341_screen_rotation+0x2a>
 80010ee:	2b03      	cmp	r3, #3
 80010f0:	dc03      	bgt.n	80010fa <ili9341_screen_rotation+0x1e>
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d003      	beq.n	80010fe <ili9341_screen_rotation+0x22>
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d003      	beq.n	8001102 <ili9341_screen_rotation+0x26>
    default:
    case isoDown:
      return 0x40 | 0x08;
 80010fa:	2348      	movs	r3, #72	; 0x48
 80010fc:	e004      	b.n	8001108 <ili9341_screen_rotation+0x2c>
    case isoRight:
      return 0x40 | 0x80 | 0x20 | 0x08;
 80010fe:	23e8      	movs	r3, #232	; 0xe8
 8001100:	e002      	b.n	8001108 <ili9341_screen_rotation+0x2c>
    case isoUp:
      return 0x80 | 0x08;
 8001102:	2388      	movs	r3, #136	; 0x88
 8001104:	e000      	b.n	8001108 <ili9341_screen_rotation+0x2c>
    case isoLeft:
      return 0x20 | 0x08;
 8001106:	2328      	movs	r3, #40	; 0x28
  }
}
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <glyph_index>:
/* nothing */

// ------------------------------------------------------- exported functions --

uint8_t glyph_index(unsigned char glyph)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	71fb      	strb	r3, [r7, #7]
  if ((glyph >= __ILI9341_FONT_FIRST_GLYPH__) &&
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	2b1f      	cmp	r3, #31
 8001122:	d906      	bls.n	8001132 <glyph_index+0x1e>
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	2b7e      	cmp	r3, #126	; 0x7e
 8001128:	d803      	bhi.n	8001132 <glyph_index+0x1e>
      (glyph <= __ILI9341_FONT_LAST_GLYPH__)) {
    return glyph - __ILI9341_FONT_FIRST_GLYPH__;
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	3b20      	subs	r3, #32
 800112e:	b2db      	uxtb	r3, r3
 8001130:	e000      	b.n	8001134 <glyph_index+0x20>
  }
  return 0; // on error, return index of ASCII space (0x20)
 8001132:	2300      	movs	r3, #0
}
 8001134:	4618      	mov	r0, r3
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <ili9341_spi_tft_set_address_rect>:
  return __ILI9341_COLOR565_RGB(rgb);
}

void ili9341_spi_tft_set_address_rect(ili9341_t *lcd,
    uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b088      	sub	sp, #32
 8001144:	af02      	add	r7, sp, #8
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	4608      	mov	r0, r1
 800114a:	4611      	mov	r1, r2
 800114c:	461a      	mov	r2, r3
 800114e:	4603      	mov	r3, r0
 8001150:	817b      	strh	r3, [r7, #10]
 8001152:	460b      	mov	r3, r1
 8001154:	813b      	strh	r3, [r7, #8]
 8001156:	4613      	mov	r3, r2
 8001158:	80fb      	strh	r3, [r7, #6]
  ili9341_spi_tft_select(lcd);
 800115a:	68f8      	ldr	r0, [r7, #12]
 800115c:	f7ff fcee 	bl	8000b3c <ili9341_spi_tft_select>

  // column address set
  ili9341_spi_write_command_data(lcd, issNONE,
      0x2A, 4, (uint8_t[]){ (x0 >> 8) & 0xFF, x0 & 0xFF,
 8001160:	897b      	ldrh	r3, [r7, #10]
 8001162:	0a1b      	lsrs	r3, r3, #8
 8001164:	b29b      	uxth	r3, r3
 8001166:	b2db      	uxtb	r3, r3
 8001168:	753b      	strb	r3, [r7, #20]
 800116a:	897b      	ldrh	r3, [r7, #10]
 800116c:	b2db      	uxtb	r3, r3
 800116e:	757b      	strb	r3, [r7, #21]
 8001170:	88fb      	ldrh	r3, [r7, #6]
 8001172:	0a1b      	lsrs	r3, r3, #8
 8001174:	b29b      	uxth	r3, r3
 8001176:	b2db      	uxtb	r3, r3
 8001178:	75bb      	strb	r3, [r7, #22]
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	b2db      	uxtb	r3, r3
 800117e:	75fb      	strb	r3, [r7, #23]
  ili9341_spi_write_command_data(lcd, issNONE,
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2304      	movs	r3, #4
 8001188:	222a      	movs	r2, #42	; 0x2a
 800118a:	f04f 31ff 	mov.w	r1, #4294967295
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff fdb7 	bl	8000d02 <ili9341_spi_write_command_data>
                            (x1 >> 8) & 0xFF, x1 & 0xFF });

  // row address set
  ili9341_spi_write_command_data(lcd, issNONE,
      0x2B, 4, (uint8_t[]){ (y0 >> 8) & 0xFF, y0 & 0xFF,
 8001194:	893b      	ldrh	r3, [r7, #8]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	743b      	strb	r3, [r7, #16]
 800119e:	893b      	ldrh	r3, [r7, #8]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	747b      	strb	r3, [r7, #17]
 80011a4:	8c3b      	ldrh	r3, [r7, #32]
 80011a6:	0a1b      	lsrs	r3, r3, #8
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	74bb      	strb	r3, [r7, #18]
 80011ae:	8c3b      	ldrh	r3, [r7, #32]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	74fb      	strb	r3, [r7, #19]
  ili9341_spi_write_command_data(lcd, issNONE,
 80011b4:	f107 0310 	add.w	r3, r7, #16
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2304      	movs	r3, #4
 80011bc:	222b      	movs	r2, #43	; 0x2b
 80011be:	f04f 31ff 	mov.w	r1, #4294967295
 80011c2:	68f8      	ldr	r0, [r7, #12]
 80011c4:	f7ff fd9d 	bl	8000d02 <ili9341_spi_write_command_data>
                            (y1 >> 8) & 0xFF, y1 & 0xFF });

  // write to RAM
  ili9341_spi_write_command(lcd, issNONE, 0x2C);
 80011c8:	222c      	movs	r2, #44	; 0x2c
 80011ca:	f04f 31ff 	mov.w	r1, #4294967295
 80011ce:	68f8      	ldr	r0, [r7, #12]
 80011d0:	f7ff fd26 	bl	8000c20 <ili9341_spi_write_command>

  ili9341_spi_tft_release(lcd);
 80011d4:	68f8      	ldr	r0, [r7, #12]
 80011d6:	f7ff fcc1 	bl	8000b5c <ili9341_spi_tft_release>
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <ili9341_transmit_wait>:

void ili9341_transmit_wait(ili9341_t *lcd)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
  if (NULL == lcd)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d00b      	beq.n	8001208 <ili9341_transmit_wait+0x26>
    { return; }

  while (HAL_DMA_STATE_BUSY == HAL_DMA_GetState(lcd->spi_hal->hdmatx))
 80011f0:	e000      	b.n	80011f4 <ili9341_transmit_wait+0x12>
    { continue; }
 80011f2:	bf00      	nop
  while (HAL_DMA_STATE_BUSY == HAL_DMA_GetState(lcd->spi_hal->hdmatx))
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011fa:	4618      	mov	r0, r3
 80011fc:	f002 fd81 	bl	8003d02 <HAL_DMA_GetState>
 8001200:	4603      	mov	r3, r0
 8001202:	2b02      	cmp	r3, #2
 8001204:	d0f5      	beq.n	80011f2 <ili9341_transmit_wait+0x10>
 8001206:	e000      	b.n	800120a <ili9341_transmit_wait+0x28>
    { return; }
 8001208:	bf00      	nop
}
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <ili9341_transmit_color>:

void ili9341_transmit_color(ili9341_t *lcd, uint16_t size,
    uint16_t color[]/* already byte-swapped (LE) */, ili9341_bool_t wait)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	607a      	str	r2, [r7, #4]
 800121a:	461a      	mov	r2, r3
 800121c:	460b      	mov	r3, r1
 800121e:	817b      	strh	r3, [r7, #10]
 8001220:	4613      	mov	r3, r2
 8001222:	727b      	strb	r3, [r7, #9]
  if ((NULL == lcd) || (0 == size) || (NULL == color))
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d013      	beq.n	8001252 <ili9341_transmit_color+0x42>
 800122a:	897b      	ldrh	r3, [r7, #10]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d010      	beq.n	8001252 <ili9341_transmit_color+0x42>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00d      	beq.n	8001252 <ili9341_transmit_color+0x42>
    { return; }

  HAL_SPI_Transmit_DMA(lcd->spi_hal, (uint8_t *)color, size);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	897a      	ldrh	r2, [r7, #10]
 800123c:	6879      	ldr	r1, [r7, #4]
 800123e:	4618      	mov	r0, r3
 8001240:	f004 fbb2 	bl	80059a8 <HAL_SPI_Transmit_DMA>

  if (ibOK(wait))
 8001244:	7a7b      	ldrb	r3, [r7, #9]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d004      	beq.n	8001254 <ili9341_transmit_color+0x44>
    { ili9341_transmit_wait(lcd); }
 800124a:	68f8      	ldr	r0, [r7, #12]
 800124c:	f7ff ffc9 	bl	80011e2 <ili9341_transmit_wait>
 8001250:	e000      	b.n	8001254 <ili9341_transmit_color+0x44>
    { return; }
 8001252:	bf00      	nop
}
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <ili9341_draw_pixel>:

void ili9341_draw_pixel(ili9341_t *lcd, ili9341_color_t color,
    int16_t x, int16_t y)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b088      	sub	sp, #32
 800125e:	af02      	add	r7, sp, #8
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	4608      	mov	r0, r1
 8001264:	4611      	mov	r1, r2
 8001266:	461a      	mov	r2, r3
 8001268:	4603      	mov	r3, r0
 800126a:	817b      	strh	r3, [r7, #10]
 800126c:	460b      	mov	r3, r1
 800126e:	813b      	strh	r3, [r7, #8]
 8001270:	4613      	mov	r3, r2
 8001272:	80fb      	strh	r3, [r7, #6]
  if (ibNOT(ili9341_clip_rect(lcd, &x, &y, NULL, NULL)))
 8001274:	1dba      	adds	r2, r7, #6
 8001276:	f107 0108 	add.w	r1, r7, #8
 800127a:	2300      	movs	r3, #0
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	2300      	movs	r3, #0
 8001280:	68f8      	ldr	r0, [r7, #12]
 8001282:	f000 fb0c 	bl	800189e <ili9341_clip_rect>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d03a      	beq.n	8001302 <ili9341_draw_pixel+0xa8>
    { return; }

  uint16_t color_le = __LEu16(&color);
 800128c:	f107 030a 	add.w	r3, r7, #10
 8001290:	3301      	adds	r3, #1
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	b21a      	sxth	r2, r3
 8001296:	f107 030a 	add.w	r3, r7, #10
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	021b      	lsls	r3, r3, #8
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	82fb      	strh	r3, [r7, #22]

  // select target region
  ili9341_spi_tft_set_address_rect(lcd, x, y, x + 1, y + 1);
 80012a8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80012ac:	b299      	uxth	r1, r3
 80012ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012b2:	b29a      	uxth	r2, r3
 80012b4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	3301      	adds	r3, #1
 80012bc:	b298      	uxth	r0, r3
 80012be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	3301      	adds	r3, #1
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	4603      	mov	r3, r0
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f7ff ff37 	bl	8001140 <ili9341_spi_tft_set_address_rect>

  ili9341_spi_tft_select(lcd);
 80012d2:	68f8      	ldr	r0, [r7, #12]
 80012d4:	f7ff fc32 	bl	8000b3c <ili9341_spi_tft_select>

  HAL_GPIO_WritePin(lcd->data_command_port, lcd->data_command_pin, __GPIO_PIN_SET__);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	6958      	ldr	r0, [r3, #20]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	8b1b      	ldrh	r3, [r3, #24]
 80012e0:	2201      	movs	r2, #1
 80012e2:	4619      	mov	r1, r3
 80012e4:	f002 feb6 	bl	8004054 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(lcd->spi_hal, (uint8_t *)&color_le, 2U, __SPI_MAX_DELAY__);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	6818      	ldr	r0, [r3, #0]
 80012ec:	f107 0116 	add.w	r1, r7, #22
 80012f0:	f04f 33ff 	mov.w	r3, #4294967295
 80012f4:	2202      	movs	r2, #2
 80012f6:	f004 f9e2 	bl	80056be <HAL_SPI_Transmit>

  ili9341_spi_tft_release(lcd);
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f7ff fc2e 	bl	8000b5c <ili9341_spi_tft_release>
 8001300:	e000      	b.n	8001304 <ili9341_draw_pixel+0xaa>
    { return; }
 8001302:	bf00      	nop
}
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <ili9341_draw_line>:

void ili9341_draw_line(ili9341_t *lcd, ili9341_color_t color,
    int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 800130a:	b590      	push	{r4, r7, lr}
 800130c:	b08d      	sub	sp, #52	; 0x34
 800130e:	af02      	add	r7, sp, #8
 8001310:	60f8      	str	r0, [r7, #12]
 8001312:	4608      	mov	r0, r1
 8001314:	4611      	mov	r1, r2
 8001316:	461a      	mov	r2, r3
 8001318:	4603      	mov	r3, r0
 800131a:	817b      	strh	r3, [r7, #10]
 800131c:	460b      	mov	r3, r1
 800131e:	813b      	strh	r3, [r7, #8]
 8001320:	4613      	mov	r3, r2
 8001322:	80fb      	strh	r3, [r7, #6]
  int16_t dx = x1 - x0;
 8001324:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8001326:	893b      	ldrh	r3, [r7, #8]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	b29b      	uxth	r3, r3
 800132c:	83fb      	strh	r3, [r7, #30]
  int16_t dy = y1 - y0;
 800132e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	b29b      	uxth	r3, r3
 8001336:	83bb      	strh	r3, [r7, #28]

  int16_t x, y;
  int16_t err;
  int16_t step;

  if (0 == dx) {
 8001338:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d117      	bne.n	8001370 <ili9341_draw_line+0x66>
    // vertical line
    if (0 == dy)
 8001340:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001344:	2b00      	cmp	r3, #0
 8001346:	f000 80c7 	beq.w	80014d8 <ili9341_draw_line+0x1ce>
      { return; } // distance = 0, no line to draw
    ili9341_fill_rect(lcd, color, x0, y0, 1, abs(dy));
 800134a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800134e:	2b00      	cmp	r3, #0
 8001350:	bfb8      	it	lt
 8001352:	425b      	neglt	r3, r3
 8001354:	b29b      	uxth	r3, r3
 8001356:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800135a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800135e:	8979      	ldrh	r1, [r7, #10]
 8001360:	9301      	str	r3, [sp, #4]
 8001362:	2301      	movs	r3, #1
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	4603      	mov	r3, r0
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f000 f8bb 	bl	80014e4 <ili9341_fill_rect>
    return;
 800136e:	e0b6      	b.n	80014de <ili9341_draw_line+0x1d4>
  }
  else if (0 == dy) {
 8001370:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d117      	bne.n	80013a8 <ili9341_draw_line+0x9e>
    // horizontal line
    if (0 == dx)
 8001378:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800137c:	2b00      	cmp	r3, #0
 800137e:	f000 80ad 	beq.w	80014dc <ili9341_draw_line+0x1d2>
      { return; } // distance = 0, no line to draw
    ili9341_fill_rect(lcd, color, x0, y0, abs(dx), 1);
 8001382:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001386:	2b00      	cmp	r3, #0
 8001388:	bfb8      	it	lt
 800138a:	425b      	neglt	r3, r3
 800138c:	b29b      	uxth	r3, r3
 800138e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001392:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001396:	8979      	ldrh	r1, [r7, #10]
 8001398:	2401      	movs	r4, #1
 800139a:	9401      	str	r4, [sp, #4]
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	4603      	mov	r3, r0
 80013a0:	68f8      	ldr	r0, [r7, #12]
 80013a2:	f000 f89f 	bl	80014e4 <ili9341_fill_rect>
    return;
 80013a6:	e09a      	b.n	80014de <ili9341_draw_line+0x1d4>
  }

  ili9341_bool_t is_steep = abs(dy) > abs(dx);
 80013a8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	bfb8      	it	lt
 80013b0:	425b      	neglt	r3, r3
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	bfb8      	it	lt
 80013bc:	425b      	neglt	r3, r3
 80013be:	b29b      	uxth	r3, r3
 80013c0:	429a      	cmp	r2, r3
 80013c2:	bf8c      	ite	hi
 80013c4:	2301      	movhi	r3, #1
 80013c6:	2300      	movls	r3, #0
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	76fb      	strb	r3, [r7, #27]
  if (is_steep) {
 80013cc:	7efb      	ldrb	r3, [r7, #27]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d00b      	beq.n	80013ea <ili9341_draw_line+0xe0>
    __SWAP(int16_t, x0, y0);
 80013d2:	893b      	ldrh	r3, [r7, #8]
 80013d4:	833b      	strh	r3, [r7, #24]
 80013d6:	88fb      	ldrh	r3, [r7, #6]
 80013d8:	813b      	strh	r3, [r7, #8]
 80013da:	8b3b      	ldrh	r3, [r7, #24]
 80013dc:	80fb      	strh	r3, [r7, #6]
    __SWAP(int16_t, x1, y1);
 80013de:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80013e0:	82fb      	strh	r3, [r7, #22]
 80013e2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80013e4:	873b      	strh	r3, [r7, #56]	; 0x38
 80013e6:	8afb      	ldrh	r3, [r7, #22]
 80013e8:	87bb      	strh	r3, [r7, #60]	; 0x3c
  }

  if (x0 > x1) {
 80013ea:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80013ee:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 80013f2:	429a      	cmp	r2, r3
 80013f4:	dd0b      	ble.n	800140e <ili9341_draw_line+0x104>
    __SWAP(int16_t, x0, x1);
 80013f6:	893b      	ldrh	r3, [r7, #8]
 80013f8:	82bb      	strh	r3, [r7, #20]
 80013fa:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80013fc:	813b      	strh	r3, [r7, #8]
 80013fe:	8abb      	ldrh	r3, [r7, #20]
 8001400:	873b      	strh	r3, [r7, #56]	; 0x38
    __SWAP(int16_t, y0, y1);
 8001402:	88fb      	ldrh	r3, [r7, #6]
 8001404:	827b      	strh	r3, [r7, #18]
 8001406:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001408:	80fb      	strh	r3, [r7, #6]
 800140a:	8a7b      	ldrh	r3, [r7, #18]
 800140c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  }

  dx = x1 - x0;
 800140e:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8001410:	893b      	ldrh	r3, [r7, #8]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	b29b      	uxth	r3, r3
 8001416:	83fb      	strh	r3, [r7, #30]
  dy = abs(y1 - y0);
 8001418:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 800141c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b00      	cmp	r3, #0
 8001424:	bfb8      	it	lt
 8001426:	425b      	neglt	r3, r3
 8001428:	83bb      	strh	r3, [r7, #28]
  err = dx >> 1;
 800142a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800142e:	105b      	asrs	r3, r3, #1
 8001430:	847b      	strh	r3, [r7, #34]	; 0x22

  if (y0 < y1)
 8001432:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001436:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 800143a:	429a      	cmp	r2, r3
 800143c:	da02      	bge.n	8001444 <ili9341_draw_line+0x13a>
    { step = 1; }
 800143e:	2301      	movs	r3, #1
 8001440:	843b      	strh	r3, [r7, #32]
 8001442:	e042      	b.n	80014ca <ili9341_draw_line+0x1c0>
  else
    { step = -1; }
 8001444:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001448:	843b      	strh	r3, [r7, #32]

  while (x0 <= x1) {
 800144a:	e03e      	b.n	80014ca <ili9341_draw_line+0x1c0>

    if (is_steep)
 800144c:	7efb      	ldrb	r3, [r7, #27]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d004      	beq.n	800145c <ili9341_draw_line+0x152>
      { x = y0; y = x0; }
 8001452:	88fb      	ldrh	r3, [r7, #6]
 8001454:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001456:	893b      	ldrh	r3, [r7, #8]
 8001458:	84bb      	strh	r3, [r7, #36]	; 0x24
 800145a:	e003      	b.n	8001464 <ili9341_draw_line+0x15a>
    else
      { x = x0; y = y0; }
 800145c:	893b      	ldrh	r3, [r7, #8]
 800145e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001460:	88fb      	ldrh	r3, [r7, #6]
 8001462:	84bb      	strh	r3, [r7, #36]	; 0x24

    // continue algorithm even if current pixel is outside of screen
    // bounds, so that the line is drawn at correct position once
    // it actually enters screen bounds (if ever).
    if ( (x >= 0) && (x <= lcd->screen_size.width) &&
 8001464:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001468:	2b00      	cmp	r3, #0
 800146a:	db17      	blt.n	800149c <ili9341_draw_line+0x192>
 800146c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	8b92      	ldrh	r2, [r2, #28]
 8001474:	4293      	cmp	r3, r2
 8001476:	dc11      	bgt.n	800149c <ili9341_draw_line+0x192>
 8001478:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800147c:	2b00      	cmp	r3, #0
 800147e:	db0d      	blt.n	800149c <ili9341_draw_line+0x192>
         (y >= 0) && (y <= lcd->screen_size.height) ) {
 8001480:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	8bd2      	ldrh	r2, [r2, #30]
 8001488:	4293      	cmp	r3, r2
 800148a:	dc07      	bgt.n	800149c <ili9341_draw_line+0x192>
      ili9341_draw_pixel(lcd, color, x, y);
 800148c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001490:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8001494:	8979      	ldrh	r1, [r7, #10]
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	f7ff fedf 	bl	800125a <ili9341_draw_pixel>
    }

    err -= dy;
 800149c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800149e:	8bbb      	ldrh	r3, [r7, #28]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	847b      	strh	r3, [r7, #34]	; 0x22
    if (err < 0) {
 80014a6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	da09      	bge.n	80014c2 <ili9341_draw_line+0x1b8>
      y0 += step;
 80014ae:	88fa      	ldrh	r2, [r7, #6]
 80014b0:	8c3b      	ldrh	r3, [r7, #32]
 80014b2:	4413      	add	r3, r2
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	80fb      	strh	r3, [r7, #6]
      err += dx;
 80014b8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80014ba:	8bfb      	ldrh	r3, [r7, #30]
 80014bc:	4413      	add	r3, r2
 80014be:	b29b      	uxth	r3, r3
 80014c0:	847b      	strh	r3, [r7, #34]	; 0x22
    }

    ++x0;
 80014c2:	893b      	ldrh	r3, [r7, #8]
 80014c4:	3301      	adds	r3, #1
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	813b      	strh	r3, [r7, #8]
  while (x0 <= x1) {
 80014ca:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80014ce:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 80014d2:	429a      	cmp	r2, r3
 80014d4:	ddba      	ble.n	800144c <ili9341_draw_line+0x142>
 80014d6:	e002      	b.n	80014de <ili9341_draw_line+0x1d4>
      { return; } // distance = 0, no line to draw
 80014d8:	bf00      	nop
 80014da:	e000      	b.n	80014de <ili9341_draw_line+0x1d4>
      { return; } // distance = 0, no line to draw
 80014dc:	bf00      	nop
  }
}
 80014de:	372c      	adds	r7, #44	; 0x2c
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd90      	pop	{r4, r7, pc}

080014e4 <ili9341_fill_rect>:
  ili9341_draw_line(lcd, color, x+w-1,     y, x+w-1,   y+h );
}

void ili9341_fill_rect(ili9341_t *lcd, ili9341_color_t color,
    int16_t x, int16_t y, uint16_t w, uint16_t h)
{
 80014e4:	b590      	push	{r4, r7, lr}
 80014e6:	b08d      	sub	sp, #52	; 0x34
 80014e8:	af02      	add	r7, sp, #8
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	4608      	mov	r0, r1
 80014ee:	4611      	mov	r1, r2
 80014f0:	461a      	mov	r2, r3
 80014f2:	4603      	mov	r3, r0
 80014f4:	817b      	strh	r3, [r7, #10]
 80014f6:	460b      	mov	r3, r1
 80014f8:	813b      	strh	r3, [r7, #8]
 80014fa:	4613      	mov	r3, r2
 80014fc:	80fb      	strh	r3, [r7, #6]
  // verify we have something within screen dimensions to be drawn
  if (ibNOT(ili9341_clip_rect(lcd, &x, &y, &w, &h)))
 80014fe:	1dba      	adds	r2, r7, #6
 8001500:	f107 0108 	add.w	r1, r7, #8
 8001504:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800150e:	68f8      	ldr	r0, [r7, #12]
 8001510:	f000 f9c5 	bl	800189e <ili9341_clip_rect>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d06f      	beq.n	80015fa <ili9341_fill_rect+0x116>
    { return; }

  uint32_t num_pixels = w * h;
 800151a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800151c:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800151e:	fb02 f303 	mul.w	r3, r2, r3
 8001522:	617b      	str	r3, [r7, #20]
  uint32_t rect_wc    = num_pixels;
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t block_wc = rect_wc;
 8001528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152a:	623b      	str	r3, [r7, #32]
  if (block_wc > __SPI_TX_BLOCK_MAX__)
 800152c:	6a3b      	ldr	r3, [r7, #32]
 800152e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001532:	d902      	bls.n	800153a <ili9341_fill_rect+0x56>
    { block_wc = __SPI_TX_BLOCK_MAX__; }
 8001534:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001538:	623b      	str	r3, [r7, #32]

  // fill entire block with ordered color data
  uint16_t color_le = __LEu16(&color);
 800153a:	f107 030a 	add.w	r3, r7, #10
 800153e:	3301      	adds	r3, #1
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	b21a      	sxth	r2, r3
 8001544:	f107 030a 	add.w	r3, r7, #10
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	021b      	lsls	r3, r3, #8
 800154c:	b21b      	sxth	r3, r3
 800154e:	4313      	orrs	r3, r2
 8001550:	b21b      	sxth	r3, r3
 8001552:	827b      	strh	r3, [r7, #18]
  for (uint16_t i = 0; i < block_wc; ++i)
 8001554:	2300      	movs	r3, #0
 8001556:	83fb      	strh	r3, [r7, #30]
 8001558:	e007      	b.n	800156a <ili9341_fill_rect+0x86>
    { spi_tx_block[i] = color_le; }
 800155a:	8bfb      	ldrh	r3, [r7, #30]
 800155c:	4929      	ldr	r1, [pc, #164]	; (8001604 <ili9341_fill_rect+0x120>)
 800155e:	8a7a      	ldrh	r2, [r7, #18]
 8001560:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  for (uint16_t i = 0; i < block_wc; ++i)
 8001564:	8bfb      	ldrh	r3, [r7, #30]
 8001566:	3301      	adds	r3, #1
 8001568:	83fb      	strh	r3, [r7, #30]
 800156a:	8bfb      	ldrh	r3, [r7, #30]
 800156c:	6a3a      	ldr	r2, [r7, #32]
 800156e:	429a      	cmp	r2, r3
 8001570:	d8f3      	bhi.n	800155a <ili9341_fill_rect+0x76>

  // select target region
  ili9341_spi_tft_set_address_rect(lcd, x, y, (x + w - 1), (y + h - 1));
 8001572:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001576:	b299      	uxth	r1, r3
 8001578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800157c:	b298      	uxth	r0, r3
 800157e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001582:	b29a      	uxth	r2, r3
 8001584:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001586:	4413      	add	r3, r2
 8001588:	b29b      	uxth	r3, r3
 800158a:	3b01      	subs	r3, #1
 800158c:	b29c      	uxth	r4, r3
 800158e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001592:	b29a      	uxth	r2, r3
 8001594:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001596:	4413      	add	r3, r2
 8001598:	b29b      	uxth	r3, r3
 800159a:	3b01      	subs	r3, #1
 800159c:	b29b      	uxth	r3, r3
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	4623      	mov	r3, r4
 80015a2:	4602      	mov	r2, r0
 80015a4:	68f8      	ldr	r0, [r7, #12]
 80015a6:	f7ff fdcb 	bl	8001140 <ili9341_spi_tft_set_address_rect>
  ili9341_spi_tft_select(lcd);
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f7ff fac6 	bl	8000b3c <ili9341_spi_tft_select>

  HAL_GPIO_WritePin(lcd->data_command_port, lcd->data_command_pin, __GPIO_PIN_SET__);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6958      	ldr	r0, [r3, #20]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	8b1b      	ldrh	r3, [r3, #24]
 80015b8:	2201      	movs	r2, #1
 80015ba:	4619      	mov	r1, r3
 80015bc:	f002 fd4a 	bl	8004054 <HAL_GPIO_WritePin>

  // repeatedly send MIN(remaining-words, block-words) words of color data until
  // all rect words have been sent.
  uint32_t curr_wc;
  while (rect_wc > 0) {
 80015c0:	e014      	b.n	80015ec <ili9341_fill_rect+0x108>
    curr_wc = rect_wc;
 80015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c4:	61bb      	str	r3, [r7, #24]
    if (curr_wc > block_wc)
 80015c6:	69ba      	ldr	r2, [r7, #24]
 80015c8:	6a3b      	ldr	r3, [r7, #32]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d901      	bls.n	80015d2 <ili9341_fill_rect+0xee>
      { curr_wc = block_wc; }
 80015ce:	6a3b      	ldr	r3, [r7, #32]
 80015d0:	61bb      	str	r3, [r7, #24]
    ili9341_transmit_color(lcd, curr_wc * 2/*16-bit words*/, spi_tx_block, ibYes);
 80015d2:	69bb      	ldr	r3, [r7, #24]
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	b299      	uxth	r1, r3
 80015da:	2301      	movs	r3, #1
 80015dc:	4a09      	ldr	r2, [pc, #36]	; (8001604 <ili9341_fill_rect+0x120>)
 80015de:	68f8      	ldr	r0, [r7, #12]
 80015e0:	f7ff fe16 	bl	8001210 <ili9341_transmit_color>
    rect_wc -= curr_wc;
 80015e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (rect_wc > 0) {
 80015ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d1e7      	bne.n	80015c2 <ili9341_fill_rect+0xde>
  }

  ili9341_spi_tft_release(lcd);
 80015f2:	68f8      	ldr	r0, [r7, #12]
 80015f4:	f7ff fab2 	bl	8000b5c <ili9341_spi_tft_release>
 80015f8:	e000      	b.n	80015fc <ili9341_fill_rect+0x118>
    { return; }
 80015fa:	bf00      	nop
}
 80015fc:	372c      	adds	r7, #44	; 0x2c
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd90      	pop	{r4, r7, pc}
 8001602:	bf00      	nop
 8001604:	20002f74 	.word	0x20002f74

08001608 <ili9341_fill_screen>:
  ili9341_draw_line(lcd, color, x, y - r, x, (y - r) + (2 * r) + 1);
  ili9341_fill_quarter_circle(lcd, color, x, y, r, 3, 0);
}

void ili9341_fill_screen(ili9341_t *lcd, ili9341_color_t color)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af02      	add	r7, sp, #8
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	807b      	strh	r3, [r7, #2]
  ili9341_fill_rect(lcd, color,
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	8b9b      	ldrh	r3, [r3, #28]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	8bd2      	ldrh	r2, [r2, #30]
 800161c:	8879      	ldrh	r1, [r7, #2]
 800161e:	9201      	str	r2, [sp, #4]
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	2300      	movs	r3, #0
 8001624:	2200      	movs	r2, #0
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ff5c 	bl	80014e4 <ili9341_fill_rect>
      0, 0, lcd->screen_size.width, lcd->screen_size.height);
}
 800162c:	bf00      	nop
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <ili9341_draw_char>:
  ili9341_spi_tft_release(lcd);
  ili9341_transmit_wait(lcd);
}

void ili9341_draw_char(ili9341_t *lcd, ili9341_text_attr_t attr, char ch)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b093      	sub	sp, #76	; 0x4c
 8001638:	af02      	add	r7, sp, #8
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	4638      	mov	r0, r7
 800163e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  // verify we have something within screen dimensions to be drawn
  int16_t  _x = attr.origin_x;
 8001642:	893b      	ldrh	r3, [r7, #8]
 8001644:	b21b      	sxth	r3, r3
 8001646:	837b      	strh	r3, [r7, #26]
  int16_t  _y = attr.origin_y;
 8001648:	897b      	ldrh	r3, [r7, #10]
 800164a:	b21b      	sxth	r3, r3
 800164c:	833b      	strh	r3, [r7, #24]
  uint16_t _w = attr.font->width;
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	b29b      	uxth	r3, r3
 8001654:	82fb      	strh	r3, [r7, #22]
  uint16_t _h = attr.font->height;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	785b      	ldrb	r3, [r3, #1]
 800165a:	b29b      	uxth	r3, r3
 800165c:	82bb      	strh	r3, [r7, #20]
  if (ibNOT(ili9341_clip_rect(lcd, &_x, &_y, &_w, &_h)))
 800165e:	f107 0016 	add.w	r0, r7, #22
 8001662:	f107 0218 	add.w	r2, r7, #24
 8001666:	f107 011a 	add.w	r1, r7, #26
 800166a:	f107 0314 	add.w	r3, r7, #20
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	4603      	mov	r3, r0
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f000 f913 	bl	800189e <ili9341_clip_rect>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	f000 80bc 	beq.w	80017f8 <ili9341_draw_char+0x1c4>
    { return; }

  // 16-bit color, so need 2 bytes for each pixel being filled
  uint32_t num_pixels = attr.font->width * attr.font->height;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	461a      	mov	r2, r3
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	785b      	ldrb	r3, [r3, #1]
 800168a:	fb02 f303 	mul.w	r3, r2, r3
 800168e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t rect_wc    = num_pixels;
 8001690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001692:	63fb      	str	r3, [r7, #60]	; 0x3c

  uint16_t fg_le = __LEu16(&(attr.fg_color));
 8001694:	463b      	mov	r3, r7
 8001696:	3304      	adds	r3, #4
 8001698:	3301      	adds	r3, #1
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	b21a      	sxth	r2, r3
 800169e:	463b      	mov	r3, r7
 80016a0:	3304      	adds	r3, #4
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	021b      	lsls	r3, r3, #8
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	4313      	orrs	r3, r2
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t bg_le = __LEu16(&(attr.bg_color));
 80016ae:	463b      	mov	r3, r7
 80016b0:	3306      	adds	r3, #6
 80016b2:	3301      	adds	r3, #1
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	b21a      	sxth	r2, r3
 80016b8:	463b      	mov	r3, r7
 80016ba:	3306      	adds	r3, #6
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	021b      	lsls	r3, r3, #8
 80016c0:	b21b      	sxth	r3, r3
 80016c2:	4313      	orrs	r3, r2
 80016c4:	b21b      	sxth	r3, r3
 80016c6:	84bb      	strh	r3, [r7, #36]	; 0x24

  uint32_t block_wc = rect_wc;
 80016c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016ca:	63bb      	str	r3, [r7, #56]	; 0x38
  if (block_wc > __SPI_TX_BLOCK_MAX__)
 80016cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016d2:	d902      	bls.n	80016da <ili9341_draw_char+0xa6>
    { block_wc = __SPI_TX_BLOCK_MAX__; }
 80016d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016d8:	63bb      	str	r3, [r7, #56]	; 0x38

  // initialize the buffer with glyph from selected font
  uint8_t ch_index = glyph_index(ch);
 80016da:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fd18 	bl	8001114 <glyph_index>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  for (uint32_t yi = 0; yi < attr.font->height; ++yi) {
 80016ea:	2300      	movs	r3, #0
 80016ec:	637b      	str	r3, [r7, #52]	; 0x34
 80016ee:	e03d      	b.n	800176c <ili9341_draw_char+0x138>
    uint32_t gl = (uint32_t)attr.font->glyph[ch_index * attr.font->height + yi];
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80016f6:	6839      	ldr	r1, [r7, #0]
 80016f8:	7849      	ldrb	r1, [r1, #1]
 80016fa:	fb01 f303 	mul.w	r3, r1, r3
 80016fe:	4619      	mov	r1, r3
 8001700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001702:	440b      	add	r3, r1
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4413      	add	r3, r2
 8001708:	885b      	ldrh	r3, [r3, #2]
 800170a:	61fb      	str	r3, [r7, #28]
    for (uint32_t xi = 0; xi < attr.font->width; ++xi) {
 800170c:	2300      	movs	r3, #0
 800170e:	633b      	str	r3, [r7, #48]	; 0x30
 8001710:	e023      	b.n	800175a <ili9341_draw_char+0x126>
      if ((gl << xi) & 0x8000)
 8001712:	69fa      	ldr	r2, [r7, #28]
 8001714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d00c      	beq.n	800173c <ili9341_draw_char+0x108>
        { spi_tx_block[yi * attr.font->width + xi] = fg_le; }
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800172a:	fb03 f202 	mul.w	r2, r3, r2
 800172e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001730:	4413      	add	r3, r2
 8001732:	4933      	ldr	r1, [pc, #204]	; (8001800 <ili9341_draw_char+0x1cc>)
 8001734:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001736:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 800173a:	e00b      	b.n	8001754 <ili9341_draw_char+0x120>
      else
        { spi_tx_block[yi * attr.font->width + xi] = bg_le; }
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001744:	fb03 f202 	mul.w	r2, r3, r2
 8001748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800174a:	4413      	add	r3, r2
 800174c:	492c      	ldr	r1, [pc, #176]	; (8001800 <ili9341_draw_char+0x1cc>)
 800174e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001750:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint32_t xi = 0; xi < attr.font->width; ++xi) {
 8001754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001756:	3301      	adds	r3, #1
 8001758:	633b      	str	r3, [r7, #48]	; 0x30
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	461a      	mov	r2, r3
 8001760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001762:	4293      	cmp	r3, r2
 8001764:	d3d5      	bcc.n	8001712 <ili9341_draw_char+0xde>
  for (uint32_t yi = 0; yi < attr.font->height; ++yi) {
 8001766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001768:	3301      	adds	r3, #1
 800176a:	637b      	str	r3, [r7, #52]	; 0x34
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	785b      	ldrb	r3, [r3, #1]
 8001770:	461a      	mov	r2, r3
 8001772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001774:	4293      	cmp	r3, r2
 8001776:	d3bb      	bcc.n	80016f0 <ili9341_draw_char+0xbc>
    }
  }

  // select target region
  ili9341_spi_tft_set_address_rect(lcd,
 8001778:	8939      	ldrh	r1, [r7, #8]
 800177a:	8978      	ldrh	r0, [r7, #10]
      attr.origin_x, attr.origin_y,
      attr.origin_x + attr.font->width - 1, attr.origin_y + attr.font->height - 1);
 800177c:	893a      	ldrh	r2, [r7, #8]
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b29b      	uxth	r3, r3
 8001784:	4413      	add	r3, r2
 8001786:	b29b      	uxth	r3, r3
  ili9341_spi_tft_set_address_rect(lcd,
 8001788:	3b01      	subs	r3, #1
 800178a:	b29c      	uxth	r4, r3
      attr.origin_x + attr.font->width - 1, attr.origin_y + attr.font->height - 1);
 800178c:	897a      	ldrh	r2, [r7, #10]
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	785b      	ldrb	r3, [r3, #1]
 8001792:	b29b      	uxth	r3, r3
 8001794:	4413      	add	r3, r2
 8001796:	b29b      	uxth	r3, r3
  ili9341_spi_tft_set_address_rect(lcd,
 8001798:	3b01      	subs	r3, #1
 800179a:	b29b      	uxth	r3, r3
 800179c:	9300      	str	r3, [sp, #0]
 800179e:	4623      	mov	r3, r4
 80017a0:	4602      	mov	r2, r0
 80017a2:	68f8      	ldr	r0, [r7, #12]
 80017a4:	f7ff fccc 	bl	8001140 <ili9341_spi_tft_set_address_rect>
  ili9341_spi_tft_select(lcd);
 80017a8:	68f8      	ldr	r0, [r7, #12]
 80017aa:	f7ff f9c7 	bl	8000b3c <ili9341_spi_tft_select>

  HAL_GPIO_WritePin(lcd->data_command_port, lcd->data_command_pin, __GPIO_PIN_SET__);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	6958      	ldr	r0, [r3, #20]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	8b1b      	ldrh	r3, [r3, #24]
 80017b6:	2201      	movs	r2, #1
 80017b8:	4619      	mov	r1, r3
 80017ba:	f002 fc4b 	bl	8004054 <HAL_GPIO_WritePin>

  // repeatedly send MIN(remaining-words, block-words) words of color data until
  // all rect words have been sent.
  uint32_t curr_wc;
  while (rect_wc > 0) {
 80017be:	e014      	b.n	80017ea <ili9341_draw_char+0x1b6>
    curr_wc = rect_wc;
 80017c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (curr_wc > block_wc)
 80017c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d901      	bls.n	80017d0 <ili9341_draw_char+0x19c>
      { curr_wc = block_wc; }
 80017cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    ili9341_transmit_color(lcd, curr_wc * 2/*16-bit words*/, spi_tx_block, ibYes);
 80017d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	b299      	uxth	r1, r3
 80017d8:	2301      	movs	r3, #1
 80017da:	4a09      	ldr	r2, [pc, #36]	; (8001800 <ili9341_draw_char+0x1cc>)
 80017dc:	68f8      	ldr	r0, [r7, #12]
 80017de:	f7ff fd17 	bl	8001210 <ili9341_transmit_color>
    rect_wc -= curr_wc;
 80017e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80017e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  while (rect_wc > 0) {
 80017ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d1e7      	bne.n	80017c0 <ili9341_draw_char+0x18c>
  }

  ili9341_spi_tft_release(lcd);
 80017f0:	68f8      	ldr	r0, [r7, #12]
 80017f2:	f7ff f9b3 	bl	8000b5c <ili9341_spi_tft_release>
 80017f6:	e000      	b.n	80017fa <ili9341_draw_char+0x1c6>
    { return; }
 80017f8:	bf00      	nop
}
 80017fa:	3744      	adds	r7, #68	; 0x44
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd90      	pop	{r4, r7, pc}
 8001800:	20002f74 	.word	0x20002f74

08001804 <ili9341_draw_string>:

void ili9341_draw_string(ili9341_t *lcd, ili9341_text_attr_t attr, char str[])
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af02      	add	r7, sp, #8
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	4638      	mov	r0, r7
 800180e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  int16_t curr_x = attr.origin_x;
 8001812:	893b      	ldrh	r3, [r7, #8]
 8001814:	82fb      	strh	r3, [r7, #22]
  int16_t curr_y = attr.origin_y;
 8001816:	897b      	ldrh	r3, [r7, #10]
 8001818:	82bb      	strh	r3, [r7, #20]
  int16_t start_x = attr.origin_x;
 800181a:	893b      	ldrh	r3, [r7, #8]
 800181c:	827b      	strh	r3, [r7, #18]

  while ('\0' != *str) {
 800181e:	e036      	b.n	800188e <ili9341_draw_string+0x8a>
    if('\r' == *str)
 8001820:	6a3b      	ldr	r3, [r7, #32]
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b0d      	cmp	r3, #13
 8001826:	d102      	bne.n	800182e <ili9341_draw_string+0x2a>
    {
      curr_x = start_x;
 8001828:	8a7b      	ldrh	r3, [r7, #18]
 800182a:	82fb      	strh	r3, [r7, #22]
 800182c:	e02c      	b.n	8001888 <ili9341_draw_string+0x84>
    }
    else if('\n' == *str)
 800182e:	6a3b      	ldr	r3, [r7, #32]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b0a      	cmp	r3, #10
 8001834:	d109      	bne.n	800184a <ili9341_draw_string+0x46>
    {
      curr_y += attr.font->height;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	785b      	ldrb	r3, [r3, #1]
 800183a:	b29a      	uxth	r2, r3
 800183c:	8abb      	ldrh	r3, [r7, #20]
 800183e:	4413      	add	r3, r2
 8001840:	b29b      	uxth	r3, r3
 8001842:	82bb      	strh	r3, [r7, #20]
      curr_x = start_x;
 8001844:	8a7b      	ldrh	r3, [r7, #18]
 8001846:	82fb      	strh	r3, [r7, #22]
 8001848:	e01e      	b.n	8001888 <ili9341_draw_string+0x84>
    }
    else
    {
      if ( (curr_x > lcd->screen_size.width) ||
 800184a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	8b92      	ldrh	r2, [r2, #28]
 8001852:	4293      	cmp	r3, r2
 8001854:	dc1f      	bgt.n	8001896 <ili9341_draw_string+0x92>
          (curr_y > lcd->screen_size.height) )
 8001856:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	8bd2      	ldrh	r2, [r2, #30]
      if ( (curr_x > lcd->screen_size.width) ||
 800185e:	4293      	cmp	r3, r2
 8001860:	dc19      	bgt.n	8001896 <ili9341_draw_string+0x92>
        { break; }

      attr.origin_x = curr_x;
 8001862:	8afb      	ldrh	r3, [r7, #22]
 8001864:	813b      	strh	r3, [r7, #8]
      attr.origin_y = curr_y;
 8001866:	8abb      	ldrh	r3, [r7, #20]
 8001868:	817b      	strh	r3, [r7, #10]

      ili9341_draw_char(lcd, attr, *str);
 800186a:	6a3b      	ldr	r3, [r7, #32]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	463b      	mov	r3, r7
 8001872:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001874:	68f8      	ldr	r0, [r7, #12]
 8001876:	f7ff fedd 	bl	8001634 <ili9341_draw_char>

      curr_x += attr.font->width;
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	b29a      	uxth	r2, r3
 8001880:	8afb      	ldrh	r3, [r7, #22]
 8001882:	4413      	add	r3, r2
 8001884:	b29b      	uxth	r3, r3
 8001886:	82fb      	strh	r3, [r7, #22]
    }
    ++str;
 8001888:	6a3b      	ldr	r3, [r7, #32]
 800188a:	3301      	adds	r3, #1
 800188c:	623b      	str	r3, [r7, #32]
  while ('\0' != *str) {
 800188e:	6a3b      	ldr	r3, [r7, #32]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1c4      	bne.n	8001820 <ili9341_draw_string+0x1c>
  }
}
 8001896:	bf00      	nop
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <ili9341_clip_rect>:

// ------------------------------------------------------- private functions --

static ili9341_bool_t ili9341_clip_rect(ili9341_t *lcd,
    int16_t *x, int16_t *y, uint16_t *w, uint16_t *h)
{
 800189e:	b480      	push	{r7}
 80018a0:	b085      	sub	sp, #20
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	60f8      	str	r0, [r7, #12]
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	603b      	str	r3, [r7, #0]
  // must have an origin to do anything
  if ((NULL == x) || (NULL == y))
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d002      	beq.n	80018b8 <ili9341_clip_rect+0x1a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d101      	bne.n	80018bc <ili9341_clip_rect+0x1e>
    { return ibFalse; }
 80018b8:	2300      	movs	r3, #0
 80018ba:	e089      	b.n	80019d0 <ili9341_clip_rect+0x132>

  //  1. rect origin beyond screen dimensions, nothing to draw
  if ((*x >= lcd->screen_size.width) || (*y >= lcd->screen_size.height))
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c2:	461a      	mov	r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	8b9b      	ldrh	r3, [r3, #28]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	da07      	bge.n	80018dc <ili9341_clip_rect+0x3e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018d2:	461a      	mov	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	8bdb      	ldrh	r3, [r3, #30]
 80018d8:	429a      	cmp	r2, r3
 80018da:	db01      	blt.n	80018e0 <ili9341_clip_rect+0x42>
    { return ibFalse; }
 80018dc:	2300      	movs	r3, #0
 80018de:	e077      	b.n	80019d0 <ili9341_clip_rect+0x132>

  //  2. rect width or height is 0, nothing to draw
  if ((NULL != w) && (NULL != h)) {
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d00c      	beq.n	8001900 <ili9341_clip_rect+0x62>
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d009      	beq.n	8001900 <ili9341_clip_rect+0x62>
    if ((0U == *w) || (0U == *h))
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	881b      	ldrh	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d003      	beq.n	80018fc <ili9341_clip_rect+0x5e>
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d101      	bne.n	8001900 <ili9341_clip_rect+0x62>
      { return ibFalse; }
 80018fc:	2300      	movs	r3, #0
 80018fe:	e067      	b.n	80019d0 <ili9341_clip_rect+0x132>
  }

  // 3. rect origin has negative component, adjust origin and dimensions
  if (*x < 0) {
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001906:	2b00      	cmp	r3, #0
 8001908:	da0f      	bge.n	800192a <ili9341_clip_rect+0x8c>
    if (NULL != w)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d009      	beq.n	8001924 <ili9341_clip_rect+0x86>
      { *w -= *x; }
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	881a      	ldrh	r2, [r3, #0]
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	f9b3 3000 	ldrsh.w	r3, [r3]
 800191a:	b29b      	uxth	r3, r3
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	b29a      	uxth	r2, r3
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	801a      	strh	r2, [r3, #0]
    *x = 0;
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	2200      	movs	r2, #0
 8001928:	801a      	strh	r2, [r3, #0]
  }
  if (*y < 0) {
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001930:	2b00      	cmp	r3, #0
 8001932:	da0f      	bge.n	8001954 <ili9341_clip_rect+0xb6>
    if (NULL != h)
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d009      	beq.n	800194e <ili9341_clip_rect+0xb0>
      { *h -= *y; }
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	881a      	ldrh	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001944:	b29b      	uxth	r3, r3
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	b29a      	uxth	r2, r3
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	801a      	strh	r2, [r3, #0]
    *y = 0;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	801a      	strh	r2, [r3, #0]
  }

  if ((NULL != w) && (NULL != h)) {
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d039      	beq.n	80019ce <ili9341_clip_rect+0x130>
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d036      	beq.n	80019ce <ili9341_clip_rect+0x130>

    //  4. rect width beyond screen width, reduce rect width
    if ((*x + *w - 1) >= lcd->screen_size.width)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001966:	461a      	mov	r2, r3
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	4413      	add	r3, r2
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	8b92      	ldrh	r2, [r2, #28]
 8001972:	4293      	cmp	r3, r2
 8001974:	dd09      	ble.n	800198a <ili9341_clip_rect+0xec>
      { *w = lcd->screen_size.width - *x; }
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8b9a      	ldrh	r2, [r3, #28]
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001980:	b29b      	uxth	r3, r3
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	b29a      	uxth	r2, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	801a      	strh	r2, [r3, #0]

    //  5. rect height beyond screen height, reduce rect height
    if ((*y + *h - 1) >= lcd->screen_size.height)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001990:	461a      	mov	r2, r3
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	4413      	add	r3, r2
 8001998:	68fa      	ldr	r2, [r7, #12]
 800199a:	8bd2      	ldrh	r2, [r2, #30]
 800199c:	4293      	cmp	r3, r2
 800199e:	dd09      	ble.n	80019b4 <ili9341_clip_rect+0x116>
      { *h = lcd->screen_size.height - *y; }
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	8bda      	ldrh	r2, [r3, #30]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	801a      	strh	r2, [r3, #0]

    return (*w > 0U) && (*h > 0U);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d005      	beq.n	80019c8 <ili9341_clip_rect+0x12a>
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <ili9341_clip_rect+0x12a>
 80019c4:	2301      	movs	r3, #1
 80019c6:	e000      	b.n	80019ca <ili9341_clip_rect+0x12c>
 80019c8:	2300      	movs	r3, #0
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	e000      	b.n	80019d0 <ili9341_clip_rect+0x132>
  }

  return ibTrue;
 80019ce:	2301      	movs	r3, #1
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3714      	adds	r7, #20
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019e2:	f000 fd74 	bl	80024ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019e6:	f000 f825 	bl	8001a34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019ea:	f000 f9f7 	bl	8001ddc <MX_GPIO_Init>
  MX_DMA_Init();
 80019ee:	f000 f9cf 	bl	8001d90 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80019f2:	f000 f99d 	bl	8001d30 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80019f6:	f000 f87f 	bl	8001af8 <MX_ADC1_Init>
  MX_TIM16_Init();
 80019fa:	f000 f943 	bl	8001c84 <MX_TIM16_Init>
  MX_OPAMP1_Init();
 80019fe:	f000 f8df 	bl	8001bc0 <MX_OPAMP1_Init>
  MX_SPI1_Init();
 8001a02:	f000 f901 	bl	8001c08 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001a06:	f000 f963 	bl	8001cd0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  init_tasks(&hspi1, &htim16, &hadc1, &huart2, &huart1);
 8001a0a:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <main+0x44>)
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <main+0x48>)
 8001a10:	4a05      	ldr	r2, [pc, #20]	; (8001a28 <main+0x4c>)
 8001a12:	4906      	ldr	r1, [pc, #24]	; (8001a2c <main+0x50>)
 8001a14:	4806      	ldr	r0, [pc, #24]	; (8001a30 <main+0x54>)
 8001a16:	f000 fd15 	bl	8002444 <init_tasks>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    manage_tasks();
 8001a1a:	f000 fd29 	bl	8002470 <manage_tasks>
 8001a1e:	e7fc      	b.n	8001a1a <main+0x3e>
 8001a20:	2000394c 	.word	0x2000394c
 8001a24:	200039d4 	.word	0x200039d4
 8001a28:	20003774 	.word	0x20003774
 8001a2c:	20003900 	.word	0x20003900
 8001a30:	20003854 	.word	0x20003854

08001a34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b096      	sub	sp, #88	; 0x58
 8001a38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	2244      	movs	r2, #68	; 0x44
 8001a40:	2100      	movs	r1, #0
 8001a42:	4618      	mov	r0, r3
 8001a44:	f005 faea 	bl	800701c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a48:	463b      	mov	r3, r7
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
 8001a54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a56:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a5a:	f002 fc07 	bl	800426c <HAL_PWREx_ControlVoltageScaling>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a64:	f000 fa12 	bl	8001e8c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a68:	f002 fbe2 	bl	8004230 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a6c:	4b21      	ldr	r3, [pc, #132]	; (8001af4 <SystemClock_Config+0xc0>)
 8001a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a72:	4a20      	ldr	r2, [pc, #128]	; (8001af4 <SystemClock_Config+0xc0>)
 8001a74:	f023 0318 	bic.w	r3, r3, #24
 8001a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001a7c:	2314      	movs	r3, #20
 8001a7e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a80:	2301      	movs	r3, #1
 8001a82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a84:	2301      	movs	r3, #1
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001a8c:	2360      	movs	r3, #96	; 0x60
 8001a8e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a90:	2302      	movs	r3, #2
 8001a92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001a94:	2301      	movs	r3, #1
 8001a96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001a9c:	2310      	movs	r3, #16
 8001a9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001aa0:	2307      	movs	r3, #7
 8001aa2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f002 fc31 	bl	8004318 <HAL_RCC_OscConfig>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001abc:	f000 f9e6 	bl	8001e8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac0:	230f      	movs	r3, #15
 8001ac2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001ad4:	463b      	mov	r3, r7
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f003 f831 	bl	8004b40 <HAL_RCC_ClockConfig>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001ae4:	f000 f9d2 	bl	8001e8c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001ae8:	f003 fc44 	bl	8005374 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001aec:	bf00      	nop
 8001aee:	3758      	adds	r7, #88	; 0x58
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40021000 	.word	0x40021000

08001af8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001afe:	463b      	mov	r3, r7
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
 8001b0c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b0e:	4b29      	ldr	r3, [pc, #164]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b10:	4a29      	ldr	r2, [pc, #164]	; (8001bb8 <MX_ADC1_Init+0xc0>)
 8001b12:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV128;
 8001b14:	4b27      	ldr	r3, [pc, #156]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b16:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
 8001b1a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b1c:	4b25      	ldr	r3, [pc, #148]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b22:	4b24      	ldr	r3, [pc, #144]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b28:	4b22      	ldr	r3, [pc, #136]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b2e:	4b21      	ldr	r3, [pc, #132]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b30:	2204      	movs	r2, #4
 8001b32:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b34:	4b1f      	ldr	r3, [pc, #124]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001b40:	4b1c      	ldr	r3, [pc, #112]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b46:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b4e:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b54:	4b17      	ldr	r3, [pc, #92]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b5a:	4b16      	ldr	r3, [pc, #88]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b62:	4b14      	ldr	r3, [pc, #80]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001b68:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b70:	4810      	ldr	r0, [pc, #64]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b72:	f000 ff0d 	bl	8002990 <HAL_ADC_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001b7c:	f000 f986 	bl	8001e8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001b80:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <MX_ADC1_Init+0xc4>)
 8001b82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b84:	2306      	movs	r3, #6
 8001b86:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001b88:	2307      	movs	r3, #7
 8001b8a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b8c:	237f      	movs	r3, #127	; 0x7f
 8001b8e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b90:	2304      	movs	r3, #4
 8001b92:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b98:	463b      	mov	r3, r7
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4805      	ldr	r0, [pc, #20]	; (8001bb4 <MX_ADC1_Init+0xbc>)
 8001b9e:	f001 f8db 	bl	8002d58 <HAL_ADC_ConfigChannel>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001ba8:	f000 f970 	bl	8001e8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bac:	bf00      	nop
 8001bae:	3718      	adds	r7, #24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20003774 	.word	0x20003774
 8001bb8:	50040000 	.word	0x50040000
 8001bbc:	2a000400 	.word	0x2a000400

08001bc0 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8001bc4:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <MX_OPAMP1_Init+0x40>)
 8001bc6:	4a0f      	ldr	r2, [pc, #60]	; (8001c04 <MX_OPAMP1_Init+0x44>)
 8001bc8:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerSupplyRange = OPAMP_POWERSUPPLY_HIGH;
 8001bca:	4b0d      	ldr	r3, [pc, #52]	; (8001c00 <MX_OPAMP1_Init+0x40>)
 8001bcc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001bd0:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <MX_OPAMP1_Init+0x40>)
 8001bd4:	220c      	movs	r2, #12
 8001bd6:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001bd8:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <MX_OPAMP1_Init+0x40>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	615a      	str	r2, [r3, #20]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER;
 8001bde:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <MX_OPAMP1_Init+0x40>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001be4:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <MX_OPAMP1_Init+0x40>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001bea:	4805      	ldr	r0, [pc, #20]	; (8001c00 <MX_OPAMP1_Init+0x40>)
 8001bec:	f002 fa4a 	bl	8004084 <HAL_OPAMP_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_OPAMP1_Init+0x3a>
  {
    Error_Handler();
 8001bf6:	f000 f949 	bl	8001e8c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20003820 	.word	0x20003820
 8001c04:	40007800 	.word	0x40007800

08001c08 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c0c:	4b1b      	ldr	r3, [pc, #108]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c0e:	4a1c      	ldr	r2, [pc, #112]	; (8001c80 <MX_SPI1_Init+0x78>)
 8001c10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c12:	4b1a      	ldr	r3, [pc, #104]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c1a:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c20:	4b16      	ldr	r3, [pc, #88]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c22:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001c26:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c28:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c2e:	4b13      	ldr	r3, [pc, #76]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c34:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c3a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c42:	4b0e      	ldr	r3, [pc, #56]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c4e:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c54:	4b09      	ldr	r3, [pc, #36]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c56:	2207      	movs	r2, #7
 8001c58:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c60:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c66:	4805      	ldr	r0, [pc, #20]	; (8001c7c <MX_SPI1_Init+0x74>)
 8001c68:	f003 fc86 	bl	8005578 <HAL_SPI_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001c72:	f000 f90b 	bl	8001e8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20003854 	.word	0x20003854
 8001c80:	40013000 	.word	0x40013000

08001c84 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <MX_TIM16_Init+0x44>)
 8001c8a:	4a10      	ldr	r2, [pc, #64]	; (8001ccc <MX_TIM16_Init+0x48>)
 8001c8c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 32 - 1;
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <MX_TIM16_Init+0x44>)
 8001c90:	221f      	movs	r2, #31
 8001c92:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c94:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <MX_TIM16_Init+0x44>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 4000 - 1;
 8001c9a:	4b0b      	ldr	r3, [pc, #44]	; (8001cc8 <MX_TIM16_Init+0x44>)
 8001c9c:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001ca0:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <MX_TIM16_Init+0x44>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001ca8:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <MX_TIM16_Init+0x44>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cae:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <MX_TIM16_Init+0x44>)
 8001cb0:	2280      	movs	r2, #128	; 0x80
 8001cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001cb4:	4804      	ldr	r0, [pc, #16]	; (8001cc8 <MX_TIM16_Init+0x44>)
 8001cb6:	f004 f96b 	bl	8005f90 <HAL_TIM_Base_Init>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001cc0:	f000 f8e4 	bl	8001e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20003900 	.word	0x20003900
 8001ccc:	40014400 	.word	0x40014400

08001cd0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cd4:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001cd6:	4a15      	ldr	r2, [pc, #84]	; (8001d2c <MX_USART1_UART_Init+0x5c>)
 8001cd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001cda:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001cdc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ce0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ce8:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cee:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001cf6:	220c      	movs	r2, #12
 8001cf8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d00:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d06:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d12:	4805      	ldr	r0, [pc, #20]	; (8001d28 <MX_USART1_UART_Init+0x58>)
 8001d14:	f004 fb94 	bl	8006440 <HAL_UART_Init>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d1e:	f000 f8b5 	bl	8001e8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2000394c 	.word	0x2000394c
 8001d2c:	40013800 	.word	0x40013800

08001d30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d34:	4b14      	ldr	r3, [pc, #80]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d36:	4a15      	ldr	r2, [pc, #84]	; (8001d8c <MX_USART2_UART_Init+0x5c>)
 8001d38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d3a:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d42:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d48:	4b0f      	ldr	r3, [pc, #60]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d54:	4b0c      	ldr	r3, [pc, #48]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d56:	220c      	movs	r2, #12
 8001d58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d60:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d66:	4b08      	ldr	r3, [pc, #32]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d6c:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d72:	4805      	ldr	r0, [pc, #20]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d74:	f004 fb64 	bl	8006440 <HAL_UART_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d7e:	f000 f885 	bl	8001e8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	200039d4 	.word	0x200039d4
 8001d8c:	40004400 	.word	0x40004400

08001d90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d96:	4b10      	ldr	r3, [pc, #64]	; (8001dd8 <MX_DMA_Init+0x48>)
 8001d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d9a:	4a0f      	ldr	r2, [pc, #60]	; (8001dd8 <MX_DMA_Init+0x48>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	6493      	str	r3, [r2, #72]	; 0x48
 8001da2:	4b0d      	ldr	r3, [pc, #52]	; (8001dd8 <MX_DMA_Init+0x48>)
 8001da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	607b      	str	r3, [r7, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001dae:	2200      	movs	r2, #0
 8001db0:	2100      	movs	r1, #0
 8001db2:	200b      	movs	r0, #11
 8001db4:	f001 fda7 	bl	8003906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001db8:	200b      	movs	r0, #11
 8001dba:	f001 fdc0 	bl	800393e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	200d      	movs	r0, #13
 8001dc4:	f001 fd9f 	bl	8003906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001dc8:	200d      	movs	r0, #13
 8001dca:	f001 fdb8 	bl	800393e <HAL_NVIC_EnableIRQ>

}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40021000 	.word	0x40021000

08001ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de2:	f107 030c 	add.w	r3, r7, #12
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]
 8001dee:	60da      	str	r2, [r3, #12]
 8001df0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001df2:	4b24      	ldr	r3, [pc, #144]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df6:	4a23      	ldr	r2, [pc, #140]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001df8:	f043 0304 	orr.w	r3, r3, #4
 8001dfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dfe:	4b21      	ldr	r3, [pc, #132]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e02:	f003 0304 	and.w	r3, r3, #4
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0a:	4b1e      	ldr	r3, [pc, #120]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e0e:	4a1d      	ldr	r2, [pc, #116]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e16:	4b1b      	ldr	r3, [pc, #108]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e22:	4b18      	ldr	r3, [pc, #96]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e26:	4a17      	ldr	r2, [pc, #92]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001e28:	f043 0302 	orr.w	r3, r3, #2
 8001e2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <MX_GPIO_Init+0xa8>)
 8001e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	603b      	str	r3, [r7, #0]
 8001e38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|LED_Pin|DC_Pin|RESET_Pin, GPIO_PIN_RESET);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	21c9      	movs	r1, #201	; 0xc9
 8001e3e:	4812      	ldr	r0, [pc, #72]	; (8001e88 <MX_GPIO_Init+0xac>)
 8001e40:	f002 f908 	bl	8004054 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin;
 8001e44:	2341      	movs	r3, #65	; 0x41
 8001e46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e50:	2303      	movs	r3, #3
 8001e52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e54:	f107 030c 	add.w	r3, r7, #12
 8001e58:	4619      	mov	r1, r3
 8001e5a:	480b      	ldr	r0, [pc, #44]	; (8001e88 <MX_GPIO_Init+0xac>)
 8001e5c:	f001 ff90 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin RESET_Pin */
  GPIO_InitStruct.Pin = LED_Pin|RESET_Pin;
 8001e60:	2388      	movs	r3, #136	; 0x88
 8001e62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e64:	2301      	movs	r3, #1
 8001e66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	4619      	mov	r1, r3
 8001e76:	4804      	ldr	r0, [pc, #16]	; (8001e88 <MX_GPIO_Init+0xac>)
 8001e78:	f001 ff82 	bl	8003d80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e7c:	bf00      	nop
 8001e7e:	3720      	adds	r7, #32
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	40021000 	.word	0x40021000
 8001e88:	48000400 	.word	0x48000400

08001e8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e90:	b672      	cpsid	i
}
 8001e92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001e94:	e7fe      	b.n	8001e94 <Error_Handler+0x8>
	...

08001e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <HAL_MspInit+0x44>)
 8001ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ea2:	4a0e      	ldr	r2, [pc, #56]	; (8001edc <HAL_MspInit+0x44>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6613      	str	r3, [r2, #96]	; 0x60
 8001eaa:	4b0c      	ldr	r3, [pc, #48]	; (8001edc <HAL_MspInit+0x44>)
 8001eac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	607b      	str	r3, [r7, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <HAL_MspInit+0x44>)
 8001eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eba:	4a08      	ldr	r2, [pc, #32]	; (8001edc <HAL_MspInit+0x44>)
 8001ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <HAL_MspInit+0x44>)
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eca:	603b      	str	r3, [r7, #0]
 8001ecc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	40021000 	.word	0x40021000

08001ee0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b09e      	sub	sp, #120	; 0x78
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ef8:	f107 0310 	add.w	r3, r7, #16
 8001efc:	2254      	movs	r2, #84	; 0x54
 8001efe:	2100      	movs	r1, #0
 8001f00:	4618      	mov	r0, r3
 8001f02:	f005 f88b 	bl	800701c <memset>
  if(hadc->Instance==ADC1)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a3b      	ldr	r2, [pc, #236]	; (8001ff8 <HAL_ADC_MspInit+0x118>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d16e      	bne.n	8001fee <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001f10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f14:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001f16:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001f1a:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001f20:	2301      	movs	r3, #1
 8001f22:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001f24:	2310      	movs	r3, #16
 8001f26:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001f28:	2307      	movs	r3, #7
 8001f2a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001f30:	2302      	movs	r3, #2
 8001f32:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001f34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f38:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f3a:	f107 0310 	add.w	r3, r7, #16
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f003 f822 	bl	8004f88 <HAL_RCCEx_PeriphCLKConfig>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001f4a:	f7ff ff9f 	bl	8001e8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001f4e:	4b2b      	ldr	r3, [pc, #172]	; (8001ffc <HAL_ADC_MspInit+0x11c>)
 8001f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f52:	4a2a      	ldr	r2, [pc, #168]	; (8001ffc <HAL_ADC_MspInit+0x11c>)
 8001f54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f5a:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <HAL_ADC_MspInit+0x11c>)
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f66:	4b25      	ldr	r3, [pc, #148]	; (8001ffc <HAL_ADC_MspInit+0x11c>)
 8001f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f6a:	4a24      	ldr	r2, [pc, #144]	; (8001ffc <HAL_ADC_MspInit+0x11c>)
 8001f6c:	f043 0301 	orr.w	r3, r3, #1
 8001f70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f72:	4b22      	ldr	r3, [pc, #136]	; (8001ffc <HAL_ADC_MspInit+0x11c>)
 8001f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	60bb      	str	r3, [r7, #8]
 8001f7c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f7e:	2320      	movs	r3, #32
 8001f80:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f82:	230b      	movs	r3, #11
 8001f84:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001f8e:	4619      	mov	r1, r3
 8001f90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f94:	f001 fef4 	bl	8003d80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001f9a:	4a1a      	ldr	r2, [pc, #104]	; (8002004 <HAL_ADC_MspInit+0x124>)
 8001f9c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001f9e:	4b18      	ldr	r3, [pc, #96]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fa4:	4b16      	ldr	r3, [pc, #88]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001faa:	4b15      	ldr	r3, [pc, #84]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fb0:	4b13      	ldr	r3, [pc, #76]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fb2:	2280      	movs	r2, #128	; 0x80
 8001fb4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fbc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fc4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001fc6:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fc8:	2220      	movs	r2, #32
 8001fca:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fcc:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fd2:	480b      	ldr	r0, [pc, #44]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fd4:	f001 fcce 	bl	8003974 <HAL_DMA_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 8001fde:	f7ff ff55 	bl	8001e8c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a06      	ldr	r2, [pc, #24]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fe6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001fe8:	4a05      	ldr	r2, [pc, #20]	; (8002000 <HAL_ADC_MspInit+0x120>)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001fee:	bf00      	nop
 8001ff0:	3778      	adds	r7, #120	; 0x78
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	50040000 	.word	0x50040000
 8001ffc:	40021000 	.word	0x40021000
 8002000:	200037d8 	.word	0x200037d8
 8002004:	40020008 	.word	0x40020008

08002008 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08a      	sub	sp, #40	; 0x28
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	605a      	str	r2, [r3, #4]
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	60da      	str	r2, [r3, #12]
 800201e:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a15      	ldr	r2, [pc, #84]	; (800207c <HAL_OPAMP_MspInit+0x74>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d124      	bne.n	8002074 <HAL_OPAMP_MspInit+0x6c>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 800202a:	4b15      	ldr	r3, [pc, #84]	; (8002080 <HAL_OPAMP_MspInit+0x78>)
 800202c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202e:	4a14      	ldr	r2, [pc, #80]	; (8002080 <HAL_OPAMP_MspInit+0x78>)
 8002030:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002034:	6593      	str	r3, [r2, #88]	; 0x58
 8002036:	4b12      	ldr	r3, [pc, #72]	; (8002080 <HAL_OPAMP_MspInit+0x78>)
 8002038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800203e:	613b      	str	r3, [r7, #16]
 8002040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002042:	4b0f      	ldr	r3, [pc, #60]	; (8002080 <HAL_OPAMP_MspInit+0x78>)
 8002044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002046:	4a0e      	ldr	r2, [pc, #56]	; (8002080 <HAL_OPAMP_MspInit+0x78>)
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800204e:	4b0c      	ldr	r3, [pc, #48]	; (8002080 <HAL_OPAMP_MspInit+0x78>)
 8002050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
    /**OPAMP1 GPIO Configuration
    PA0     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800205a:	2309      	movs	r3, #9
 800205c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800205e:	2303      	movs	r3, #3
 8002060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002066:	f107 0314 	add.w	r3, r7, #20
 800206a:	4619      	mov	r1, r3
 800206c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002070:	f001 fe86 	bl	8003d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }

}
 8002074:	bf00      	nop
 8002076:	3728      	adds	r7, #40	; 0x28
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40007800 	.word	0x40007800
 8002080:	40021000 	.word	0x40021000

08002084 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08a      	sub	sp, #40	; 0x28
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a34      	ldr	r2, [pc, #208]	; (8002174 <HAL_SPI_MspInit+0xf0>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d162      	bne.n	800216c <HAL_SPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020a6:	4b34      	ldr	r3, [pc, #208]	; (8002178 <HAL_SPI_MspInit+0xf4>)
 80020a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020aa:	4a33      	ldr	r2, [pc, #204]	; (8002178 <HAL_SPI_MspInit+0xf4>)
 80020ac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020b0:	6613      	str	r3, [r2, #96]	; 0x60
 80020b2:	4b31      	ldr	r3, [pc, #196]	; (8002178 <HAL_SPI_MspInit+0xf4>)
 80020b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020ba:	613b      	str	r3, [r7, #16]
 80020bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020be:	4b2e      	ldr	r3, [pc, #184]	; (8002178 <HAL_SPI_MspInit+0xf4>)
 80020c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c2:	4a2d      	ldr	r2, [pc, #180]	; (8002178 <HAL_SPI_MspInit+0xf4>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020ca:	4b2b      	ldr	r3, [pc, #172]	; (8002178 <HAL_SPI_MspInit+0xf4>)
 80020cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 80020d6:	2382      	movs	r3, #130	; 0x82
 80020d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020de:	2302      	movs	r3, #2
 80020e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e2:	2303      	movs	r3, #3
 80020e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020e6:	2305      	movs	r3, #5
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4619      	mov	r1, r3
 80020f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f4:	f001 fe44 	bl	8003d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80020f8:	2340      	movs	r3, #64	; 0x40
 80020fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002104:	2303      	movs	r3, #3
 8002106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002108:	2305      	movs	r3, #5
 800210a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	4619      	mov	r1, r3
 8002112:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002116:	f001 fe33 	bl	8003d80 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800211a:	4b18      	ldr	r3, [pc, #96]	; (800217c <HAL_SPI_MspInit+0xf8>)
 800211c:	4a18      	ldr	r2, [pc, #96]	; (8002180 <HAL_SPI_MspInit+0xfc>)
 800211e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002120:	4b16      	ldr	r3, [pc, #88]	; (800217c <HAL_SPI_MspInit+0xf8>)
 8002122:	2201      	movs	r2, #1
 8002124:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002126:	4b15      	ldr	r3, [pc, #84]	; (800217c <HAL_SPI_MspInit+0xf8>)
 8002128:	2210      	movs	r2, #16
 800212a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800212c:	4b13      	ldr	r3, [pc, #76]	; (800217c <HAL_SPI_MspInit+0xf8>)
 800212e:	2200      	movs	r2, #0
 8002130:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002132:	4b12      	ldr	r3, [pc, #72]	; (800217c <HAL_SPI_MspInit+0xf8>)
 8002134:	2280      	movs	r2, #128	; 0x80
 8002136:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002138:	4b10      	ldr	r3, [pc, #64]	; (800217c <HAL_SPI_MspInit+0xf8>)
 800213a:	2200      	movs	r2, #0
 800213c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800213e:	4b0f      	ldr	r3, [pc, #60]	; (800217c <HAL_SPI_MspInit+0xf8>)
 8002140:	2200      	movs	r2, #0
 8002142:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002144:	4b0d      	ldr	r3, [pc, #52]	; (800217c <HAL_SPI_MspInit+0xf8>)
 8002146:	2200      	movs	r2, #0
 8002148:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800214a:	4b0c      	ldr	r3, [pc, #48]	; (800217c <HAL_SPI_MspInit+0xf8>)
 800214c:	2200      	movs	r2, #0
 800214e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002150:	480a      	ldr	r0, [pc, #40]	; (800217c <HAL_SPI_MspInit+0xf8>)
 8002152:	f001 fc0f 	bl	8003974 <HAL_DMA_Init>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <HAL_SPI_MspInit+0xdc>
    {
      Error_Handler();
 800215c:	f7ff fe96 	bl	8001e8c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a06      	ldr	r2, [pc, #24]	; (800217c <HAL_SPI_MspInit+0xf8>)
 8002164:	655a      	str	r2, [r3, #84]	; 0x54
 8002166:	4a05      	ldr	r2, [pc, #20]	; (800217c <HAL_SPI_MspInit+0xf8>)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800216c:	bf00      	nop
 800216e:	3728      	adds	r7, #40	; 0x28
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40013000 	.word	0x40013000
 8002178:	40021000 	.word	0x40021000
 800217c:	200038b8 	.word	0x200038b8
 8002180:	40020030 	.word	0x40020030

08002184 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0d      	ldr	r2, [pc, #52]	; (80021c8 <HAL_TIM_Base_MspInit+0x44>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d113      	bne.n	80021be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002196:	4b0d      	ldr	r3, [pc, #52]	; (80021cc <HAL_TIM_Base_MspInit+0x48>)
 8002198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800219a:	4a0c      	ldr	r2, [pc, #48]	; (80021cc <HAL_TIM_Base_MspInit+0x48>)
 800219c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021a0:	6613      	str	r3, [r2, #96]	; 0x60
 80021a2:	4b0a      	ldr	r3, [pc, #40]	; (80021cc <HAL_TIM_Base_MspInit+0x48>)
 80021a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021ae:	2200      	movs	r2, #0
 80021b0:	2100      	movs	r1, #0
 80021b2:	2019      	movs	r0, #25
 80021b4:	f001 fba7 	bl	8003906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021b8:	2019      	movs	r0, #25
 80021ba:	f001 fbc0 	bl	800393e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80021be:	bf00      	nop
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40014400 	.word	0x40014400
 80021cc:	40021000 	.word	0x40021000

080021d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b0a0      	sub	sp, #128	; 0x80
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021e8:	f107 0318 	add.w	r3, r7, #24
 80021ec:	2254      	movs	r2, #84	; 0x54
 80021ee:	2100      	movs	r1, #0
 80021f0:	4618      	mov	r0, r3
 80021f2:	f004 ff13 	bl	800701c <memset>
  if(huart->Instance==USART1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a47      	ldr	r2, [pc, #284]	; (8002318 <HAL_UART_MspInit+0x148>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d138      	bne.n	8002272 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002200:	2301      	movs	r3, #1
 8002202:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002204:	2300      	movs	r3, #0
 8002206:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002208:	f107 0318 	add.w	r3, r7, #24
 800220c:	4618      	mov	r0, r3
 800220e:	f002 febb 	bl	8004f88 <HAL_RCCEx_PeriphCLKConfig>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002218:	f7ff fe38 	bl	8001e8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800221c:	4b3f      	ldr	r3, [pc, #252]	; (800231c <HAL_UART_MspInit+0x14c>)
 800221e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002220:	4a3e      	ldr	r2, [pc, #248]	; (800231c <HAL_UART_MspInit+0x14c>)
 8002222:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002226:	6613      	str	r3, [r2, #96]	; 0x60
 8002228:	4b3c      	ldr	r3, [pc, #240]	; (800231c <HAL_UART_MspInit+0x14c>)
 800222a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800222c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002234:	4b39      	ldr	r3, [pc, #228]	; (800231c <HAL_UART_MspInit+0x14c>)
 8002236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002238:	4a38      	ldr	r2, [pc, #224]	; (800231c <HAL_UART_MspInit+0x14c>)
 800223a:	f043 0301 	orr.w	r3, r3, #1
 800223e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002240:	4b36      	ldr	r3, [pc, #216]	; (800231c <HAL_UART_MspInit+0x14c>)
 8002242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002244:	f003 0301 	and.w	r3, r3, #1
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800224c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002250:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225a:	2303      	movs	r3, #3
 800225c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800225e:	2307      	movs	r3, #7
 8002260:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002262:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002266:	4619      	mov	r1, r3
 8002268:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800226c:	f001 fd88 	bl	8003d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002270:	e04d      	b.n	800230e <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a2a      	ldr	r2, [pc, #168]	; (8002320 <HAL_UART_MspInit+0x150>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d148      	bne.n	800230e <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800227c:	2302      	movs	r3, #2
 800227e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002280:	2300      	movs	r3, #0
 8002282:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002284:	f107 0318 	add.w	r3, r7, #24
 8002288:	4618      	mov	r0, r3
 800228a:	f002 fe7d 	bl	8004f88 <HAL_RCCEx_PeriphCLKConfig>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8002294:	f7ff fdfa 	bl	8001e8c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002298:	4b20      	ldr	r3, [pc, #128]	; (800231c <HAL_UART_MspInit+0x14c>)
 800229a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229c:	4a1f      	ldr	r2, [pc, #124]	; (800231c <HAL_UART_MspInit+0x14c>)
 800229e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022a2:	6593      	str	r3, [r2, #88]	; 0x58
 80022a4:	4b1d      	ldr	r3, [pc, #116]	; (800231c <HAL_UART_MspInit+0x14c>)
 80022a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b0:	4b1a      	ldr	r3, [pc, #104]	; (800231c <HAL_UART_MspInit+0x14c>)
 80022b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b4:	4a19      	ldr	r2, [pc, #100]	; (800231c <HAL_UART_MspInit+0x14c>)
 80022b6:	f043 0301 	orr.w	r3, r3, #1
 80022ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022bc:	4b17      	ldr	r3, [pc, #92]	; (800231c <HAL_UART_MspInit+0x14c>)
 80022be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80022c8:	2304      	movs	r3, #4
 80022ca:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022cc:	2302      	movs	r3, #2
 80022ce:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d4:	2303      	movs	r3, #3
 80022d6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022d8:	2307      	movs	r3, #7
 80022da:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80022dc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80022e0:	4619      	mov	r1, r3
 80022e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e6:	f001 fd4b 	bl	8003d80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80022ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022ee:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f0:	2302      	movs	r3, #2
 80022f2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f8:	2303      	movs	r3, #3
 80022fa:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80022fc:	2303      	movs	r3, #3
 80022fe:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002300:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002304:	4619      	mov	r1, r3
 8002306:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800230a:	f001 fd39 	bl	8003d80 <HAL_GPIO_Init>
}
 800230e:	bf00      	nop
 8002310:	3780      	adds	r7, #128	; 0x80
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40013800 	.word	0x40013800
 800231c:	40021000 	.word	0x40021000
 8002320:	40004400 	.word	0x40004400

08002324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002328:	e7fe      	b.n	8002328 <NMI_Handler+0x4>

0800232a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800232a:	b480      	push	{r7}
 800232c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800232e:	e7fe      	b.n	800232e <HardFault_Handler+0x4>

08002330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002334:	e7fe      	b.n	8002334 <MemManage_Handler+0x4>

08002336 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002336:	b480      	push	{r7}
 8002338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800233a:	e7fe      	b.n	800233a <BusFault_Handler+0x4>

0800233c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002340:	e7fe      	b.n	8002340 <UsageFault_Handler+0x4>

08002342 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002342:	b480      	push	{r7}
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002346:	bf00      	nop
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002354:	bf00      	nop
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr

0800235e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002370:	f000 f902 	bl	8002578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002374:	bf00      	nop
 8002376:	bd80      	pop	{r7, pc}

08002378 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800237c:	4802      	ldr	r0, [pc, #8]	; (8002388 <DMA1_Channel1_IRQHandler+0x10>)
 800237e:	f001 fc11 	bl	8003ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	200037d8 	.word	0x200037d8

0800238c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002390:	4802      	ldr	r0, [pc, #8]	; (800239c <DMA1_Channel3_IRQHandler+0x10>)
 8002392:	f001 fc07 	bl	8003ba4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	200038b8 	.word	0x200038b8

080023a0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80023a4:	4802      	ldr	r0, [pc, #8]	; (80023b0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80023a6:	f003 fe9f 	bl	80060e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20003900 	.word	0x20003900

080023b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023bc:	4a14      	ldr	r2, [pc, #80]	; (8002410 <_sbrk+0x5c>)
 80023be:	4b15      	ldr	r3, [pc, #84]	; (8002414 <_sbrk+0x60>)
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023c8:	4b13      	ldr	r3, [pc, #76]	; (8002418 <_sbrk+0x64>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d102      	bne.n	80023d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023d0:	4b11      	ldr	r3, [pc, #68]	; (8002418 <_sbrk+0x64>)
 80023d2:	4a12      	ldr	r2, [pc, #72]	; (800241c <_sbrk+0x68>)
 80023d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023d6:	4b10      	ldr	r3, [pc, #64]	; (8002418 <_sbrk+0x64>)
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4413      	add	r3, r2
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d207      	bcs.n	80023f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023e4:	f004 fe32 	bl	800704c <__errno>
 80023e8:	4603      	mov	r3, r0
 80023ea:	220c      	movs	r2, #12
 80023ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ee:	f04f 33ff 	mov.w	r3, #4294967295
 80023f2:	e009      	b.n	8002408 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <_sbrk+0x64>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023fa:	4b07      	ldr	r3, [pc, #28]	; (8002418 <_sbrk+0x64>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	4a05      	ldr	r2, [pc, #20]	; (8002418 <_sbrk+0x64>)
 8002404:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002406:	68fb      	ldr	r3, [r7, #12]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	2000c000 	.word	0x2000c000
 8002414:	00000800 	.word	0x00000800
 8002418:	20003a5c 	.word	0x20003a5c
 800241c:	20003bb0 	.word	0x20003bb0

08002420 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002424:	4b06      	ldr	r3, [pc, #24]	; (8002440 <SystemInit+0x20>)
 8002426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800242a:	4a05      	ldr	r2, [pc, #20]	; (8002440 <SystemInit+0x20>)
 800242c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002430:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	e000ed00 	.word	0xe000ed00

08002444 <init_tasks>:
void init_tasks(
    SPI_HandleTypeDef* spi,
    TIM_HandleTypeDef* timer,
    ADC_HandleTypeDef* adc,
    UART_HandleTypeDef* uart,
    UART_HandleTypeDef* uart_bt) {
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af02      	add	r7, sp, #8
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
 8002450:	603b      	str	r3, [r7, #0]

  init_display(spi, timer, adc, uart, uart_bt);
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	9300      	str	r3, [sp, #0]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f7fe f8b3 	bl	80005c8 <init_display>
  HAL_TIM_Base_Start_IT(timer);
 8002462:	68b8      	ldr	r0, [r7, #8]
 8002464:	f003 fdec 	bl	8006040 <HAL_TIM_Base_Start_IT>
}
 8002468:	bf00      	nop
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <manage_tasks>:

void manage_tasks() {
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  display_graph();
 8002474:	f7fe f95e 	bl	8000734 <display_graph>
}
 8002478:	bf00      	nop
 800247a:	bd80      	pop	{r7, pc}

0800247c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800247c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002480:	f7ff ffce 	bl	8002420 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002484:	480c      	ldr	r0, [pc, #48]	; (80024b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002486:	490d      	ldr	r1, [pc, #52]	; (80024bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002488:	4a0d      	ldr	r2, [pc, #52]	; (80024c0 <LoopForever+0xe>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800248c:	e002      	b.n	8002494 <LoopCopyDataInit>

0800248e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800248e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002492:	3304      	adds	r3, #4

08002494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002498:	d3f9      	bcc.n	800248e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249a:	4a0a      	ldr	r2, [pc, #40]	; (80024c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800249c:	4c0a      	ldr	r4, [pc, #40]	; (80024c8 <LoopForever+0x16>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a0:	e001      	b.n	80024a6 <LoopFillZerobss>

080024a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a4:	3204      	adds	r2, #4

080024a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a8:	d3fb      	bcc.n	80024a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024aa:	f004 fdd5 	bl	8007058 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024ae:	f7ff fa95 	bl	80019dc <main>

080024b2 <LoopForever>:

LoopForever:
    b LoopForever
 80024b2:	e7fe      	b.n	80024b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024b4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80024b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024bc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80024c0:	08008c58 	.word	0x08008c58
  ldr r2, =_sbss
 80024c4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80024c8:	20003bac 	.word	0x20003bac

080024cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024cc:	e7fe      	b.n	80024cc <ADC1_IRQHandler>

080024ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d8:	2003      	movs	r0, #3
 80024da:	f001 fa09 	bl	80038f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024de:	2000      	movs	r0, #0
 80024e0:	f000 f80e 	bl	8002500 <HAL_InitTick>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	71fb      	strb	r3, [r7, #7]
 80024ee:	e001      	b.n	80024f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024f0:	f7ff fcd2 	bl	8001e98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024f4:	79fb      	ldrb	r3, [r7, #7]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800250c:	4b17      	ldr	r3, [pc, #92]	; (800256c <HAL_InitTick+0x6c>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d023      	beq.n	800255c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002514:	4b16      	ldr	r3, [pc, #88]	; (8002570 <HAL_InitTick+0x70>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b14      	ldr	r3, [pc, #80]	; (800256c <HAL_InitTick+0x6c>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	4619      	mov	r1, r3
 800251e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002522:	fbb3 f3f1 	udiv	r3, r3, r1
 8002526:	fbb2 f3f3 	udiv	r3, r2, r3
 800252a:	4618      	mov	r0, r3
 800252c:	f001 fa15 	bl	800395a <HAL_SYSTICK_Config>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10f      	bne.n	8002556 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b0f      	cmp	r3, #15
 800253a:	d809      	bhi.n	8002550 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800253c:	2200      	movs	r2, #0
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	f04f 30ff 	mov.w	r0, #4294967295
 8002544:	f001 f9df 	bl	8003906 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002548:	4a0a      	ldr	r2, [pc, #40]	; (8002574 <HAL_InitTick+0x74>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	e007      	b.n	8002560 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
 8002554:	e004      	b.n	8002560 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	73fb      	strb	r3, [r7, #15]
 800255a:	e001      	b.n	8002560 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002560:	7bfb      	ldrb	r3, [r7, #15]
}
 8002562:	4618      	mov	r0, r3
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	2000000c 	.word	0x2000000c
 8002570:	20000004 	.word	0x20000004
 8002574:	20000008 	.word	0x20000008

08002578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800257c:	4b06      	ldr	r3, [pc, #24]	; (8002598 <HAL_IncTick+0x20>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b06      	ldr	r3, [pc, #24]	; (800259c <HAL_IncTick+0x24>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4413      	add	r3, r2
 8002588:	4a04      	ldr	r2, [pc, #16]	; (800259c <HAL_IncTick+0x24>)
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	2000000c 	.word	0x2000000c
 800259c:	20003a60 	.word	0x20003a60

080025a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return uwTick;
 80025a4:	4b03      	ldr	r3, [pc, #12]	; (80025b4 <HAL_GetTick+0x14>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20003a60 	.word	0x20003a60

080025b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c0:	f7ff ffee 	bl	80025a0 <HAL_GetTick>
 80025c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d0:	d005      	beq.n	80025de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025d2:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <HAL_Delay+0x44>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4413      	add	r3, r2
 80025dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025de:	bf00      	nop
 80025e0:	f7ff ffde 	bl	80025a0 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d8f7      	bhi.n	80025e0 <HAL_Delay+0x28>
  {
  }
}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	2000000c 	.word	0x2000000c

08002600 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	431a      	orrs	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	609a      	str	r2, [r3, #8]
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr

08002626 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002626:	b480      	push	{r7}
 8002628:	b083      	sub	sp, #12
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
 800262e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	431a      	orrs	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	609a      	str	r2, [r3, #8]
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800265c:	4618      	mov	r0, r3
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002668:	b480      	push	{r7}
 800266a:	b087      	sub	sp, #28
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
 8002674:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	3360      	adds	r3, #96	; 0x60
 800267a:	461a      	mov	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4413      	add	r3, r2
 8002682:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b08      	ldr	r3, [pc, #32]	; (80026ac <LL_ADC_SetOffset+0x44>)
 800268a:	4013      	ands	r3, r2
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	4313      	orrs	r3, r2
 8002698:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80026a0:	bf00      	nop
 80026a2:	371c      	adds	r7, #28
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	03fff000 	.word	0x03fff000

080026b0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3360      	adds	r3, #96	; 0x60
 80026be:	461a      	mov	r2, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	4413      	add	r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026dc:	b480      	push	{r7}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	3360      	adds	r3, #96	; 0x60
 80026ec:	461a      	mov	r2, r3
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	4413      	add	r3, r2
 80026f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	431a      	orrs	r2, r3
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002706:	bf00      	nop
 8002708:	371c      	adds	r7, #28
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002738:	b480      	push	{r7}
 800273a:	b087      	sub	sp, #28
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	3330      	adds	r3, #48	; 0x30
 8002748:	461a      	mov	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	0a1b      	lsrs	r3, r3, #8
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	f003 030c 	and.w	r3, r3, #12
 8002754:	4413      	add	r3, r2
 8002756:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	211f      	movs	r1, #31
 8002764:	fa01 f303 	lsl.w	r3, r1, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	401a      	ands	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	0e9b      	lsrs	r3, r3, #26
 8002770:	f003 011f 	and.w	r1, r3, #31
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	f003 031f 	and.w	r3, r3, #31
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	431a      	orrs	r2, r3
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002784:	bf00      	nop
 8002786:	371c      	adds	r7, #28
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002790:	b480      	push	{r7}
 8002792:	b087      	sub	sp, #28
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	3314      	adds	r3, #20
 80027a0:	461a      	mov	r2, r3
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	0e5b      	lsrs	r3, r3, #25
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	4413      	add	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	0d1b      	lsrs	r3, r3, #20
 80027b8:	f003 031f 	and.w	r3, r3, #31
 80027bc:	2107      	movs	r1, #7
 80027be:	fa01 f303 	lsl.w	r3, r1, r3
 80027c2:	43db      	mvns	r3, r3
 80027c4:	401a      	ands	r2, r3
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	0d1b      	lsrs	r3, r3, #20
 80027ca:	f003 031f 	and.w	r3, r3, #31
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	fa01 f303 	lsl.w	r3, r1, r3
 80027d4:	431a      	orrs	r2, r3
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80027da:	bf00      	nop
 80027dc:	371c      	adds	r7, #28
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
	...

080027e8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002800:	43db      	mvns	r3, r3
 8002802:	401a      	ands	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f003 0318 	and.w	r3, r3, #24
 800280a:	4908      	ldr	r1, [pc, #32]	; (800282c <LL_ADC_SetChannelSingleDiff+0x44>)
 800280c:	40d9      	lsrs	r1, r3
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	400b      	ands	r3, r1
 8002812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002816:	431a      	orrs	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800281e:	bf00      	nop
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	0007ffff 	.word	0x0007ffff

08002830 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002840:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6093      	str	r3, [r2, #8]
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002864:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002868:	d101      	bne.n	800286e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800288c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002890:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028b8:	d101      	bne.n	80028be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028ba:	2301      	movs	r3, #1
 80028bc:	e000      	b.n	80028c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr

080028cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028e0:	f043 0201 	orr.w	r2, r3, #1
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 0301 	and.w	r3, r3, #1
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <LL_ADC_IsEnabled+0x18>
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <LL_ADC_IsEnabled+0x1a>
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800292a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800292e:	f043 0204 	orr.w	r2, r3, #4
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	2b04      	cmp	r3, #4
 8002954:	d101      	bne.n	800295a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 0308 	and.w	r3, r3, #8
 8002978:	2b08      	cmp	r3, #8
 800297a:	d101      	bne.n	8002980 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
	...

08002990 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002998:	2300      	movs	r3, #0
 800299a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800299c:	2300      	movs	r3, #0
 800299e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e126      	b.n	8002bf8 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d109      	bne.n	80029cc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff fa91 	bl	8001ee0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ff3f 	bl	8002854 <LL_ADC_IsDeepPowerDownEnabled>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d004      	beq.n	80029e6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff ff25 	bl	8002830 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff5a 	bl	80028a4 <LL_ADC_IsInternalRegulatorEnabled>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d115      	bne.n	8002a22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff ff3e 	bl	800287c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a00:	4b7f      	ldr	r3, [pc, #508]	; (8002c00 <HAL_ADC_Init+0x270>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	099b      	lsrs	r3, r3, #6
 8002a06:	4a7f      	ldr	r2, [pc, #508]	; (8002c04 <HAL_ADC_Init+0x274>)
 8002a08:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0c:	099b      	lsrs	r3, r3, #6
 8002a0e:	3301      	adds	r3, #1
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a14:	e002      	b.n	8002a1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f9      	bne.n	8002a16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff ff3c 	bl	80028a4 <LL_ADC_IsInternalRegulatorEnabled>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d10d      	bne.n	8002a4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a36:	f043 0210 	orr.w	r2, r3, #16
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a42:	f043 0201 	orr.w	r2, r3, #1
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff ff75 	bl	8002942 <LL_ADC_REG_IsConversionOngoing>
 8002a58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a5e:	f003 0310 	and.w	r3, r3, #16
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f040 80bf 	bne.w	8002be6 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f040 80bb 	bne.w	8002be6 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a74:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002a78:	f043 0202 	orr.w	r2, r3, #2
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff35 	bl	80028f4 <LL_ADC_IsEnabled>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d10b      	bne.n	8002aa8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a90:	485d      	ldr	r0, [pc, #372]	; (8002c08 <HAL_ADC_Init+0x278>)
 8002a92:	f7ff ff2f 	bl	80028f4 <LL_ADC_IsEnabled>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d105      	bne.n	8002aa8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	485a      	ldr	r0, [pc, #360]	; (8002c0c <HAL_ADC_Init+0x27c>)
 8002aa4:	f7ff fdac 	bl	8002600 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7e5b      	ldrb	r3, [r3, #25]
 8002aac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ab2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002ab8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002abe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ac6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d106      	bne.n	8002ae4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ada:	3b01      	subs	r3, #1
 8002adc:	045b      	lsls	r3, r3, #17
 8002ade:	69ba      	ldr	r2, [r7, #24]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d009      	beq.n	8002b00 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	4b42      	ldr	r3, [pc, #264]	; (8002c10 <HAL_ADC_Init+0x280>)
 8002b08:	4013      	ands	r3, r2
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6812      	ldr	r2, [r2, #0]
 8002b0e:	69b9      	ldr	r1, [r7, #24]
 8002b10:	430b      	orrs	r3, r1
 8002b12:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff ff25 	bl	8002968 <LL_ADC_INJ_IsConversionOngoing>
 8002b1e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d13d      	bne.n	8002ba2 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d13a      	bne.n	8002ba2 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b30:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b38:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b48:	f023 0302 	bic.w	r3, r3, #2
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	6812      	ldr	r2, [r2, #0]
 8002b50:	69b9      	ldr	r1, [r7, #24]
 8002b52:	430b      	orrs	r3, r1
 8002b54:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d118      	bne.n	8002b92 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002b6a:	f023 0304 	bic.w	r3, r3, #4
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002b76:	4311      	orrs	r1, r2
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002b7c:	4311      	orrs	r1, r2
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002b82:	430a      	orrs	r2, r1
 8002b84:	431a      	orrs	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0201 	orr.w	r2, r2, #1
 8002b8e:	611a      	str	r2, [r3, #16]
 8002b90:	e007      	b.n	8002ba2 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	691a      	ldr	r2, [r3, #16]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f022 0201 	bic.w	r2, r2, #1
 8002ba0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d10c      	bne.n	8002bc4 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb0:	f023 010f 	bic.w	r1, r3, #15
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	69db      	ldr	r3, [r3, #28]
 8002bb8:	1e5a      	subs	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	631a      	str	r2, [r3, #48]	; 0x30
 8002bc2:	e007      	b.n	8002bd4 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 020f 	bic.w	r2, r2, #15
 8002bd2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd8:	f023 0303 	bic.w	r3, r3, #3
 8002bdc:	f043 0201 	orr.w	r2, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	655a      	str	r2, [r3, #84]	; 0x54
 8002be4:	e007      	b.n	8002bf6 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bea:	f043 0210 	orr.w	r2, r3, #16
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002bf6:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3720      	adds	r7, #32
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	20000004 	.word	0x20000004
 8002c04:	053e2d63 	.word	0x053e2d63
 8002c08:	50040000 	.word	0x50040000
 8002c0c:	50040300 	.word	0x50040300
 8002c10:	fff0c007 	.word	0xfff0c007

08002c14 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fe8c 	bl	8002942 <LL_ADC_REG_IsConversionOngoing>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d167      	bne.n	8002d00 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d101      	bne.n	8002c3e <HAL_ADC_Start_DMA+0x2a>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e063      	b.n	8002d06 <HAL_ADC_Start_DMA+0xf2>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2201      	movs	r2, #1
 8002c42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 fc68 	bl	800351c <ADC_Enable>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002c50:	7dfb      	ldrb	r3, [r7, #23]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d14f      	bne.n	8002cf6 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c5a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c5e:	f023 0301 	bic.w	r3, r3, #1
 8002c62:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d006      	beq.n	8002c84 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7a:	f023 0206 	bic.w	r2, r3, #6
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	659a      	str	r2, [r3, #88]	; 0x58
 8002c82:	e002      	b.n	8002c8a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c8e:	4a20      	ldr	r2, [pc, #128]	; (8002d10 <HAL_ADC_Start_DMA+0xfc>)
 8002c90:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c96:	4a1f      	ldr	r2, [pc, #124]	; (8002d14 <HAL_ADC_Start_DMA+0x100>)
 8002c98:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c9e:	4a1e      	ldr	r2, [pc, #120]	; (8002d18 <HAL_ADC_Start_DMA+0x104>)
 8002ca0:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	221c      	movs	r2, #28
 8002ca8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	685a      	ldr	r2, [r3, #4]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f042 0210 	orr.w	r2, r2, #16
 8002cc0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f042 0201 	orr.w	r2, r2, #1
 8002cd0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	3340      	adds	r3, #64	; 0x40
 8002cdc:	4619      	mov	r1, r3
 8002cde:	68ba      	ldr	r2, [r7, #8]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f000 feff 	bl	8003ae4 <HAL_DMA_Start_IT>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff fe13 	bl	800291a <LL_ADC_REG_StartConversion>
 8002cf4:	e006      	b.n	8002d04 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002cfe:	e001      	b.n	8002d04 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d00:	2302      	movs	r3, #2
 8002d02:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d04:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	08003629 	.word	0x08003629
 8002d14:	08003701 	.word	0x08003701
 8002d18:	0800371d 	.word	0x0800371d

08002d1c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b0b6      	sub	sp, #216	; 0xd8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d62:	2300      	movs	r3, #0
 8002d64:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x22>
 8002d76:	2302      	movs	r3, #2
 8002d78:	e3bb      	b.n	80034f2 <HAL_ADC_ConfigChannel+0x79a>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff fddb 	bl	8002942 <LL_ADC_REG_IsConversionOngoing>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f040 83a0 	bne.w	80034d4 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	2b05      	cmp	r3, #5
 8002da2:	d824      	bhi.n	8002dee <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	3b02      	subs	r3, #2
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d81b      	bhi.n	8002de6 <HAL_ADC_ConfigChannel+0x8e>
 8002dae:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <HAL_ADC_ConfigChannel+0x5c>)
 8002db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db4:	08002dc5 	.word	0x08002dc5
 8002db8:	08002dcd 	.word	0x08002dcd
 8002dbc:	08002dd5 	.word	0x08002dd5
 8002dc0:	08002ddd 	.word	0x08002ddd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002dc4:	230c      	movs	r3, #12
 8002dc6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002dca:	e010      	b.n	8002dee <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002dcc:	2312      	movs	r3, #18
 8002dce:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002dd2:	e00c      	b.n	8002dee <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002dd4:	2318      	movs	r3, #24
 8002dd6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002dda:	e008      	b.n	8002dee <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002ddc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002de0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002de4:	e003      	b.n	8002dee <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002de6:	2306      	movs	r3, #6
 8002de8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002dec:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6818      	ldr	r0, [r3, #0]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	461a      	mov	r2, r3
 8002df8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002dfc:	f7ff fc9c 	bl	8002738 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7ff fd9c 	bl	8002942 <LL_ADC_REG_IsConversionOngoing>
 8002e0a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff fda8 	bl	8002968 <LL_ADC_INJ_IsConversionOngoing>
 8002e18:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f040 81a4 	bne.w	800316e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f040 819f 	bne.w	800316e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6818      	ldr	r0, [r3, #0]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	6819      	ldr	r1, [r3, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	f7ff fca7 	bl	8002790 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	695a      	ldr	r2, [r3, #20]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	08db      	lsrs	r3, r3, #3
 8002e4e:	f003 0303 	and.w	r3, r3, #3
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d00a      	beq.n	8002e7a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	6919      	ldr	r1, [r3, #16]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002e74:	f7ff fbf8 	bl	8002668 <LL_ADC_SetOffset>
 8002e78:	e179      	b.n	800316e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2100      	movs	r1, #0
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff fc15 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002e86:	4603      	mov	r3, r0
 8002e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d10a      	bne.n	8002ea6 <HAL_ADC_ConfigChannel+0x14e>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2100      	movs	r1, #0
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff fc0a 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	0e9b      	lsrs	r3, r3, #26
 8002ea0:	f003 021f 	and.w	r2, r3, #31
 8002ea4:	e01e      	b.n	8002ee4 <HAL_ADC_ConfigChannel+0x18c>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2100      	movs	r1, #0
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff fbff 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ec4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002ec8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ecc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d101      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002ed4:	2320      	movs	r3, #32
 8002ed6:	e004      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002ed8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002edc:	fab3 f383 	clz	r3, r3
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d105      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x1a4>
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	0e9b      	lsrs	r3, r3, #26
 8002ef6:	f003 031f 	and.w	r3, r3, #31
 8002efa:	e018      	b.n	8002f2e <HAL_ADC_ConfigChannel+0x1d6>
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f08:	fa93 f3a3 	rbit	r3, r3
 8002f0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002f10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002f18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d101      	bne.n	8002f24 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002f20:	2320      	movs	r3, #32
 8002f22:	e004      	b.n	8002f2e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002f24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002f28:	fab3 f383 	clz	r3, r3
 8002f2c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d106      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2200      	movs	r2, #0
 8002f38:	2100      	movs	r1, #0
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7ff fbce 	bl	80026dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2101      	movs	r1, #1
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fbb2 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10a      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x214>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fba7 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002f62:	4603      	mov	r3, r0
 8002f64:	0e9b      	lsrs	r3, r3, #26
 8002f66:	f003 021f 	and.w	r2, r3, #31
 8002f6a:	e01e      	b.n	8002faa <HAL_ADC_ConfigChannel+0x252>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2101      	movs	r1, #1
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff fb9c 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002f82:	fa93 f3a3 	rbit	r3, r3
 8002f86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002f8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002f92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002f9a:	2320      	movs	r3, #32
 8002f9c:	e004      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002f9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002fa2:	fab3 f383 	clz	r3, r3
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d105      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x26a>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	0e9b      	lsrs	r3, r3, #26
 8002fbc:	f003 031f 	and.w	r3, r3, #31
 8002fc0:	e018      	b.n	8002ff4 <HAL_ADC_ConfigChannel+0x29c>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002fce:	fa93 f3a3 	rbit	r3, r3
 8002fd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002fd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fda:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002fde:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002fe6:	2320      	movs	r3, #32
 8002fe8:	e004      	b.n	8002ff4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002fea:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002fee:	fab3 f383 	clz	r3, r3
 8002ff2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d106      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	2101      	movs	r1, #1
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff fb6b 	bl	80026dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2102      	movs	r1, #2
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fb4f 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8003012:	4603      	mov	r3, r0
 8003014:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10a      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x2da>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2102      	movs	r1, #2
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff fb44 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8003028:	4603      	mov	r3, r0
 800302a:	0e9b      	lsrs	r3, r3, #26
 800302c:	f003 021f 	and.w	r2, r3, #31
 8003030:	e01e      	b.n	8003070 <HAL_ADC_ConfigChannel+0x318>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2102      	movs	r1, #2
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff fb39 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 800303e:	4603      	mov	r3, r0
 8003040:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003044:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003048:	fa93 f3a3 	rbit	r3, r3
 800304c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003050:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003054:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003058:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003060:	2320      	movs	r3, #32
 8003062:	e004      	b.n	800306e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003064:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003068:	fab3 f383 	clz	r3, r3
 800306c:	b2db      	uxtb	r3, r3
 800306e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003078:	2b00      	cmp	r3, #0
 800307a:	d105      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x330>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	0e9b      	lsrs	r3, r3, #26
 8003082:	f003 031f 	and.w	r3, r3, #31
 8003086:	e014      	b.n	80030b2 <HAL_ADC_ConfigChannel+0x35a>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003090:	fa93 f3a3 	rbit	r3, r3
 8003094:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003096:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003098:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800309c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80030a4:	2320      	movs	r3, #32
 80030a6:	e004      	b.n	80030b2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80030a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80030ac:	fab3 f383 	clz	r3, r3
 80030b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d106      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2200      	movs	r2, #0
 80030bc:	2102      	movs	r1, #2
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff fb0c 	bl	80026dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2103      	movs	r1, #3
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff faf0 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 80030d0:	4603      	mov	r3, r0
 80030d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10a      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x398>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2103      	movs	r1, #3
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff fae5 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 80030e6:	4603      	mov	r3, r0
 80030e8:	0e9b      	lsrs	r3, r3, #26
 80030ea:	f003 021f 	and.w	r2, r3, #31
 80030ee:	e017      	b.n	8003120 <HAL_ADC_ConfigChannel+0x3c8>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2103      	movs	r1, #3
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7ff fada 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 80030fc:	4603      	mov	r3, r0
 80030fe:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003100:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003102:	fa93 f3a3 	rbit	r3, r3
 8003106:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003108:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800310a:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800310c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003112:	2320      	movs	r3, #32
 8003114:	e003      	b.n	800311e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003116:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003118:	fab3 f383 	clz	r3, r3
 800311c:	b2db      	uxtb	r3, r3
 800311e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003128:	2b00      	cmp	r3, #0
 800312a:	d105      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x3e0>
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	0e9b      	lsrs	r3, r3, #26
 8003132:	f003 031f 	and.w	r3, r3, #31
 8003136:	e011      	b.n	800315c <HAL_ADC_ConfigChannel+0x404>
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003140:	fa93 f3a3 	rbit	r3, r3
 8003144:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003146:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003148:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800314a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003150:	2320      	movs	r3, #32
 8003152:	e003      	b.n	800315c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003154:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003156:	fab3 f383 	clz	r3, r3
 800315a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800315c:	429a      	cmp	r2, r3
 800315e:	d106      	bne.n	800316e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2200      	movs	r2, #0
 8003166:	2103      	movs	r1, #3
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff fab7 	bl	80026dc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff fbbe 	bl	80028f4 <LL_ADC_IsEnabled>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	f040 8140 	bne.w	8003400 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6818      	ldr	r0, [r3, #0]
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	6819      	ldr	r1, [r3, #0]
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	461a      	mov	r2, r3
 800318e:	f7ff fb2b 	bl	80027e8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	4a8f      	ldr	r2, [pc, #572]	; (80033d4 <HAL_ADC_ConfigChannel+0x67c>)
 8003198:	4293      	cmp	r3, r2
 800319a:	f040 8131 	bne.w	8003400 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10b      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x46e>
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	0e9b      	lsrs	r3, r3, #26
 80031b4:	3301      	adds	r3, #1
 80031b6:	f003 031f 	and.w	r3, r3, #31
 80031ba:	2b09      	cmp	r3, #9
 80031bc:	bf94      	ite	ls
 80031be:	2301      	movls	r3, #1
 80031c0:	2300      	movhi	r3, #0
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	e019      	b.n	80031fa <HAL_ADC_ConfigChannel+0x4a2>
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031ce:	fa93 f3a3 	rbit	r3, r3
 80031d2:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80031d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031d6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80031d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80031de:	2320      	movs	r3, #32
 80031e0:	e003      	b.n	80031ea <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80031e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031e4:	fab3 f383 	clz	r3, r3
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	3301      	adds	r3, #1
 80031ec:	f003 031f 	and.w	r3, r3, #31
 80031f0:	2b09      	cmp	r3, #9
 80031f2:	bf94      	ite	ls
 80031f4:	2301      	movls	r3, #1
 80031f6:	2300      	movhi	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d079      	beq.n	80032f2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003206:	2b00      	cmp	r3, #0
 8003208:	d107      	bne.n	800321a <HAL_ADC_ConfigChannel+0x4c2>
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	0e9b      	lsrs	r3, r3, #26
 8003210:	3301      	adds	r3, #1
 8003212:	069b      	lsls	r3, r3, #26
 8003214:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003218:	e015      	b.n	8003246 <HAL_ADC_ConfigChannel+0x4ee>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003222:	fa93 f3a3 	rbit	r3, r3
 8003226:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003228:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800322a:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800322c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003232:	2320      	movs	r3, #32
 8003234:	e003      	b.n	800323e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003238:	fab3 f383 	clz	r3, r3
 800323c:	b2db      	uxtb	r3, r3
 800323e:	3301      	adds	r3, #1
 8003240:	069b      	lsls	r3, r3, #26
 8003242:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800324e:	2b00      	cmp	r3, #0
 8003250:	d109      	bne.n	8003266 <HAL_ADC_ConfigChannel+0x50e>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	0e9b      	lsrs	r3, r3, #26
 8003258:	3301      	adds	r3, #1
 800325a:	f003 031f 	and.w	r3, r3, #31
 800325e:	2101      	movs	r1, #1
 8003260:	fa01 f303 	lsl.w	r3, r1, r3
 8003264:	e017      	b.n	8003296 <HAL_ADC_ConfigChannel+0x53e>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800326e:	fa93 f3a3 	rbit	r3, r3
 8003272:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003276:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003278:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800327e:	2320      	movs	r3, #32
 8003280:	e003      	b.n	800328a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003282:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003284:	fab3 f383 	clz	r3, r3
 8003288:	b2db      	uxtb	r3, r3
 800328a:	3301      	adds	r3, #1
 800328c:	f003 031f 	and.w	r3, r3, #31
 8003290:	2101      	movs	r1, #1
 8003292:	fa01 f303 	lsl.w	r3, r1, r3
 8003296:	ea42 0103 	orr.w	r1, r2, r3
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10a      	bne.n	80032bc <HAL_ADC_ConfigChannel+0x564>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	0e9b      	lsrs	r3, r3, #26
 80032ac:	3301      	adds	r3, #1
 80032ae:	f003 021f 	and.w	r2, r3, #31
 80032b2:	4613      	mov	r3, r2
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	4413      	add	r3, r2
 80032b8:	051b      	lsls	r3, r3, #20
 80032ba:	e018      	b.n	80032ee <HAL_ADC_ConfigChannel+0x596>
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032c4:	fa93 f3a3 	rbit	r3, r3
 80032c8:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80032ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032cc:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80032ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80032d4:	2320      	movs	r3, #32
 80032d6:	e003      	b.n	80032e0 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80032d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032da:	fab3 f383 	clz	r3, r3
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	3301      	adds	r3, #1
 80032e2:	f003 021f 	and.w	r2, r3, #31
 80032e6:	4613      	mov	r3, r2
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	4413      	add	r3, r2
 80032ec:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032ee:	430b      	orrs	r3, r1
 80032f0:	e081      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d107      	bne.n	800330e <HAL_ADC_ConfigChannel+0x5b6>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	0e9b      	lsrs	r3, r3, #26
 8003304:	3301      	adds	r3, #1
 8003306:	069b      	lsls	r3, r3, #26
 8003308:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800330c:	e015      	b.n	800333a <HAL_ADC_ConfigChannel+0x5e2>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003316:	fa93 f3a3 	rbit	r3, r3
 800331a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800331c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003326:	2320      	movs	r3, #32
 8003328:	e003      	b.n	8003332 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800332a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800332c:	fab3 f383 	clz	r3, r3
 8003330:	b2db      	uxtb	r3, r3
 8003332:	3301      	adds	r3, #1
 8003334:	069b      	lsls	r3, r3, #26
 8003336:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003342:	2b00      	cmp	r3, #0
 8003344:	d109      	bne.n	800335a <HAL_ADC_ConfigChannel+0x602>
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	0e9b      	lsrs	r3, r3, #26
 800334c:	3301      	adds	r3, #1
 800334e:	f003 031f 	and.w	r3, r3, #31
 8003352:	2101      	movs	r1, #1
 8003354:	fa01 f303 	lsl.w	r3, r1, r3
 8003358:	e017      	b.n	800338a <HAL_ADC_ConfigChannel+0x632>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	fa93 f3a3 	rbit	r3, r3
 8003366:	61bb      	str	r3, [r7, #24]
  return result;
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800336c:	6a3b      	ldr	r3, [r7, #32]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003372:	2320      	movs	r3, #32
 8003374:	e003      	b.n	800337e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	fab3 f383 	clz	r3, r3
 800337c:	b2db      	uxtb	r3, r3
 800337e:	3301      	adds	r3, #1
 8003380:	f003 031f 	and.w	r3, r3, #31
 8003384:	2101      	movs	r1, #1
 8003386:	fa01 f303 	lsl.w	r3, r1, r3
 800338a:	ea42 0103 	orr.w	r1, r2, r3
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10d      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x65e>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	0e9b      	lsrs	r3, r3, #26
 80033a0:	3301      	adds	r3, #1
 80033a2:	f003 021f 	and.w	r2, r3, #31
 80033a6:	4613      	mov	r3, r2
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	4413      	add	r3, r2
 80033ac:	3b1e      	subs	r3, #30
 80033ae:	051b      	lsls	r3, r3, #20
 80033b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80033b4:	e01e      	b.n	80033f4 <HAL_ADC_ConfigChannel+0x69c>
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	fa93 f3a3 	rbit	r3, r3
 80033c2:	60fb      	str	r3, [r7, #12]
  return result;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d104      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80033ce:	2320      	movs	r3, #32
 80033d0:	e006      	b.n	80033e0 <HAL_ADC_ConfigChannel+0x688>
 80033d2:	bf00      	nop
 80033d4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	fab3 f383 	clz	r3, r3
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	3301      	adds	r3, #1
 80033e2:	f003 021f 	and.w	r2, r3, #31
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	3b1e      	subs	r3, #30
 80033ee:	051b      	lsls	r3, r3, #20
 80033f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033f4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033fa:	4619      	mov	r1, r3
 80033fc:	f7ff f9c8 	bl	8002790 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	4b3d      	ldr	r3, [pc, #244]	; (80034fc <HAL_ADC_ConfigChannel+0x7a4>)
 8003406:	4013      	ands	r3, r2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d06c      	beq.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800340c:	483c      	ldr	r0, [pc, #240]	; (8003500 <HAL_ADC_ConfigChannel+0x7a8>)
 800340e:	f7ff f91d 	bl	800264c <LL_ADC_GetCommonPathInternalCh>
 8003412:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a3a      	ldr	r2, [pc, #232]	; (8003504 <HAL_ADC_ConfigChannel+0x7ac>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d127      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003420:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003424:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d121      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a35      	ldr	r2, [pc, #212]	; (8003508 <HAL_ADC_ConfigChannel+0x7b0>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d157      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003436:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800343a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800343e:	4619      	mov	r1, r3
 8003440:	482f      	ldr	r0, [pc, #188]	; (8003500 <HAL_ADC_ConfigChannel+0x7a8>)
 8003442:	f7ff f8f0 	bl	8002626 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003446:	4b31      	ldr	r3, [pc, #196]	; (800350c <HAL_ADC_ConfigChannel+0x7b4>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	099b      	lsrs	r3, r3, #6
 800344c:	4a30      	ldr	r2, [pc, #192]	; (8003510 <HAL_ADC_ConfigChannel+0x7b8>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	099b      	lsrs	r3, r3, #6
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	4613      	mov	r3, r2
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	4413      	add	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003460:	e002      	b.n	8003468 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	3b01      	subs	r3, #1
 8003466:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1f9      	bne.n	8003462 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800346e:	e03a      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a27      	ldr	r2, [pc, #156]	; (8003514 <HAL_ADC_ConfigChannel+0x7bc>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d113      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800347a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800347e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10d      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a1f      	ldr	r2, [pc, #124]	; (8003508 <HAL_ADC_ConfigChannel+0x7b0>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d12a      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003490:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003494:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003498:	4619      	mov	r1, r3
 800349a:	4819      	ldr	r0, [pc, #100]	; (8003500 <HAL_ADC_ConfigChannel+0x7a8>)
 800349c:	f7ff f8c3 	bl	8002626 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034a0:	e021      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1c      	ldr	r2, [pc, #112]	; (8003518 <HAL_ADC_ConfigChannel+0x7c0>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d11c      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80034ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80034b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d116      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a12      	ldr	r2, [pc, #72]	; (8003508 <HAL_ADC_ConfigChannel+0x7b0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d111      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80034c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80034ca:	4619      	mov	r1, r3
 80034cc:	480c      	ldr	r0, [pc, #48]	; (8003500 <HAL_ADC_ConfigChannel+0x7a8>)
 80034ce:	f7ff f8aa 	bl	8002626 <LL_ADC_SetCommonPathInternalCh>
 80034d2:	e008      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034d8:	f043 0220 	orr.w	r2, r3, #32
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80034ee:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	37d8      	adds	r7, #216	; 0xd8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	80080000 	.word	0x80080000
 8003500:	50040300 	.word	0x50040300
 8003504:	c7520000 	.word	0xc7520000
 8003508:	50040000 	.word	0x50040000
 800350c:	20000004 	.word	0x20000004
 8003510:	053e2d63 	.word	0x053e2d63
 8003514:	cb840000 	.word	0xcb840000
 8003518:	80000001 	.word	0x80000001

0800351c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003524:	2300      	movs	r3, #0
 8003526:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4618      	mov	r0, r3
 800352e:	f7ff f9e1 	bl	80028f4 <LL_ADC_IsEnabled>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d169      	bne.n	800360c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	4b36      	ldr	r3, [pc, #216]	; (8003618 <ADC_Enable+0xfc>)
 8003540:	4013      	ands	r3, r2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00d      	beq.n	8003562 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800354a:	f043 0210 	orr.w	r2, r3, #16
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003556:	f043 0201 	orr.w	r2, r3, #1
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e055      	b.n	800360e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4618      	mov	r0, r3
 8003568:	f7ff f9b0 	bl	80028cc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800356c:	482b      	ldr	r0, [pc, #172]	; (800361c <ADC_Enable+0x100>)
 800356e:	f7ff f86d 	bl	800264c <LL_ADC_GetCommonPathInternalCh>
 8003572:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003574:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003578:	2b00      	cmp	r3, #0
 800357a:	d013      	beq.n	80035a4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800357c:	4b28      	ldr	r3, [pc, #160]	; (8003620 <ADC_Enable+0x104>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	099b      	lsrs	r3, r3, #6
 8003582:	4a28      	ldr	r2, [pc, #160]	; (8003624 <ADC_Enable+0x108>)
 8003584:	fba2 2303 	umull	r2, r3, r2, r3
 8003588:	099b      	lsrs	r3, r3, #6
 800358a:	1c5a      	adds	r2, r3, #1
 800358c:	4613      	mov	r3, r2
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	4413      	add	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003596:	e002      	b.n	800359e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	3b01      	subs	r3, #1
 800359c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1f9      	bne.n	8003598 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80035a4:	f7fe fffc 	bl	80025a0 <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035aa:	e028      	b.n	80035fe <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff f99f 	bl	80028f4 <LL_ADC_IsEnabled>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d104      	bne.n	80035c6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff f983 	bl	80028cc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035c6:	f7fe ffeb 	bl	80025a0 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d914      	bls.n	80035fe <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d00d      	beq.n	80035fe <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e6:	f043 0210 	orr.w	r2, r3, #16
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035f2:	f043 0201 	orr.w	r2, r3, #1
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e007      	b.n	800360e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b01      	cmp	r3, #1
 800360a:	d1cf      	bne.n	80035ac <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	8000003f 	.word	0x8000003f
 800361c:	50040300 	.word	0x50040300
 8003620:	20000004 	.word	0x20000004
 8003624:	053e2d63 	.word	0x053e2d63

08003628 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003634:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800363e:	2b00      	cmp	r3, #0
 8003640:	d14b      	bne.n	80036da <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003646:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0308 	and.w	r3, r3, #8
 8003658:	2b00      	cmp	r3, #0
 800365a:	d021      	beq.n	80036a0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff f856 	bl	8002712 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d032      	beq.n	80036d2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d12b      	bne.n	80036d2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d11f      	bne.n	80036d2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003696:	f043 0201 	orr.w	r2, r3, #1
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	655a      	str	r2, [r3, #84]	; 0x54
 800369e:	e018      	b.n	80036d2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d111      	bne.n	80036d2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d105      	bne.n	80036d2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ca:	f043 0201 	orr.w	r2, r3, #1
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f7ff fb22 	bl	8002d1c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80036d8:	e00e      	b.n	80036f8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036de:	f003 0310 	and.w	r3, r3, #16
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f7ff fb2c 	bl	8002d44 <HAL_ADC_ErrorCallback>
}
 80036ec:	e004      	b.n	80036f8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	4798      	blx	r3
}
 80036f8:	bf00      	nop
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f7ff fb0e 	bl	8002d30 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003728:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800372e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800373a:	f043 0204 	orr.w	r2, r3, #4
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f7ff fafe 	bl	8002d44 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003748:	bf00      	nop
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f003 0307 	and.w	r3, r3, #7
 800375e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003760:	4b0c      	ldr	r3, [pc, #48]	; (8003794 <__NVIC_SetPriorityGrouping+0x44>)
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800376c:	4013      	ands	r3, r2
 800376e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003778:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800377c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003782:	4a04      	ldr	r2, [pc, #16]	; (8003794 <__NVIC_SetPriorityGrouping+0x44>)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	60d3      	str	r3, [r2, #12]
}
 8003788:	bf00      	nop
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	e000ed00 	.word	0xe000ed00

08003798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800379c:	4b04      	ldr	r3, [pc, #16]	; (80037b0 <__NVIC_GetPriorityGrouping+0x18>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	0a1b      	lsrs	r3, r3, #8
 80037a2:	f003 0307 	and.w	r3, r3, #7
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	db0b      	blt.n	80037de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	f003 021f 	and.w	r2, r3, #31
 80037cc:	4907      	ldr	r1, [pc, #28]	; (80037ec <__NVIC_EnableIRQ+0x38>)
 80037ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d2:	095b      	lsrs	r3, r3, #5
 80037d4:	2001      	movs	r0, #1
 80037d6:	fa00 f202 	lsl.w	r2, r0, r2
 80037da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	e000e100 	.word	0xe000e100

080037f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	6039      	str	r1, [r7, #0]
 80037fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003800:	2b00      	cmp	r3, #0
 8003802:	db0a      	blt.n	800381a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	b2da      	uxtb	r2, r3
 8003808:	490c      	ldr	r1, [pc, #48]	; (800383c <__NVIC_SetPriority+0x4c>)
 800380a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380e:	0112      	lsls	r2, r2, #4
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	440b      	add	r3, r1
 8003814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003818:	e00a      	b.n	8003830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	b2da      	uxtb	r2, r3
 800381e:	4908      	ldr	r1, [pc, #32]	; (8003840 <__NVIC_SetPriority+0x50>)
 8003820:	79fb      	ldrb	r3, [r7, #7]
 8003822:	f003 030f 	and.w	r3, r3, #15
 8003826:	3b04      	subs	r3, #4
 8003828:	0112      	lsls	r2, r2, #4
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	440b      	add	r3, r1
 800382e:	761a      	strb	r2, [r3, #24]
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	e000e100 	.word	0xe000e100
 8003840:	e000ed00 	.word	0xe000ed00

08003844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003844:	b480      	push	{r7}
 8003846:	b089      	sub	sp, #36	; 0x24
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f003 0307 	and.w	r3, r3, #7
 8003856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	f1c3 0307 	rsb	r3, r3, #7
 800385e:	2b04      	cmp	r3, #4
 8003860:	bf28      	it	cs
 8003862:	2304      	movcs	r3, #4
 8003864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3304      	adds	r3, #4
 800386a:	2b06      	cmp	r3, #6
 800386c:	d902      	bls.n	8003874 <NVIC_EncodePriority+0x30>
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3b03      	subs	r3, #3
 8003872:	e000      	b.n	8003876 <NVIC_EncodePriority+0x32>
 8003874:	2300      	movs	r3, #0
 8003876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003878:	f04f 32ff 	mov.w	r2, #4294967295
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	43da      	mvns	r2, r3
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	401a      	ands	r2, r3
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800388c:	f04f 31ff 	mov.w	r1, #4294967295
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	fa01 f303 	lsl.w	r3, r1, r3
 8003896:	43d9      	mvns	r1, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800389c:	4313      	orrs	r3, r2
         );
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3724      	adds	r7, #36	; 0x24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
	...

080038ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038bc:	d301      	bcc.n	80038c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038be:	2301      	movs	r3, #1
 80038c0:	e00f      	b.n	80038e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038c2:	4a0a      	ldr	r2, [pc, #40]	; (80038ec <SysTick_Config+0x40>)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ca:	210f      	movs	r1, #15
 80038cc:	f04f 30ff 	mov.w	r0, #4294967295
 80038d0:	f7ff ff8e 	bl	80037f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038d4:	4b05      	ldr	r3, [pc, #20]	; (80038ec <SysTick_Config+0x40>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038da:	4b04      	ldr	r3, [pc, #16]	; (80038ec <SysTick_Config+0x40>)
 80038dc:	2207      	movs	r2, #7
 80038de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	e000e010 	.word	0xe000e010

080038f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f7ff ff29 	bl	8003750 <__NVIC_SetPriorityGrouping>
}
 80038fe:	bf00      	nop
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b086      	sub	sp, #24
 800390a:	af00      	add	r7, sp, #0
 800390c:	4603      	mov	r3, r0
 800390e:	60b9      	str	r1, [r7, #8]
 8003910:	607a      	str	r2, [r7, #4]
 8003912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003914:	2300      	movs	r3, #0
 8003916:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003918:	f7ff ff3e 	bl	8003798 <__NVIC_GetPriorityGrouping>
 800391c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	68b9      	ldr	r1, [r7, #8]
 8003922:	6978      	ldr	r0, [r7, #20]
 8003924:	f7ff ff8e 	bl	8003844 <NVIC_EncodePriority>
 8003928:	4602      	mov	r2, r0
 800392a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800392e:	4611      	mov	r1, r2
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff ff5d 	bl	80037f0 <__NVIC_SetPriority>
}
 8003936:	bf00      	nop
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b082      	sub	sp, #8
 8003942:	af00      	add	r7, sp, #0
 8003944:	4603      	mov	r3, r0
 8003946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394c:	4618      	mov	r0, r3
 800394e:	f7ff ff31 	bl	80037b4 <__NVIC_EnableIRQ>
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b082      	sub	sp, #8
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7ff ffa2 	bl	80038ac <SysTick_Config>
 8003968:	4603      	mov	r3, r0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
	...

08003974 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e098      	b.n	8003ab8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	461a      	mov	r2, r3
 800398c:	4b4d      	ldr	r3, [pc, #308]	; (8003ac4 <HAL_DMA_Init+0x150>)
 800398e:	429a      	cmp	r2, r3
 8003990:	d80f      	bhi.n	80039b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	461a      	mov	r2, r3
 8003998:	4b4b      	ldr	r3, [pc, #300]	; (8003ac8 <HAL_DMA_Init+0x154>)
 800399a:	4413      	add	r3, r2
 800399c:	4a4b      	ldr	r2, [pc, #300]	; (8003acc <HAL_DMA_Init+0x158>)
 800399e:	fba2 2303 	umull	r2, r3, r2, r3
 80039a2:	091b      	lsrs	r3, r3, #4
 80039a4:	009a      	lsls	r2, r3, #2
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a48      	ldr	r2, [pc, #288]	; (8003ad0 <HAL_DMA_Init+0x15c>)
 80039ae:	641a      	str	r2, [r3, #64]	; 0x40
 80039b0:	e00e      	b.n	80039d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	4b46      	ldr	r3, [pc, #280]	; (8003ad4 <HAL_DMA_Init+0x160>)
 80039ba:	4413      	add	r3, r2
 80039bc:	4a43      	ldr	r2, [pc, #268]	; (8003acc <HAL_DMA_Init+0x158>)
 80039be:	fba2 2303 	umull	r2, r3, r2, r3
 80039c2:	091b      	lsrs	r3, r3, #4
 80039c4:	009a      	lsls	r2, r3, #2
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a42      	ldr	r2, [pc, #264]	; (8003ad8 <HAL_DMA_Init+0x164>)
 80039ce:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80039e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80039f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a2a:	d039      	beq.n	8003aa0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a30:	4a27      	ldr	r2, [pc, #156]	; (8003ad0 <HAL_DMA_Init+0x15c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d11a      	bne.n	8003a6c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a36:	4b29      	ldr	r3, [pc, #164]	; (8003adc <HAL_DMA_Init+0x168>)
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3e:	f003 031c 	and.w	r3, r3, #28
 8003a42:	210f      	movs	r1, #15
 8003a44:	fa01 f303 	lsl.w	r3, r1, r3
 8003a48:	43db      	mvns	r3, r3
 8003a4a:	4924      	ldr	r1, [pc, #144]	; (8003adc <HAL_DMA_Init+0x168>)
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a50:	4b22      	ldr	r3, [pc, #136]	; (8003adc <HAL_DMA_Init+0x168>)
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6859      	ldr	r1, [r3, #4]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5c:	f003 031c 	and.w	r3, r3, #28
 8003a60:	fa01 f303 	lsl.w	r3, r1, r3
 8003a64:	491d      	ldr	r1, [pc, #116]	; (8003adc <HAL_DMA_Init+0x168>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	600b      	str	r3, [r1, #0]
 8003a6a:	e019      	b.n	8003aa0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003a6c:	4b1c      	ldr	r3, [pc, #112]	; (8003ae0 <HAL_DMA_Init+0x16c>)
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a74:	f003 031c 	and.w	r3, r3, #28
 8003a78:	210f      	movs	r1, #15
 8003a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	4917      	ldr	r1, [pc, #92]	; (8003ae0 <HAL_DMA_Init+0x16c>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003a86:	4b16      	ldr	r3, [pc, #88]	; (8003ae0 <HAL_DMA_Init+0x16c>)
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6859      	ldr	r1, [r3, #4]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a92:	f003 031c 	and.w	r3, r3, #28
 8003a96:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9a:	4911      	ldr	r1, [pc, #68]	; (8003ae0 <HAL_DMA_Init+0x16c>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	40020407 	.word	0x40020407
 8003ac8:	bffdfff8 	.word	0xbffdfff8
 8003acc:	cccccccd 	.word	0xcccccccd
 8003ad0:	40020000 	.word	0x40020000
 8003ad4:	bffdfbf8 	.word	0xbffdfbf8
 8003ad8:	40020400 	.word	0x40020400
 8003adc:	400200a8 	.word	0x400200a8
 8003ae0:	400204a8 	.word	0x400204a8

08003ae4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
 8003af0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003af2:	2300      	movs	r3, #0
 8003af4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d101      	bne.n	8003b04 <HAL_DMA_Start_IT+0x20>
 8003b00:	2302      	movs	r3, #2
 8003b02:	e04b      	b.n	8003b9c <HAL_DMA_Start_IT+0xb8>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d13a      	bne.n	8003b8e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0201 	bic.w	r2, r2, #1
 8003b34:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	68b9      	ldr	r1, [r7, #8]
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f000 f8ee 	bl	8003d1e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d008      	beq.n	8003b5c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f042 020e 	orr.w	r2, r2, #14
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	e00f      	b.n	8003b7c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0204 	bic.w	r2, r2, #4
 8003b6a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 020a 	orr.w	r2, r2, #10
 8003b7a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 0201 	orr.w	r2, r2, #1
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	e005      	b.n	8003b9a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003b96:	2302      	movs	r3, #2
 8003b98:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc0:	f003 031c 	and.w	r3, r3, #28
 8003bc4:	2204      	movs	r2, #4
 8003bc6:	409a      	lsls	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d026      	beq.n	8003c1e <HAL_DMA_IRQHandler+0x7a>
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d021      	beq.n	8003c1e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0320 	and.w	r3, r3, #32
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d107      	bne.n	8003bf8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0204 	bic.w	r2, r2, #4
 8003bf6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfc:	f003 021c 	and.w	r2, r3, #28
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c04:	2104      	movs	r1, #4
 8003c06:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d071      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003c1c:	e06c      	b.n	8003cf8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c22:	f003 031c 	and.w	r3, r3, #28
 8003c26:	2202      	movs	r2, #2
 8003c28:	409a      	lsls	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d02e      	beq.n	8003c90 <HAL_DMA_IRQHandler+0xec>
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d029      	beq.n	8003c90 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0320 	and.w	r3, r3, #32
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10b      	bne.n	8003c62 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 020a 	bic.w	r2, r2, #10
 8003c58:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c66:	f003 021c 	and.w	r2, r3, #28
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	2102      	movs	r1, #2
 8003c70:	fa01 f202 	lsl.w	r2, r1, r2
 8003c74:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d038      	beq.n	8003cf8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003c8e:	e033      	b.n	8003cf8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c94:	f003 031c 	and.w	r3, r3, #28
 8003c98:	2208      	movs	r2, #8
 8003c9a:	409a      	lsls	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d02a      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x156>
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	f003 0308 	and.w	r3, r3, #8
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d025      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 020e 	bic.w	r2, r2, #14
 8003cbc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc2:	f003 021c 	and.w	r2, r3, #28
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	2101      	movs	r1, #1
 8003ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8003cd0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d004      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003cf8:	bf00      	nop
 8003cfa:	bf00      	nop
}
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d10:	b2db      	uxtb	r3, r3
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b085      	sub	sp, #20
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	60f8      	str	r0, [r7, #12]
 8003d26:	60b9      	str	r1, [r7, #8]
 8003d28:	607a      	str	r2, [r7, #4]
 8003d2a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d30:	f003 021c 	and.w	r2, r3, #28
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d38:	2101      	movs	r1, #1
 8003d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d3e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	2b10      	cmp	r3, #16
 8003d4e:	d108      	bne.n	8003d62 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d60:	e007      	b.n	8003d72 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	60da      	str	r2, [r3, #12]
}
 8003d72:	bf00      	nop
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
	...

08003d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b087      	sub	sp, #28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d8e:	e148      	b.n	8004022 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	2101      	movs	r1, #1
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 813a 	beq.w	800401c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f003 0303 	and.w	r3, r3, #3
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d005      	beq.n	8003dc0 <HAL_GPIO_Init+0x40>
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f003 0303 	and.w	r3, r3, #3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d130      	bne.n	8003e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	2203      	movs	r2, #3
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	68da      	ldr	r2, [r3, #12]
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003df6:	2201      	movs	r2, #1
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfe:	43db      	mvns	r3, r3
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	4013      	ands	r3, r2
 8003e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	091b      	lsrs	r3, r3, #4
 8003e0c:	f003 0201 	and.w	r2, r3, #1
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	693a      	ldr	r2, [r7, #16]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	2b03      	cmp	r3, #3
 8003e2c:	d017      	beq.n	8003e5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	2203      	movs	r2, #3
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4013      	ands	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d123      	bne.n	8003eb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	08da      	lsrs	r2, r3, #3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	3208      	adds	r2, #8
 8003e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	f003 0307 	and.w	r3, r3, #7
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	220f      	movs	r2, #15
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	43db      	mvns	r3, r3
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	691a      	ldr	r2, [r3, #16]
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	08da      	lsrs	r2, r3, #3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3208      	adds	r2, #8
 8003eac:	6939      	ldr	r1, [r7, #16]
 8003eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	2203      	movs	r2, #3
 8003ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f003 0203 	and.w	r2, r3, #3
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 8094 	beq.w	800401c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ef4:	4b52      	ldr	r3, [pc, #328]	; (8004040 <HAL_GPIO_Init+0x2c0>)
 8003ef6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ef8:	4a51      	ldr	r2, [pc, #324]	; (8004040 <HAL_GPIO_Init+0x2c0>)
 8003efa:	f043 0301 	orr.w	r3, r3, #1
 8003efe:	6613      	str	r3, [r2, #96]	; 0x60
 8003f00:	4b4f      	ldr	r3, [pc, #316]	; (8004040 <HAL_GPIO_Init+0x2c0>)
 8003f02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	60bb      	str	r3, [r7, #8]
 8003f0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f0c:	4a4d      	ldr	r2, [pc, #308]	; (8004044 <HAL_GPIO_Init+0x2c4>)
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	089b      	lsrs	r3, r3, #2
 8003f12:	3302      	adds	r3, #2
 8003f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	220f      	movs	r2, #15
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003f36:	d00d      	beq.n	8003f54 <HAL_GPIO_Init+0x1d4>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a43      	ldr	r2, [pc, #268]	; (8004048 <HAL_GPIO_Init+0x2c8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d007      	beq.n	8003f50 <HAL_GPIO_Init+0x1d0>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a42      	ldr	r2, [pc, #264]	; (800404c <HAL_GPIO_Init+0x2cc>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d101      	bne.n	8003f4c <HAL_GPIO_Init+0x1cc>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e004      	b.n	8003f56 <HAL_GPIO_Init+0x1d6>
 8003f4c:	2307      	movs	r3, #7
 8003f4e:	e002      	b.n	8003f56 <HAL_GPIO_Init+0x1d6>
 8003f50:	2301      	movs	r3, #1
 8003f52:	e000      	b.n	8003f56 <HAL_GPIO_Init+0x1d6>
 8003f54:	2300      	movs	r3, #0
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	f002 0203 	and.w	r2, r2, #3
 8003f5c:	0092      	lsls	r2, r2, #2
 8003f5e:	4093      	lsls	r3, r2
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f66:	4937      	ldr	r1, [pc, #220]	; (8004044 <HAL_GPIO_Init+0x2c4>)
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	089b      	lsrs	r3, r3, #2
 8003f6c:	3302      	adds	r3, #2
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f74:	4b36      	ldr	r3, [pc, #216]	; (8004050 <HAL_GPIO_Init+0x2d0>)
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	693a      	ldr	r2, [r7, #16]
 8003f80:	4013      	ands	r3, r2
 8003f82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003f90:	693a      	ldr	r2, [r7, #16]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f98:	4a2d      	ldr	r2, [pc, #180]	; (8004050 <HAL_GPIO_Init+0x2d0>)
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f9e:	4b2c      	ldr	r3, [pc, #176]	; (8004050 <HAL_GPIO_Init+0x2d0>)
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	43db      	mvns	r3, r3
 8003fa8:	693a      	ldr	r2, [r7, #16]
 8003faa:	4013      	ands	r3, r2
 8003fac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d003      	beq.n	8003fc2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003fc2:	4a23      	ldr	r2, [pc, #140]	; (8004050 <HAL_GPIO_Init+0x2d0>)
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003fc8:	4b21      	ldr	r3, [pc, #132]	; (8004050 <HAL_GPIO_Init+0x2d0>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003fec:	4a18      	ldr	r2, [pc, #96]	; (8004050 <HAL_GPIO_Init+0x2d0>)
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003ff2:	4b17      	ldr	r3, [pc, #92]	; (8004050 <HAL_GPIO_Init+0x2d0>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	4013      	ands	r3, r2
 8004000:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	4313      	orrs	r3, r2
 8004014:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004016:	4a0e      	ldr	r2, [pc, #56]	; (8004050 <HAL_GPIO_Init+0x2d0>)
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	3301      	adds	r3, #1
 8004020:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	fa22 f303 	lsr.w	r3, r2, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	f47f aeaf 	bne.w	8003d90 <HAL_GPIO_Init+0x10>
  }
}
 8004032:	bf00      	nop
 8004034:	bf00      	nop
 8004036:	371c      	adds	r7, #28
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	40021000 	.word	0x40021000
 8004044:	40010000 	.word	0x40010000
 8004048:	48000400 	.word	0x48000400
 800404c:	48000800 	.word	0x48000800
 8004050:	40010400 	.word	0x40010400

08004054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	807b      	strh	r3, [r7, #2]
 8004060:	4613      	mov	r3, r2
 8004062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004064:	787b      	ldrb	r3, [r7, #1]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800406a:	887a      	ldrh	r2, [r7, #2]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004070:	e002      	b.n	8004078 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004072:	887a      	ldrh	r2, [r7, #2]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e0c3      	b.n	8004222 <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b05      	cmp	r3, #5
 80040a4:	d101      	bne.n	80040aa <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e0bb      	b.n	8004222 <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d101      	bne.n	80040ba <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e0b3      	b.n	8004222 <HAL_OPAMP_Init+0x19e>
    {
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePLowPower));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNLowPower));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d103      	bne.n	80040d6 <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7fd ff96 	bl	8002008 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80040ea:	601a      	str	r2, [r3, #0]

    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	2b08      	cmp	r3, #8
 80040f2:	d11b      	bne.n	800412c <HAL_OPAMP_Init+0xa8>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f423 438e 	bic.w	r3, r3, #18176	; 0x4700
 80040fe:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	6891      	ldr	r1, [r2, #8]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	68d2      	ldr	r2, [r2, #12]
 800410a:	4311      	orrs	r1, r2
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	6992      	ldr	r2, [r2, #24]
 8004110:	4311      	orrs	r1, r2
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6912      	ldr	r2, [r2, #16]
 8004116:	4311      	orrs	r1, r2
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	6952      	ldr	r2, [r2, #20]
 800411c:	4311      	orrs	r1, r2
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	69d2      	ldr	r2, [r2, #28]
 8004122:	4311      	orrs	r1, r2
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	430b      	orrs	r3, r1
 800412a:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	2b0c      	cmp	r3, #12
 8004132:	d115      	bne.n	8004160 <HAL_OPAMP_Init+0xdc>
    {
    /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f423 4388 	bic.w	r3, r3, #17408	; 0x4400
 800413e:	f023 030e 	bic.w	r3, r3, #14
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	6891      	ldr	r1, [r2, #8]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	68d2      	ldr	r2, [r2, #12]
 800414a:	4311      	orrs	r1, r2
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6952      	ldr	r2, [r2, #20]
 8004150:	4311      	orrs	r1, r2
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	69d2      	ldr	r2, [r2, #28]
 8004156:	4311      	orrs	r1, r2
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6812      	ldr	r2, [r2, #0]
 800415c:	430b      	orrs	r3, r1
 800415e:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.Mode | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d118      	bne.n	800419a <HAL_OPAMP_Init+0x116>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f423 438e 	bic.w	r3, r3, #18176	; 0x4700
 8004172:	f023 030e 	bic.w	r3, r3, #14
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	6891      	ldr	r1, [r2, #8]
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	68d2      	ldr	r2, [r2, #12]
 800417e:	4311      	orrs	r1, r2
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	6912      	ldr	r2, [r2, #16]
 8004184:	4311      	orrs	r1, r2
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6952      	ldr	r2, [r2, #20]
 800418a:	4311      	orrs	r1, r2
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	69d2      	ldr	r2, [r2, #28]
 8004190:	4311      	orrs	r1, r2
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6812      	ldr	r2, [r2, #0]
 8004196:	430b      	orrs	r3, r1
 8004198:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041a2:	d12a      	bne.n	80041fa <HAL_OPAMP_Init+0x176>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d013      	beq.n	80041d4 <HAL_OPAMP_Init+0x150>
      {
        /* OPAMP_POWERMODE_NORMALPOWER */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 80041b6:	4313      	orrs	r3, r2
 80041b8:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80041c4:	f023 031f 	bic.w	r3, r3, #31
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	6812      	ldr	r2, [r2, #0]
 80041cc:	68b9      	ldr	r1, [r7, #8]
 80041ce:	430b      	orrs	r3, r1
 80041d0:	6053      	str	r3, [r2, #4]
 80041d2:	e012      	b.n	80041fa <HAL_OPAMP_Init+0x176>
      else
      {
        /* OPAMP_POWERMODE_LOWPOWER */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* low power mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d8:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNLowPower));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 80041de:	4313      	orrs	r3, r2
 80041e0:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->LPOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80041ec:	f023 031f 	bic.w	r3, r3, #31
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	6812      	ldr	r2, [r2, #0]
 80041f4:	68b9      	ldr	r1, [r7, #8]
 80041f6:	430b      	orrs	r3, r1
 80041f8:	6093      	str	r3, [r2, #8]
    }

    /* Configure the power supply range */
    /* The OPAMP_CSR_OPARANGE is common configuration for all OPAMPs */
    /* bit OPAMP1_CSR_OPARANGE is used for both OPAMPs */
    MODIFY_REG(OPAMP1->CSR, OPAMP1_CSR_OPARANGE, hopamp->Init.PowerSupplyRange);
 80041fa:	4b0c      	ldr	r3, [pc, #48]	; (800422c <HAL_OPAMP_Init+0x1a8>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	4909      	ldr	r1, [pc, #36]	; (800422c <HAL_OPAMP_Init+0x1a8>)
 8004208:	4313      	orrs	r3, r2
 800420a:	600b      	str	r3, [r1, #0]

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	d103      	bne.n	8004220 <HAL_OPAMP_Init+0x19c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8004220:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004222:	4618      	mov	r0, r3
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	40007800 	.word	0x40007800

08004230 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004230:	b480      	push	{r7}
 8004232:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004234:	4b05      	ldr	r3, [pc, #20]	; (800424c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a04      	ldr	r2, [pc, #16]	; (800424c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800423a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800423e:	6013      	str	r3, [r2, #0]
}
 8004240:	bf00      	nop
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	40007000 	.word	0x40007000

08004250 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004254:	4b04      	ldr	r3, [pc, #16]	; (8004268 <HAL_PWREx_GetVoltageRange+0x18>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800425c:	4618      	mov	r0, r3
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	40007000 	.word	0x40007000

0800426c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800427a:	d130      	bne.n	80042de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800427c:	4b23      	ldr	r3, [pc, #140]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004284:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004288:	d038      	beq.n	80042fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800428a:	4b20      	ldr	r3, [pc, #128]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004292:	4a1e      	ldr	r2, [pc, #120]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004294:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004298:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800429a:	4b1d      	ldr	r3, [pc, #116]	; (8004310 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2232      	movs	r2, #50	; 0x32
 80042a0:	fb02 f303 	mul.w	r3, r2, r3
 80042a4:	4a1b      	ldr	r2, [pc, #108]	; (8004314 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80042a6:	fba2 2303 	umull	r2, r3, r2, r3
 80042aa:	0c9b      	lsrs	r3, r3, #18
 80042ac:	3301      	adds	r3, #1
 80042ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042b0:	e002      	b.n	80042b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	3b01      	subs	r3, #1
 80042b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042b8:	4b14      	ldr	r3, [pc, #80]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c4:	d102      	bne.n	80042cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1f2      	bne.n	80042b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042cc:	4b0f      	ldr	r3, [pc, #60]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042ce:	695b      	ldr	r3, [r3, #20]
 80042d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042d8:	d110      	bne.n	80042fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e00f      	b.n	80042fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80042de:	4b0b      	ldr	r3, [pc, #44]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80042e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ea:	d007      	beq.n	80042fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042ec:	4b07      	ldr	r3, [pc, #28]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80042f4:	4a05      	ldr	r2, [pc, #20]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40007000 	.word	0x40007000
 8004310:	20000004 	.word	0x20000004
 8004314:	431bde83 	.word	0x431bde83

08004318 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b088      	sub	sp, #32
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d102      	bne.n	800432c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	f000 bc02 	b.w	8004b30 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800432c:	4b96      	ldr	r3, [pc, #600]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f003 030c 	and.w	r3, r3, #12
 8004334:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004336:	4b94      	ldr	r3, [pc, #592]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0310 	and.w	r3, r3, #16
 8004348:	2b00      	cmp	r3, #0
 800434a:	f000 80e4 	beq.w	8004516 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d007      	beq.n	8004364 <HAL_RCC_OscConfig+0x4c>
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	2b0c      	cmp	r3, #12
 8004358:	f040 808b 	bne.w	8004472 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2b01      	cmp	r3, #1
 8004360:	f040 8087 	bne.w	8004472 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004364:	4b88      	ldr	r3, [pc, #544]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d005      	beq.n	800437c <HAL_RCC_OscConfig+0x64>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d101      	bne.n	800437c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e3d9      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a1a      	ldr	r2, [r3, #32]
 8004380:	4b81      	ldr	r3, [pc, #516]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0308 	and.w	r3, r3, #8
 8004388:	2b00      	cmp	r3, #0
 800438a:	d004      	beq.n	8004396 <HAL_RCC_OscConfig+0x7e>
 800438c:	4b7e      	ldr	r3, [pc, #504]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004394:	e005      	b.n	80043a2 <HAL_RCC_OscConfig+0x8a>
 8004396:	4b7c      	ldr	r3, [pc, #496]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004398:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800439c:	091b      	lsrs	r3, r3, #4
 800439e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d223      	bcs.n	80043ee <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 fd8c 	bl	8004ec8 <RCC_SetFlashLatencyFromMSIRange>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e3ba      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043ba:	4b73      	ldr	r3, [pc, #460]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a72      	ldr	r2, [pc, #456]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043c0:	f043 0308 	orr.w	r3, r3, #8
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	4b70      	ldr	r3, [pc, #448]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	496d      	ldr	r1, [pc, #436]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043d8:	4b6b      	ldr	r3, [pc, #428]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	021b      	lsls	r3, r3, #8
 80043e6:	4968      	ldr	r1, [pc, #416]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	604b      	str	r3, [r1, #4]
 80043ec:	e025      	b.n	800443a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043ee:	4b66      	ldr	r3, [pc, #408]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a65      	ldr	r2, [pc, #404]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043f4:	f043 0308 	orr.w	r3, r3, #8
 80043f8:	6013      	str	r3, [r2, #0]
 80043fa:	4b63      	ldr	r3, [pc, #396]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	4960      	ldr	r1, [pc, #384]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004408:	4313      	orrs	r3, r2
 800440a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800440c:	4b5e      	ldr	r3, [pc, #376]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	69db      	ldr	r3, [r3, #28]
 8004418:	021b      	lsls	r3, r3, #8
 800441a:	495b      	ldr	r1, [pc, #364]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 800441c:	4313      	orrs	r3, r2
 800441e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d109      	bne.n	800443a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	4618      	mov	r0, r3
 800442c:	f000 fd4c 	bl	8004ec8 <RCC_SetFlashLatencyFromMSIRange>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e37a      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800443a:	f000 fc81 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 800443e:	4602      	mov	r2, r0
 8004440:	4b51      	ldr	r3, [pc, #324]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	091b      	lsrs	r3, r3, #4
 8004446:	f003 030f 	and.w	r3, r3, #15
 800444a:	4950      	ldr	r1, [pc, #320]	; (800458c <HAL_RCC_OscConfig+0x274>)
 800444c:	5ccb      	ldrb	r3, [r1, r3]
 800444e:	f003 031f 	and.w	r3, r3, #31
 8004452:	fa22 f303 	lsr.w	r3, r2, r3
 8004456:	4a4e      	ldr	r2, [pc, #312]	; (8004590 <HAL_RCC_OscConfig+0x278>)
 8004458:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800445a:	4b4e      	ldr	r3, [pc, #312]	; (8004594 <HAL_RCC_OscConfig+0x27c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f7fe f84e 	bl	8002500 <HAL_InitTick>
 8004464:	4603      	mov	r3, r0
 8004466:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004468:	7bfb      	ldrb	r3, [r7, #15]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d052      	beq.n	8004514 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800446e:	7bfb      	ldrb	r3, [r7, #15]
 8004470:	e35e      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d032      	beq.n	80044e0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800447a:	4b43      	ldr	r3, [pc, #268]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a42      	ldr	r2, [pc, #264]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004486:	f7fe f88b 	bl	80025a0 <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800448e:	f7fe f887 	bl	80025a0 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e347      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044a0:	4b39      	ldr	r3, [pc, #228]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0f0      	beq.n	800448e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044ac:	4b36      	ldr	r3, [pc, #216]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a35      	ldr	r2, [pc, #212]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044b2:	f043 0308 	orr.w	r3, r3, #8
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	4b33      	ldr	r3, [pc, #204]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	4930      	ldr	r1, [pc, #192]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044ca:	4b2f      	ldr	r3, [pc, #188]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	021b      	lsls	r3, r3, #8
 80044d8:	492b      	ldr	r1, [pc, #172]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	604b      	str	r3, [r1, #4]
 80044de:	e01a      	b.n	8004516 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80044e0:	4b29      	ldr	r3, [pc, #164]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a28      	ldr	r2, [pc, #160]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80044ec:	f7fe f858 	bl	80025a0 <HAL_GetTick>
 80044f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80044f2:	e008      	b.n	8004506 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044f4:	f7fe f854 	bl	80025a0 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e314      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004506:	4b20      	ldr	r3, [pc, #128]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1f0      	bne.n	80044f4 <HAL_RCC_OscConfig+0x1dc>
 8004512:	e000      	b.n	8004516 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004514:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d073      	beq.n	800460a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	2b08      	cmp	r3, #8
 8004526:	d005      	beq.n	8004534 <HAL_RCC_OscConfig+0x21c>
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	2b0c      	cmp	r3, #12
 800452c:	d10e      	bne.n	800454c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	2b03      	cmp	r3, #3
 8004532:	d10b      	bne.n	800454c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004534:	4b14      	ldr	r3, [pc, #80]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d063      	beq.n	8004608 <HAL_RCC_OscConfig+0x2f0>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d15f      	bne.n	8004608 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e2f1      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004554:	d106      	bne.n	8004564 <HAL_RCC_OscConfig+0x24c>
 8004556:	4b0c      	ldr	r3, [pc, #48]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a0b      	ldr	r2, [pc, #44]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 800455c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	e025      	b.n	80045b0 <HAL_RCC_OscConfig+0x298>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800456c:	d114      	bne.n	8004598 <HAL_RCC_OscConfig+0x280>
 800456e:	4b06      	ldr	r3, [pc, #24]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a05      	ldr	r2, [pc, #20]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004574:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004578:	6013      	str	r3, [r2, #0]
 800457a:	4b03      	ldr	r3, [pc, #12]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a02      	ldr	r2, [pc, #8]	; (8004588 <HAL_RCC_OscConfig+0x270>)
 8004580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004584:	6013      	str	r3, [r2, #0]
 8004586:	e013      	b.n	80045b0 <HAL_RCC_OscConfig+0x298>
 8004588:	40021000 	.word	0x40021000
 800458c:	08008bcc 	.word	0x08008bcc
 8004590:	20000004 	.word	0x20000004
 8004594:	20000008 	.word	0x20000008
 8004598:	4ba0      	ldr	r3, [pc, #640]	; (800481c <HAL_RCC_OscConfig+0x504>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a9f      	ldr	r2, [pc, #636]	; (800481c <HAL_RCC_OscConfig+0x504>)
 800459e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a2:	6013      	str	r3, [r2, #0]
 80045a4:	4b9d      	ldr	r3, [pc, #628]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a9c      	ldr	r2, [pc, #624]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80045aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d013      	beq.n	80045e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b8:	f7fd fff2 	bl	80025a0 <HAL_GetTick>
 80045bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045be:	e008      	b.n	80045d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045c0:	f7fd ffee 	bl	80025a0 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b64      	cmp	r3, #100	; 0x64
 80045cc:	d901      	bls.n	80045d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e2ae      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045d2:	4b92      	ldr	r3, [pc, #584]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d0f0      	beq.n	80045c0 <HAL_RCC_OscConfig+0x2a8>
 80045de:	e014      	b.n	800460a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e0:	f7fd ffde 	bl	80025a0 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045e8:	f7fd ffda 	bl	80025a0 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b64      	cmp	r3, #100	; 0x64
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e29a      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045fa:	4b88      	ldr	r3, [pc, #544]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1f0      	bne.n	80045e8 <HAL_RCC_OscConfig+0x2d0>
 8004606:	e000      	b.n	800460a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d060      	beq.n	80046d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	2b04      	cmp	r3, #4
 800461a:	d005      	beq.n	8004628 <HAL_RCC_OscConfig+0x310>
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	2b0c      	cmp	r3, #12
 8004620:	d119      	bne.n	8004656 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	2b02      	cmp	r3, #2
 8004626:	d116      	bne.n	8004656 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004628:	4b7c      	ldr	r3, [pc, #496]	; (800481c <HAL_RCC_OscConfig+0x504>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004630:	2b00      	cmp	r3, #0
 8004632:	d005      	beq.n	8004640 <HAL_RCC_OscConfig+0x328>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d101      	bne.n	8004640 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e277      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004640:	4b76      	ldr	r3, [pc, #472]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	061b      	lsls	r3, r3, #24
 800464e:	4973      	ldr	r1, [pc, #460]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004650:	4313      	orrs	r3, r2
 8004652:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004654:	e040      	b.n	80046d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d023      	beq.n	80046a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800465e:	4b6f      	ldr	r3, [pc, #444]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a6e      	ldr	r2, [pc, #440]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800466a:	f7fd ff99 	bl	80025a0 <HAL_GetTick>
 800466e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004670:	e008      	b.n	8004684 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004672:	f7fd ff95 	bl	80025a0 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e255      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004684:	4b65      	ldr	r3, [pc, #404]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800468c:	2b00      	cmp	r3, #0
 800468e:	d0f0      	beq.n	8004672 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004690:	4b62      	ldr	r3, [pc, #392]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	061b      	lsls	r3, r3, #24
 800469e:	495f      	ldr	r1, [pc, #380]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	604b      	str	r3, [r1, #4]
 80046a4:	e018      	b.n	80046d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046a6:	4b5d      	ldr	r3, [pc, #372]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a5c      	ldr	r2, [pc, #368]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80046ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b2:	f7fd ff75 	bl	80025a0 <HAL_GetTick>
 80046b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046b8:	e008      	b.n	80046cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ba:	f7fd ff71 	bl	80025a0 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d901      	bls.n	80046cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e231      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046cc:	4b53      	ldr	r3, [pc, #332]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1f0      	bne.n	80046ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0308 	and.w	r3, r3, #8
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d03c      	beq.n	800475e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d01c      	beq.n	8004726 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046ec:	4b4b      	ldr	r3, [pc, #300]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80046ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046f2:	4a4a      	ldr	r2, [pc, #296]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80046f4:	f043 0301 	orr.w	r3, r3, #1
 80046f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046fc:	f7fd ff50 	bl	80025a0 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004704:	f7fd ff4c 	bl	80025a0 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e20c      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004716:	4b41      	ldr	r3, [pc, #260]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004718:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d0ef      	beq.n	8004704 <HAL_RCC_OscConfig+0x3ec>
 8004724:	e01b      	b.n	800475e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004726:	4b3d      	ldr	r3, [pc, #244]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004728:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800472c:	4a3b      	ldr	r2, [pc, #236]	; (800481c <HAL_RCC_OscConfig+0x504>)
 800472e:	f023 0301 	bic.w	r3, r3, #1
 8004732:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004736:	f7fd ff33 	bl	80025a0 <HAL_GetTick>
 800473a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800473c:	e008      	b.n	8004750 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800473e:	f7fd ff2f 	bl	80025a0 <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	2b02      	cmp	r3, #2
 800474a:	d901      	bls.n	8004750 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e1ef      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004750:	4b32      	ldr	r3, [pc, #200]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004752:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1ef      	bne.n	800473e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0304 	and.w	r3, r3, #4
 8004766:	2b00      	cmp	r3, #0
 8004768:	f000 80a6 	beq.w	80048b8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800476c:	2300      	movs	r3, #0
 800476e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004770:	4b2a      	ldr	r3, [pc, #168]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10d      	bne.n	8004798 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800477c:	4b27      	ldr	r3, [pc, #156]	; (800481c <HAL_RCC_OscConfig+0x504>)
 800477e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004780:	4a26      	ldr	r2, [pc, #152]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004786:	6593      	str	r3, [r2, #88]	; 0x58
 8004788:	4b24      	ldr	r3, [pc, #144]	; (800481c <HAL_RCC_OscConfig+0x504>)
 800478a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800478c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004790:	60bb      	str	r3, [r7, #8]
 8004792:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004794:	2301      	movs	r3, #1
 8004796:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004798:	4b21      	ldr	r3, [pc, #132]	; (8004820 <HAL_RCC_OscConfig+0x508>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d118      	bne.n	80047d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047a4:	4b1e      	ldr	r3, [pc, #120]	; (8004820 <HAL_RCC_OscConfig+0x508>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a1d      	ldr	r2, [pc, #116]	; (8004820 <HAL_RCC_OscConfig+0x508>)
 80047aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047b0:	f7fd fef6 	bl	80025a0 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047b8:	f7fd fef2 	bl	80025a0 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e1b2      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ca:	4b15      	ldr	r3, [pc, #84]	; (8004820 <HAL_RCC_OscConfig+0x508>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0f0      	beq.n	80047b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d108      	bne.n	80047f0 <HAL_RCC_OscConfig+0x4d8>
 80047de:	4b0f      	ldr	r3, [pc, #60]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80047e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047e4:	4a0d      	ldr	r2, [pc, #52]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80047e6:	f043 0301 	orr.w	r3, r3, #1
 80047ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80047ee:	e029      	b.n	8004844 <HAL_RCC_OscConfig+0x52c>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	2b05      	cmp	r3, #5
 80047f6:	d115      	bne.n	8004824 <HAL_RCC_OscConfig+0x50c>
 80047f8:	4b08      	ldr	r3, [pc, #32]	; (800481c <HAL_RCC_OscConfig+0x504>)
 80047fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047fe:	4a07      	ldr	r2, [pc, #28]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004800:	f043 0304 	orr.w	r3, r3, #4
 8004804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004808:	4b04      	ldr	r3, [pc, #16]	; (800481c <HAL_RCC_OscConfig+0x504>)
 800480a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800480e:	4a03      	ldr	r2, [pc, #12]	; (800481c <HAL_RCC_OscConfig+0x504>)
 8004810:	f043 0301 	orr.w	r3, r3, #1
 8004814:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004818:	e014      	b.n	8004844 <HAL_RCC_OscConfig+0x52c>
 800481a:	bf00      	nop
 800481c:	40021000 	.word	0x40021000
 8004820:	40007000 	.word	0x40007000
 8004824:	4b9a      	ldr	r3, [pc, #616]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800482a:	4a99      	ldr	r2, [pc, #612]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 800482c:	f023 0301 	bic.w	r3, r3, #1
 8004830:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004834:	4b96      	ldr	r3, [pc, #600]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800483a:	4a95      	ldr	r2, [pc, #596]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 800483c:	f023 0304 	bic.w	r3, r3, #4
 8004840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d016      	beq.n	800487a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800484c:	f7fd fea8 	bl	80025a0 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004852:	e00a      	b.n	800486a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004854:	f7fd fea4 	bl	80025a0 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004862:	4293      	cmp	r3, r2
 8004864:	d901      	bls.n	800486a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e162      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800486a:	4b89      	ldr	r3, [pc, #548]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 800486c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d0ed      	beq.n	8004854 <HAL_RCC_OscConfig+0x53c>
 8004878:	e015      	b.n	80048a6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800487a:	f7fd fe91 	bl	80025a0 <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004880:	e00a      	b.n	8004898 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004882:	f7fd fe8d 	bl	80025a0 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004890:	4293      	cmp	r3, r2
 8004892:	d901      	bls.n	8004898 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e14b      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004898:	4b7d      	ldr	r3, [pc, #500]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 800489a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800489e:	f003 0302 	and.w	r3, r3, #2
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1ed      	bne.n	8004882 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048a6:	7ffb      	ldrb	r3, [r7, #31]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d105      	bne.n	80048b8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ac:	4b78      	ldr	r3, [pc, #480]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80048ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048b0:	4a77      	ldr	r2, [pc, #476]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80048b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048b6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0320 	and.w	r3, r3, #32
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d03c      	beq.n	800493e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d01c      	beq.n	8004906 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80048cc:	4b70      	ldr	r3, [pc, #448]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80048ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80048d2:	4a6f      	ldr	r2, [pc, #444]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80048d4:	f043 0301 	orr.w	r3, r3, #1
 80048d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048dc:	f7fd fe60 	bl	80025a0 <HAL_GetTick>
 80048e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048e4:	f7fd fe5c 	bl	80025a0 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e11c      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80048f6:	4b66      	ldr	r3, [pc, #408]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80048f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d0ef      	beq.n	80048e4 <HAL_RCC_OscConfig+0x5cc>
 8004904:	e01b      	b.n	800493e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004906:	4b62      	ldr	r3, [pc, #392]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004908:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800490c:	4a60      	ldr	r2, [pc, #384]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 800490e:	f023 0301 	bic.w	r3, r3, #1
 8004912:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004916:	f7fd fe43 	bl	80025a0 <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800491c:	e008      	b.n	8004930 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800491e:	f7fd fe3f 	bl	80025a0 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d901      	bls.n	8004930 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e0ff      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004930:	4b57      	ldr	r3, [pc, #348]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004932:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1ef      	bne.n	800491e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 80f3 	beq.w	8004b2e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800494c:	2b02      	cmp	r3, #2
 800494e:	f040 80c9 	bne.w	8004ae4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004952:	4b4f      	ldr	r3, [pc, #316]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f003 0203 	and.w	r2, r3, #3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004962:	429a      	cmp	r2, r3
 8004964:	d12c      	bne.n	80049c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004970:	3b01      	subs	r3, #1
 8004972:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004974:	429a      	cmp	r2, r3
 8004976:	d123      	bne.n	80049c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004982:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004984:	429a      	cmp	r2, r3
 8004986:	d11b      	bne.n	80049c0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004992:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004994:	429a      	cmp	r2, r3
 8004996:	d113      	bne.n	80049c0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a2:	085b      	lsrs	r3, r3, #1
 80049a4:	3b01      	subs	r3, #1
 80049a6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d109      	bne.n	80049c0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	085b      	lsrs	r3, r3, #1
 80049b8:	3b01      	subs	r3, #1
 80049ba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049bc:	429a      	cmp	r2, r3
 80049be:	d06b      	beq.n	8004a98 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	2b0c      	cmp	r3, #12
 80049c4:	d062      	beq.n	8004a8c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80049c6:	4b32      	ldr	r3, [pc, #200]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e0ac      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80049d6:	4b2e      	ldr	r3, [pc, #184]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a2d      	ldr	r2, [pc, #180]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80049dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049e0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80049e2:	f7fd fddd 	bl	80025a0 <HAL_GetTick>
 80049e6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049e8:	e008      	b.n	80049fc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049ea:	f7fd fdd9 	bl	80025a0 <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d901      	bls.n	80049fc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e099      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049fc:	4b24      	ldr	r3, [pc, #144]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1f0      	bne.n	80049ea <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a08:	4b21      	ldr	r3, [pc, #132]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004a0a:	68da      	ldr	r2, [r3, #12]
 8004a0c:	4b21      	ldr	r3, [pc, #132]	; (8004a94 <HAL_RCC_OscConfig+0x77c>)
 8004a0e:	4013      	ands	r3, r2
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004a18:	3a01      	subs	r2, #1
 8004a1a:	0112      	lsls	r2, r2, #4
 8004a1c:	4311      	orrs	r1, r2
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a22:	0212      	lsls	r2, r2, #8
 8004a24:	4311      	orrs	r1, r2
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004a2a:	0852      	lsrs	r2, r2, #1
 8004a2c:	3a01      	subs	r2, #1
 8004a2e:	0552      	lsls	r2, r2, #21
 8004a30:	4311      	orrs	r1, r2
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004a36:	0852      	lsrs	r2, r2, #1
 8004a38:	3a01      	subs	r2, #1
 8004a3a:	0652      	lsls	r2, r2, #25
 8004a3c:	4311      	orrs	r1, r2
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a42:	06d2      	lsls	r2, r2, #27
 8004a44:	430a      	orrs	r2, r1
 8004a46:	4912      	ldr	r1, [pc, #72]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004a4c:	4b10      	ldr	r3, [pc, #64]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a0f      	ldr	r2, [pc, #60]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004a52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a56:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a58:	4b0d      	ldr	r3, [pc, #52]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	4a0c      	ldr	r2, [pc, #48]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004a5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a62:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a64:	f7fd fd9c 	bl	80025a0 <HAL_GetTick>
 8004a68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a6a:	e008      	b.n	8004a7e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a6c:	f7fd fd98 	bl	80025a0 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e058      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a7e:	4b04      	ldr	r3, [pc, #16]	; (8004a90 <HAL_RCC_OscConfig+0x778>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d0f0      	beq.n	8004a6c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a8a:	e050      	b.n	8004b2e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e04f      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
 8004a90:	40021000 	.word	0x40021000
 8004a94:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a98:	4b27      	ldr	r3, [pc, #156]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d144      	bne.n	8004b2e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004aa4:	4b24      	ldr	r3, [pc, #144]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a23      	ldr	r2, [pc, #140]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004aaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004aae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ab0:	4b21      	ldr	r3, [pc, #132]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	4a20      	ldr	r2, [pc, #128]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004ab6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004aba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004abc:	f7fd fd70 	bl	80025a0 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac4:	f7fd fd6c 	bl	80025a0 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e02c      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ad6:	4b18      	ldr	r3, [pc, #96]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0f0      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x7ac>
 8004ae2:	e024      	b.n	8004b2e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	2b0c      	cmp	r3, #12
 8004ae8:	d01f      	beq.n	8004b2a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aea:	4b13      	ldr	r3, [pc, #76]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a12      	ldr	r2, [pc, #72]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004af0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004af4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af6:	f7fd fd53 	bl	80025a0 <HAL_GetTick>
 8004afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004afc:	e008      	b.n	8004b10 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004afe:	f7fd fd4f 	bl	80025a0 <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d901      	bls.n	8004b10 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e00f      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b10:	4b09      	ldr	r3, [pc, #36]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1f0      	bne.n	8004afe <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004b1c:	4b06      	ldr	r3, [pc, #24]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004b1e:	68da      	ldr	r2, [r3, #12]
 8004b20:	4905      	ldr	r1, [pc, #20]	; (8004b38 <HAL_RCC_OscConfig+0x820>)
 8004b22:	4b06      	ldr	r3, [pc, #24]	; (8004b3c <HAL_RCC_OscConfig+0x824>)
 8004b24:	4013      	ands	r3, r2
 8004b26:	60cb      	str	r3, [r1, #12]
 8004b28:	e001      	b.n	8004b2e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e000      	b.n	8004b30 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3720      	adds	r7, #32
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	feeefffc 	.word	0xfeeefffc

08004b40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e0e7      	b.n	8004d24 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b54:	4b75      	ldr	r3, [pc, #468]	; (8004d2c <HAL_RCC_ClockConfig+0x1ec>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0307 	and.w	r3, r3, #7
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d910      	bls.n	8004b84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b62:	4b72      	ldr	r3, [pc, #456]	; (8004d2c <HAL_RCC_ClockConfig+0x1ec>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f023 0207 	bic.w	r2, r3, #7
 8004b6a:	4970      	ldr	r1, [pc, #448]	; (8004d2c <HAL_RCC_ClockConfig+0x1ec>)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b72:	4b6e      	ldr	r3, [pc, #440]	; (8004d2c <HAL_RCC_ClockConfig+0x1ec>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0307 	and.w	r3, r3, #7
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d001      	beq.n	8004b84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e0cf      	b.n	8004d24 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d010      	beq.n	8004bb2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	4b66      	ldr	r3, [pc, #408]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d908      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ba0:	4b63      	ldr	r3, [pc, #396]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	4960      	ldr	r1, [pc, #384]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d04c      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	2b03      	cmp	r3, #3
 8004bc4:	d107      	bne.n	8004bd6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bc6:	4b5a      	ldr	r3, [pc, #360]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d121      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e0a6      	b.n	8004d24 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d107      	bne.n	8004bee <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bde:	4b54      	ldr	r3, [pc, #336]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d115      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e09a      	b.n	8004d24 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d107      	bne.n	8004c06 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004bf6:	4b4e      	ldr	r3, [pc, #312]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d109      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e08e      	b.n	8004d24 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c06:	4b4a      	ldr	r3, [pc, #296]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e086      	b.n	8004d24 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c16:	4b46      	ldr	r3, [pc, #280]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f023 0203 	bic.w	r2, r3, #3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	4943      	ldr	r1, [pc, #268]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c28:	f7fd fcba 	bl	80025a0 <HAL_GetTick>
 8004c2c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c2e:	e00a      	b.n	8004c46 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c30:	f7fd fcb6 	bl	80025a0 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e06e      	b.n	8004d24 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c46:	4b3a      	ldr	r3, [pc, #232]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 020c 	and.w	r2, r3, #12
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d1eb      	bne.n	8004c30 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0302 	and.w	r3, r3, #2
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d010      	beq.n	8004c86 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	4b31      	ldr	r3, [pc, #196]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d208      	bcs.n	8004c86 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c74:	4b2e      	ldr	r3, [pc, #184]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	492b      	ldr	r1, [pc, #172]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c86:	4b29      	ldr	r3, [pc, #164]	; (8004d2c <HAL_RCC_ClockConfig+0x1ec>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0307 	and.w	r3, r3, #7
 8004c8e:	683a      	ldr	r2, [r7, #0]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d210      	bcs.n	8004cb6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c94:	4b25      	ldr	r3, [pc, #148]	; (8004d2c <HAL_RCC_ClockConfig+0x1ec>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f023 0207 	bic.w	r2, r3, #7
 8004c9c:	4923      	ldr	r1, [pc, #140]	; (8004d2c <HAL_RCC_ClockConfig+0x1ec>)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ca4:	4b21      	ldr	r3, [pc, #132]	; (8004d2c <HAL_RCC_ClockConfig+0x1ec>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0307 	and.w	r3, r3, #7
 8004cac:	683a      	ldr	r2, [r7, #0]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d001      	beq.n	8004cb6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e036      	b.n	8004d24 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0304 	and.w	r3, r3, #4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d008      	beq.n	8004cd4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cc2:	4b1b      	ldr	r3, [pc, #108]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	4918      	ldr	r1, [pc, #96]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0308 	and.w	r3, r3, #8
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d009      	beq.n	8004cf4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ce0:	4b13      	ldr	r3, [pc, #76]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	00db      	lsls	r3, r3, #3
 8004cee:	4910      	ldr	r1, [pc, #64]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cf4:	f000 f824 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	4b0d      	ldr	r3, [pc, #52]	; (8004d30 <HAL_RCC_ClockConfig+0x1f0>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	091b      	lsrs	r3, r3, #4
 8004d00:	f003 030f 	and.w	r3, r3, #15
 8004d04:	490b      	ldr	r1, [pc, #44]	; (8004d34 <HAL_RCC_ClockConfig+0x1f4>)
 8004d06:	5ccb      	ldrb	r3, [r1, r3]
 8004d08:	f003 031f 	and.w	r3, r3, #31
 8004d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d10:	4a09      	ldr	r2, [pc, #36]	; (8004d38 <HAL_RCC_ClockConfig+0x1f8>)
 8004d12:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004d14:	4b09      	ldr	r3, [pc, #36]	; (8004d3c <HAL_RCC_ClockConfig+0x1fc>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7fd fbf1 	bl	8002500 <HAL_InitTick>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	72fb      	strb	r3, [r7, #11]

  return status;
 8004d22:	7afb      	ldrb	r3, [r7, #11]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	40022000 	.word	0x40022000
 8004d30:	40021000 	.word	0x40021000
 8004d34:	08008bcc 	.word	0x08008bcc
 8004d38:	20000004 	.word	0x20000004
 8004d3c:	20000008 	.word	0x20000008

08004d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b089      	sub	sp, #36	; 0x24
 8004d44:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	61fb      	str	r3, [r7, #28]
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d4e:	4b3e      	ldr	r3, [pc, #248]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f003 030c 	and.w	r3, r3, #12
 8004d56:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d58:	4b3b      	ldr	r3, [pc, #236]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	f003 0303 	and.w	r3, r3, #3
 8004d60:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d005      	beq.n	8004d74 <HAL_RCC_GetSysClockFreq+0x34>
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	2b0c      	cmp	r3, #12
 8004d6c:	d121      	bne.n	8004db2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d11e      	bne.n	8004db2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d74:	4b34      	ldr	r3, [pc, #208]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0308 	and.w	r3, r3, #8
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d107      	bne.n	8004d90 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d80:	4b31      	ldr	r3, [pc, #196]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d86:	0a1b      	lsrs	r3, r3, #8
 8004d88:	f003 030f 	and.w	r3, r3, #15
 8004d8c:	61fb      	str	r3, [r7, #28]
 8004d8e:	e005      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d90:	4b2d      	ldr	r3, [pc, #180]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	091b      	lsrs	r3, r3, #4
 8004d96:	f003 030f 	and.w	r3, r3, #15
 8004d9a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004d9c:	4a2b      	ldr	r2, [pc, #172]	; (8004e4c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004da4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d10d      	bne.n	8004dc8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004db0:	e00a      	b.n	8004dc8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	2b04      	cmp	r3, #4
 8004db6:	d102      	bne.n	8004dbe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004db8:	4b25      	ldr	r3, [pc, #148]	; (8004e50 <HAL_RCC_GetSysClockFreq+0x110>)
 8004dba:	61bb      	str	r3, [r7, #24]
 8004dbc:	e004      	b.n	8004dc8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	2b08      	cmp	r3, #8
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004dc4:	4b23      	ldr	r3, [pc, #140]	; (8004e54 <HAL_RCC_GetSysClockFreq+0x114>)
 8004dc6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	2b0c      	cmp	r3, #12
 8004dcc:	d134      	bne.n	8004e38 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004dce:	4b1e      	ldr	r3, [pc, #120]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	f003 0303 	and.w	r3, r3, #3
 8004dd6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d003      	beq.n	8004de6 <HAL_RCC_GetSysClockFreq+0xa6>
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	2b03      	cmp	r3, #3
 8004de2:	d003      	beq.n	8004dec <HAL_RCC_GetSysClockFreq+0xac>
 8004de4:	e005      	b.n	8004df2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004de6:	4b1a      	ldr	r3, [pc, #104]	; (8004e50 <HAL_RCC_GetSysClockFreq+0x110>)
 8004de8:	617b      	str	r3, [r7, #20]
      break;
 8004dea:	e005      	b.n	8004df8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004dec:	4b19      	ldr	r3, [pc, #100]	; (8004e54 <HAL_RCC_GetSysClockFreq+0x114>)
 8004dee:	617b      	str	r3, [r7, #20]
      break;
 8004df0:	e002      	b.n	8004df8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	617b      	str	r3, [r7, #20]
      break;
 8004df6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004df8:	4b13      	ldr	r3, [pc, #76]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	091b      	lsrs	r3, r3, #4
 8004dfe:	f003 0307 	and.w	r3, r3, #7
 8004e02:	3301      	adds	r3, #1
 8004e04:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e06:	4b10      	ldr	r3, [pc, #64]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	0a1b      	lsrs	r3, r3, #8
 8004e0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	fb03 f202 	mul.w	r2, r3, r2
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e1c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e1e:	4b0a      	ldr	r3, [pc, #40]	; (8004e48 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	0e5b      	lsrs	r3, r3, #25
 8004e24:	f003 0303 	and.w	r3, r3, #3
 8004e28:	3301      	adds	r3, #1
 8004e2a:	005b      	lsls	r3, r3, #1
 8004e2c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e36:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004e38:	69bb      	ldr	r3, [r7, #24]
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3724      	adds	r7, #36	; 0x24
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	08008be4 	.word	0x08008be4
 8004e50:	00f42400 	.word	0x00f42400
 8004e54:	007a1200 	.word	0x007a1200

08004e58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e5c:	4b03      	ldr	r3, [pc, #12]	; (8004e6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	20000004 	.word	0x20000004

08004e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004e74:	f7ff fff0 	bl	8004e58 <HAL_RCC_GetHCLKFreq>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	4b06      	ldr	r3, [pc, #24]	; (8004e94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	0a1b      	lsrs	r3, r3, #8
 8004e80:	f003 0307 	and.w	r3, r3, #7
 8004e84:	4904      	ldr	r1, [pc, #16]	; (8004e98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e86:	5ccb      	ldrb	r3, [r1, r3]
 8004e88:	f003 031f 	and.w	r3, r3, #31
 8004e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40021000 	.word	0x40021000
 8004e98:	08008bdc 	.word	0x08008bdc

08004e9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ea0:	f7ff ffda 	bl	8004e58 <HAL_RCC_GetHCLKFreq>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	0adb      	lsrs	r3, r3, #11
 8004eac:	f003 0307 	and.w	r3, r3, #7
 8004eb0:	4904      	ldr	r1, [pc, #16]	; (8004ec4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004eb2:	5ccb      	ldrb	r3, [r1, r3]
 8004eb4:	f003 031f 	and.w	r3, r3, #31
 8004eb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	08008bdc 	.word	0x08008bdc

08004ec8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ed4:	4b2a      	ldr	r3, [pc, #168]	; (8004f80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d003      	beq.n	8004ee8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004ee0:	f7ff f9b6 	bl	8004250 <HAL_PWREx_GetVoltageRange>
 8004ee4:	6178      	str	r0, [r7, #20]
 8004ee6:	e014      	b.n	8004f12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ee8:	4b25      	ldr	r3, [pc, #148]	; (8004f80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eec:	4a24      	ldr	r2, [pc, #144]	; (8004f80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ef2:	6593      	str	r3, [r2, #88]	; 0x58
 8004ef4:	4b22      	ldr	r3, [pc, #136]	; (8004f80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f00:	f7ff f9a6 	bl	8004250 <HAL_PWREx_GetVoltageRange>
 8004f04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004f06:	4b1e      	ldr	r3, [pc, #120]	; (8004f80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f0a:	4a1d      	ldr	r2, [pc, #116]	; (8004f80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f10:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f18:	d10b      	bne.n	8004f32 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b80      	cmp	r3, #128	; 0x80
 8004f1e:	d919      	bls.n	8004f54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2ba0      	cmp	r3, #160	; 0xa0
 8004f24:	d902      	bls.n	8004f2c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f26:	2302      	movs	r3, #2
 8004f28:	613b      	str	r3, [r7, #16]
 8004f2a:	e013      	b.n	8004f54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	613b      	str	r3, [r7, #16]
 8004f30:	e010      	b.n	8004f54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b80      	cmp	r3, #128	; 0x80
 8004f36:	d902      	bls.n	8004f3e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f38:	2303      	movs	r3, #3
 8004f3a:	613b      	str	r3, [r7, #16]
 8004f3c:	e00a      	b.n	8004f54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b80      	cmp	r3, #128	; 0x80
 8004f42:	d102      	bne.n	8004f4a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f44:	2302      	movs	r3, #2
 8004f46:	613b      	str	r3, [r7, #16]
 8004f48:	e004      	b.n	8004f54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2b70      	cmp	r3, #112	; 0x70
 8004f4e:	d101      	bne.n	8004f54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f50:	2301      	movs	r3, #1
 8004f52:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f54:	4b0b      	ldr	r3, [pc, #44]	; (8004f84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f023 0207 	bic.w	r2, r3, #7
 8004f5c:	4909      	ldr	r1, [pc, #36]	; (8004f84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004f64:	4b07      	ldr	r3, [pc, #28]	; (8004f84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0307 	and.w	r3, r3, #7
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d001      	beq.n	8004f76 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e000      	b.n	8004f78 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3718      	adds	r7, #24
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40021000 	.word	0x40021000
 8004f84:	40022000 	.word	0x40022000

08004f88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f90:	2300      	movs	r3, #0
 8004f92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f94:	2300      	movs	r3, #0
 8004f96:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d031      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fa8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004fac:	d01a      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004fae:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004fb2:	d814      	bhi.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d009      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004fb8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004fbc:	d10f      	bne.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004fbe:	4b5d      	ldr	r3, [pc, #372]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	4a5c      	ldr	r2, [pc, #368]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fc8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fca:	e00c      	b.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3304      	adds	r3, #4
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 f9de 	bl	8005394 <RCCEx_PLLSAI1_Config>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fdc:	e003      	b.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	74fb      	strb	r3, [r7, #19]
      break;
 8004fe2:	e000      	b.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004fe4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fe6:	7cfb      	ldrb	r3, [r7, #19]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10b      	bne.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004fec:	4b51      	ldr	r3, [pc, #324]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffa:	494e      	ldr	r1, [pc, #312]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005002:	e001      	b.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005004:	7cfb      	ldrb	r3, [r7, #19]
 8005006:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 809e 	beq.w	8005152 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005016:	2300      	movs	r3, #0
 8005018:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800501a:	4b46      	ldr	r3, [pc, #280]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800501c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800501e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005026:	2301      	movs	r3, #1
 8005028:	e000      	b.n	800502c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800502a:	2300      	movs	r3, #0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00d      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005030:	4b40      	ldr	r3, [pc, #256]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005034:	4a3f      	ldr	r2, [pc, #252]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005036:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800503a:	6593      	str	r3, [r2, #88]	; 0x58
 800503c:	4b3d      	ldr	r3, [pc, #244]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800503e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005044:	60bb      	str	r3, [r7, #8]
 8005046:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005048:	2301      	movs	r3, #1
 800504a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800504c:	4b3a      	ldr	r3, [pc, #232]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a39      	ldr	r2, [pc, #228]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005056:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005058:	f7fd faa2 	bl	80025a0 <HAL_GetTick>
 800505c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800505e:	e009      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005060:	f7fd fa9e 	bl	80025a0 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d902      	bls.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	74fb      	strb	r3, [r7, #19]
        break;
 8005072:	e005      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005074:	4b30      	ldr	r3, [pc, #192]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800507c:	2b00      	cmp	r3, #0
 800507e:	d0ef      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005080:	7cfb      	ldrb	r3, [r7, #19]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d15a      	bne.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005086:	4b2b      	ldr	r3, [pc, #172]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005088:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800508c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005090:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d01e      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	429a      	cmp	r2, r3
 80050a0:	d019      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80050a2:	4b24      	ldr	r3, [pc, #144]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050ac:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80050ae:	4b21      	ldr	r3, [pc, #132]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b4:	4a1f      	ldr	r2, [pc, #124]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050be:	4b1d      	ldr	r3, [pc, #116]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c4:	4a1b      	ldr	r2, [pc, #108]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050ce:	4a19      	ldr	r2, [pc, #100]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f003 0301 	and.w	r3, r3, #1
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d016      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e0:	f7fd fa5e 	bl	80025a0 <HAL_GetTick>
 80050e4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050e6:	e00b      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050e8:	f7fd fa5a 	bl	80025a0 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d902      	bls.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	74fb      	strb	r3, [r7, #19]
            break;
 80050fe:	e006      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005100:	4b0c      	ldr	r3, [pc, #48]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d0ec      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800510e:	7cfb      	ldrb	r3, [r7, #19]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d10b      	bne.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005114:	4b07      	ldr	r3, [pc, #28]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800511a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005122:	4904      	ldr	r1, [pc, #16]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005124:	4313      	orrs	r3, r2
 8005126:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800512a:	e009      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800512c:	7cfb      	ldrb	r3, [r7, #19]
 800512e:	74bb      	strb	r3, [r7, #18]
 8005130:	e006      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005132:	bf00      	nop
 8005134:	40021000 	.word	0x40021000
 8005138:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800513c:	7cfb      	ldrb	r3, [r7, #19]
 800513e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005140:	7c7b      	ldrb	r3, [r7, #17]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d105      	bne.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005146:	4b8a      	ldr	r3, [pc, #552]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800514a:	4a89      	ldr	r2, [pc, #548]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800514c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005150:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00a      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800515e:	4b84      	ldr	r3, [pc, #528]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005164:	f023 0203 	bic.w	r2, r3, #3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a1b      	ldr	r3, [r3, #32]
 800516c:	4980      	ldr	r1, [pc, #512]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800516e:	4313      	orrs	r3, r2
 8005170:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00a      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005180:	4b7b      	ldr	r3, [pc, #492]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005186:	f023 020c 	bic.w	r2, r3, #12
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518e:	4978      	ldr	r1, [pc, #480]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005190:	4313      	orrs	r3, r2
 8005192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0320 	and.w	r3, r3, #32
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00a      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051a2:	4b73      	ldr	r3, [pc, #460]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051a8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051b0:	496f      	ldr	r1, [pc, #444]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00a      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051c4:	4b6a      	ldr	r3, [pc, #424]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ca:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051d2:	4967      	ldr	r1, [pc, #412]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051d4:	4313      	orrs	r3, r2
 80051d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00a      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80051e6:	4b62      	ldr	r3, [pc, #392]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f4:	495e      	ldr	r1, [pc, #376]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005204:	2b00      	cmp	r3, #0
 8005206:	d00a      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005208:	4b59      	ldr	r3, [pc, #356]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800520a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800520e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005216:	4956      	ldr	r1, [pc, #344]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005218:	4313      	orrs	r3, r2
 800521a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00a      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800522a:	4b51      	ldr	r3, [pc, #324]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800522c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005230:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005238:	494d      	ldr	r1, [pc, #308]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800523a:	4313      	orrs	r3, r2
 800523c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d028      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800524c:	4b48      	ldr	r3, [pc, #288]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800524e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005252:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	4945      	ldr	r1, [pc, #276]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800525c:	4313      	orrs	r3, r2
 800525e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005266:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800526a:	d106      	bne.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800526c:	4b40      	ldr	r3, [pc, #256]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	4a3f      	ldr	r2, [pc, #252]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005276:	60d3      	str	r3, [r2, #12]
 8005278:	e011      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005282:	d10c      	bne.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	3304      	adds	r3, #4
 8005288:	2101      	movs	r1, #1
 800528a:	4618      	mov	r0, r3
 800528c:	f000 f882 	bl	8005394 <RCCEx_PLLSAI1_Config>
 8005290:	4603      	mov	r3, r0
 8005292:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005294:	7cfb      	ldrb	r3, [r7, #19]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d001      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800529a:	7cfb      	ldrb	r3, [r7, #19]
 800529c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d028      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052aa:	4b31      	ldr	r3, [pc, #196]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052b8:	492d      	ldr	r1, [pc, #180]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052ba:	4313      	orrs	r3, r2
 80052bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052c8:	d106      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052ca:	4b29      	ldr	r3, [pc, #164]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	4a28      	ldr	r2, [pc, #160]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80052d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052d4:	60d3      	str	r3, [r2, #12]
 80052d6:	e011      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80052e0:	d10c      	bne.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	3304      	adds	r3, #4
 80052e6:	2101      	movs	r1, #1
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 f853 	bl	8005394 <RCCEx_PLLSAI1_Config>
 80052ee:	4603      	mov	r3, r0
 80052f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052f2:	7cfb      	ldrb	r3, [r7, #19]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80052f8:	7cfb      	ldrb	r3, [r7, #19]
 80052fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d01c      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005308:	4b19      	ldr	r3, [pc, #100]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800530a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800530e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005316:	4916      	ldr	r1, [pc, #88]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005318:	4313      	orrs	r3, r2
 800531a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005322:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005326:	d10c      	bne.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	3304      	adds	r3, #4
 800532c:	2102      	movs	r1, #2
 800532e:	4618      	mov	r0, r3
 8005330:	f000 f830 	bl	8005394 <RCCEx_PLLSAI1_Config>
 8005334:	4603      	mov	r3, r0
 8005336:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005338:	7cfb      	ldrb	r3, [r7, #19]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800533e:	7cfb      	ldrb	r3, [r7, #19]
 8005340:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800534e:	4b08      	ldr	r3, [pc, #32]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005354:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800535c:	4904      	ldr	r1, [pc, #16]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800535e:	4313      	orrs	r3, r2
 8005360:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005364:	7cbb      	ldrb	r3, [r7, #18]
}
 8005366:	4618      	mov	r0, r3
 8005368:	3718      	adds	r7, #24
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	40021000 	.word	0x40021000

08005374 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005378:	4b05      	ldr	r3, [pc, #20]	; (8005390 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a04      	ldr	r2, [pc, #16]	; (8005390 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800537e:	f043 0304 	orr.w	r3, r3, #4
 8005382:	6013      	str	r3, [r2, #0]
}
 8005384:	bf00      	nop
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	40021000 	.word	0x40021000

08005394 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800539e:	2300      	movs	r3, #0
 80053a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053a2:	4b74      	ldr	r3, [pc, #464]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f003 0303 	and.w	r3, r3, #3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d018      	beq.n	80053e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80053ae:	4b71      	ldr	r3, [pc, #452]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	f003 0203 	and.w	r2, r3, #3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d10d      	bne.n	80053da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
       ||
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d009      	beq.n	80053da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80053c6:	4b6b      	ldr	r3, [pc, #428]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	091b      	lsrs	r3, r3, #4
 80053cc:	f003 0307 	and.w	r3, r3, #7
 80053d0:	1c5a      	adds	r2, r3, #1
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
       ||
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d047      	beq.n	800546a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	73fb      	strb	r3, [r7, #15]
 80053de:	e044      	b.n	800546a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b03      	cmp	r3, #3
 80053e6:	d018      	beq.n	800541a <RCCEx_PLLSAI1_Config+0x86>
 80053e8:	2b03      	cmp	r3, #3
 80053ea:	d825      	bhi.n	8005438 <RCCEx_PLLSAI1_Config+0xa4>
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d002      	beq.n	80053f6 <RCCEx_PLLSAI1_Config+0x62>
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d009      	beq.n	8005408 <RCCEx_PLLSAI1_Config+0x74>
 80053f4:	e020      	b.n	8005438 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053f6:	4b5f      	ldr	r3, [pc, #380]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0302 	and.w	r3, r3, #2
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d11d      	bne.n	800543e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005406:	e01a      	b.n	800543e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005408:	4b5a      	ldr	r3, [pc, #360]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005410:	2b00      	cmp	r3, #0
 8005412:	d116      	bne.n	8005442 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005418:	e013      	b.n	8005442 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800541a:	4b56      	ldr	r3, [pc, #344]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10f      	bne.n	8005446 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005426:	4b53      	ldr	r3, [pc, #332]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d109      	bne.n	8005446 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005436:	e006      	b.n	8005446 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	73fb      	strb	r3, [r7, #15]
      break;
 800543c:	e004      	b.n	8005448 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800543e:	bf00      	nop
 8005440:	e002      	b.n	8005448 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005442:	bf00      	nop
 8005444:	e000      	b.n	8005448 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005446:	bf00      	nop
    }

    if(status == HAL_OK)
 8005448:	7bfb      	ldrb	r3, [r7, #15]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10d      	bne.n	800546a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800544e:	4b49      	ldr	r3, [pc, #292]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6819      	ldr	r1, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	3b01      	subs	r3, #1
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	430b      	orrs	r3, r1
 8005464:	4943      	ldr	r1, [pc, #268]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005466:	4313      	orrs	r3, r2
 8005468:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800546a:	7bfb      	ldrb	r3, [r7, #15]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d17c      	bne.n	800556a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005470:	4b40      	ldr	r3, [pc, #256]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a3f      	ldr	r2, [pc, #252]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005476:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800547a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800547c:	f7fd f890 	bl	80025a0 <HAL_GetTick>
 8005480:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005482:	e009      	b.n	8005498 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005484:	f7fd f88c 	bl	80025a0 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	2b02      	cmp	r3, #2
 8005490:	d902      	bls.n	8005498 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	73fb      	strb	r3, [r7, #15]
        break;
 8005496:	e005      	b.n	80054a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005498:	4b36      	ldr	r3, [pc, #216]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d1ef      	bne.n	8005484 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80054a4:	7bfb      	ldrb	r3, [r7, #15]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d15f      	bne.n	800556a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d110      	bne.n	80054d2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054b0:	4b30      	ldr	r3, [pc, #192]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80054b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6892      	ldr	r2, [r2, #8]
 80054c0:	0211      	lsls	r1, r2, #8
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	68d2      	ldr	r2, [r2, #12]
 80054c6:	06d2      	lsls	r2, r2, #27
 80054c8:	430a      	orrs	r2, r1
 80054ca:	492a      	ldr	r1, [pc, #168]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	610b      	str	r3, [r1, #16]
 80054d0:	e027      	b.n	8005522 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d112      	bne.n	80054fe <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054d8:	4b26      	ldr	r3, [pc, #152]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80054e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	6892      	ldr	r2, [r2, #8]
 80054e8:	0211      	lsls	r1, r2, #8
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6912      	ldr	r2, [r2, #16]
 80054ee:	0852      	lsrs	r2, r2, #1
 80054f0:	3a01      	subs	r2, #1
 80054f2:	0552      	lsls	r2, r2, #21
 80054f4:	430a      	orrs	r2, r1
 80054f6:	491f      	ldr	r1, [pc, #124]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 80054f8:	4313      	orrs	r3, r2
 80054fa:	610b      	str	r3, [r1, #16]
 80054fc:	e011      	b.n	8005522 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054fe:	4b1d      	ldr	r3, [pc, #116]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005506:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	6892      	ldr	r2, [r2, #8]
 800550e:	0211      	lsls	r1, r2, #8
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	6952      	ldr	r2, [r2, #20]
 8005514:	0852      	lsrs	r2, r2, #1
 8005516:	3a01      	subs	r2, #1
 8005518:	0652      	lsls	r2, r2, #25
 800551a:	430a      	orrs	r2, r1
 800551c:	4915      	ldr	r1, [pc, #84]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 800551e:	4313      	orrs	r3, r2
 8005520:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005522:	4b14      	ldr	r3, [pc, #80]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a13      	ldr	r2, [pc, #76]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005528:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800552c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552e:	f7fd f837 	bl	80025a0 <HAL_GetTick>
 8005532:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005534:	e009      	b.n	800554a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005536:	f7fd f833 	bl	80025a0 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d902      	bls.n	800554a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	73fb      	strb	r3, [r7, #15]
          break;
 8005548:	e005      	b.n	8005556 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800554a:	4b0a      	ldr	r3, [pc, #40]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d0ef      	beq.n	8005536 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005556:	7bfb      	ldrb	r3, [r7, #15]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d106      	bne.n	800556a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800555c:	4b05      	ldr	r3, [pc, #20]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 800555e:	691a      	ldr	r2, [r3, #16]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	4903      	ldr	r1, [pc, #12]	; (8005574 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005566:	4313      	orrs	r3, r2
 8005568:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800556a:	7bfb      	ldrb	r3, [r7, #15]
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	40021000 	.word	0x40021000

08005578 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d101      	bne.n	800558a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e095      	b.n	80056b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558e:	2b00      	cmp	r3, #0
 8005590:	d108      	bne.n	80055a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800559a:	d009      	beq.n	80055b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	61da      	str	r2, [r3, #28]
 80055a2:	e005      	b.n	80055b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d106      	bne.n	80055d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7fc fd5a 	bl	8002084 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2202      	movs	r2, #2
 80055d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055f0:	d902      	bls.n	80055f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80055f2:	2300      	movs	r3, #0
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	e002      	b.n	80055fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80055f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005606:	d007      	beq.n	8005618 <HAL_SPI_Init+0xa0>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005610:	d002      	beq.n	8005618 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005628:	431a      	orrs	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	f003 0302 	and.w	r3, r3, #2
 8005632:	431a      	orrs	r2, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	431a      	orrs	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005646:	431a      	orrs	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005650:	431a      	orrs	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800565a:	ea42 0103 	orr.w	r1, r2, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005662:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	430a      	orrs	r2, r1
 800566c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	0c1b      	lsrs	r3, r3, #16
 8005674:	f003 0204 	and.w	r2, r3, #4
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	f003 0310 	and.w	r3, r3, #16
 8005680:	431a      	orrs	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005686:	f003 0308 	and.w	r3, r3, #8
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005694:	ea42 0103 	orr.w	r1, r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	430a      	orrs	r2, r1
 80056a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3710      	adds	r7, #16
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}

080056be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b088      	sub	sp, #32
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	60f8      	str	r0, [r7, #12]
 80056c6:	60b9      	str	r1, [r7, #8]
 80056c8:	603b      	str	r3, [r7, #0]
 80056ca:	4613      	mov	r3, r2
 80056cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056ce:	2300      	movs	r3, #0
 80056d0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d101      	bne.n	80056e0 <HAL_SPI_Transmit+0x22>
 80056dc:	2302      	movs	r3, #2
 80056de:	e15f      	b.n	80059a0 <HAL_SPI_Transmit+0x2e2>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056e8:	f7fc ff5a 	bl	80025a0 <HAL_GetTick>
 80056ec:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80056ee:	88fb      	ldrh	r3, [r7, #6]
 80056f0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d002      	beq.n	8005704 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80056fe:	2302      	movs	r3, #2
 8005700:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005702:	e148      	b.n	8005996 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d002      	beq.n	8005710 <HAL_SPI_Transmit+0x52>
 800570a:	88fb      	ldrh	r3, [r7, #6]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d102      	bne.n	8005716 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005714:	e13f      	b.n	8005996 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2203      	movs	r2, #3
 800571a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	88fa      	ldrh	r2, [r7, #6]
 800572e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	88fa      	ldrh	r2, [r7, #6]
 8005734:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005760:	d10f      	bne.n	8005782 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005770:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005780:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800578c:	2b40      	cmp	r3, #64	; 0x40
 800578e:	d007      	beq.n	80057a0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800579e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057a8:	d94f      	bls.n	800584a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_SPI_Transmit+0xfa>
 80057b2:	8afb      	ldrh	r3, [r7, #22]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d142      	bne.n	800583e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057bc:	881a      	ldrh	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c8:	1c9a      	adds	r2, r3, #2
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	3b01      	subs	r3, #1
 80057d6:	b29a      	uxth	r2, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80057dc:	e02f      	b.n	800583e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d112      	bne.n	8005812 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f0:	881a      	ldrh	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fc:	1c9a      	adds	r2, r3, #2
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005806:	b29b      	uxth	r3, r3
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005810:	e015      	b.n	800583e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005812:	f7fc fec5 	bl	80025a0 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	683a      	ldr	r2, [r7, #0]
 800581e:	429a      	cmp	r2, r3
 8005820:	d803      	bhi.n	800582a <HAL_SPI_Transmit+0x16c>
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005828:	d102      	bne.n	8005830 <HAL_SPI_Transmit+0x172>
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d106      	bne.n	800583e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800583c:	e0ab      	b.n	8005996 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005842:	b29b      	uxth	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1ca      	bne.n	80057de <HAL_SPI_Transmit+0x120>
 8005848:	e080      	b.n	800594c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d002      	beq.n	8005858 <HAL_SPI_Transmit+0x19a>
 8005852:	8afb      	ldrh	r3, [r7, #22]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d174      	bne.n	8005942 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b01      	cmp	r3, #1
 8005860:	d912      	bls.n	8005888 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005866:	881a      	ldrh	r2, [r3, #0]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005872:	1c9a      	adds	r2, r3, #2
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800587c:	b29b      	uxth	r3, r3
 800587e:	3b02      	subs	r3, #2
 8005880:	b29a      	uxth	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005886:	e05c      	b.n	8005942 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	330c      	adds	r3, #12
 8005892:	7812      	ldrb	r2, [r2, #0]
 8005894:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800589a:	1c5a      	adds	r2, r3, #1
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	3b01      	subs	r3, #1
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80058ae:	e048      	b.n	8005942 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 0302 	and.w	r3, r3, #2
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d12b      	bne.n	8005916 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d912      	bls.n	80058ee <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058cc:	881a      	ldrh	r2, [r3, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d8:	1c9a      	adds	r2, r3, #2
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	3b02      	subs	r3, #2
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058ec:	e029      	b.n	8005942 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	330c      	adds	r3, #12
 80058f8:	7812      	ldrb	r2, [r2, #0]
 80058fa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005900:	1c5a      	adds	r2, r3, #1
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800590a:	b29b      	uxth	r3, r3
 800590c:	3b01      	subs	r3, #1
 800590e:	b29a      	uxth	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005914:	e015      	b.n	8005942 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005916:	f7fc fe43 	bl	80025a0 <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	429a      	cmp	r2, r3
 8005924:	d803      	bhi.n	800592e <HAL_SPI_Transmit+0x270>
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592c:	d102      	bne.n	8005934 <HAL_SPI_Transmit+0x276>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d106      	bne.n	8005942 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005940:	e029      	b.n	8005996 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005946:	b29b      	uxth	r3, r3
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1b1      	bne.n	80058b0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800594c:	69ba      	ldr	r2, [r7, #24]
 800594e:	6839      	ldr	r1, [r7, #0]
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 fad7 	bl	8005f04 <SPI_EndRxTxTransaction>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d002      	beq.n	8005962 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10a      	bne.n	8005980 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800596a:	2300      	movs	r3, #0
 800596c:	613b      	str	r3, [r7, #16]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	613b      	str	r3, [r7, #16]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	613b      	str	r3, [r7, #16]
 800597e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005984:	2b00      	cmp	r3, #0
 8005986:	d002      	beq.n	800598e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	77fb      	strb	r3, [r7, #31]
 800598c:	e003      	b.n	8005996 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2201      	movs	r2, #1
 8005992:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800599e:	7ffb      	ldrb	r3, [r7, #31]
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3720      	adds	r7, #32
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b086      	sub	sp, #24
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	4613      	mov	r3, r2
 80059b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80059b6:	2300      	movs	r3, #0
 80059b8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d101      	bne.n	80059c8 <HAL_SPI_Transmit_DMA+0x20>
 80059c4:	2302      	movs	r3, #2
 80059c6:	e0d4      	b.n	8005b72 <HAL_SPI_Transmit_DMA+0x1ca>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d002      	beq.n	80059e2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80059dc:	2302      	movs	r3, #2
 80059de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059e0:	e0c2      	b.n	8005b68 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d002      	beq.n	80059ee <HAL_SPI_Transmit_DMA+0x46>
 80059e8:	88fb      	ldrh	r3, [r7, #6]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d102      	bne.n	80059f4 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80059f2:	e0b9      	b.n	8005b68 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2203      	movs	r2, #3
 80059f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	88fa      	ldrh	r2, [r7, #6]
 8005a0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	88fa      	ldrh	r2, [r7, #6]
 8005a12:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a3e:	d10f      	bne.n	8005a60 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a5e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a64:	4a45      	ldr	r2, [pc, #276]	; (8005b7c <HAL_SPI_Transmit_DMA+0x1d4>)
 8005a66:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a6c:	4a44      	ldr	r2, [pc, #272]	; (8005b80 <HAL_SPI_Transmit_DMA+0x1d8>)
 8005a6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a74:	4a43      	ldr	r2, [pc, #268]	; (8005b84 <HAL_SPI_Transmit_DMA+0x1dc>)
 8005a76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	685a      	ldr	r2, [r3, #4]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a8e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a98:	d82d      	bhi.n	8005af6 <HAL_SPI_Transmit_DMA+0x14e>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aa4:	d127      	bne.n	8005af6 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	f003 0301 	and.w	r3, r3, #1
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10f      	bne.n	8005ad4 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	685a      	ldr	r2, [r3, #4]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005ac2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	085b      	lsrs	r3, r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ad2:	e010      	b.n	8005af6 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	685a      	ldr	r2, [r3, #4]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ae2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	085b      	lsrs	r3, r3, #1
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	3301      	adds	r3, #1
 8005af0:	b29a      	uxth	r2, r3
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005afe:	4619      	mov	r1, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	330c      	adds	r3, #12
 8005b06:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b0c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005b0e:	f7fd ffe9 	bl	8003ae4 <HAL_DMA_Start_IT>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d008      	beq.n	8005b2a <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b1c:	f043 0210 	orr.w	r2, r3, #16
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	75fb      	strb	r3, [r7, #23]

    goto error;
 8005b28:	e01e      	b.n	8005b68 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b34:	2b40      	cmp	r3, #64	; 0x40
 8005b36:	d007      	beq.n	8005b48 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b46:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0220 	orr.w	r2, r2, #32
 8005b56:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0202 	orr.w	r2, r2, #2
 8005b66:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005b70:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3718      	adds	r7, #24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	08005c6b 	.word	0x08005c6b
 8005b80:	08005bc5 	.word	0x08005bc5
 8005b84:	08005c87 	.word	0x08005c87

08005b88 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bd0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bd2:	f7fc fce5 	bl	80025a0 <HAL_GetTick>
 8005bd6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0320 	and.w	r3, r3, #32
 8005be2:	2b20      	cmp	r3, #32
 8005be4:	d03b      	beq.n	8005c5e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 0220 	bic.w	r2, r2, #32
 8005bf4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f022 0202 	bic.w	r2, r2, #2
 8005c04:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	2164      	movs	r1, #100	; 0x64
 8005c0a:	6978      	ldr	r0, [r7, #20]
 8005c0c:	f000 f97a 	bl	8005f04 <SPI_EndRxTxTransaction>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d005      	beq.n	8005c22 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c1a:	f043 0220 	orr.w	r2, r3, #32
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d10a      	bne.n	8005c40 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	60fb      	str	r3, [r7, #12]
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	60fb      	str	r3, [r7, #12]
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	60fb      	str	r3, [r7, #12]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	2200      	movs	r2, #0
 8005c44:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d003      	beq.n	8005c5e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005c56:	6978      	ldr	r0, [r7, #20]
 8005c58:	f7ff ffaa 	bl	8005bb0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005c5c:	e002      	b.n	8005c64 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005c5e:	6978      	ldr	r0, [r7, #20]
 8005c60:	f7ff ff92 	bl	8005b88 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c64:	3718      	adds	r7, #24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}

08005c6a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	b084      	sub	sp, #16
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f7ff ff8f 	bl	8005b9c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c7e:	bf00      	nop
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}

08005c86 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c86:	b580      	push	{r7, lr}
 8005c88:	b084      	sub	sp, #16
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c92:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0203 	bic.w	r2, r2, #3
 8005ca2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ca8:	f043 0210 	orr.w	r2, r3, #16
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f7ff ff79 	bl	8005bb0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cbe:	bf00      	nop
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
	...

08005cc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b088      	sub	sp, #32
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	603b      	str	r3, [r7, #0]
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005cd8:	f7fc fc62 	bl	80025a0 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce0:	1a9b      	subs	r3, r3, r2
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ce8:	f7fc fc5a 	bl	80025a0 <HAL_GetTick>
 8005cec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005cee:	4b39      	ldr	r3, [pc, #228]	; (8005dd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	015b      	lsls	r3, r3, #5
 8005cf4:	0d1b      	lsrs	r3, r3, #20
 8005cf6:	69fa      	ldr	r2, [r7, #28]
 8005cf8:	fb02 f303 	mul.w	r3, r2, r3
 8005cfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cfe:	e054      	b.n	8005daa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d06:	d050      	beq.n	8005daa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d08:	f7fc fc4a 	bl	80025a0 <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	69bb      	ldr	r3, [r7, #24]
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	69fa      	ldr	r2, [r7, #28]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d902      	bls.n	8005d1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d13d      	bne.n	8005d9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d36:	d111      	bne.n	8005d5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d40:	d004      	beq.n	8005d4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d4a:	d107      	bne.n	8005d5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d64:	d10f      	bne.n	8005d86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e017      	b.n	8005dca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d101      	bne.n	8005da4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005da0:	2300      	movs	r3, #0
 8005da2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	4013      	ands	r3, r2
 8005db4:	68ba      	ldr	r2, [r7, #8]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	bf0c      	ite	eq
 8005dba:	2301      	moveq	r3, #1
 8005dbc:	2300      	movne	r3, #0
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	79fb      	ldrb	r3, [r7, #7]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d19b      	bne.n	8005d00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3720      	adds	r7, #32
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	20000004 	.word	0x20000004

08005dd8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b08a      	sub	sp, #40	; 0x28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
 8005de4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005de6:	2300      	movs	r3, #0
 8005de8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005dea:	f7fc fbd9 	bl	80025a0 <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df2:	1a9b      	subs	r3, r3, r2
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	4413      	add	r3, r2
 8005df8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005dfa:	f7fc fbd1 	bl	80025a0 <HAL_GetTick>
 8005dfe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	330c      	adds	r3, #12
 8005e06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e08:	4b3d      	ldr	r3, [pc, #244]	; (8005f00 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4413      	add	r3, r2
 8005e12:	00da      	lsls	r2, r3, #3
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	0d1b      	lsrs	r3, r3, #20
 8005e18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e1a:	fb02 f303 	mul.w	r3, r2, r3
 8005e1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005e20:	e060      	b.n	8005ee4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e28:	d107      	bne.n	8005e3a <SPI_WaitFifoStateUntilTimeout+0x62>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d104      	bne.n	8005e3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005e38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e40:	d050      	beq.n	8005ee4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e42:	f7fc fbad 	bl	80025a0 <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	6a3b      	ldr	r3, [r7, #32]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d902      	bls.n	8005e58 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d13d      	bne.n	8005ed4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e70:	d111      	bne.n	8005e96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e7a:	d004      	beq.n	8005e86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e84:	d107      	bne.n	8005e96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e9e:	d10f      	bne.n	8005ec0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005eae:	601a      	str	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ebe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e010      	b.n	8005ef6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ed4:	69bb      	ldr	r3, [r7, #24]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d101      	bne.n	8005ede <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005eda:	2300      	movs	r3, #0
 8005edc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	689a      	ldr	r2, [r3, #8]
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	4013      	ands	r3, r2
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d196      	bne.n	8005e22 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3728      	adds	r7, #40	; 0x28
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	20000004 	.word	0x20000004

08005f04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af02      	add	r7, sp, #8
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f7ff ff5b 	bl	8005dd8 <SPI_WaitFifoStateUntilTimeout>
 8005f22:	4603      	mov	r3, r0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d007      	beq.n	8005f38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f2c:	f043 0220 	orr.w	r2, r3, #32
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e027      	b.n	8005f88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	9300      	str	r3, [sp, #0]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	2180      	movs	r1, #128	; 0x80
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f7ff fec0 	bl	8005cc8 <SPI_WaitFlagStateUntilTimeout>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d007      	beq.n	8005f5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f52:	f043 0220 	orr.w	r2, r3, #32
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e014      	b.n	8005f88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	9300      	str	r3, [sp, #0]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f7ff ff34 	bl	8005dd8 <SPI_WaitFifoStateUntilTimeout>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d007      	beq.n	8005f86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f7a:	f043 0220 	orr.w	r2, r3, #32
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f82:	2303      	movs	r3, #3
 8005f84:	e000      	b.n	8005f88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e049      	b.n	8006036 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d106      	bne.n	8005fbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f7fc f8e4 	bl	8002184 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2202      	movs	r2, #2
 8005fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	3304      	adds	r3, #4
 8005fcc:	4619      	mov	r1, r3
 8005fce:	4610      	mov	r0, r2
 8005fd0:	f000 f9b4 	bl	800633c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3708      	adds	r7, #8
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
	...

08006040 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800604e:	b2db      	uxtb	r3, r3
 8006050:	2b01      	cmp	r3, #1
 8006052:	d001      	beq.n	8006058 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e03b      	b.n	80060d0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2202      	movs	r2, #2
 800605c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68da      	ldr	r2, [r3, #12]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f042 0201 	orr.w	r2, r2, #1
 800606e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a19      	ldr	r2, [pc, #100]	; (80060dc <HAL_TIM_Base_Start_IT+0x9c>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d009      	beq.n	800608e <HAL_TIM_Base_Start_IT+0x4e>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006082:	d004      	beq.n	800608e <HAL_TIM_Base_Start_IT+0x4e>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a15      	ldr	r2, [pc, #84]	; (80060e0 <HAL_TIM_Base_Start_IT+0xa0>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d115      	bne.n	80060ba <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	689a      	ldr	r2, [r3, #8]
 8006094:	4b13      	ldr	r3, [pc, #76]	; (80060e4 <HAL_TIM_Base_Start_IT+0xa4>)
 8006096:	4013      	ands	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2b06      	cmp	r3, #6
 800609e:	d015      	beq.n	80060cc <HAL_TIM_Base_Start_IT+0x8c>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060a6:	d011      	beq.n	80060cc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f042 0201 	orr.w	r2, r2, #1
 80060b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b8:	e008      	b.n	80060cc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f042 0201 	orr.w	r2, r2, #1
 80060c8:	601a      	str	r2, [r3, #0]
 80060ca:	e000      	b.n	80060ce <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3714      	adds	r7, #20
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr
 80060dc:	40012c00 	.word	0x40012c00
 80060e0:	40014000 	.word	0x40014000
 80060e4:	00010007 	.word	0x00010007

080060e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	f003 0302 	and.w	r3, r3, #2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d020      	beq.n	800614c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f003 0302 	and.w	r3, r3, #2
 8006110:	2b00      	cmp	r3, #0
 8006112:	d01b      	beq.n	800614c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f06f 0202 	mvn.w	r2, #2
 800611c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	f003 0303 	and.w	r3, r3, #3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d003      	beq.n	800613a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 f8e4 	bl	8006300 <HAL_TIM_IC_CaptureCallback>
 8006138:	e005      	b.n	8006146 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f8d6 	bl	80062ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 f8e7 	bl	8006314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	f003 0304 	and.w	r3, r3, #4
 8006152:	2b00      	cmp	r3, #0
 8006154:	d020      	beq.n	8006198 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f003 0304 	and.w	r3, r3, #4
 800615c:	2b00      	cmp	r3, #0
 800615e:	d01b      	beq.n	8006198 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f06f 0204 	mvn.w	r2, #4
 8006168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2202      	movs	r2, #2
 800616e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699b      	ldr	r3, [r3, #24]
 8006176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f8be 	bl	8006300 <HAL_TIM_IC_CaptureCallback>
 8006184:	e005      	b.n	8006192 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f8b0 	bl	80062ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 f8c1 	bl	8006314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f003 0308 	and.w	r3, r3, #8
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d020      	beq.n	80061e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f003 0308 	and.w	r3, r3, #8
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d01b      	beq.n	80061e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f06f 0208 	mvn.w	r2, #8
 80061b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2204      	movs	r2, #4
 80061ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	f003 0303 	and.w	r3, r3, #3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d003      	beq.n	80061d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f898 	bl	8006300 <HAL_TIM_IC_CaptureCallback>
 80061d0:	e005      	b.n	80061de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f88a 	bl	80062ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 f89b 	bl	8006314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	f003 0310 	and.w	r3, r3, #16
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d020      	beq.n	8006230 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f003 0310 	and.w	r3, r3, #16
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d01b      	beq.n	8006230 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f06f 0210 	mvn.w	r2, #16
 8006200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2208      	movs	r2, #8
 8006206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f872 	bl	8006300 <HAL_TIM_IC_CaptureCallback>
 800621c:	e005      	b.n	800622a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 f864 	bl	80062ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 f875 	bl	8006314 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f003 0301 	and.w	r3, r3, #1
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00c      	beq.n	8006254 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b00      	cmp	r3, #0
 8006242:	d007      	beq.n	8006254 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0201 	mvn.w	r2, #1
 800624c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f7fa fb2c 	bl	80008ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00c      	beq.n	8006278 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006264:	2b00      	cmp	r3, #0
 8006266:	d007      	beq.n	8006278 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006270:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 f8d0 	bl	8006418 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00c      	beq.n	800629c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006288:	2b00      	cmp	r3, #0
 800628a:	d007      	beq.n	800629c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f8c8 	bl	800642c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00c      	beq.n	80062c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d007      	beq.n	80062c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 f834 	bl	8006328 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f003 0320 	and.w	r3, r3, #32
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00c      	beq.n	80062e4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f003 0320 	and.w	r3, r3, #32
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d007      	beq.n	80062e4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f06f 0220 	mvn.w	r2, #32
 80062dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 f890 	bl	8006404 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062e4:	bf00      	nop
 80062e6:	3710      	adds	r7, #16
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062f4:	bf00      	nop
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006330:	bf00      	nop
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a2a      	ldr	r2, [pc, #168]	; (80063f8 <TIM_Base_SetConfig+0xbc>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d003      	beq.n	800635c <TIM_Base_SetConfig+0x20>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800635a:	d108      	bne.n	800636e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006362:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a21      	ldr	r2, [pc, #132]	; (80063f8 <TIM_Base_SetConfig+0xbc>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d00b      	beq.n	800638e <TIM_Base_SetConfig+0x52>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800637c:	d007      	beq.n	800638e <TIM_Base_SetConfig+0x52>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a1e      	ldr	r2, [pc, #120]	; (80063fc <TIM_Base_SetConfig+0xc0>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d003      	beq.n	800638e <TIM_Base_SetConfig+0x52>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a1d      	ldr	r2, [pc, #116]	; (8006400 <TIM_Base_SetConfig+0xc4>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d108      	bne.n	80063a0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006394:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	4313      	orrs	r3, r2
 800639e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	689a      	ldr	r2, [r3, #8]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a0c      	ldr	r2, [pc, #48]	; (80063f8 <TIM_Base_SetConfig+0xbc>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d007      	beq.n	80063dc <TIM_Base_SetConfig+0xa0>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a0b      	ldr	r2, [pc, #44]	; (80063fc <TIM_Base_SetConfig+0xc0>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d003      	beq.n	80063dc <TIM_Base_SetConfig+0xa0>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a0a      	ldr	r2, [pc, #40]	; (8006400 <TIM_Base_SetConfig+0xc4>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d103      	bne.n	80063e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	691a      	ldr	r2, [r3, #16]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	615a      	str	r2, [r3, #20]
}
 80063ea:	bf00      	nop
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	40012c00 	.word	0x40012c00
 80063fc:	40014000 	.word	0x40014000
 8006400:	40014400 	.word	0x40014400

08006404 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e040      	b.n	80064d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006456:	2b00      	cmp	r3, #0
 8006458:	d106      	bne.n	8006468 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f7fb feb4 	bl	80021d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2224      	movs	r2, #36	; 0x24
 800646c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f022 0201 	bic.w	r2, r2, #1
 800647c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006482:	2b00      	cmp	r3, #0
 8006484:	d002      	beq.n	800648c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 fade 	bl	8006a48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f000 f8af 	bl	80065f0 <UART_SetConfig>
 8006492:	4603      	mov	r3, r0
 8006494:	2b01      	cmp	r3, #1
 8006496:	d101      	bne.n	800649c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e01b      	b.n	80064d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685a      	ldr	r2, [r3, #4]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	689a      	ldr	r2, [r3, #8]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80064ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f042 0201 	orr.w	r2, r2, #1
 80064ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 fb5d 	bl	8006b8c <UART_CheckIdleState>
 80064d2:	4603      	mov	r3, r0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3708      	adds	r7, #8
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}

080064dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b08a      	sub	sp, #40	; 0x28
 80064e0:	af02      	add	r7, sp, #8
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	603b      	str	r3, [r7, #0]
 80064e8:	4613      	mov	r3, r2
 80064ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064f0:	2b20      	cmp	r3, #32
 80064f2:	d178      	bne.n	80065e6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d002      	beq.n	8006500 <HAL_UART_Transmit+0x24>
 80064fa:	88fb      	ldrh	r3, [r7, #6]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d101      	bne.n	8006504 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e071      	b.n	80065e8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2221      	movs	r2, #33	; 0x21
 8006510:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006512:	f7fc f845 	bl	80025a0 <HAL_GetTick>
 8006516:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	88fa      	ldrh	r2, [r7, #6]
 800651c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	88fa      	ldrh	r2, [r7, #6]
 8006524:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006530:	d108      	bne.n	8006544 <HAL_UART_Transmit+0x68>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d104      	bne.n	8006544 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800653a:	2300      	movs	r3, #0
 800653c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	61bb      	str	r3, [r7, #24]
 8006542:	e003      	b.n	800654c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006548:	2300      	movs	r3, #0
 800654a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800654c:	e030      	b.n	80065b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	2200      	movs	r2, #0
 8006556:	2180      	movs	r1, #128	; 0x80
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f000 fbbf 	bl	8006cdc <UART_WaitOnFlagUntilTimeout>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d004      	beq.n	800656e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2220      	movs	r2, #32
 8006568:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e03c      	b.n	80065e8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d10b      	bne.n	800658c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	881a      	ldrh	r2, [r3, #0]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006580:	b292      	uxth	r2, r2
 8006582:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	3302      	adds	r3, #2
 8006588:	61bb      	str	r3, [r7, #24]
 800658a:	e008      	b.n	800659e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	781a      	ldrb	r2, [r3, #0]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	b292      	uxth	r2, r2
 8006596:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	3301      	adds	r3, #1
 800659c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	3b01      	subs	r3, #1
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1c8      	bne.n	800654e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	2200      	movs	r2, #0
 80065c4:	2140      	movs	r1, #64	; 0x40
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	f000 fb88 	bl	8006cdc <UART_WaitOnFlagUntilTimeout>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d004      	beq.n	80065dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2220      	movs	r2, #32
 80065d6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e005      	b.n	80065e8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2220      	movs	r2, #32
 80065e0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80065e2:	2300      	movs	r3, #0
 80065e4:	e000      	b.n	80065e8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80065e6:	2302      	movs	r3, #2
  }
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3720      	adds	r7, #32
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065f4:	b08a      	sub	sp, #40	; 0x28
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	689a      	ldr	r2, [r3, #8]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	431a      	orrs	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	431a      	orrs	r2, r3
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	4313      	orrs	r3, r2
 8006616:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	4bb4      	ldr	r3, [pc, #720]	; (80068f0 <UART_SetConfig+0x300>)
 8006620:	4013      	ands	r3, r2
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	6812      	ldr	r2, [r2, #0]
 8006626:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006628:	430b      	orrs	r3, r1
 800662a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4aa9      	ldr	r2, [pc, #676]	; (80068f4 <UART_SetConfig+0x304>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d004      	beq.n	800665c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006658:	4313      	orrs	r3, r2
 800665a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800666c:	430a      	orrs	r2, r1
 800666e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4aa0      	ldr	r2, [pc, #640]	; (80068f8 <UART_SetConfig+0x308>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d126      	bne.n	80066c8 <UART_SetConfig+0xd8>
 800667a:	4ba0      	ldr	r3, [pc, #640]	; (80068fc <UART_SetConfig+0x30c>)
 800667c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006680:	f003 0303 	and.w	r3, r3, #3
 8006684:	2b03      	cmp	r3, #3
 8006686:	d81b      	bhi.n	80066c0 <UART_SetConfig+0xd0>
 8006688:	a201      	add	r2, pc, #4	; (adr r2, 8006690 <UART_SetConfig+0xa0>)
 800668a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800668e:	bf00      	nop
 8006690:	080066a1 	.word	0x080066a1
 8006694:	080066b1 	.word	0x080066b1
 8006698:	080066a9 	.word	0x080066a9
 800669c:	080066b9 	.word	0x080066b9
 80066a0:	2301      	movs	r3, #1
 80066a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066a6:	e080      	b.n	80067aa <UART_SetConfig+0x1ba>
 80066a8:	2302      	movs	r3, #2
 80066aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066ae:	e07c      	b.n	80067aa <UART_SetConfig+0x1ba>
 80066b0:	2304      	movs	r3, #4
 80066b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066b6:	e078      	b.n	80067aa <UART_SetConfig+0x1ba>
 80066b8:	2308      	movs	r3, #8
 80066ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066be:	e074      	b.n	80067aa <UART_SetConfig+0x1ba>
 80066c0:	2310      	movs	r3, #16
 80066c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066c6:	e070      	b.n	80067aa <UART_SetConfig+0x1ba>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a8c      	ldr	r2, [pc, #560]	; (8006900 <UART_SetConfig+0x310>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d138      	bne.n	8006744 <UART_SetConfig+0x154>
 80066d2:	4b8a      	ldr	r3, [pc, #552]	; (80068fc <UART_SetConfig+0x30c>)
 80066d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066d8:	f003 030c 	and.w	r3, r3, #12
 80066dc:	2b0c      	cmp	r3, #12
 80066de:	d82d      	bhi.n	800673c <UART_SetConfig+0x14c>
 80066e0:	a201      	add	r2, pc, #4	; (adr r2, 80066e8 <UART_SetConfig+0xf8>)
 80066e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e6:	bf00      	nop
 80066e8:	0800671d 	.word	0x0800671d
 80066ec:	0800673d 	.word	0x0800673d
 80066f0:	0800673d 	.word	0x0800673d
 80066f4:	0800673d 	.word	0x0800673d
 80066f8:	0800672d 	.word	0x0800672d
 80066fc:	0800673d 	.word	0x0800673d
 8006700:	0800673d 	.word	0x0800673d
 8006704:	0800673d 	.word	0x0800673d
 8006708:	08006725 	.word	0x08006725
 800670c:	0800673d 	.word	0x0800673d
 8006710:	0800673d 	.word	0x0800673d
 8006714:	0800673d 	.word	0x0800673d
 8006718:	08006735 	.word	0x08006735
 800671c:	2300      	movs	r3, #0
 800671e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006722:	e042      	b.n	80067aa <UART_SetConfig+0x1ba>
 8006724:	2302      	movs	r3, #2
 8006726:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800672a:	e03e      	b.n	80067aa <UART_SetConfig+0x1ba>
 800672c:	2304      	movs	r3, #4
 800672e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006732:	e03a      	b.n	80067aa <UART_SetConfig+0x1ba>
 8006734:	2308      	movs	r3, #8
 8006736:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800673a:	e036      	b.n	80067aa <UART_SetConfig+0x1ba>
 800673c:	2310      	movs	r3, #16
 800673e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006742:	e032      	b.n	80067aa <UART_SetConfig+0x1ba>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a6a      	ldr	r2, [pc, #424]	; (80068f4 <UART_SetConfig+0x304>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d12a      	bne.n	80067a4 <UART_SetConfig+0x1b4>
 800674e:	4b6b      	ldr	r3, [pc, #428]	; (80068fc <UART_SetConfig+0x30c>)
 8006750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006754:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006758:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800675c:	d01a      	beq.n	8006794 <UART_SetConfig+0x1a4>
 800675e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006762:	d81b      	bhi.n	800679c <UART_SetConfig+0x1ac>
 8006764:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006768:	d00c      	beq.n	8006784 <UART_SetConfig+0x194>
 800676a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800676e:	d815      	bhi.n	800679c <UART_SetConfig+0x1ac>
 8006770:	2b00      	cmp	r3, #0
 8006772:	d003      	beq.n	800677c <UART_SetConfig+0x18c>
 8006774:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006778:	d008      	beq.n	800678c <UART_SetConfig+0x19c>
 800677a:	e00f      	b.n	800679c <UART_SetConfig+0x1ac>
 800677c:	2300      	movs	r3, #0
 800677e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006782:	e012      	b.n	80067aa <UART_SetConfig+0x1ba>
 8006784:	2302      	movs	r3, #2
 8006786:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800678a:	e00e      	b.n	80067aa <UART_SetConfig+0x1ba>
 800678c:	2304      	movs	r3, #4
 800678e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006792:	e00a      	b.n	80067aa <UART_SetConfig+0x1ba>
 8006794:	2308      	movs	r3, #8
 8006796:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800679a:	e006      	b.n	80067aa <UART_SetConfig+0x1ba>
 800679c:	2310      	movs	r3, #16
 800679e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067a2:	e002      	b.n	80067aa <UART_SetConfig+0x1ba>
 80067a4:	2310      	movs	r3, #16
 80067a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a51      	ldr	r2, [pc, #324]	; (80068f4 <UART_SetConfig+0x304>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d17a      	bne.n	80068aa <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80067b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80067b8:	2b08      	cmp	r3, #8
 80067ba:	d824      	bhi.n	8006806 <UART_SetConfig+0x216>
 80067bc:	a201      	add	r2, pc, #4	; (adr r2, 80067c4 <UART_SetConfig+0x1d4>)
 80067be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c2:	bf00      	nop
 80067c4:	080067e9 	.word	0x080067e9
 80067c8:	08006807 	.word	0x08006807
 80067cc:	080067f1 	.word	0x080067f1
 80067d0:	08006807 	.word	0x08006807
 80067d4:	080067f7 	.word	0x080067f7
 80067d8:	08006807 	.word	0x08006807
 80067dc:	08006807 	.word	0x08006807
 80067e0:	08006807 	.word	0x08006807
 80067e4:	080067ff 	.word	0x080067ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067e8:	f7fe fb42 	bl	8004e70 <HAL_RCC_GetPCLK1Freq>
 80067ec:	61f8      	str	r0, [r7, #28]
        break;
 80067ee:	e010      	b.n	8006812 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067f0:	4b44      	ldr	r3, [pc, #272]	; (8006904 <UART_SetConfig+0x314>)
 80067f2:	61fb      	str	r3, [r7, #28]
        break;
 80067f4:	e00d      	b.n	8006812 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067f6:	f7fe faa3 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 80067fa:	61f8      	str	r0, [r7, #28]
        break;
 80067fc:	e009      	b.n	8006812 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006802:	61fb      	str	r3, [r7, #28]
        break;
 8006804:	e005      	b.n	8006812 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8006806:	2300      	movs	r3, #0
 8006808:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006810:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	2b00      	cmp	r3, #0
 8006816:	f000 8107 	beq.w	8006a28 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	685a      	ldr	r2, [r3, #4]
 800681e:	4613      	mov	r3, r2
 8006820:	005b      	lsls	r3, r3, #1
 8006822:	4413      	add	r3, r2
 8006824:	69fa      	ldr	r2, [r7, #28]
 8006826:	429a      	cmp	r2, r3
 8006828:	d305      	bcc.n	8006836 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006830:	69fa      	ldr	r2, [r7, #28]
 8006832:	429a      	cmp	r2, r3
 8006834:	d903      	bls.n	800683e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800683c:	e0f4      	b.n	8006a28 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	2200      	movs	r2, #0
 8006842:	461c      	mov	r4, r3
 8006844:	4615      	mov	r5, r2
 8006846:	f04f 0200 	mov.w	r2, #0
 800684a:	f04f 0300 	mov.w	r3, #0
 800684e:	022b      	lsls	r3, r5, #8
 8006850:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006854:	0222      	lsls	r2, r4, #8
 8006856:	68f9      	ldr	r1, [r7, #12]
 8006858:	6849      	ldr	r1, [r1, #4]
 800685a:	0849      	lsrs	r1, r1, #1
 800685c:	2000      	movs	r0, #0
 800685e:	4688      	mov	r8, r1
 8006860:	4681      	mov	r9, r0
 8006862:	eb12 0a08 	adds.w	sl, r2, r8
 8006866:	eb43 0b09 	adc.w	fp, r3, r9
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	603b      	str	r3, [r7, #0]
 8006872:	607a      	str	r2, [r7, #4]
 8006874:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006878:	4650      	mov	r0, sl
 800687a:	4659      	mov	r1, fp
 800687c:	f7f9 fd00 	bl	8000280 <__aeabi_uldivmod>
 8006880:	4602      	mov	r2, r0
 8006882:	460b      	mov	r3, r1
 8006884:	4613      	mov	r3, r2
 8006886:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006888:	69bb      	ldr	r3, [r7, #24]
 800688a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800688e:	d308      	bcc.n	80068a2 <UART_SetConfig+0x2b2>
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006896:	d204      	bcs.n	80068a2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	60da      	str	r2, [r3, #12]
 80068a0:	e0c2      	b.n	8006a28 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80068a8:	e0be      	b.n	8006a28 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068b2:	d16a      	bne.n	800698a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80068b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068b8:	2b08      	cmp	r3, #8
 80068ba:	d834      	bhi.n	8006926 <UART_SetConfig+0x336>
 80068bc:	a201      	add	r2, pc, #4	; (adr r2, 80068c4 <UART_SetConfig+0x2d4>)
 80068be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c2:	bf00      	nop
 80068c4:	080068e9 	.word	0x080068e9
 80068c8:	08006909 	.word	0x08006909
 80068cc:	08006911 	.word	0x08006911
 80068d0:	08006927 	.word	0x08006927
 80068d4:	08006917 	.word	0x08006917
 80068d8:	08006927 	.word	0x08006927
 80068dc:	08006927 	.word	0x08006927
 80068e0:	08006927 	.word	0x08006927
 80068e4:	0800691f 	.word	0x0800691f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068e8:	f7fe fac2 	bl	8004e70 <HAL_RCC_GetPCLK1Freq>
 80068ec:	61f8      	str	r0, [r7, #28]
        break;
 80068ee:	e020      	b.n	8006932 <UART_SetConfig+0x342>
 80068f0:	efff69f3 	.word	0xefff69f3
 80068f4:	40008000 	.word	0x40008000
 80068f8:	40013800 	.word	0x40013800
 80068fc:	40021000 	.word	0x40021000
 8006900:	40004400 	.word	0x40004400
 8006904:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006908:	f7fe fac8 	bl	8004e9c <HAL_RCC_GetPCLK2Freq>
 800690c:	61f8      	str	r0, [r7, #28]
        break;
 800690e:	e010      	b.n	8006932 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006910:	4b4c      	ldr	r3, [pc, #304]	; (8006a44 <UART_SetConfig+0x454>)
 8006912:	61fb      	str	r3, [r7, #28]
        break;
 8006914:	e00d      	b.n	8006932 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006916:	f7fe fa13 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 800691a:	61f8      	str	r0, [r7, #28]
        break;
 800691c:	e009      	b.n	8006932 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800691e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006922:	61fb      	str	r3, [r7, #28]
        break;
 8006924:	e005      	b.n	8006932 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006926:	2300      	movs	r3, #0
 8006928:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006930:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d077      	beq.n	8006a28 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	005a      	lsls	r2, r3, #1
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	085b      	lsrs	r3, r3, #1
 8006942:	441a      	add	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	fbb2 f3f3 	udiv	r3, r2, r3
 800694c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	2b0f      	cmp	r3, #15
 8006952:	d916      	bls.n	8006982 <UART_SetConfig+0x392>
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800695a:	d212      	bcs.n	8006982 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	b29b      	uxth	r3, r3
 8006960:	f023 030f 	bic.w	r3, r3, #15
 8006964:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	085b      	lsrs	r3, r3, #1
 800696a:	b29b      	uxth	r3, r3
 800696c:	f003 0307 	and.w	r3, r3, #7
 8006970:	b29a      	uxth	r2, r3
 8006972:	8afb      	ldrh	r3, [r7, #22]
 8006974:	4313      	orrs	r3, r2
 8006976:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	8afa      	ldrh	r2, [r7, #22]
 800697e:	60da      	str	r2, [r3, #12]
 8006980:	e052      	b.n	8006a28 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006988:	e04e      	b.n	8006a28 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800698a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800698e:	2b08      	cmp	r3, #8
 8006990:	d827      	bhi.n	80069e2 <UART_SetConfig+0x3f2>
 8006992:	a201      	add	r2, pc, #4	; (adr r2, 8006998 <UART_SetConfig+0x3a8>)
 8006994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006998:	080069bd 	.word	0x080069bd
 800699c:	080069c5 	.word	0x080069c5
 80069a0:	080069cd 	.word	0x080069cd
 80069a4:	080069e3 	.word	0x080069e3
 80069a8:	080069d3 	.word	0x080069d3
 80069ac:	080069e3 	.word	0x080069e3
 80069b0:	080069e3 	.word	0x080069e3
 80069b4:	080069e3 	.word	0x080069e3
 80069b8:	080069db 	.word	0x080069db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069bc:	f7fe fa58 	bl	8004e70 <HAL_RCC_GetPCLK1Freq>
 80069c0:	61f8      	str	r0, [r7, #28]
        break;
 80069c2:	e014      	b.n	80069ee <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069c4:	f7fe fa6a 	bl	8004e9c <HAL_RCC_GetPCLK2Freq>
 80069c8:	61f8      	str	r0, [r7, #28]
        break;
 80069ca:	e010      	b.n	80069ee <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069cc:	4b1d      	ldr	r3, [pc, #116]	; (8006a44 <UART_SetConfig+0x454>)
 80069ce:	61fb      	str	r3, [r7, #28]
        break;
 80069d0:	e00d      	b.n	80069ee <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069d2:	f7fe f9b5 	bl	8004d40 <HAL_RCC_GetSysClockFreq>
 80069d6:	61f8      	str	r0, [r7, #28]
        break;
 80069d8:	e009      	b.n	80069ee <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069de:	61fb      	str	r3, [r7, #28]
        break;
 80069e0:	e005      	b.n	80069ee <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80069e2:	2300      	movs	r3, #0
 80069e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80069ec:	bf00      	nop
    }

    if (pclk != 0U)
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d019      	beq.n	8006a28 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	085a      	lsrs	r2, r3, #1
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	441a      	add	r2, r3
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a06:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	2b0f      	cmp	r3, #15
 8006a0c:	d909      	bls.n	8006a22 <UART_SetConfig+0x432>
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a14:	d205      	bcs.n	8006a22 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	60da      	str	r2, [r3, #12]
 8006a20:	e002      	b.n	8006a28 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2200      	movs	r2, #0
 8006a32:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006a34:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3728      	adds	r7, #40	; 0x28
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a42:	bf00      	nop
 8006a44:	00f42400 	.word	0x00f42400

08006a48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a54:	f003 0308 	and.w	r3, r3, #8
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d00a      	beq.n	8006a72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	430a      	orrs	r2, r1
 8006a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a76:	f003 0301 	and.w	r3, r3, #1
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d00a      	beq.n	8006a94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a98:	f003 0302 	and.w	r3, r3, #2
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d00a      	beq.n	8006ab6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	430a      	orrs	r2, r1
 8006ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aba:	f003 0304 	and.w	r3, r3, #4
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00a      	beq.n	8006ad8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	430a      	orrs	r2, r1
 8006ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	f003 0310 	and.w	r3, r3, #16
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00a      	beq.n	8006afa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	430a      	orrs	r2, r1
 8006af8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afe:	f003 0320 	and.w	r3, r3, #32
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00a      	beq.n	8006b1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	430a      	orrs	r2, r1
 8006b1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d01a      	beq.n	8006b5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b46:	d10a      	bne.n	8006b5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00a      	beq.n	8006b80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	430a      	orrs	r2, r1
 8006b7e:	605a      	str	r2, [r3, #4]
  }
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b098      	sub	sp, #96	; 0x60
 8006b90:	af02      	add	r7, sp, #8
 8006b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b9c:	f7fb fd00 	bl	80025a0 <HAL_GetTick>
 8006ba0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0308 	and.w	r3, r3, #8
 8006bac:	2b08      	cmp	r3, #8
 8006bae:	d12e      	bne.n	8006c0e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f88c 	bl	8006cdc <UART_WaitOnFlagUntilTimeout>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d021      	beq.n	8006c0e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bd2:	e853 3f00 	ldrex	r3, [r3]
 8006bd6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bde:	653b      	str	r3, [r7, #80]	; 0x50
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	461a      	mov	r2, r3
 8006be6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006be8:	647b      	str	r3, [r7, #68]	; 0x44
 8006bea:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006bee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006bf0:	e841 2300 	strex	r3, r2, [r1]
 8006bf4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006bf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1e6      	bne.n	8006bca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2220      	movs	r2, #32
 8006c00:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e062      	b.n	8006cd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 0304 	and.w	r3, r3, #4
 8006c18:	2b04      	cmp	r3, #4
 8006c1a:	d149      	bne.n	8006cb0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c24:	2200      	movs	r2, #0
 8006c26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f856 	bl	8006cdc <UART_WaitOnFlagUntilTimeout>
 8006c30:	4603      	mov	r3, r0
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d03c      	beq.n	8006cb0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3e:	e853 3f00 	ldrex	r3, [r3]
 8006c42:	623b      	str	r3, [r7, #32]
   return(result);
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	461a      	mov	r2, r3
 8006c52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c54:	633b      	str	r3, [r7, #48]	; 0x30
 8006c56:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c5c:	e841 2300 	strex	r3, r2, [r1]
 8006c60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1e6      	bne.n	8006c36 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	3308      	adds	r3, #8
 8006c6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	e853 3f00 	ldrex	r3, [r3]
 8006c76:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f023 0301 	bic.w	r3, r3, #1
 8006c7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	3308      	adds	r3, #8
 8006c86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c88:	61fa      	str	r2, [r7, #28]
 8006c8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8c:	69b9      	ldr	r1, [r7, #24]
 8006c8e:	69fa      	ldr	r2, [r7, #28]
 8006c90:	e841 2300 	strex	r3, r2, [r1]
 8006c94:	617b      	str	r3, [r7, #20]
   return(result);
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e5      	bne.n	8006c68 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e011      	b.n	8006cd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2220      	movs	r2, #32
 8006cb4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2220      	movs	r2, #32
 8006cba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006cd2:	2300      	movs	r3, #0
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3758      	adds	r7, #88	; 0x58
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	603b      	str	r3, [r7, #0]
 8006ce8:	4613      	mov	r3, r2
 8006cea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cec:	e049      	b.n	8006d82 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cee:	69bb      	ldr	r3, [r7, #24]
 8006cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf4:	d045      	beq.n	8006d82 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cf6:	f7fb fc53 	bl	80025a0 <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	69ba      	ldr	r2, [r7, #24]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d302      	bcc.n	8006d0c <UART_WaitOnFlagUntilTimeout+0x30>
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e048      	b.n	8006da2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0304 	and.w	r3, r3, #4
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d031      	beq.n	8006d82 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	69db      	ldr	r3, [r3, #28]
 8006d24:	f003 0308 	and.w	r3, r3, #8
 8006d28:	2b08      	cmp	r3, #8
 8006d2a:	d110      	bne.n	8006d4e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2208      	movs	r2, #8
 8006d32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 f838 	bl	8006daa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2208      	movs	r2, #8
 8006d3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e029      	b.n	8006da2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	69db      	ldr	r3, [r3, #28]
 8006d54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d5c:	d111      	bne.n	8006d82 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 f81e 	bl	8006daa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2220      	movs	r2, #32
 8006d72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	e00f      	b.n	8006da2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	69da      	ldr	r2, [r3, #28]
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	68ba      	ldr	r2, [r7, #8]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	bf0c      	ite	eq
 8006d92:	2301      	moveq	r3, #1
 8006d94:	2300      	movne	r3, #0
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	461a      	mov	r2, r3
 8006d9a:	79fb      	ldrb	r3, [r7, #7]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d0a6      	beq.n	8006cee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3710      	adds	r7, #16
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}

08006daa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006daa:	b480      	push	{r7}
 8006dac:	b095      	sub	sp, #84	; 0x54
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dba:	e853 3f00 	ldrex	r3, [r3]
 8006dbe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006dc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	461a      	mov	r2, r3
 8006dce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dd0:	643b      	str	r3, [r7, #64]	; 0x40
 8006dd2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006dd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006dd8:	e841 2300 	strex	r3, r2, [r1]
 8006ddc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1e6      	bne.n	8006db2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	3308      	adds	r3, #8
 8006dea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	e853 3f00 	ldrex	r3, [r3]
 8006df2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	f023 0301 	bic.w	r3, r3, #1
 8006dfa:	64bb      	str	r3, [r7, #72]	; 0x48
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	3308      	adds	r3, #8
 8006e02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e0c:	e841 2300 	strex	r3, r2, [r1]
 8006e10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1e5      	bne.n	8006de4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d118      	bne.n	8006e52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	e853 3f00 	ldrex	r3, [r3]
 8006e2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	f023 0310 	bic.w	r3, r3, #16
 8006e34:	647b      	str	r3, [r7, #68]	; 0x44
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e3e:	61bb      	str	r3, [r7, #24]
 8006e40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e42:	6979      	ldr	r1, [r7, #20]
 8006e44:	69ba      	ldr	r2, [r7, #24]
 8006e46:	e841 2300 	strex	r3, r2, [r1]
 8006e4a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1e6      	bne.n	8006e20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006e66:	bf00      	nop
 8006e68:	3754      	adds	r7, #84	; 0x54
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
	...

08006e74 <malloc>:
 8006e74:	4b02      	ldr	r3, [pc, #8]	; (8006e80 <malloc+0xc>)
 8006e76:	4601      	mov	r1, r0
 8006e78:	6818      	ldr	r0, [r3, #0]
 8006e7a:	f000 b823 	b.w	8006ec4 <_malloc_r>
 8006e7e:	bf00      	nop
 8006e80:	2000005c 	.word	0x2000005c

08006e84 <sbrk_aligned>:
 8006e84:	b570      	push	{r4, r5, r6, lr}
 8006e86:	4e0e      	ldr	r6, [pc, #56]	; (8006ec0 <sbrk_aligned+0x3c>)
 8006e88:	460c      	mov	r4, r1
 8006e8a:	6831      	ldr	r1, [r6, #0]
 8006e8c:	4605      	mov	r5, r0
 8006e8e:	b911      	cbnz	r1, 8006e96 <sbrk_aligned+0x12>
 8006e90:	f000 f8cc 	bl	800702c <_sbrk_r>
 8006e94:	6030      	str	r0, [r6, #0]
 8006e96:	4621      	mov	r1, r4
 8006e98:	4628      	mov	r0, r5
 8006e9a:	f000 f8c7 	bl	800702c <_sbrk_r>
 8006e9e:	1c43      	adds	r3, r0, #1
 8006ea0:	d00a      	beq.n	8006eb8 <sbrk_aligned+0x34>
 8006ea2:	1cc4      	adds	r4, r0, #3
 8006ea4:	f024 0403 	bic.w	r4, r4, #3
 8006ea8:	42a0      	cmp	r0, r4
 8006eaa:	d007      	beq.n	8006ebc <sbrk_aligned+0x38>
 8006eac:	1a21      	subs	r1, r4, r0
 8006eae:	4628      	mov	r0, r5
 8006eb0:	f000 f8bc 	bl	800702c <_sbrk_r>
 8006eb4:	3001      	adds	r0, #1
 8006eb6:	d101      	bne.n	8006ebc <sbrk_aligned+0x38>
 8006eb8:	f04f 34ff 	mov.w	r4, #4294967295
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	bd70      	pop	{r4, r5, r6, pc}
 8006ec0:	20003a68 	.word	0x20003a68

08006ec4 <_malloc_r>:
 8006ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ec8:	1ccd      	adds	r5, r1, #3
 8006eca:	f025 0503 	bic.w	r5, r5, #3
 8006ece:	3508      	adds	r5, #8
 8006ed0:	2d0c      	cmp	r5, #12
 8006ed2:	bf38      	it	cc
 8006ed4:	250c      	movcc	r5, #12
 8006ed6:	2d00      	cmp	r5, #0
 8006ed8:	4607      	mov	r7, r0
 8006eda:	db01      	blt.n	8006ee0 <_malloc_r+0x1c>
 8006edc:	42a9      	cmp	r1, r5
 8006ede:	d905      	bls.n	8006eec <_malloc_r+0x28>
 8006ee0:	230c      	movs	r3, #12
 8006ee2:	603b      	str	r3, [r7, #0]
 8006ee4:	2600      	movs	r6, #0
 8006ee6:	4630      	mov	r0, r6
 8006ee8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eec:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006fc0 <_malloc_r+0xfc>
 8006ef0:	f000 f868 	bl	8006fc4 <__malloc_lock>
 8006ef4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ef8:	461c      	mov	r4, r3
 8006efa:	bb5c      	cbnz	r4, 8006f54 <_malloc_r+0x90>
 8006efc:	4629      	mov	r1, r5
 8006efe:	4638      	mov	r0, r7
 8006f00:	f7ff ffc0 	bl	8006e84 <sbrk_aligned>
 8006f04:	1c43      	adds	r3, r0, #1
 8006f06:	4604      	mov	r4, r0
 8006f08:	d155      	bne.n	8006fb6 <_malloc_r+0xf2>
 8006f0a:	f8d8 4000 	ldr.w	r4, [r8]
 8006f0e:	4626      	mov	r6, r4
 8006f10:	2e00      	cmp	r6, #0
 8006f12:	d145      	bne.n	8006fa0 <_malloc_r+0xdc>
 8006f14:	2c00      	cmp	r4, #0
 8006f16:	d048      	beq.n	8006faa <_malloc_r+0xe6>
 8006f18:	6823      	ldr	r3, [r4, #0]
 8006f1a:	4631      	mov	r1, r6
 8006f1c:	4638      	mov	r0, r7
 8006f1e:	eb04 0903 	add.w	r9, r4, r3
 8006f22:	f000 f883 	bl	800702c <_sbrk_r>
 8006f26:	4581      	cmp	r9, r0
 8006f28:	d13f      	bne.n	8006faa <_malloc_r+0xe6>
 8006f2a:	6821      	ldr	r1, [r4, #0]
 8006f2c:	1a6d      	subs	r5, r5, r1
 8006f2e:	4629      	mov	r1, r5
 8006f30:	4638      	mov	r0, r7
 8006f32:	f7ff ffa7 	bl	8006e84 <sbrk_aligned>
 8006f36:	3001      	adds	r0, #1
 8006f38:	d037      	beq.n	8006faa <_malloc_r+0xe6>
 8006f3a:	6823      	ldr	r3, [r4, #0]
 8006f3c:	442b      	add	r3, r5
 8006f3e:	6023      	str	r3, [r4, #0]
 8006f40:	f8d8 3000 	ldr.w	r3, [r8]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d038      	beq.n	8006fba <_malloc_r+0xf6>
 8006f48:	685a      	ldr	r2, [r3, #4]
 8006f4a:	42a2      	cmp	r2, r4
 8006f4c:	d12b      	bne.n	8006fa6 <_malloc_r+0xe2>
 8006f4e:	2200      	movs	r2, #0
 8006f50:	605a      	str	r2, [r3, #4]
 8006f52:	e00f      	b.n	8006f74 <_malloc_r+0xb0>
 8006f54:	6822      	ldr	r2, [r4, #0]
 8006f56:	1b52      	subs	r2, r2, r5
 8006f58:	d41f      	bmi.n	8006f9a <_malloc_r+0xd6>
 8006f5a:	2a0b      	cmp	r2, #11
 8006f5c:	d917      	bls.n	8006f8e <_malloc_r+0xca>
 8006f5e:	1961      	adds	r1, r4, r5
 8006f60:	42a3      	cmp	r3, r4
 8006f62:	6025      	str	r5, [r4, #0]
 8006f64:	bf18      	it	ne
 8006f66:	6059      	strne	r1, [r3, #4]
 8006f68:	6863      	ldr	r3, [r4, #4]
 8006f6a:	bf08      	it	eq
 8006f6c:	f8c8 1000 	streq.w	r1, [r8]
 8006f70:	5162      	str	r2, [r4, r5]
 8006f72:	604b      	str	r3, [r1, #4]
 8006f74:	4638      	mov	r0, r7
 8006f76:	f104 060b 	add.w	r6, r4, #11
 8006f7a:	f000 f829 	bl	8006fd0 <__malloc_unlock>
 8006f7e:	f026 0607 	bic.w	r6, r6, #7
 8006f82:	1d23      	adds	r3, r4, #4
 8006f84:	1af2      	subs	r2, r6, r3
 8006f86:	d0ae      	beq.n	8006ee6 <_malloc_r+0x22>
 8006f88:	1b9b      	subs	r3, r3, r6
 8006f8a:	50a3      	str	r3, [r4, r2]
 8006f8c:	e7ab      	b.n	8006ee6 <_malloc_r+0x22>
 8006f8e:	42a3      	cmp	r3, r4
 8006f90:	6862      	ldr	r2, [r4, #4]
 8006f92:	d1dd      	bne.n	8006f50 <_malloc_r+0x8c>
 8006f94:	f8c8 2000 	str.w	r2, [r8]
 8006f98:	e7ec      	b.n	8006f74 <_malloc_r+0xb0>
 8006f9a:	4623      	mov	r3, r4
 8006f9c:	6864      	ldr	r4, [r4, #4]
 8006f9e:	e7ac      	b.n	8006efa <_malloc_r+0x36>
 8006fa0:	4634      	mov	r4, r6
 8006fa2:	6876      	ldr	r6, [r6, #4]
 8006fa4:	e7b4      	b.n	8006f10 <_malloc_r+0x4c>
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	e7cc      	b.n	8006f44 <_malloc_r+0x80>
 8006faa:	230c      	movs	r3, #12
 8006fac:	603b      	str	r3, [r7, #0]
 8006fae:	4638      	mov	r0, r7
 8006fb0:	f000 f80e 	bl	8006fd0 <__malloc_unlock>
 8006fb4:	e797      	b.n	8006ee6 <_malloc_r+0x22>
 8006fb6:	6025      	str	r5, [r4, #0]
 8006fb8:	e7dc      	b.n	8006f74 <_malloc_r+0xb0>
 8006fba:	605b      	str	r3, [r3, #4]
 8006fbc:	deff      	udf	#255	; 0xff
 8006fbe:	bf00      	nop
 8006fc0:	20003a64 	.word	0x20003a64

08006fc4 <__malloc_lock>:
 8006fc4:	4801      	ldr	r0, [pc, #4]	; (8006fcc <__malloc_lock+0x8>)
 8006fc6:	f000 b86b 	b.w	80070a0 <__retarget_lock_acquire_recursive>
 8006fca:	bf00      	nop
 8006fcc:	20003ba8 	.word	0x20003ba8

08006fd0 <__malloc_unlock>:
 8006fd0:	4801      	ldr	r0, [pc, #4]	; (8006fd8 <__malloc_unlock+0x8>)
 8006fd2:	f000 b866 	b.w	80070a2 <__retarget_lock_release_recursive>
 8006fd6:	bf00      	nop
 8006fd8:	20003ba8 	.word	0x20003ba8

08006fdc <siprintf>:
 8006fdc:	b40e      	push	{r1, r2, r3}
 8006fde:	b500      	push	{lr}
 8006fe0:	b09c      	sub	sp, #112	; 0x70
 8006fe2:	ab1d      	add	r3, sp, #116	; 0x74
 8006fe4:	9002      	str	r0, [sp, #8]
 8006fe6:	9006      	str	r0, [sp, #24]
 8006fe8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006fec:	4809      	ldr	r0, [pc, #36]	; (8007014 <siprintf+0x38>)
 8006fee:	9107      	str	r1, [sp, #28]
 8006ff0:	9104      	str	r1, [sp, #16]
 8006ff2:	4909      	ldr	r1, [pc, #36]	; (8007018 <siprintf+0x3c>)
 8006ff4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ff8:	9105      	str	r1, [sp, #20]
 8006ffa:	6800      	ldr	r0, [r0, #0]
 8006ffc:	9301      	str	r3, [sp, #4]
 8006ffe:	a902      	add	r1, sp, #8
 8007000:	f000 f8f6 	bl	80071f0 <_svfiprintf_r>
 8007004:	9b02      	ldr	r3, [sp, #8]
 8007006:	2200      	movs	r2, #0
 8007008:	701a      	strb	r2, [r3, #0]
 800700a:	b01c      	add	sp, #112	; 0x70
 800700c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007010:	b003      	add	sp, #12
 8007012:	4770      	bx	lr
 8007014:	2000005c 	.word	0x2000005c
 8007018:	ffff0208 	.word	0xffff0208

0800701c <memset>:
 800701c:	4402      	add	r2, r0
 800701e:	4603      	mov	r3, r0
 8007020:	4293      	cmp	r3, r2
 8007022:	d100      	bne.n	8007026 <memset+0xa>
 8007024:	4770      	bx	lr
 8007026:	f803 1b01 	strb.w	r1, [r3], #1
 800702a:	e7f9      	b.n	8007020 <memset+0x4>

0800702c <_sbrk_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4d06      	ldr	r5, [pc, #24]	; (8007048 <_sbrk_r+0x1c>)
 8007030:	2300      	movs	r3, #0
 8007032:	4604      	mov	r4, r0
 8007034:	4608      	mov	r0, r1
 8007036:	602b      	str	r3, [r5, #0]
 8007038:	f7fb f9bc 	bl	80023b4 <_sbrk>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	d102      	bne.n	8007046 <_sbrk_r+0x1a>
 8007040:	682b      	ldr	r3, [r5, #0]
 8007042:	b103      	cbz	r3, 8007046 <_sbrk_r+0x1a>
 8007044:	6023      	str	r3, [r4, #0]
 8007046:	bd38      	pop	{r3, r4, r5, pc}
 8007048:	20003ba4 	.word	0x20003ba4

0800704c <__errno>:
 800704c:	4b01      	ldr	r3, [pc, #4]	; (8007054 <__errno+0x8>)
 800704e:	6818      	ldr	r0, [r3, #0]
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	2000005c 	.word	0x2000005c

08007058 <__libc_init_array>:
 8007058:	b570      	push	{r4, r5, r6, lr}
 800705a:	4d0d      	ldr	r5, [pc, #52]	; (8007090 <__libc_init_array+0x38>)
 800705c:	4c0d      	ldr	r4, [pc, #52]	; (8007094 <__libc_init_array+0x3c>)
 800705e:	1b64      	subs	r4, r4, r5
 8007060:	10a4      	asrs	r4, r4, #2
 8007062:	2600      	movs	r6, #0
 8007064:	42a6      	cmp	r6, r4
 8007066:	d109      	bne.n	800707c <__libc_init_array+0x24>
 8007068:	4d0b      	ldr	r5, [pc, #44]	; (8007098 <__libc_init_array+0x40>)
 800706a:	4c0c      	ldr	r4, [pc, #48]	; (800709c <__libc_init_array+0x44>)
 800706c:	f000 fbae 	bl	80077cc <_init>
 8007070:	1b64      	subs	r4, r4, r5
 8007072:	10a4      	asrs	r4, r4, #2
 8007074:	2600      	movs	r6, #0
 8007076:	42a6      	cmp	r6, r4
 8007078:	d105      	bne.n	8007086 <__libc_init_array+0x2e>
 800707a:	bd70      	pop	{r4, r5, r6, pc}
 800707c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007080:	4798      	blx	r3
 8007082:	3601      	adds	r6, #1
 8007084:	e7ee      	b.n	8007064 <__libc_init_array+0xc>
 8007086:	f855 3b04 	ldr.w	r3, [r5], #4
 800708a:	4798      	blx	r3
 800708c:	3601      	adds	r6, #1
 800708e:	e7f2      	b.n	8007076 <__libc_init_array+0x1e>
 8007090:	08008c50 	.word	0x08008c50
 8007094:	08008c50 	.word	0x08008c50
 8007098:	08008c50 	.word	0x08008c50
 800709c:	08008c54 	.word	0x08008c54

080070a0 <__retarget_lock_acquire_recursive>:
 80070a0:	4770      	bx	lr

080070a2 <__retarget_lock_release_recursive>:
 80070a2:	4770      	bx	lr

080070a4 <_free_r>:
 80070a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070a6:	2900      	cmp	r1, #0
 80070a8:	d044      	beq.n	8007134 <_free_r+0x90>
 80070aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070ae:	9001      	str	r0, [sp, #4]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f1a1 0404 	sub.w	r4, r1, #4
 80070b6:	bfb8      	it	lt
 80070b8:	18e4      	addlt	r4, r4, r3
 80070ba:	f7ff ff83 	bl	8006fc4 <__malloc_lock>
 80070be:	4a1e      	ldr	r2, [pc, #120]	; (8007138 <_free_r+0x94>)
 80070c0:	9801      	ldr	r0, [sp, #4]
 80070c2:	6813      	ldr	r3, [r2, #0]
 80070c4:	b933      	cbnz	r3, 80070d4 <_free_r+0x30>
 80070c6:	6063      	str	r3, [r4, #4]
 80070c8:	6014      	str	r4, [r2, #0]
 80070ca:	b003      	add	sp, #12
 80070cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070d0:	f7ff bf7e 	b.w	8006fd0 <__malloc_unlock>
 80070d4:	42a3      	cmp	r3, r4
 80070d6:	d908      	bls.n	80070ea <_free_r+0x46>
 80070d8:	6825      	ldr	r5, [r4, #0]
 80070da:	1961      	adds	r1, r4, r5
 80070dc:	428b      	cmp	r3, r1
 80070de:	bf01      	itttt	eq
 80070e0:	6819      	ldreq	r1, [r3, #0]
 80070e2:	685b      	ldreq	r3, [r3, #4]
 80070e4:	1949      	addeq	r1, r1, r5
 80070e6:	6021      	streq	r1, [r4, #0]
 80070e8:	e7ed      	b.n	80070c6 <_free_r+0x22>
 80070ea:	461a      	mov	r2, r3
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	b10b      	cbz	r3, 80070f4 <_free_r+0x50>
 80070f0:	42a3      	cmp	r3, r4
 80070f2:	d9fa      	bls.n	80070ea <_free_r+0x46>
 80070f4:	6811      	ldr	r1, [r2, #0]
 80070f6:	1855      	adds	r5, r2, r1
 80070f8:	42a5      	cmp	r5, r4
 80070fa:	d10b      	bne.n	8007114 <_free_r+0x70>
 80070fc:	6824      	ldr	r4, [r4, #0]
 80070fe:	4421      	add	r1, r4
 8007100:	1854      	adds	r4, r2, r1
 8007102:	42a3      	cmp	r3, r4
 8007104:	6011      	str	r1, [r2, #0]
 8007106:	d1e0      	bne.n	80070ca <_free_r+0x26>
 8007108:	681c      	ldr	r4, [r3, #0]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	6053      	str	r3, [r2, #4]
 800710e:	440c      	add	r4, r1
 8007110:	6014      	str	r4, [r2, #0]
 8007112:	e7da      	b.n	80070ca <_free_r+0x26>
 8007114:	d902      	bls.n	800711c <_free_r+0x78>
 8007116:	230c      	movs	r3, #12
 8007118:	6003      	str	r3, [r0, #0]
 800711a:	e7d6      	b.n	80070ca <_free_r+0x26>
 800711c:	6825      	ldr	r5, [r4, #0]
 800711e:	1961      	adds	r1, r4, r5
 8007120:	428b      	cmp	r3, r1
 8007122:	bf04      	itt	eq
 8007124:	6819      	ldreq	r1, [r3, #0]
 8007126:	685b      	ldreq	r3, [r3, #4]
 8007128:	6063      	str	r3, [r4, #4]
 800712a:	bf04      	itt	eq
 800712c:	1949      	addeq	r1, r1, r5
 800712e:	6021      	streq	r1, [r4, #0]
 8007130:	6054      	str	r4, [r2, #4]
 8007132:	e7ca      	b.n	80070ca <_free_r+0x26>
 8007134:	b003      	add	sp, #12
 8007136:	bd30      	pop	{r4, r5, pc}
 8007138:	20003a64 	.word	0x20003a64

0800713c <__ssputs_r>:
 800713c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007140:	688e      	ldr	r6, [r1, #8]
 8007142:	461f      	mov	r7, r3
 8007144:	42be      	cmp	r6, r7
 8007146:	680b      	ldr	r3, [r1, #0]
 8007148:	4682      	mov	sl, r0
 800714a:	460c      	mov	r4, r1
 800714c:	4690      	mov	r8, r2
 800714e:	d82c      	bhi.n	80071aa <__ssputs_r+0x6e>
 8007150:	898a      	ldrh	r2, [r1, #12]
 8007152:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007156:	d026      	beq.n	80071a6 <__ssputs_r+0x6a>
 8007158:	6965      	ldr	r5, [r4, #20]
 800715a:	6909      	ldr	r1, [r1, #16]
 800715c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007160:	eba3 0901 	sub.w	r9, r3, r1
 8007164:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007168:	1c7b      	adds	r3, r7, #1
 800716a:	444b      	add	r3, r9
 800716c:	106d      	asrs	r5, r5, #1
 800716e:	429d      	cmp	r5, r3
 8007170:	bf38      	it	cc
 8007172:	461d      	movcc	r5, r3
 8007174:	0553      	lsls	r3, r2, #21
 8007176:	d527      	bpl.n	80071c8 <__ssputs_r+0x8c>
 8007178:	4629      	mov	r1, r5
 800717a:	f7ff fea3 	bl	8006ec4 <_malloc_r>
 800717e:	4606      	mov	r6, r0
 8007180:	b360      	cbz	r0, 80071dc <__ssputs_r+0xa0>
 8007182:	6921      	ldr	r1, [r4, #16]
 8007184:	464a      	mov	r2, r9
 8007186:	f000 fadb 	bl	8007740 <memcpy>
 800718a:	89a3      	ldrh	r3, [r4, #12]
 800718c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007194:	81a3      	strh	r3, [r4, #12]
 8007196:	6126      	str	r6, [r4, #16]
 8007198:	6165      	str	r5, [r4, #20]
 800719a:	444e      	add	r6, r9
 800719c:	eba5 0509 	sub.w	r5, r5, r9
 80071a0:	6026      	str	r6, [r4, #0]
 80071a2:	60a5      	str	r5, [r4, #8]
 80071a4:	463e      	mov	r6, r7
 80071a6:	42be      	cmp	r6, r7
 80071a8:	d900      	bls.n	80071ac <__ssputs_r+0x70>
 80071aa:	463e      	mov	r6, r7
 80071ac:	6820      	ldr	r0, [r4, #0]
 80071ae:	4632      	mov	r2, r6
 80071b0:	4641      	mov	r1, r8
 80071b2:	f000 faab 	bl	800770c <memmove>
 80071b6:	68a3      	ldr	r3, [r4, #8]
 80071b8:	1b9b      	subs	r3, r3, r6
 80071ba:	60a3      	str	r3, [r4, #8]
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	4433      	add	r3, r6
 80071c0:	6023      	str	r3, [r4, #0]
 80071c2:	2000      	movs	r0, #0
 80071c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071c8:	462a      	mov	r2, r5
 80071ca:	f000 fac7 	bl	800775c <_realloc_r>
 80071ce:	4606      	mov	r6, r0
 80071d0:	2800      	cmp	r0, #0
 80071d2:	d1e0      	bne.n	8007196 <__ssputs_r+0x5a>
 80071d4:	6921      	ldr	r1, [r4, #16]
 80071d6:	4650      	mov	r0, sl
 80071d8:	f7ff ff64 	bl	80070a4 <_free_r>
 80071dc:	230c      	movs	r3, #12
 80071de:	f8ca 3000 	str.w	r3, [sl]
 80071e2:	89a3      	ldrh	r3, [r4, #12]
 80071e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071e8:	81a3      	strh	r3, [r4, #12]
 80071ea:	f04f 30ff 	mov.w	r0, #4294967295
 80071ee:	e7e9      	b.n	80071c4 <__ssputs_r+0x88>

080071f0 <_svfiprintf_r>:
 80071f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f4:	4698      	mov	r8, r3
 80071f6:	898b      	ldrh	r3, [r1, #12]
 80071f8:	061b      	lsls	r3, r3, #24
 80071fa:	b09d      	sub	sp, #116	; 0x74
 80071fc:	4607      	mov	r7, r0
 80071fe:	460d      	mov	r5, r1
 8007200:	4614      	mov	r4, r2
 8007202:	d50e      	bpl.n	8007222 <_svfiprintf_r+0x32>
 8007204:	690b      	ldr	r3, [r1, #16]
 8007206:	b963      	cbnz	r3, 8007222 <_svfiprintf_r+0x32>
 8007208:	2140      	movs	r1, #64	; 0x40
 800720a:	f7ff fe5b 	bl	8006ec4 <_malloc_r>
 800720e:	6028      	str	r0, [r5, #0]
 8007210:	6128      	str	r0, [r5, #16]
 8007212:	b920      	cbnz	r0, 800721e <_svfiprintf_r+0x2e>
 8007214:	230c      	movs	r3, #12
 8007216:	603b      	str	r3, [r7, #0]
 8007218:	f04f 30ff 	mov.w	r0, #4294967295
 800721c:	e0d0      	b.n	80073c0 <_svfiprintf_r+0x1d0>
 800721e:	2340      	movs	r3, #64	; 0x40
 8007220:	616b      	str	r3, [r5, #20]
 8007222:	2300      	movs	r3, #0
 8007224:	9309      	str	r3, [sp, #36]	; 0x24
 8007226:	2320      	movs	r3, #32
 8007228:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800722c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007230:	2330      	movs	r3, #48	; 0x30
 8007232:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80073d8 <_svfiprintf_r+0x1e8>
 8007236:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800723a:	f04f 0901 	mov.w	r9, #1
 800723e:	4623      	mov	r3, r4
 8007240:	469a      	mov	sl, r3
 8007242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007246:	b10a      	cbz	r2, 800724c <_svfiprintf_r+0x5c>
 8007248:	2a25      	cmp	r2, #37	; 0x25
 800724a:	d1f9      	bne.n	8007240 <_svfiprintf_r+0x50>
 800724c:	ebba 0b04 	subs.w	fp, sl, r4
 8007250:	d00b      	beq.n	800726a <_svfiprintf_r+0x7a>
 8007252:	465b      	mov	r3, fp
 8007254:	4622      	mov	r2, r4
 8007256:	4629      	mov	r1, r5
 8007258:	4638      	mov	r0, r7
 800725a:	f7ff ff6f 	bl	800713c <__ssputs_r>
 800725e:	3001      	adds	r0, #1
 8007260:	f000 80a9 	beq.w	80073b6 <_svfiprintf_r+0x1c6>
 8007264:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007266:	445a      	add	r2, fp
 8007268:	9209      	str	r2, [sp, #36]	; 0x24
 800726a:	f89a 3000 	ldrb.w	r3, [sl]
 800726e:	2b00      	cmp	r3, #0
 8007270:	f000 80a1 	beq.w	80073b6 <_svfiprintf_r+0x1c6>
 8007274:	2300      	movs	r3, #0
 8007276:	f04f 32ff 	mov.w	r2, #4294967295
 800727a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800727e:	f10a 0a01 	add.w	sl, sl, #1
 8007282:	9304      	str	r3, [sp, #16]
 8007284:	9307      	str	r3, [sp, #28]
 8007286:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800728a:	931a      	str	r3, [sp, #104]	; 0x68
 800728c:	4654      	mov	r4, sl
 800728e:	2205      	movs	r2, #5
 8007290:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007294:	4850      	ldr	r0, [pc, #320]	; (80073d8 <_svfiprintf_r+0x1e8>)
 8007296:	f7f8 ffa3 	bl	80001e0 <memchr>
 800729a:	9a04      	ldr	r2, [sp, #16]
 800729c:	b9d8      	cbnz	r0, 80072d6 <_svfiprintf_r+0xe6>
 800729e:	06d0      	lsls	r0, r2, #27
 80072a0:	bf44      	itt	mi
 80072a2:	2320      	movmi	r3, #32
 80072a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072a8:	0711      	lsls	r1, r2, #28
 80072aa:	bf44      	itt	mi
 80072ac:	232b      	movmi	r3, #43	; 0x2b
 80072ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072b2:	f89a 3000 	ldrb.w	r3, [sl]
 80072b6:	2b2a      	cmp	r3, #42	; 0x2a
 80072b8:	d015      	beq.n	80072e6 <_svfiprintf_r+0xf6>
 80072ba:	9a07      	ldr	r2, [sp, #28]
 80072bc:	4654      	mov	r4, sl
 80072be:	2000      	movs	r0, #0
 80072c0:	f04f 0c0a 	mov.w	ip, #10
 80072c4:	4621      	mov	r1, r4
 80072c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072ca:	3b30      	subs	r3, #48	; 0x30
 80072cc:	2b09      	cmp	r3, #9
 80072ce:	d94d      	bls.n	800736c <_svfiprintf_r+0x17c>
 80072d0:	b1b0      	cbz	r0, 8007300 <_svfiprintf_r+0x110>
 80072d2:	9207      	str	r2, [sp, #28]
 80072d4:	e014      	b.n	8007300 <_svfiprintf_r+0x110>
 80072d6:	eba0 0308 	sub.w	r3, r0, r8
 80072da:	fa09 f303 	lsl.w	r3, r9, r3
 80072de:	4313      	orrs	r3, r2
 80072e0:	9304      	str	r3, [sp, #16]
 80072e2:	46a2      	mov	sl, r4
 80072e4:	e7d2      	b.n	800728c <_svfiprintf_r+0x9c>
 80072e6:	9b03      	ldr	r3, [sp, #12]
 80072e8:	1d19      	adds	r1, r3, #4
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	9103      	str	r1, [sp, #12]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	bfbb      	ittet	lt
 80072f2:	425b      	neglt	r3, r3
 80072f4:	f042 0202 	orrlt.w	r2, r2, #2
 80072f8:	9307      	strge	r3, [sp, #28]
 80072fa:	9307      	strlt	r3, [sp, #28]
 80072fc:	bfb8      	it	lt
 80072fe:	9204      	strlt	r2, [sp, #16]
 8007300:	7823      	ldrb	r3, [r4, #0]
 8007302:	2b2e      	cmp	r3, #46	; 0x2e
 8007304:	d10c      	bne.n	8007320 <_svfiprintf_r+0x130>
 8007306:	7863      	ldrb	r3, [r4, #1]
 8007308:	2b2a      	cmp	r3, #42	; 0x2a
 800730a:	d134      	bne.n	8007376 <_svfiprintf_r+0x186>
 800730c:	9b03      	ldr	r3, [sp, #12]
 800730e:	1d1a      	adds	r2, r3, #4
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	9203      	str	r2, [sp, #12]
 8007314:	2b00      	cmp	r3, #0
 8007316:	bfb8      	it	lt
 8007318:	f04f 33ff 	movlt.w	r3, #4294967295
 800731c:	3402      	adds	r4, #2
 800731e:	9305      	str	r3, [sp, #20]
 8007320:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80073e8 <_svfiprintf_r+0x1f8>
 8007324:	7821      	ldrb	r1, [r4, #0]
 8007326:	2203      	movs	r2, #3
 8007328:	4650      	mov	r0, sl
 800732a:	f7f8 ff59 	bl	80001e0 <memchr>
 800732e:	b138      	cbz	r0, 8007340 <_svfiprintf_r+0x150>
 8007330:	9b04      	ldr	r3, [sp, #16]
 8007332:	eba0 000a 	sub.w	r0, r0, sl
 8007336:	2240      	movs	r2, #64	; 0x40
 8007338:	4082      	lsls	r2, r0
 800733a:	4313      	orrs	r3, r2
 800733c:	3401      	adds	r4, #1
 800733e:	9304      	str	r3, [sp, #16]
 8007340:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007344:	4825      	ldr	r0, [pc, #148]	; (80073dc <_svfiprintf_r+0x1ec>)
 8007346:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800734a:	2206      	movs	r2, #6
 800734c:	f7f8 ff48 	bl	80001e0 <memchr>
 8007350:	2800      	cmp	r0, #0
 8007352:	d038      	beq.n	80073c6 <_svfiprintf_r+0x1d6>
 8007354:	4b22      	ldr	r3, [pc, #136]	; (80073e0 <_svfiprintf_r+0x1f0>)
 8007356:	bb1b      	cbnz	r3, 80073a0 <_svfiprintf_r+0x1b0>
 8007358:	9b03      	ldr	r3, [sp, #12]
 800735a:	3307      	adds	r3, #7
 800735c:	f023 0307 	bic.w	r3, r3, #7
 8007360:	3308      	adds	r3, #8
 8007362:	9303      	str	r3, [sp, #12]
 8007364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007366:	4433      	add	r3, r6
 8007368:	9309      	str	r3, [sp, #36]	; 0x24
 800736a:	e768      	b.n	800723e <_svfiprintf_r+0x4e>
 800736c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007370:	460c      	mov	r4, r1
 8007372:	2001      	movs	r0, #1
 8007374:	e7a6      	b.n	80072c4 <_svfiprintf_r+0xd4>
 8007376:	2300      	movs	r3, #0
 8007378:	3401      	adds	r4, #1
 800737a:	9305      	str	r3, [sp, #20]
 800737c:	4619      	mov	r1, r3
 800737e:	f04f 0c0a 	mov.w	ip, #10
 8007382:	4620      	mov	r0, r4
 8007384:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007388:	3a30      	subs	r2, #48	; 0x30
 800738a:	2a09      	cmp	r2, #9
 800738c:	d903      	bls.n	8007396 <_svfiprintf_r+0x1a6>
 800738e:	2b00      	cmp	r3, #0
 8007390:	d0c6      	beq.n	8007320 <_svfiprintf_r+0x130>
 8007392:	9105      	str	r1, [sp, #20]
 8007394:	e7c4      	b.n	8007320 <_svfiprintf_r+0x130>
 8007396:	fb0c 2101 	mla	r1, ip, r1, r2
 800739a:	4604      	mov	r4, r0
 800739c:	2301      	movs	r3, #1
 800739e:	e7f0      	b.n	8007382 <_svfiprintf_r+0x192>
 80073a0:	ab03      	add	r3, sp, #12
 80073a2:	9300      	str	r3, [sp, #0]
 80073a4:	462a      	mov	r2, r5
 80073a6:	4b0f      	ldr	r3, [pc, #60]	; (80073e4 <_svfiprintf_r+0x1f4>)
 80073a8:	a904      	add	r1, sp, #16
 80073aa:	4638      	mov	r0, r7
 80073ac:	f3af 8000 	nop.w
 80073b0:	1c42      	adds	r2, r0, #1
 80073b2:	4606      	mov	r6, r0
 80073b4:	d1d6      	bne.n	8007364 <_svfiprintf_r+0x174>
 80073b6:	89ab      	ldrh	r3, [r5, #12]
 80073b8:	065b      	lsls	r3, r3, #25
 80073ba:	f53f af2d 	bmi.w	8007218 <_svfiprintf_r+0x28>
 80073be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073c0:	b01d      	add	sp, #116	; 0x74
 80073c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c6:	ab03      	add	r3, sp, #12
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	462a      	mov	r2, r5
 80073cc:	4b05      	ldr	r3, [pc, #20]	; (80073e4 <_svfiprintf_r+0x1f4>)
 80073ce:	a904      	add	r1, sp, #16
 80073d0:	4638      	mov	r0, r7
 80073d2:	f000 f879 	bl	80074c8 <_printf_i>
 80073d6:	e7eb      	b.n	80073b0 <_svfiprintf_r+0x1c0>
 80073d8:	08008c14 	.word	0x08008c14
 80073dc:	08008c1e 	.word	0x08008c1e
 80073e0:	00000000 	.word	0x00000000
 80073e4:	0800713d 	.word	0x0800713d
 80073e8:	08008c1a 	.word	0x08008c1a

080073ec <_printf_common>:
 80073ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073f0:	4616      	mov	r6, r2
 80073f2:	4699      	mov	r9, r3
 80073f4:	688a      	ldr	r2, [r1, #8]
 80073f6:	690b      	ldr	r3, [r1, #16]
 80073f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073fc:	4293      	cmp	r3, r2
 80073fe:	bfb8      	it	lt
 8007400:	4613      	movlt	r3, r2
 8007402:	6033      	str	r3, [r6, #0]
 8007404:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007408:	4607      	mov	r7, r0
 800740a:	460c      	mov	r4, r1
 800740c:	b10a      	cbz	r2, 8007412 <_printf_common+0x26>
 800740e:	3301      	adds	r3, #1
 8007410:	6033      	str	r3, [r6, #0]
 8007412:	6823      	ldr	r3, [r4, #0]
 8007414:	0699      	lsls	r1, r3, #26
 8007416:	bf42      	ittt	mi
 8007418:	6833      	ldrmi	r3, [r6, #0]
 800741a:	3302      	addmi	r3, #2
 800741c:	6033      	strmi	r3, [r6, #0]
 800741e:	6825      	ldr	r5, [r4, #0]
 8007420:	f015 0506 	ands.w	r5, r5, #6
 8007424:	d106      	bne.n	8007434 <_printf_common+0x48>
 8007426:	f104 0a19 	add.w	sl, r4, #25
 800742a:	68e3      	ldr	r3, [r4, #12]
 800742c:	6832      	ldr	r2, [r6, #0]
 800742e:	1a9b      	subs	r3, r3, r2
 8007430:	42ab      	cmp	r3, r5
 8007432:	dc26      	bgt.n	8007482 <_printf_common+0x96>
 8007434:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007438:	1e13      	subs	r3, r2, #0
 800743a:	6822      	ldr	r2, [r4, #0]
 800743c:	bf18      	it	ne
 800743e:	2301      	movne	r3, #1
 8007440:	0692      	lsls	r2, r2, #26
 8007442:	d42b      	bmi.n	800749c <_printf_common+0xb0>
 8007444:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007448:	4649      	mov	r1, r9
 800744a:	4638      	mov	r0, r7
 800744c:	47c0      	blx	r8
 800744e:	3001      	adds	r0, #1
 8007450:	d01e      	beq.n	8007490 <_printf_common+0xa4>
 8007452:	6823      	ldr	r3, [r4, #0]
 8007454:	6922      	ldr	r2, [r4, #16]
 8007456:	f003 0306 	and.w	r3, r3, #6
 800745a:	2b04      	cmp	r3, #4
 800745c:	bf02      	ittt	eq
 800745e:	68e5      	ldreq	r5, [r4, #12]
 8007460:	6833      	ldreq	r3, [r6, #0]
 8007462:	1aed      	subeq	r5, r5, r3
 8007464:	68a3      	ldr	r3, [r4, #8]
 8007466:	bf0c      	ite	eq
 8007468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800746c:	2500      	movne	r5, #0
 800746e:	4293      	cmp	r3, r2
 8007470:	bfc4      	itt	gt
 8007472:	1a9b      	subgt	r3, r3, r2
 8007474:	18ed      	addgt	r5, r5, r3
 8007476:	2600      	movs	r6, #0
 8007478:	341a      	adds	r4, #26
 800747a:	42b5      	cmp	r5, r6
 800747c:	d11a      	bne.n	80074b4 <_printf_common+0xc8>
 800747e:	2000      	movs	r0, #0
 8007480:	e008      	b.n	8007494 <_printf_common+0xa8>
 8007482:	2301      	movs	r3, #1
 8007484:	4652      	mov	r2, sl
 8007486:	4649      	mov	r1, r9
 8007488:	4638      	mov	r0, r7
 800748a:	47c0      	blx	r8
 800748c:	3001      	adds	r0, #1
 800748e:	d103      	bne.n	8007498 <_printf_common+0xac>
 8007490:	f04f 30ff 	mov.w	r0, #4294967295
 8007494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007498:	3501      	adds	r5, #1
 800749a:	e7c6      	b.n	800742a <_printf_common+0x3e>
 800749c:	18e1      	adds	r1, r4, r3
 800749e:	1c5a      	adds	r2, r3, #1
 80074a0:	2030      	movs	r0, #48	; 0x30
 80074a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074a6:	4422      	add	r2, r4
 80074a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074b0:	3302      	adds	r3, #2
 80074b2:	e7c7      	b.n	8007444 <_printf_common+0x58>
 80074b4:	2301      	movs	r3, #1
 80074b6:	4622      	mov	r2, r4
 80074b8:	4649      	mov	r1, r9
 80074ba:	4638      	mov	r0, r7
 80074bc:	47c0      	blx	r8
 80074be:	3001      	adds	r0, #1
 80074c0:	d0e6      	beq.n	8007490 <_printf_common+0xa4>
 80074c2:	3601      	adds	r6, #1
 80074c4:	e7d9      	b.n	800747a <_printf_common+0x8e>
	...

080074c8 <_printf_i>:
 80074c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074cc:	7e0f      	ldrb	r7, [r1, #24]
 80074ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80074d0:	2f78      	cmp	r7, #120	; 0x78
 80074d2:	4691      	mov	r9, r2
 80074d4:	4680      	mov	r8, r0
 80074d6:	460c      	mov	r4, r1
 80074d8:	469a      	mov	sl, r3
 80074da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80074de:	d807      	bhi.n	80074f0 <_printf_i+0x28>
 80074e0:	2f62      	cmp	r7, #98	; 0x62
 80074e2:	d80a      	bhi.n	80074fa <_printf_i+0x32>
 80074e4:	2f00      	cmp	r7, #0
 80074e6:	f000 80d4 	beq.w	8007692 <_printf_i+0x1ca>
 80074ea:	2f58      	cmp	r7, #88	; 0x58
 80074ec:	f000 80c0 	beq.w	8007670 <_printf_i+0x1a8>
 80074f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074f8:	e03a      	b.n	8007570 <_printf_i+0xa8>
 80074fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074fe:	2b15      	cmp	r3, #21
 8007500:	d8f6      	bhi.n	80074f0 <_printf_i+0x28>
 8007502:	a101      	add	r1, pc, #4	; (adr r1, 8007508 <_printf_i+0x40>)
 8007504:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007508:	08007561 	.word	0x08007561
 800750c:	08007575 	.word	0x08007575
 8007510:	080074f1 	.word	0x080074f1
 8007514:	080074f1 	.word	0x080074f1
 8007518:	080074f1 	.word	0x080074f1
 800751c:	080074f1 	.word	0x080074f1
 8007520:	08007575 	.word	0x08007575
 8007524:	080074f1 	.word	0x080074f1
 8007528:	080074f1 	.word	0x080074f1
 800752c:	080074f1 	.word	0x080074f1
 8007530:	080074f1 	.word	0x080074f1
 8007534:	08007679 	.word	0x08007679
 8007538:	080075a1 	.word	0x080075a1
 800753c:	08007633 	.word	0x08007633
 8007540:	080074f1 	.word	0x080074f1
 8007544:	080074f1 	.word	0x080074f1
 8007548:	0800769b 	.word	0x0800769b
 800754c:	080074f1 	.word	0x080074f1
 8007550:	080075a1 	.word	0x080075a1
 8007554:	080074f1 	.word	0x080074f1
 8007558:	080074f1 	.word	0x080074f1
 800755c:	0800763b 	.word	0x0800763b
 8007560:	682b      	ldr	r3, [r5, #0]
 8007562:	1d1a      	adds	r2, r3, #4
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	602a      	str	r2, [r5, #0]
 8007568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800756c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007570:	2301      	movs	r3, #1
 8007572:	e09f      	b.n	80076b4 <_printf_i+0x1ec>
 8007574:	6820      	ldr	r0, [r4, #0]
 8007576:	682b      	ldr	r3, [r5, #0]
 8007578:	0607      	lsls	r7, r0, #24
 800757a:	f103 0104 	add.w	r1, r3, #4
 800757e:	6029      	str	r1, [r5, #0]
 8007580:	d501      	bpl.n	8007586 <_printf_i+0xbe>
 8007582:	681e      	ldr	r6, [r3, #0]
 8007584:	e003      	b.n	800758e <_printf_i+0xc6>
 8007586:	0646      	lsls	r6, r0, #25
 8007588:	d5fb      	bpl.n	8007582 <_printf_i+0xba>
 800758a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800758e:	2e00      	cmp	r6, #0
 8007590:	da03      	bge.n	800759a <_printf_i+0xd2>
 8007592:	232d      	movs	r3, #45	; 0x2d
 8007594:	4276      	negs	r6, r6
 8007596:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800759a:	485a      	ldr	r0, [pc, #360]	; (8007704 <_printf_i+0x23c>)
 800759c:	230a      	movs	r3, #10
 800759e:	e012      	b.n	80075c6 <_printf_i+0xfe>
 80075a0:	682b      	ldr	r3, [r5, #0]
 80075a2:	6820      	ldr	r0, [r4, #0]
 80075a4:	1d19      	adds	r1, r3, #4
 80075a6:	6029      	str	r1, [r5, #0]
 80075a8:	0605      	lsls	r5, r0, #24
 80075aa:	d501      	bpl.n	80075b0 <_printf_i+0xe8>
 80075ac:	681e      	ldr	r6, [r3, #0]
 80075ae:	e002      	b.n	80075b6 <_printf_i+0xee>
 80075b0:	0641      	lsls	r1, r0, #25
 80075b2:	d5fb      	bpl.n	80075ac <_printf_i+0xe4>
 80075b4:	881e      	ldrh	r6, [r3, #0]
 80075b6:	4853      	ldr	r0, [pc, #332]	; (8007704 <_printf_i+0x23c>)
 80075b8:	2f6f      	cmp	r7, #111	; 0x6f
 80075ba:	bf0c      	ite	eq
 80075bc:	2308      	moveq	r3, #8
 80075be:	230a      	movne	r3, #10
 80075c0:	2100      	movs	r1, #0
 80075c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075c6:	6865      	ldr	r5, [r4, #4]
 80075c8:	60a5      	str	r5, [r4, #8]
 80075ca:	2d00      	cmp	r5, #0
 80075cc:	bfa2      	ittt	ge
 80075ce:	6821      	ldrge	r1, [r4, #0]
 80075d0:	f021 0104 	bicge.w	r1, r1, #4
 80075d4:	6021      	strge	r1, [r4, #0]
 80075d6:	b90e      	cbnz	r6, 80075dc <_printf_i+0x114>
 80075d8:	2d00      	cmp	r5, #0
 80075da:	d04b      	beq.n	8007674 <_printf_i+0x1ac>
 80075dc:	4615      	mov	r5, r2
 80075de:	fbb6 f1f3 	udiv	r1, r6, r3
 80075e2:	fb03 6711 	mls	r7, r3, r1, r6
 80075e6:	5dc7      	ldrb	r7, [r0, r7]
 80075e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80075ec:	4637      	mov	r7, r6
 80075ee:	42bb      	cmp	r3, r7
 80075f0:	460e      	mov	r6, r1
 80075f2:	d9f4      	bls.n	80075de <_printf_i+0x116>
 80075f4:	2b08      	cmp	r3, #8
 80075f6:	d10b      	bne.n	8007610 <_printf_i+0x148>
 80075f8:	6823      	ldr	r3, [r4, #0]
 80075fa:	07de      	lsls	r6, r3, #31
 80075fc:	d508      	bpl.n	8007610 <_printf_i+0x148>
 80075fe:	6923      	ldr	r3, [r4, #16]
 8007600:	6861      	ldr	r1, [r4, #4]
 8007602:	4299      	cmp	r1, r3
 8007604:	bfde      	ittt	le
 8007606:	2330      	movle	r3, #48	; 0x30
 8007608:	f805 3c01 	strble.w	r3, [r5, #-1]
 800760c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007610:	1b52      	subs	r2, r2, r5
 8007612:	6122      	str	r2, [r4, #16]
 8007614:	f8cd a000 	str.w	sl, [sp]
 8007618:	464b      	mov	r3, r9
 800761a:	aa03      	add	r2, sp, #12
 800761c:	4621      	mov	r1, r4
 800761e:	4640      	mov	r0, r8
 8007620:	f7ff fee4 	bl	80073ec <_printf_common>
 8007624:	3001      	adds	r0, #1
 8007626:	d14a      	bne.n	80076be <_printf_i+0x1f6>
 8007628:	f04f 30ff 	mov.w	r0, #4294967295
 800762c:	b004      	add	sp, #16
 800762e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007632:	6823      	ldr	r3, [r4, #0]
 8007634:	f043 0320 	orr.w	r3, r3, #32
 8007638:	6023      	str	r3, [r4, #0]
 800763a:	4833      	ldr	r0, [pc, #204]	; (8007708 <_printf_i+0x240>)
 800763c:	2778      	movs	r7, #120	; 0x78
 800763e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007642:	6823      	ldr	r3, [r4, #0]
 8007644:	6829      	ldr	r1, [r5, #0]
 8007646:	061f      	lsls	r7, r3, #24
 8007648:	f851 6b04 	ldr.w	r6, [r1], #4
 800764c:	d402      	bmi.n	8007654 <_printf_i+0x18c>
 800764e:	065f      	lsls	r7, r3, #25
 8007650:	bf48      	it	mi
 8007652:	b2b6      	uxthmi	r6, r6
 8007654:	07df      	lsls	r7, r3, #31
 8007656:	bf48      	it	mi
 8007658:	f043 0320 	orrmi.w	r3, r3, #32
 800765c:	6029      	str	r1, [r5, #0]
 800765e:	bf48      	it	mi
 8007660:	6023      	strmi	r3, [r4, #0]
 8007662:	b91e      	cbnz	r6, 800766c <_printf_i+0x1a4>
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	f023 0320 	bic.w	r3, r3, #32
 800766a:	6023      	str	r3, [r4, #0]
 800766c:	2310      	movs	r3, #16
 800766e:	e7a7      	b.n	80075c0 <_printf_i+0xf8>
 8007670:	4824      	ldr	r0, [pc, #144]	; (8007704 <_printf_i+0x23c>)
 8007672:	e7e4      	b.n	800763e <_printf_i+0x176>
 8007674:	4615      	mov	r5, r2
 8007676:	e7bd      	b.n	80075f4 <_printf_i+0x12c>
 8007678:	682b      	ldr	r3, [r5, #0]
 800767a:	6826      	ldr	r6, [r4, #0]
 800767c:	6961      	ldr	r1, [r4, #20]
 800767e:	1d18      	adds	r0, r3, #4
 8007680:	6028      	str	r0, [r5, #0]
 8007682:	0635      	lsls	r5, r6, #24
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	d501      	bpl.n	800768c <_printf_i+0x1c4>
 8007688:	6019      	str	r1, [r3, #0]
 800768a:	e002      	b.n	8007692 <_printf_i+0x1ca>
 800768c:	0670      	lsls	r0, r6, #25
 800768e:	d5fb      	bpl.n	8007688 <_printf_i+0x1c0>
 8007690:	8019      	strh	r1, [r3, #0]
 8007692:	2300      	movs	r3, #0
 8007694:	6123      	str	r3, [r4, #16]
 8007696:	4615      	mov	r5, r2
 8007698:	e7bc      	b.n	8007614 <_printf_i+0x14c>
 800769a:	682b      	ldr	r3, [r5, #0]
 800769c:	1d1a      	adds	r2, r3, #4
 800769e:	602a      	str	r2, [r5, #0]
 80076a0:	681d      	ldr	r5, [r3, #0]
 80076a2:	6862      	ldr	r2, [r4, #4]
 80076a4:	2100      	movs	r1, #0
 80076a6:	4628      	mov	r0, r5
 80076a8:	f7f8 fd9a 	bl	80001e0 <memchr>
 80076ac:	b108      	cbz	r0, 80076b2 <_printf_i+0x1ea>
 80076ae:	1b40      	subs	r0, r0, r5
 80076b0:	6060      	str	r0, [r4, #4]
 80076b2:	6863      	ldr	r3, [r4, #4]
 80076b4:	6123      	str	r3, [r4, #16]
 80076b6:	2300      	movs	r3, #0
 80076b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076bc:	e7aa      	b.n	8007614 <_printf_i+0x14c>
 80076be:	6923      	ldr	r3, [r4, #16]
 80076c0:	462a      	mov	r2, r5
 80076c2:	4649      	mov	r1, r9
 80076c4:	4640      	mov	r0, r8
 80076c6:	47d0      	blx	sl
 80076c8:	3001      	adds	r0, #1
 80076ca:	d0ad      	beq.n	8007628 <_printf_i+0x160>
 80076cc:	6823      	ldr	r3, [r4, #0]
 80076ce:	079b      	lsls	r3, r3, #30
 80076d0:	d413      	bmi.n	80076fa <_printf_i+0x232>
 80076d2:	68e0      	ldr	r0, [r4, #12]
 80076d4:	9b03      	ldr	r3, [sp, #12]
 80076d6:	4298      	cmp	r0, r3
 80076d8:	bfb8      	it	lt
 80076da:	4618      	movlt	r0, r3
 80076dc:	e7a6      	b.n	800762c <_printf_i+0x164>
 80076de:	2301      	movs	r3, #1
 80076e0:	4632      	mov	r2, r6
 80076e2:	4649      	mov	r1, r9
 80076e4:	4640      	mov	r0, r8
 80076e6:	47d0      	blx	sl
 80076e8:	3001      	adds	r0, #1
 80076ea:	d09d      	beq.n	8007628 <_printf_i+0x160>
 80076ec:	3501      	adds	r5, #1
 80076ee:	68e3      	ldr	r3, [r4, #12]
 80076f0:	9903      	ldr	r1, [sp, #12]
 80076f2:	1a5b      	subs	r3, r3, r1
 80076f4:	42ab      	cmp	r3, r5
 80076f6:	dcf2      	bgt.n	80076de <_printf_i+0x216>
 80076f8:	e7eb      	b.n	80076d2 <_printf_i+0x20a>
 80076fa:	2500      	movs	r5, #0
 80076fc:	f104 0619 	add.w	r6, r4, #25
 8007700:	e7f5      	b.n	80076ee <_printf_i+0x226>
 8007702:	bf00      	nop
 8007704:	08008c25 	.word	0x08008c25
 8007708:	08008c36 	.word	0x08008c36

0800770c <memmove>:
 800770c:	4288      	cmp	r0, r1
 800770e:	b510      	push	{r4, lr}
 8007710:	eb01 0402 	add.w	r4, r1, r2
 8007714:	d902      	bls.n	800771c <memmove+0x10>
 8007716:	4284      	cmp	r4, r0
 8007718:	4623      	mov	r3, r4
 800771a:	d807      	bhi.n	800772c <memmove+0x20>
 800771c:	1e43      	subs	r3, r0, #1
 800771e:	42a1      	cmp	r1, r4
 8007720:	d008      	beq.n	8007734 <memmove+0x28>
 8007722:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007726:	f803 2f01 	strb.w	r2, [r3, #1]!
 800772a:	e7f8      	b.n	800771e <memmove+0x12>
 800772c:	4402      	add	r2, r0
 800772e:	4601      	mov	r1, r0
 8007730:	428a      	cmp	r2, r1
 8007732:	d100      	bne.n	8007736 <memmove+0x2a>
 8007734:	bd10      	pop	{r4, pc}
 8007736:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800773a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800773e:	e7f7      	b.n	8007730 <memmove+0x24>

08007740 <memcpy>:
 8007740:	440a      	add	r2, r1
 8007742:	4291      	cmp	r1, r2
 8007744:	f100 33ff 	add.w	r3, r0, #4294967295
 8007748:	d100      	bne.n	800774c <memcpy+0xc>
 800774a:	4770      	bx	lr
 800774c:	b510      	push	{r4, lr}
 800774e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007752:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007756:	4291      	cmp	r1, r2
 8007758:	d1f9      	bne.n	800774e <memcpy+0xe>
 800775a:	bd10      	pop	{r4, pc}

0800775c <_realloc_r>:
 800775c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007760:	4680      	mov	r8, r0
 8007762:	4614      	mov	r4, r2
 8007764:	460e      	mov	r6, r1
 8007766:	b921      	cbnz	r1, 8007772 <_realloc_r+0x16>
 8007768:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800776c:	4611      	mov	r1, r2
 800776e:	f7ff bba9 	b.w	8006ec4 <_malloc_r>
 8007772:	b92a      	cbnz	r2, 8007780 <_realloc_r+0x24>
 8007774:	f7ff fc96 	bl	80070a4 <_free_r>
 8007778:	4625      	mov	r5, r4
 800777a:	4628      	mov	r0, r5
 800777c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007780:	f000 f81b 	bl	80077ba <_malloc_usable_size_r>
 8007784:	4284      	cmp	r4, r0
 8007786:	4607      	mov	r7, r0
 8007788:	d802      	bhi.n	8007790 <_realloc_r+0x34>
 800778a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800778e:	d812      	bhi.n	80077b6 <_realloc_r+0x5a>
 8007790:	4621      	mov	r1, r4
 8007792:	4640      	mov	r0, r8
 8007794:	f7ff fb96 	bl	8006ec4 <_malloc_r>
 8007798:	4605      	mov	r5, r0
 800779a:	2800      	cmp	r0, #0
 800779c:	d0ed      	beq.n	800777a <_realloc_r+0x1e>
 800779e:	42bc      	cmp	r4, r7
 80077a0:	4622      	mov	r2, r4
 80077a2:	4631      	mov	r1, r6
 80077a4:	bf28      	it	cs
 80077a6:	463a      	movcs	r2, r7
 80077a8:	f7ff ffca 	bl	8007740 <memcpy>
 80077ac:	4631      	mov	r1, r6
 80077ae:	4640      	mov	r0, r8
 80077b0:	f7ff fc78 	bl	80070a4 <_free_r>
 80077b4:	e7e1      	b.n	800777a <_realloc_r+0x1e>
 80077b6:	4635      	mov	r5, r6
 80077b8:	e7df      	b.n	800777a <_realloc_r+0x1e>

080077ba <_malloc_usable_size_r>:
 80077ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077be:	1f18      	subs	r0, r3, #4
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	bfbc      	itt	lt
 80077c4:	580b      	ldrlt	r3, [r1, r0]
 80077c6:	18c0      	addlt	r0, r0, r3
 80077c8:	4770      	bx	lr
	...

080077cc <_init>:
 80077cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ce:	bf00      	nop
 80077d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077d2:	bc08      	pop	{r3}
 80077d4:	469e      	mov	lr, r3
 80077d6:	4770      	bx	lr

080077d8 <_fini>:
 80077d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077da:	bf00      	nop
 80077dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077de:	bc08      	pop	{r3}
 80077e0:	469e      	mov	lr, r3
 80077e2:	4770      	bx	lr
