<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='564' type='llvm::SUnit'/>
<offset>2752</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='564'>///&lt; Special node for the region exit.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='197' u='a' c='_ZN4llvm17SwingSchedulerDAGC1ERNS_16MachinePipelinerERNS_11MachineLoopERNS_13LiveIntervalsERKNS_17RegisterClassInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='660' u='a' c='_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='861' u='m' c='_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='885' u='a' c='_ZN4llvm13ScheduleDAGMI10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1133' u='a' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1167' u='a' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1362' u='a' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2989' u='m' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3491' u='m' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='99' u='a' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='103' u='a' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='124' u='a' c='_ZL19fuseInstructionPairRN4llvm17ScheduleDAGInstrsERNS_5SUnitES3_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='161' u='m' c='_ZN12_GLOBAL__N_111MacroFusion5applyEPN4llvm17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='163' u='a' c='_ZN12_GLOBAL__N_111MacroFusion5applyEPN4llvm17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='482' u='a' c='_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='67' u='w' c='_ZN4llvm11ScheduleDAG8clearDAGEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='117' u='a' c='_ZN4llvm17ScheduleDAGInstrsC1ERNS_15MachineFunctionEPKNS_15MachineLoopInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='206' u='m' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='213' u='a' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='215' u='a' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='225' u='a' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='313' u='a' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='884' u='m' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1187' u='a' c='_ZNK4llvm17ScheduleDAGInstrs17getGraphNodeLabelB5cxx11EPKNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1201' u='a' c='_ZN4llvm17ScheduleDAGInstrs10canAddEdgeEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1205' u='a' c='_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='528' u='a' c='_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1599' u='a' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='132' u='a' c='_ZN12_GLOBAL__N_115ScheduleDAGVLIW11releaseSuccEPN4llvm5SUnitERKNS1_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='457' u='a' c='_ZN4llvm15SIScheduleDAGMI9getExitSUEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNILPSched.cpp' l='310' u='a' c='_ZN12_GLOBAL__N_115GCNILPScheduler8scheduleEN4llvm8ArrayRefIPKNS1_5SUnitEEERKNS1_11ScheduleDAGE'/>
