Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 21 11:30:27 2025
| Host         : sec-academic-1.int.seas.harvard.edu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        1000        
LUTAR-1    Warning           LUT drives async reset alert                       2           
TIMING-18  Warning           Missing input or output delay                      1           
XDCH-1     Warning           Hold option missing in multicycle path constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1195)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3616)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1195)
---------------------------
 There are 1194 register/latch pins with no clock driven by root clock pin: clk_divider/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3616)
---------------------------------------------------
 There are 3598 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 3217        0.066        0.000                      0                 3217        2.960        0.000                       0                  1943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
okUH0          {0.000 4.960}        9.920           100.806         
  mmcm0_clk0   {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb  {0.000 4.960}        9.920           100.806         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                            2.960        0.000                       0                     1  
  mmcm0_clk0         0.798        0.000                      0                 3053        0.066        0.000                      0                 3053        3.710        0.000                       0                  1939  
  mmcm0_clkfb                                                                                                                                                    7.765        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okUH0               4.607        0.000                      0                   35        1.029        0.000                      0                   35  
okUH0         mmcm0_clk0          0.208        0.000                      0                   36        1.262        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               6.478        0.000                      0                   93        0.365        0.000                      0                   93  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        mmcm0_clk0                  
(none)        mmcm0_clkfb                 
(none)                      mmcm0_clk0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ep28/wirehold_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.735ns  (logic 0.456ns (5.220%)  route 8.279ns (94.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 9.386 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.289ns = ( 0.199 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.703     0.199    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y74          FDCE                                         r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.456     0.655 r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/Q
                         net (fo=994, routed)         8.279     8.934    ep28/okHE[44]
    SLICE_X39Y92         FDRE                                         r  ep28/wirehold_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.514     9.386    ep28/okHE[40]
    SLICE_X39Y92         FDRE                                         r  ep28/wirehold_reg[13]/C
                         clock pessimism              0.624    10.010    
                         clock uncertainty           -0.073     9.937    
    SLICE_X39Y92         FDRE (Setup_fdre_C_CE)      -0.205     9.732    ep28/wirehold_reg[13]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ep30/wirehold_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.657ns  (logic 0.456ns (5.268%)  route 8.201ns (94.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.289ns = ( 0.199 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.703     0.199    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y74          FDCE                                         r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.456     0.655 r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/Q
                         net (fo=994, routed)         8.201     8.856    ep30/okHE[44]
    SLICE_X34Y101        FDRE                                         r  ep30/wirehold_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507     9.378    ep30/okHE[40]
    SLICE_X34Y101        FDRE                                         r  ep30/wirehold_reg[28]/C
                         clock pessimism              0.544     9.922    
                         clock uncertainty           -0.073     9.849    
    SLICE_X34Y101        FDRE (Setup_fdre_C_CE)      -0.169     9.680    ep30/wirehold_reg[28]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ep31/wirehold_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.657ns  (logic 0.456ns (5.268%)  route 8.201ns (94.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.289ns = ( 0.199 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.703     0.199    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y74          FDCE                                         r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.456     0.655 r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/Q
                         net (fo=994, routed)         8.201     8.856    ep31/okHE[44]
    SLICE_X34Y101        FDRE                                         r  ep31/wirehold_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507     9.378    ep31/okHE[40]
    SLICE_X34Y101        FDRE                                         r  ep31/wirehold_reg[28]/C
                         clock pessimism              0.544     9.922    
                         clock uncertainty           -0.073     9.849    
    SLICE_X34Y101        FDRE (Setup_fdre_C_CE)      -0.169     9.680    ep31/wirehold_reg[28]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ep33/wirehold_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.657ns  (logic 0.456ns (5.268%)  route 8.201ns (94.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.289ns = ( 0.199 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.703     0.199    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y74          FDCE                                         r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.456     0.655 r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/Q
                         net (fo=994, routed)         8.201     8.856    ep33/okHE[44]
    SLICE_X34Y101        FDRE                                         r  ep33/wirehold_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507     9.378    ep33/okHE[40]
    SLICE_X34Y101        FDRE                                         r  ep33/wirehold_reg[28]/C
                         clock pessimism              0.544     9.922    
                         clock uncertainty           -0.073     9.849    
    SLICE_X34Y101        FDRE (Setup_fdre_C_CE)      -0.169     9.680    ep33/wirehold_reg[28]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            ep33/wirehold_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.657ns  (logic 0.456ns (5.268%)  route 8.201ns (94.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.289ns = ( 0.199 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.703     0.199    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y74          FDCE                                         r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.456     0.655 r  okHI/core0/core0/l9e32dfd1ee51a4e7f33914a7db2b23f9_reg/Q
                         net (fo=994, routed)         8.201     8.856    ep33/okHE[44]
    SLICE_X34Y101        FDRE                                         r  ep33/wirehold_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507     9.378    ep33/okHE[40]
    SLICE_X34Y101        FDRE                                         r  ep33/wirehold_reg[31]/C
                         clock pessimism              0.544     9.922    
                         clock uncertainty           -0.073     9.849    
    SLICE_X34Y101        FDRE (Setup_fdre_C_CE)      -0.169     9.680    ep33/wirehold_reg[31]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.135ns  (logic 3.409ns (41.907%)  route 4.726ns (58.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 9.374 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.847     0.343    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.797 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.314     4.111    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X60Y47         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.261 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.107     5.368    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.358     5.726 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.840     6.566    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.327     6.893 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.782     7.675    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.120     7.795 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.682     8.477    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.502     9.374    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]/C
                         clock pessimism              0.552     9.926    
                         clock uncertainty           -0.073     9.853    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.408     9.445    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[0]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.135ns  (logic 3.409ns (41.907%)  route 4.726ns (58.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 9.374 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.847     0.343    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.797 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.314     4.111    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X60Y47         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.261 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.107     5.368    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.358     5.726 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.840     6.566    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.327     6.893 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.782     7.675    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.120     7.795 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.682     8.477    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.502     9.374    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]/C
                         clock pessimism              0.552     9.926    
                         clock uncertainty           -0.073     9.853    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.408     9.445    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[1]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.135ns  (logic 3.409ns (41.907%)  route 4.726ns (58.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 9.374 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.847     0.343    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.797 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.314     4.111    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X60Y47         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.261 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.107     5.368    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.358     5.726 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.840     6.566    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.327     6.893 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.782     7.675    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.120     7.795 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.682     8.477    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.502     9.374    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]/C
                         clock pessimism              0.552     9.926    
                         clock uncertainty           -0.073     9.853    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.408     9.445    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[2]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.135ns  (logic 3.409ns (41.907%)  route 4.726ns (58.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 9.374 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.847     0.343    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.797 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.314     4.111    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X60Y47         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.261 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.107     5.368    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.358     5.726 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.840     6.566    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.327     6.893 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.782     7.675    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.120     7.795 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.682     8.477    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.502     9.374    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]/C
                         clock pessimism              0.552     9.926    
                         clock uncertainty           -0.073     9.853    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.408     9.445    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[3]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.135ns  (logic 3.409ns (41.907%)  route 4.726ns (58.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 9.374 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.145ns = ( 0.343 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.847     0.343    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.797 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.314     4.111    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X60Y47         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.261 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.107     5.368    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.358     5.726 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.840     6.566    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.327     6.893 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.782     7.675    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.120     7.795 r  okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1/O
                         net (fo=8, routed)           0.682     8.477    okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.502     9.374    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X57Y55         FDRE                                         r  okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]/C
                         clock pessimism              0.552     9.926    
                         clock uncertainty           -0.073     9.853    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.408     9.445    okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[4]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.696%)  route 0.304ns (68.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 0.780 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.969 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.630     0.969    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.110 r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.304     1.414    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[10]
    RAMB18_X1Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.950     0.780    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X1Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.271     1.051    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.347    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.388ns  (logic 0.308ns (79.403%)  route 0.080ns (20.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.631     0.970    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y49         FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.111 r  okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.079     1.190    okHI/core0/core0/a0/pc0/ADDRA[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.303 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.304    okHI/core0/core0/a0/pc0/stack_pointer_carry_3
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.358 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.stack_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.358    okHI/core0/core0/a0/pc0/stack_pointer_value_4
    SLICE_X61Y50         FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.836     0.666    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y50         FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                         clock pessimism              0.504     1.169    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.274    okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ep80/ep_dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.025%)  route 0.260ns (66.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 0.707 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.596     0.934    ep80/okHE[40]
    SLICE_X7Y83          FDRE                                         r  ep80/ep_dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.128     1.062 r  ep80/ep_dataout_reg[7]/Q
                         net (fo=1, routed)           0.260     1.322    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.877     0.707    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275     0.982    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.242     1.224    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/internal_reset_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.232%)  route 0.207ns (55.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.631     0.970    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X60Y48         FDRE                                         r  okHI/core0/core0/a0/pc0/internal_reset_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.134 r  okHI/core0/core0/a0/pc0/internal_reset_flop/Q
                         net (fo=25, routed)          0.207     1.341    okHI/core0/core0/a0/pc0/I1
    SLICE_X61Y51         FDCE                                         r  okHI/core0/core0/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.836     0.666    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y51         FDCE                                         r  okHI/core0/core0/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.504     1.169    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.070     1.239    okHI/core0/core0/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ep80/ep_dataout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.182%)  route 0.270ns (67.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 0.926 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.588     0.926    ep80/okHE[40]
    SLICE_X4Y75          FDRE                                         r  ep80/ep_dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  ep80/ep_dataout_reg[30]/Q
                         net (fo=1, routed)           0.270     1.324    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[14]
    RAMB36_X0Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.871     0.701    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275     0.976    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.243     1.219    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ep80/ep_dataout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.127%)  route 0.270ns (67.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 0.926 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.588     0.926    ep80/okHE[40]
    SLICE_X4Y75          FDRE                                         r  ep80/ep_dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  ep80/ep_dataout_reg[28]/Q
                         net (fo=1, routed)           0.270     1.325    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.871     0.701    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275     0.976    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.219    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep80/ep_dataout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.083%)  route 0.271ns (67.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 0.707 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.596     0.934    ep80/okHE[40]
    SLICE_X7Y83          FDRE                                         r  ep80/ep_dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.128     1.062 r  ep80/ep_dataout_reg[9]/Q
                         net (fo=1, routed)           0.271     1.333    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.877     0.707    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275     0.982    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.243     1.225    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 0.735 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.969 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.630     0.969    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y45         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.110 r  okHI/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.133     1.243    okHI/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X60Y46         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.905     0.735    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X60Y46         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.250     0.985    
    SLICE_X60Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.132    okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 0.735 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 0.969 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.630     0.969    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X61Y45         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.110 r  okHI/core0/core0/a0/pc0/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.133     1.243    okHI/core0/core0/a0/pc0/stack_ram_high/DIB0
    SLICE_X60Y46         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.905     0.735    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X60Y46         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/CLK
                         clock pessimism              0.250     0.985    
    SLICE_X60Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.131    okHI/core0/core0/a0/pc0/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ep80/ep_dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.061%)  route 0.313ns (68.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.701 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 0.930 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.592     0.930    ep80/okHE[40]
    SLICE_X1Y78          FDRE                                         r  ep80/ep_dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  ep80/ep_dataout_reg[23]/Q
                         net (fo=1, routed)           0.313     1.384    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X0Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.871     0.701    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275     0.976    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.272    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X1Y20     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X1Y20     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y16     memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y15     memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB18_X1Y18     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     okHI/core0/core0/r0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y14     okHI/core0/core0/r0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.920       7.765      BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      ILOGIC_X0Y79     okHI/iob_regs[0].regin0/C
Min Period        n/a     FDRE/C              n/a            1.474         9.920       8.446      OLOGIC_X0Y79     okHI/iob_regs[0].regout0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X56Y43     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X56Y43     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X60Y43     okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X56Y43     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X56Y43     okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y2    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.730     0.225    okHI/okClk
    OLOGIC_X0Y97         FDRE                                         r  okHI/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.730     0.225    okHI/okClk
    OLOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.730     0.225    okHI/okClk
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.729     0.224    okHI/okClk
    OLOGIC_X0Y95         FDRE                                         r  okHI/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.729     0.224    okHI/okClk
    OLOGIC_X0Y96         FDRE                                         r  okHI/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.729     0.224    okHI/okClk
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.728     0.223    okHI/okClk
    OLOGIC_X0Y91         FDRE                                         r  okHI/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.728     0.223    okHI/okClk
    OLOGIC_X0Y92         FDRE                                         r  okHI/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.728     0.223    okHI/okClk
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.728     0.223    okHI/okClk
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 okHI/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  okHI/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 okHI/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  okHI/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  okHI/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 okHI/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.596     0.934    okHI/okClk
    OLOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  okHI/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    okHI/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  okHI/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 okHI/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  okHI/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 okHI/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  okHI/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 okHI/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  okHI/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  okHI/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 okHI/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.595     0.933    okHI/okClk
    OLOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  okHI/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    okHI/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  okHI/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 okHI/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.594     0.932    okHI/okClk
    OLOGIC_X0Y87         FDRE                                         r  okHI/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  okHI/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    okHI/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  okHI/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    okHI/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.570     9.441    okHI/okClk
    ILOGIC_X0Y79         FDRE                                         r  okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    okHI/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.570     9.441    okHI/okClk
    ILOGIC_X0Y80         FDRE                                         r  okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    okHI/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.576     9.447    okHI/okClk
    ILOGIC_X0Y83         FDRE                                         r  okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 okUHU[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( -0.482 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W20                                               0.000     8.000 r  okUHU[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[17].iobf0/IO
    W20                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_17
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.567     9.438    okHI/okClk
    ILOGIC_X0Y75         FDRE                                         r  okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.438    
                         clock uncertainty           -0.171     9.267    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.011     9.256    okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    okHI/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.576     9.447    okHI/okClk
    ILOGIC_X0Y84         FDRE                                         r  okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    okHI/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.574     9.445    okHI/okClk
    ILOGIC_X0Y81         FDRE                                         r  okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 okUHU[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 1.034ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB20                                              0.000     8.000 r  okUHU[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[27].iobf0/IO
    AB20                 IBUF (Prop_ibuf_I_O)         1.034     9.034 r  okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.034    okHI/iobf0_o_27
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.570     9.441    okHI/okClk
    ILOGIC_X0Y69         FDRE                                         r  okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.011     9.259    okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 okUHU[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 1.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y21                                               0.000     8.000 r  okUHU[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[18].iobf0/IO
    Y21                  IBUF (Prop_ibuf_I_O)         1.035     9.035 r  okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.035    okHI/iobf0_o_18
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.574     9.445    okHI/okClk
    ILOGIC_X0Y82         FDRE                                         r  okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.011     9.263    okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  okHI/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    okHI/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.577     9.448    okHI/okClk
    ILOGIC_X0Y86         FDRE                                         r  okHI/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    okHI/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 okUHU[23]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[23].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 1.027ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V20                                               0.000     8.000 r  okUHU[23] (INOUT)
                         net (fo=1, unset)            0.000     8.000    okHI/iob_regs[23].iobf0/IO
    V20                  IBUF (Prop_ibuf_I_O)         1.027     9.027 r  okHI/iob_regs[23].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.027    okHI/iobf0_o_23
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.569     9.440    okHI/okClk
    ILOGIC_X0Y77         FDRE                                         r  okHI/iob_regs[23].regin0/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y77         FDRE (Setup_fdre_C_D)       -0.011     9.258    okHI/iob_regs[23].regin0
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 okUHU[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P16                                               0.000    11.920 r  okUHU[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[24].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_24
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.869    10.619    okHI/okClk
    ILOGIC_X0Y52         FDRE                                         r  okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y52         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 okUHU[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.199ns  (logic 0.199ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T18                                               0.000    11.920 r  okUHU[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[25].iobf0/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.199    12.119 r  okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.119    okHI/iobf0_o_25
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y59         FDRE                                         r  okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y59         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.119    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 okUHU[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.200ns  (logic 0.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N17                                               0.000    11.920 r  okUHU[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[21].iobf0/IO
    N17                  IBUF (Prop_ibuf_I_O)         0.200    12.120 r  okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.120    okHI/iobf0_o_21
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y58         FDRE                                         r  okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y58         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 okUHU[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.202ns  (logic 0.202ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R14                                               0.000    11.920 r  okUHU[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[16].iobf0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.202    12.122 r  okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.122    okHI/iobf0_o_16
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y61         FDRE                                         r  okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y61         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.122    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 okUHU[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.207ns  (logic 0.207ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P17                                               0.000    11.920 r  okUHU[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[19].iobf0/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.207    12.127 r  okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.127    okHI/iobf0_o_19
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y57         FDRE                                         r  okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y57         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.127    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    okHI/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y90         FDRE                                         r  okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  okHI/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    okHI/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y89         FDRE                                         r  okHI/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 okUHU[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    N14                                               0.000    11.920 r  okUHU[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[22].iobf0/IO
    N14                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_22
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.868    10.618    okHI/okClk
    ILOGIC_X0Y53         FDRE                                         r  okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y53         FDRE (Hold_fdre_C_D)         0.068    10.857    okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 okUHU[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.227ns  (logic 0.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P15                                               0.000    11.920 r  okUHU[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[28].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.227    12.147 r  okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.147    okHI/iobf0_o_28
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.867    10.617    okHI/okClk
    ILOGIC_X0Y56         FDRE                                         r  okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y56         FDRE (Hold_fdre_C_D)         0.068    10.856    okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.147    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    okHI/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  okHI/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    okHI/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.869    10.619    okHI/okClk
    ILOGIC_X0Y98         FDRE                                         r  okHI/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    okHI/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.724ns  (logic 0.608ns (22.323%)  route 2.116ns (77.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.458     2.849    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X44Y58         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y58         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X44Y58         FDCE (Recov_fdce_C_CLR)     -0.607     9.327    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.724ns  (logic 0.608ns (22.323%)  route 2.116ns (77.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 9.383 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.458     2.849    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X44Y58         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.511     9.383    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y58         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.624    10.007    
                         clock uncertainty           -0.073     9.934    
    SLICE_X44Y58         FDPE (Recov_fdpe_C_PRE)     -0.561     9.373    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                          9.373    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.578%)  route 1.971ns (76.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.313     2.704    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X43Y59         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y59         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X43Y59         FDCE (Recov_fdce_C_CLR)     -0.607     9.326    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          9.326    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.578%)  route 1.971ns (76.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.313     2.704    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y59         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y59         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X42Y59         FDPE (Recov_fdpe_C_PRE)     -0.563     9.370    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.578%)  route 1.971ns (76.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.313     2.704    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y59         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y59         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X42Y59         FDPE (Recov_fdpe_C_PRE)     -0.563     9.370    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.578%)  route 1.971ns (76.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.313     2.704    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y59         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y59         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X42Y59         FDPE (Recov_fdpe_C_PRE)     -0.563     9.370    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.578%)  route 1.971ns (76.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.313     2.704    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X43Y59         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y59         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X43Y59         FDPE (Recov_fdpe_C_PRE)     -0.561     9.372    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.578%)  route 1.971ns (76.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.313     2.704    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X43Y59         FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y59         FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X43Y59         FDPE (Recov_fdpe_C_PRE)     -0.561     9.372    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.569ns  (logic 0.608ns (23.667%)  route 1.961ns (76.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 9.378 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.303     2.694    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X44Y65         FDPE                                         f  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.506     9.378    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y65         FDPE                                         r  okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg/C
                         clock pessimism              0.624    10.002    
                         clock uncertainty           -0.073     9.929    
    SLICE_X44Y65         FDPE (Recov_fdpe_C_PRE)     -0.561     9.368    okHI/core0/core0/a0/l3ef837e59a131545b35a9a1962086cbf_reg
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.578%)  route 1.971ns (76.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 9.382 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.363ns = ( 0.125 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.629     0.125    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y67         FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     0.581 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.658     1.239    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.152     1.391 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.313     2.704    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X42Y59         FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.510     9.382    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X42Y59         FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.624    10.006    
                         clock uncertainty           -0.073     9.933    
    SLICE_X42Y59         FDCE (Recov_fdce_C_CLR)     -0.521     9.412    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  6.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.886%)  route 0.119ns (42.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 0.664 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X56Y51         FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=2, routed)           0.119     1.186    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X57Y51         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.834     0.664    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y51         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                         clock pessimism              0.252     0.915    
    SLICE_X57Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.820    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.886%)  route 0.119ns (42.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 0.664 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X56Y51         FDRE                                         r  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=2, routed)           0.119     1.186    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X57Y51         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.834     0.664    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y51         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.252     0.915    
    SLICE_X57Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.820    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.519%)  route 0.192ns (56.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X56Y52         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDPE (Prop_fdpe_C_Q)         0.148     1.050 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.242    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X59Y52         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.836     0.666    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X59Y52         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.275     0.940    
    SLICE_X59Y52         FDPE (Remov_fdpe_C_PRE)     -0.148     0.792    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.519%)  route 0.192ns (56.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X56Y52         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDPE (Prop_fdpe_C_Q)         0.148     1.050 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.242    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X59Y52         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.836     0.666    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X59Y52         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.275     0.940    
    SLICE_X59Y52         FDPE (Remov_fdpe_C_PRE)     -0.148     0.792    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.718%)  route 0.252ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 0.664 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y51         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.030 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.252     1.282    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y52         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.834     0.664    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X56Y52         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.255     0.918    
    SLICE_X56Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     0.793    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.718%)  route 0.252ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 0.664 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y51         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.030 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.252     1.282    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y52         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.834     0.664    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X56Y52         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.255     0.918    
    SLICE_X56Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     0.793    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.718%)  route 0.252ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 0.664 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X57Y51         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.030 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.252     1.282    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X56Y52         FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.834     0.664    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X56Y52         FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.255     0.918    
    SLICE_X56Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     0.793    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.516%)  route 0.466ns (71.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X57Y52         FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.230     1.273    okHI/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.318 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.236     1.555    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X60Y51         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.836     0.666    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X60Y51         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275     0.940    
    SLICE_X60Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.516%)  route 0.466ns (71.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X57Y52         FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.230     1.273    okHI/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.318 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.236     1.555    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X60Y51         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.836     0.666    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X60Y51         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.275     0.940    
    SLICE_X60Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.516%)  route 0.466ns (71.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 0.666 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.586ns = ( 0.902 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.564     0.902    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X57Y52         FDRE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.230     1.273    okHI/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.318 f  okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.236     1.555    okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X60Y51         FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.836     0.666    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X60Y51         FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.275     0.940    
    SLICE_X60Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.681    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2402 Endpoints
Min Delay          2402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.334ns  (logic 2.145ns (9.604%)  route 20.189ns (90.396%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.632    22.334    cpu_unit/PC_Reg/E[0]
    SLICE_X11Y91         FDCE                                         r  cpu_unit/PC_Reg/q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.327ns  (logic 2.145ns (9.607%)  route 20.182ns (90.393%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.625    22.327    cpu_unit/PC_Reg/E[0]
    SLICE_X11Y87         FDCE                                         r  cpu_unit/PC_Reg/q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.327ns  (logic 2.145ns (9.607%)  route 20.182ns (90.393%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.625    22.327    cpu_unit/PC_Reg/E[0]
    SLICE_X11Y87         FDCE                                         r  cpu_unit/PC_Reg/q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.287ns  (logic 2.145ns (9.624%)  route 20.142ns (90.376%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.585    22.287    cpu_unit/PC_Reg/E[0]
    SLICE_X12Y89         FDCE                                         r  cpu_unit/PC_Reg/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.231ns  (logic 2.145ns (9.649%)  route 20.086ns (90.351%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.528    22.231    cpu_unit/PC_Reg/E[0]
    SLICE_X10Y94         FDCE                                         r  cpu_unit/PC_Reg/q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.231ns  (logic 2.145ns (9.649%)  route 20.086ns (90.351%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.528    22.231    cpu_unit/PC_Reg/E[0]
    SLICE_X10Y94         FDCE                                         r  cpu_unit/PC_Reg/q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.231ns  (logic 2.145ns (9.649%)  route 20.086ns (90.351%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.528    22.231    cpu_unit/PC_Reg/E[0]
    SLICE_X10Y94         FDCE                                         r  cpu_unit/PC_Reg/q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.191ns  (logic 2.145ns (9.666%)  route 20.046ns (90.334%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.489    22.191    cpu_unit/PC_Reg/E[0]
    SLICE_X11Y93         FDCE                                         r  cpu_unit/PC_Reg/q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.189ns  (logic 2.145ns (9.667%)  route 20.044ns (90.333%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.486    22.189    cpu_unit/PC_Reg/E[0]
    SLICE_X8Y94          FDCE                                         r  cpu_unit/PC_Reg/q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/instruction_reg_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.158ns  (logic 2.145ns (9.680%)  route 20.013ns (90.320%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDCE                         0.000     0.000 r  cpu_unit/instruction_reg_inst/q_reg[19]/C
    SLICE_X10Y78         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/instruction_reg_inst/q_reg[19]/Q
                         net (fo=258, routed)         7.905     8.423    cpu_unit/reg_file_inst/q_reg[31]_i_20_0[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.547 r  cpu_unit/reg_file_inst/q[2]_i_10__1/O
                         net (fo=1, routed)           0.000     8.547    cpu_unit/reg_file_inst/q[2]_i_10__1_n_0
    SLICE_X29Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     8.759 r  cpu_unit/reg_file_inst/q_reg[2]_i_4__0/O
                         net (fo=1, routed)           0.433     9.192    cpu_unit/reg_file_inst/q_reg[2]_i_4__0_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I3_O)        0.299     9.491 r  cpu_unit/reg_file_inst/q[2]_i_1__1/O
                         net (fo=3, routed)           1.579    11.070    cpu_unit/ctrl_unit/i__carry__2_i_5__0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    11.194 r  cpu_unit/ctrl_unit/i__carry_i_12/O
                         net (fo=105, routed)         3.449    14.643    cpu_unit/reg_file_inst/alu_src_b[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.124    14.767 f  cpu_unit/reg_file_inst/q[23]_i_10/O
                         net (fo=4, routed)           0.989    15.755    cpu_unit/reg_file_inst/q_reg[27]_1
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124    15.879 f  cpu_unit/reg_file_inst/q[20]_i_6/O
                         net (fo=1, routed)           0.610    16.489    cpu_unit/reg_file_inst/q[20]_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124    16.613 f  cpu_unit/reg_file_inst/q[20]_i_2/O
                         net (fo=1, routed)           0.863    17.476    cpu_unit/ctrl_unit/q_reg[20]_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    17.600 f  cpu_unit/ctrl_unit/q[20]_i_1__0/O
                         net (fo=4, routed)           0.855    18.455    cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]_31[20]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.124    18.579 r  cpu_unit/ctrl_unit/q[31]_i_18/O
                         net (fo=1, routed)           0.670    19.249    cpu_unit/ctrl_unit/q[31]_i_18_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.124    19.373 r  cpu_unit/ctrl_unit/q[31]_i_7/O
                         net (fo=1, routed)           1.206    20.578    cpu_unit/ctrl_unit/q[31]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I4_O)        0.124    20.702 r  cpu_unit/ctrl_unit/q[31]_i_1/O
                         net (fo=32, routed)          1.456    22.158    cpu_unit/PC_Reg/E[0]
    SLICE_X12Y87         FDCE                                         r  cpu_unit/PC_Reg/q_reg[20]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_unit/Register_File_B_inst/q_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE                         0.000     0.000 r  cpu_unit/Register_File_B_inst/q_reg[14]/C
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/Register_File_B_inst/q_reg[14]/Q
                         net (fo=1, routed)           0.106     0.247    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/Register_File_B_inst/q_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE                         0.000     0.000 r  cpu_unit/Register_File_B_inst/q_reg[10]/C
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/Register_File_B_inst/q_reg[10]/Q
                         net (fo=1, routed)           0.108     0.249    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/Register_File_B_inst/q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE                         0.000     0.000 r  cpu_unit/Register_File_B_inst/q_reg[19]/C
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_unit/Register_File_B_inst/q_reg[19]/Q
                         net (fo=1, routed)           0.107     0.271    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y15         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/ALU_Reg/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDCE                         0.000     0.000 r  cpu_unit/ALU_Reg/q_reg[17]/C
    SLICE_X10Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_unit/ALU_Reg/q_reg[17]/Q
                         net (fo=2, routed)           0.062     0.226    cpu_unit/ctrl_unit/Q[17]
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.271 r  cpu_unit/ctrl_unit/q[17]_i_1/O
                         net (fo=1, routed)           0.000     0.271    cpu_unit/PC_Reg/D[17]
    SLICE_X11Y87         FDCE                                         r  cpu_unit/PC_Reg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/ALU_Reg/q_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE                         0.000     0.000 r  cpu_unit/ALU_Reg/q_reg[22]/C
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_unit/ALU_Reg/q_reg[22]/Q
                         net (fo=3, routed)           0.063     0.227    cpu_unit/ctrl_unit/Q[22]
    SLICE_X9Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.272 r  cpu_unit/ctrl_unit/q[22]_i_1/O
                         net (fo=1, routed)           0.000     0.272    cpu_unit/PC_Reg/D[22]
    SLICE_X9Y91          FDPE                                         r  cpu_unit/PC_Reg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/ALU_Reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_unit/PC_Reg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDCE                         0.000     0.000 r  cpu_unit/ALU_Reg/q_reg[0]/C
    SLICE_X13Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/ALU_Reg/q_reg[0]/Q
                         net (fo=2, routed)           0.099     0.240    cpu_unit/ctrl_unit/Q[0]
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  cpu_unit/ctrl_unit/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    cpu_unit/PC_Reg/D[0]
    SLICE_X12Y86         FDCE                                         r  cpu_unit/PC_Reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/Register_File_B_inst/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.361%)  route 0.145ns (50.639%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE                         0.000     0.000 r  cpu_unit/Register_File_B_inst/q_reg[0]/C
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/Register_File_B_inst/q_reg[0]/Q
                         net (fo=1, routed)           0.145     0.286    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/Register_File_B_inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.899%)  route 0.164ns (56.101%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE                         0.000     0.000 r  cpu_unit/Register_File_B_inst/q_reg[7]/C
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu_unit/Register_File_B_inst/q_reg[7]/Q
                         net (fo=1, routed)           0.164     0.292    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/Register_File_B_inst/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE                         0.000     0.000 r  cpu_unit/Register_File_B_inst/q_reg[5]/C
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/Register_File_B_inst/q_reg[5]/Q
                         net (fo=1, routed)           0.164     0.305    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_unit/Register_File_B_inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE                         0.000     0.000 r  cpu_unit/Register_File_B_inst/q_reg[8]/C
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/Register_File_B_inst/q_reg[8]/Q
                         net (fo=1, routed)           0.164     0.305    memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y16         RAMB36E1                                     r  memory/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clk0
  To Clock:  

Max Delay          1197 Endpoints
Min Delay          1197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[22][12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.575     7.154    cpu_unit/reg_file_inst/AR[0]
    SLICE_X42Y91         FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[22][12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[22][15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.575     7.154    cpu_unit/reg_file_inst/AR[0]
    SLICE_X42Y91         FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[22][15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[22][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.575     7.154    cpu_unit/reg_file_inst/AR[0]
    SLICE_X42Y91         FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[22][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[8][13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.575     7.154    cpu_unit/reg_file_inst/AR[0]
    SLICE_X43Y91         FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[8][15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.575     7.154    cpu_unit/reg_file_inst/AR[0]
    SLICE_X43Y91         FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[8][15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[8][26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.575     7.154    cpu_unit/reg_file_inst/AR[0]
    SLICE_X43Y91         FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[8][26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[8][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.575     7.154    cpu_unit/reg_file_inst/AR[0]
    SLICE_X43Y91         FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[30][24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.871ns  (logic 0.456ns (6.637%)  route 6.415ns (93.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.415     6.994    cpu_unit/reg_file_inst/AR[0]
    SLICE_X36Y100        FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[30][24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[30][28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.871ns  (logic 0.456ns (6.637%)  route 6.415ns (93.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.415     6.994    cpu_unit/reg_file_inst/AR[0]
    SLICE_X36Y100        FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[30][28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/reg_file_inst/regs_reg[30][31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.871ns  (logic 0.456ns (6.637%)  route 6.415ns (93.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.627     0.123    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     0.579 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        6.415     6.994    cpu_unit/reg_file_inst/AR[0]
    SLICE_X36Y100        FDCE                                         f  cpu_unit/reg_file_inst/regs_reg[30][31]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/ctrl_unit/FSM_sequential_s_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.904ns  (logic 0.367ns (40.596%)  route 0.537ns (59.404%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.537     0.363    cpu_unit/ctrl_unit/AR[0]
    SLICE_X14Y76         FDCE                                         f  cpu_unit/ctrl_unit/FSM_sequential_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/ctrl_unit/FSM_sequential_s_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.904ns  (logic 0.367ns (40.596%)  route 0.537ns (59.404%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.537     0.363    cpu_unit/ctrl_unit/AR[0]
    SLICE_X14Y76         FDCE                                         f  cpu_unit/ctrl_unit/FSM_sequential_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/instruction_reg_inst/q_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.945ns  (logic 0.367ns (38.852%)  route 0.578ns (61.148%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.578     0.403    cpu_unit/instruction_reg_inst/AR[0]
    SLICE_X10Y78         FDCE                                         f  cpu_unit/instruction_reg_inst/q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/instruction_reg_inst/q_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.945ns  (logic 0.367ns (38.852%)  route 0.578ns (61.148%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.578     0.403    cpu_unit/instruction_reg_inst/AR[0]
    SLICE_X10Y78         FDCE                                         f  cpu_unit/instruction_reg_inst/q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/instruction_reg_inst/q_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.945ns  (logic 0.367ns (38.852%)  route 0.578ns (61.148%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.578     0.403    cpu_unit/instruction_reg_inst/AR[0]
    SLICE_X10Y78         FDCE                                         f  cpu_unit/instruction_reg_inst/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/instruction_reg_inst/q_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.945ns  (logic 0.367ns (38.852%)  route 0.578ns (61.148%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.578     0.403    cpu_unit/instruction_reg_inst/AR[0]
    SLICE_X10Y78         FDCE                                         f  cpu_unit/instruction_reg_inst/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/instruction_reg_inst/q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.952ns  (logic 0.367ns (38.534%)  route 0.585ns (61.466%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.585     0.411    cpu_unit/instruction_reg_inst/AR[0]
    SLICE_X12Y79         FDCE                                         f  cpu_unit/instruction_reg_inst/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/PC_plus_4_Reg/q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.075ns  (logic 0.367ns (34.136%)  route 0.708ns (65.864%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.708     0.534    cpu_unit/PC_plus_4_Reg/AR[0]
    SLICE_X13Y80         FDCE                                         f  cpu_unit/PC_plus_4_Reg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/instruction_reg_inst/q_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.075ns  (logic 0.367ns (34.136%)  route 0.708ns (65.864%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.708     0.534    cpu_unit/instruction_reg_inst/AR[0]
    SLICE_X13Y80         FDCE                                         f  cpu_unit/instruction_reg_inst/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ep12/ep_dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.110ns  (logic 0.367ns (33.054%)  route 0.743ns (66.946%))
  Logic Levels:           0  
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.507    -0.541    ep12/okHE[40]
    SLICE_X15Y77         FDRE                                         r  ep12/ep_dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.367    -0.174 f  ep12/ep_dataout_reg[0]/Q
                         net (fo=1194, routed)        0.743     0.569    cpu_unit/ctrl_unit/AR[0]
    SLICE_X12Y76         FDCE                                         f  cpu_unit/ctrl_unit/FSM_sequential_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 0.029ns (2.080%)  route 1.365ns (97.920%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb fall edge)
                                                      4.960     4.960 f  
    W19                                               0.000     4.960 f  okUH[0] (IN)
                         net (fo=0)                   0.000     4.960    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     5.415 f  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     5.895    okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.161     2.734 f  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           0.540     3.273    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.302 f  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           0.826     4.128    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/mmcm0/CLKFBOUT
                            (clock source 'mmcm0_clkfb'  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            okHI/mmcm0/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.091ns (2.813%)  route 3.143ns (97.187%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfb rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  okUH[0] (IN)
                         net (fo=0)                   0.000     0.000    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     0.903 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     2.065    okHI/okUH0_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.322    -5.258 r  okHI/mmcm0/CLKFBOUT
                         net (fo=1, routed)           1.630    -3.628    okHI/mmcm0_clkfb
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.537 r  okHI/mmcm0fb_bufg/O
                         net (fo=1, routed)           1.513    -2.023    okHI/mmcm0_clkfb_bufg
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  okHI/mmcm0/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mmcm0_clk0

Max Delay           994 Endpoints
Min Delay           994 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT)
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 3.389ns (64.573%)  route 1.859ns (35.427%))
  Logic Levels:           1  (DNA_PORT=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT                     0.000     0.000 r  okHI/core0/core0/a0/d0/dna0/CLK
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.389     3.389 r  okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.859     5.248    okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X34Y66         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.509    -0.539    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X34Y66         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C

Slack:                    inf
  Source:                 okAA
                            (input port)
  Destination:            okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 0.989ns (35.662%)  route 1.785ns (64.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( -0.533 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  okAA (INOUT)
                         net (fo=1, unset)            0.000     0.000    okHI/tbuf/IO
    N13                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  okHI/tbuf/IBUF/O
                         net (fo=1, routed)           1.785     2.774    okHI/core0/core0/l6132a1be241cdaf832e37b4743b26fa6
    SLICE_X38Y54         FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.515    -0.533    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X38Y54         FDRE                                         r  okHI/core0/core0/a0/c0/la64fa2d1faaafafc73d47ae32e7cfc88_reg/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[15][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep2f/wirehold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.159ns  (logic 0.456ns (21.125%)  route 1.703ns (78.875%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[15][2]/C
    SLICE_X32Y80         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu_unit/reg_file_inst/regs_reg[15][2]/Q
                         net (fo=3, routed)           1.703     2.159    ep2f/ep_datain[2]
    SLICE_X32Y79         FDRE                                         r  ep2f/wirehold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.506    -0.542    ep2f/okHE[40]
    SLICE_X32Y79         FDRE                                         r  ep2f/wirehold_reg[2]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[25][29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep39/wirehold_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.118ns  (logic 0.518ns (24.455%)  route 1.600ns (75.545%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[25][29]/C
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/reg_file_inst/regs_reg[25][29]/Q
                         net (fo=3, routed)           1.600     2.118    ep39/ep_datain[29]
    SLICE_X10Y99         FDRE                                         r  ep39/wirehold_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.525    -0.523    ep39/okHE[40]
    SLICE_X10Y99         FDRE                                         r  ep39/wirehold_reg[29]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[19][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep33/wirehold_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.067ns  (logic 0.456ns (22.061%)  route 1.611ns (77.939%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[19][14]/C
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu_unit/reg_file_inst/regs_reg[19][14]/Q
                         net (fo=3, routed)           1.611     2.067    ep33/ep_datain[14]
    SLICE_X10Y97         FDRE                                         r  ep33/wirehold_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.525    -0.523    ep33/okHE[40]
    SLICE_X10Y97         FDRE                                         r  ep33/wirehold_reg[14]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[30][27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep3e/wirehold_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.025ns  (logic 0.456ns (22.519%)  route 1.569ns (77.481%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[30][27]/C
    SLICE_X13Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu_unit/reg_file_inst/regs_reg[30][27]/Q
                         net (fo=3, routed)           1.569     2.025    ep3e/ep_datain[27]
    SLICE_X13Y97         FDRE                                         r  ep3e/wirehold_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.522    -0.526    ep3e/okHE[40]
    SLICE_X13Y97         FDRE                                         r  ep3e/wirehold_reg[27]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[27][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep3b/wirehold_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.518ns (25.768%)  route 1.492ns (74.232%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[27][14]/C
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/reg_file_inst/regs_reg[27][14]/Q
                         net (fo=3, routed)           1.492     2.010    ep3b/ep_datain[14]
    SLICE_X9Y96          FDRE                                         r  ep3b/wirehold_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.521    -0.527    ep3b/okHE[40]
    SLICE_X9Y96          FDRE                                         r  ep3b/wirehold_reg[14]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[11][29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep2b/wirehold_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.005ns  (logic 0.518ns (25.840%)  route 1.487ns (74.160%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[11][29]/C
    SLICE_X14Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/reg_file_inst/regs_reg[11][29]/Q
                         net (fo=3, routed)           1.487     2.005    ep2b/ep_datain[29]
    SLICE_X14Y97         FDRE                                         r  ep2b/wirehold_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.522    -0.526    ep2b/okHE[40]
    SLICE_X14Y97         FDRE                                         r  ep2b/wirehold_reg[29]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[18][29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep32/wirehold_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.990ns  (logic 0.518ns (26.025%)  route 1.472ns (73.975%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[18][29]/C
    SLICE_X14Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/reg_file_inst/regs_reg[18][29]/Q
                         net (fo=3, routed)           1.472     1.990    ep32/ep_datain[29]
    SLICE_X12Y99         FDRE                                         r  ep32/wirehold_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.522    -0.526    ep32/okHE[40]
    SLICE_X12Y99         FDRE                                         r  ep32/wirehold_reg[29]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[2][30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep22/wirehold_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 0.518ns (26.142%)  route 1.463ns (73.858%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[2][30]/C
    SLICE_X8Y101         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu_unit/reg_file_inst/regs_reg[2][30]/Q
                         net (fo=3, routed)           1.463     1.981    ep22/ep_datain[30]
    SLICE_X7Y100         FDRE                                         r  ep22/wirehold_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903     2.391 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.162     3.553    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -3.770 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630    -2.140    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.049 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        1.591    -0.458    ep22/okHE[40]
    SLICE_X7Y100         FDRE                                         r  ep22/wirehold_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[15][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep2f/wirehold_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.189%)  route 0.117ns (47.811%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[15][8]/C
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu_unit/reg_file_inst/regs_reg[15][8]/Q
                         net (fo=3, routed)           0.117     0.245    ep2f/ep_datain[8]
    SLICE_X44Y80         FDRE                                         r  ep2f/wirehold_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.826     0.656    ep2f/okHE[40]
    SLICE_X44Y80         FDRE                                         r  ep2f/wirehold_reg[8]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[29][21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep3d/wirehold_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.408%)  route 0.105ns (42.592%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[29][21]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/reg_file_inst/regs_reg[29][21]/Q
                         net (fo=3, routed)           0.105     0.246    ep3d/ep_datain[21]
    SLICE_X35Y100        FDRE                                         r  ep3d/wirehold_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.838     0.668    ep3d/okHE[40]
    SLICE_X35Y100        FDRE                                         r  ep3d/wirehold_reg[21]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[4][30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep24/wirehold_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[4][30]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/reg_file_inst/regs_reg[4][30]/Q
                         net (fo=3, routed)           0.108     0.249    ep24/ep_datain[30]
    SLICE_X3Y101         FDRE                                         r  ep24/wirehold_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.873     0.704    ep24/okHE[40]
    SLICE_X3Y101         FDRE                                         r  ep24/wirehold_reg[30]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[6][30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep26/wirehold_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.350%)  route 0.109ns (43.650%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[6][30]/C
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/reg_file_inst/regs_reg[6][30]/Q
                         net (fo=3, routed)           0.109     0.250    ep26/ep_datain[30]
    SLICE_X7Y101         FDRE                                         r  ep26/wirehold_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.870     0.701    ep26/okHE[40]
    SLICE_X7Y101         FDRE                                         r  ep26/wirehold_reg[30]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[8][31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep28/wirehold_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.042%)  route 0.123ns (48.958%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[8][31]/C
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu_unit/reg_file_inst/regs_reg[8][31]/Q
                         net (fo=3, routed)           0.123     0.251    ep28/ep_datain[31]
    SLICE_X31Y98         FDRE                                         r  ep28/wirehold_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.841     0.671    ep28/okHE[40]
    SLICE_X31Y98         FDRE                                         r  ep28/wirehold_reg[31]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[27][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep3b/wirehold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[27][5]/C
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/reg_file_inst/regs_reg[27][5]/Q
                         net (fo=3, routed)           0.110     0.251    ep3b/ep_datain[5]
    SLICE_X13Y96         FDRE                                         r  ep3b/wirehold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.844     0.674    ep3b/okHE[40]
    SLICE_X13Y96         FDRE                                         r  ep3b/wirehold_reg[5]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[28][18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep3c/wirehold_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[28][18]/C
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/reg_file_inst/regs_reg[28][18]/Q
                         net (fo=3, routed)           0.110     0.251    ep3c/ep_datain[18]
    SLICE_X44Y85         FDRE                                         r  ep3c/wirehold_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.831     0.661    ep3c/okHE[40]
    SLICE_X44Y85         FDRE                                         r  ep3c/wirehold_reg[18]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[8][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep28/wirehold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.105%)  route 0.110ns (43.895%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[8][7]/C
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/reg_file_inst/regs_reg[8][7]/Q
                         net (fo=3, routed)           0.110     0.251    ep28/ep_datain[7]
    SLICE_X3Y98          FDRE                                         r  ep28/wirehold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.876     0.706    ep28/okHE[40]
    SLICE_X3Y98          FDRE                                         r  ep28/wirehold_reg[7]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[30][30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep3e/wirehold_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.105%)  route 0.110ns (43.895%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[30][30]/C
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_unit/reg_file_inst/regs_reg[30][30]/Q
                         net (fo=3, routed)           0.110     0.251    ep3e/ep_datain[30]
    SLICE_X7Y102         FDRE                                         r  ep3e/wirehold_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.870     0.701    ep3e/okHE[40]
    SLICE_X7Y102         FDRE                                         r  ep3e/wirehold_reg[30]/C

Slack:                    inf
  Source:                 cpu_unit/reg_file_inst/regs_reg[31][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ep3f/wirehold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.857%)  route 0.124ns (49.143%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE                         0.000     0.000 r  cpu_unit/reg_file_inst/regs_reg[31][6]/C
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu_unit/reg_file_inst/regs_reg[31][6]/Q
                         net (fo=3, routed)           0.124     0.252    ep3f/ep_datain[6]
    SLICE_X39Y78         FDRE                                         r  ep3f/wirehold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    okHI/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    okHI/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  okHI/mmcm0_bufg/O
                         net (fo=1937, routed)        0.826     0.656    ep3f/okHE[40]
    SLICE_X39Y78         FDRE                                         r  ep3f/wirehold_reg[6]/C





