# Reconfigurable-AV

Additional Material for the Reconfigurable AV paper.

## Goal

Study the viability of leveraging reconfigurable hardware to implement an updatable AV with no performance overhead.

## Authors

Msc. [Marcus Botacin](www.inf.ufpr.br/mfbotacin), under supervision of [Prof. Dr. Paulo Lício de Geus](https://www.lasca.ic.unicamp.br/paulo/) -- [Institute of Computing](https://www.ic.unicamp.br/home) - [University of Campinas](https://www.unicamp.br/unicamp/), [Prof. Dr. André Grégio](https://sites.google.com/site/argregio/) -- [Department of Informatics](http://web.inf.ufpr.br/dinf/) - [Federal University of Paraná](http://www.ufpr.br/portalufpr/) and [Prof. Dr. Marco Zanata](https://web.inf.ufpr.br/mazalves/) -- [Department of Informatics](http://web.inf.ufpr.br/dinf/) - [Federal University of Paraná](http://www.ufpr.br/portalufpr/) (+Collaborators).

## Repository Organization

* **Classifiers**: Multiple implementations of classifiers using distinct configurations (register-based).
* **Memory**:  Implementation of a RAM memory to load data into classifier's registers.

## Paper

* **[RecoSoC 2019](https://www.recosoc.org)**: The AV says: Your Hardware definitions were updated! -- Marcus Botacin, Lucas Galante, Fabricio Ceschin, Paulo Cesar Santos, Luigi Carro, Paulo Lício de Geus, André Grégio, Marco Zanata -- RecoSoC 2019.
