--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 573 paths analyzed, 41 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.191ns.
--------------------------------------------------------------------------------
Slack:                  15.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_18 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_18 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18
    SLICE_X15Y36.B4      net (fanout=3)        0.576   M_numbersDisplay_sel[2]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.C4      net (fanout=19)       1.043   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.382ns logic, 2.774ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_18 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_18 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18
    SLICE_X15Y36.B4      net (fanout=3)        0.576   M_numbersDisplay_sel[2]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.A5      net (fanout=19)       0.960   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.382ns logic, 2.691ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_14 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.291 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_14 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14
    SLICE_X15Y36.B3      net (fanout=2)        0.564   numbersDisplay/ctr/M_ctr_q[14]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.C4      net (fanout=19)       1.043   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (1.287ns logic, 2.762ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_17 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_17 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17
    SLICE_X15Y36.B5      net (fanout=3)        0.458   M_numbersDisplay_sel[1]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.C4      net (fanout=19)       1.043   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.382ns logic, 2.656ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_18 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.037ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_18 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18
    SLICE_X15Y36.B4      net (fanout=3)        0.576   M_numbersDisplay_sel[2]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.B5      net (fanout=19)       0.924   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.037ns (1.382ns logic, 2.655ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_15 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.291 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_15 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/M_ctr_q_15
    SLICE_X15Y36.B1      net (fanout=2)        0.531   numbersDisplay/ctr/M_ctr_q[15]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.C4      net (fanout=19)       1.043   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (1.287ns logic, 2.729ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.291 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X13Y34.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X13Y34.A       Tilo                  0.259   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B5      net (fanout=1)        0.653   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.C4      net (fanout=19)       1.043   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.287ns logic, 2.689ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_14 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.291 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_14 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14
    SLICE_X15Y36.B3      net (fanout=2)        0.564   numbersDisplay/ctr/M_ctr_q[14]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.A5      net (fanout=19)       0.960   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (1.287ns logic, 2.679ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_18 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_18 to numbersDisplay/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18
    SLICE_X15Y36.B4      net (fanout=3)        0.576   M_numbersDisplay_sel[2]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X15Y35.C4      net (fanout=19)       0.807   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X15Y35.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_13_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.416ns logic, 2.538ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y32.B4      net (fanout=1)        1.729   M_reset_cond_out
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.C4      net (fanout=19)       1.043   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.123ns logic, 2.772ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  16.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_17 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_17 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17
    SLICE_X15Y36.B5      net (fanout=3)        0.458   M_numbersDisplay_sel[1]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.A5      net (fanout=19)       0.960   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (1.382ns logic, 2.573ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  16.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_15 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.291 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_15 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/M_ctr_q_15
    SLICE_X15Y36.B1      net (fanout=2)        0.531   numbersDisplay/ctr/M_ctr_q[15]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.A5      net (fanout=19)       0.960   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.287ns logic, 2.646ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_14 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.291 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_14 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14
    SLICE_X15Y36.B3      net (fanout=2)        0.564   numbersDisplay/ctr/M_ctr_q[14]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.B5      net (fanout=19)       0.924   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (1.287ns logic, 2.643ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_16 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_16 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.AQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16
    SLICE_X15Y36.B6      net (fanout=3)        0.366   M_numbersDisplay_sel[0]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.C4      net (fanout=19)       1.043   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.382ns logic, 2.564ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_6 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.291 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_6 to numbersDisplay/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_6
    SLICE_X13Y34.A1      net (fanout=2)        0.937   numbersDisplay/ctr/M_ctr_q[6]
    SLICE_X13Y34.A       Tilo                  0.259   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B5      net (fanout=1)        0.653   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.C4      net (fanout=19)       1.043   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (1.287ns logic, 2.633ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_18 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_18 to numbersDisplay/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18
    SLICE_X15Y36.B4      net (fanout=3)        0.576   M_numbersDisplay_sel[2]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X15Y35.D4      net (fanout=19)       0.777   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X15Y35.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (1.416ns logic, 2.508ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_17 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_17 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17
    SLICE_X15Y36.B5      net (fanout=3)        0.458   M_numbersDisplay_sel[1]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.B5      net (fanout=19)       0.924   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.382ns logic, 2.537ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_15 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.291 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_15 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/M_ctr_q_15
    SLICE_X15Y36.B1      net (fanout=2)        0.531   numbersDisplay/ctr/M_ctr_q[15]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.B5      net (fanout=19)       0.924   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (1.287ns logic, 2.610ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.291 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X13Y34.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X13Y34.A       Tilo                  0.259   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B5      net (fanout=1)        0.653   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.A5      net (fanout=19)       0.960   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.287ns logic, 2.606ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_18 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.292 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_18 to numbersDisplay/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18
    SLICE_X15Y36.B4      net (fanout=3)        0.576   M_numbersDisplay_sel[2]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X15Y36.A5      net (fanout=19)       0.726   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X15Y36.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/M_ctr_q_15_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.416ns logic, 2.457ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_18 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_18 to numbersDisplay/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18
    SLICE_X15Y36.B4      net (fanout=3)        0.576   M_numbersDisplay_sel[2]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X15Y35.B5      net (fanout=19)       0.722   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X15Y35.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_12_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (1.416ns logic, 2.453ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_18 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_18 to numbersDisplay/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_18
    SLICE_X15Y36.B4      net (fanout=3)        0.576   M_numbersDisplay_sel[2]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X15Y35.A5      net (fanout=19)       0.717   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X15Y35.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.416ns logic, 2.448ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_11 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.291 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_11 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_11
    SLICE_X13Y34.A2      net (fanout=2)        0.993   numbersDisplay/ctr/M_ctr_q[11]
    SLICE_X13Y34.A       Tilo                  0.259   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B5      net (fanout=1)        0.653   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.B5      net (fanout=19)       0.924   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.287ns logic, 2.570ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y32.B4      net (fanout=1)        1.729   M_reset_cond_out
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.A5      net (fanout=19)       0.960   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.123ns logic, 2.689ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_16 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_16 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.AQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16
    SLICE_X15Y36.B6      net (fanout=3)        0.366   M_numbersDisplay_sel[0]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.A5      net (fanout=19)       0.960   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.382ns logic, 2.481ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_6 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.291 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_6 to numbersDisplay/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[6]
                                                       numbersDisplay/ctr/M_ctr_q_6
    SLICE_X13Y34.A1      net (fanout=2)        0.937   numbersDisplay/ctr/M_ctr_q[6]
    SLICE_X13Y34.A       Tilo                  0.259   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B5      net (fanout=1)        0.653   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_02
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.A5      net (fanout=19)       0.960   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (1.287ns logic, 2.550ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_17 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.294 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_17 to numbersDisplay/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17
    SLICE_X15Y36.B5      net (fanout=3)        0.458   M_numbersDisplay_sel[1]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X15Y35.C4      net (fanout=19)       0.807   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X15Y35.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_13_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (1.416ns logic, 2.420ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_14 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_14 to numbersDisplay/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_14
    SLICE_X15Y36.B3      net (fanout=2)        0.564   numbersDisplay/ctr/M_ctr_q[14]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X15Y35.C4      net (fanout=19)       0.807   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X15Y35.CLK     Tas                   0.373   numbersDisplay/ctr/M_ctr_q[14]
                                                       numbersDisplay/ctr/M_ctr_q_13_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.321ns logic, 2.526ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.683 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y32.B4      net (fanout=1)        1.729   M_reset_cond_out
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.B5      net (fanout=19)       0.924   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.123ns logic, 2.653ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  16.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               numbersDisplay/ctr/M_ctr_q_16 (FF)
  Destination:          numbersDisplay/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: numbersDisplay/ctr/M_ctr_q_16 to numbersDisplay/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.AQ      Tcko                  0.525   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_16
    SLICE_X15Y36.B6      net (fanout=3)        0.366   M_numbersDisplay_sel[0]
    SLICE_X15Y36.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[15]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B1      net (fanout=1)        1.155   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_01
    SLICE_X15Y32.B       Tilo                  0.259   numbersDisplay/ctr/M_ctr_q[2]
                                                       numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_04
    SLICE_X16Y36.B5      net (fanout=19)       0.924   numbersDisplay/ctr/GND_19_o_GND_19_o_equal_2_o_0
    SLICE_X16Y36.CLK     Tas                   0.339   M_numbersDisplay_sel[2]
                                                       numbersDisplay/ctr/M_ctr_q_17_rstpot
                                                       numbersDisplay/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (1.382ns logic, 2.445ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_numbersDisplay_sel[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_numbersDisplay_sel[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_numbersDisplay_sel[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[2]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[6]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X15Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[6]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X15Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[6]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X15Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[6]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X15Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[10]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[10]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[10]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[10]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[14]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[14]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[14]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[14]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: numbersDisplay/ctr/M_ctr_q[15]/CLK
  Logical resource: numbersDisplay/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X15Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.191|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 573 paths, 0 nets, and 96 connections

Design statistics:
   Minimum period:   4.191ns{1}   (Maximum frequency: 238.607MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 01 15:06:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



