5 16 fd81 3 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (enum1.2.vcd) 2 -o (enum1.2.cdd) 2 -v (enum1.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 enum1.2.v 1 20 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 A 1 3 e000f 1 0 15 0 16 17 0 0 0 0 0 0
1 B 2 3 e0012 1 0 15 0 16 17 1 0 0 0 0 0
1 C 3 3 e0015 1 0 15 0 16 17 2 0 0 0 0 0
1 foo 4 3 1070018 1 0 15 0 16 17 0 ffff 0 0 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 enum1.2.v 5 9 1 
2 2 6 6 6 70007 0 1 1000 0 0 16 1 B
2 3 6 6 6 10003 0 1 1410 0 0 16 1 foo
2 4 6 6 6 10007 1 37 1a 2 3
2 5 7 7 7 20003 1 0 1008 0 0 32 48 a 0
2 6 7 7 7 10003 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 8 8 8 70007 0 1 1000 0 0 16 1 A
2 8 8 8 8 10003 0 1 1410 0 0 16 1 foo
2 9 8 8 8 10007 1 37 16 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$1 "main.u$1" 0 enum1.2.v 11 18 1 
