;redcode
;assert 1
	SPL 0, <402
	CMP -227, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @27, 600
	MOV -1, <-20
	SPL 502, <50
	MOV -7, <-20
	SPL 502, <50
	SUB @27, 600
	CMP -23, 100
	SUB -23, 100
	SUB -3, <300
	SUB -3, <300
	SUB 607, <20
	MOV 1, <-1
	MOV 1, <-1
	MOV -1, <-20
	SUB @121, 103
	MOV 1, <-1
	MOV -1, <-20
	MOV -1, <-20
	DJN -71, @-20
	SUB @0, @2
	SLT 121, 6
	DJN -1, @-20
	SLT 320, @-10
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	ADD 210, 60
	DJN -1, @-20
	SUB @121, 103
	MOV 1, <-1
	SUB 12, @12
	SUB @0, @2
	SPL 0, <-400
	ADD 210, 80
	SUB @0, @2
	ADD 210, 60
	MOV -1, <-20
	ADD 730, 9
	JMN @12, #200
	ADD 210, 60
	SUB @0, @2
	SUB @121, 106
	MOV -7, <-20
	SUB #272, @200
	CMP -227, <-120
	JMP @72, #200
	MOV -7, <-20
	MOV -7, <-20
