Vivado Simulator 2019.1
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 7 DATA_CTL_B0 = f DATA_CTL_B1 = 0
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =          12 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           3
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: testbench.cpu.mig_gen.gen_mig.ddrc.MCB_inst.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
LEON/GRLIB Xilinx KC705 Demonstration design
GRLIB Version 2022.4.0, build 4280
Target technology: kintex7   , memory library: kintex7   
i2cmst5: AMBA Wrapper for OC I2C-master rev 3, irq 4
rgmii4: RGMII rev 1, irq 11
greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 3
clkgen_virtex7: virtex-7 sdram/pci clock generator, version 1
clkgen_virtex7: Frequency 100000 KHz, DCM divisor 16/8
ahbjtag AHB Debug JTAG rev 2
ahbuart0: AHB Debug UART rev 0
testmod2: Test report module
gptimer8: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 8
irqmp: Multi-processor Interrupt Controller rev 4, #cpu 1, eirq 12
apbuart6: Generic UART rev 1, fifo 8, irq 2, scaler bits 12
dsu5_0: LEON5 Debug support unit + AHB Trace Buffer, 4 kbytes
leon5sys: LEON5 subsystem with 1 cores
leon5sys: ---------------------------------------------------
leon5sys:   Debug masters:
leon5sys:       0 ext#0  AHB Debug UART                  
leon5sys:       1 ext#1  JTAG Debug Link                 
leon5sys:       2 ext#2  EDCL master interface           
leon5sys:   CPU bus masters:
leon5sys:       0 int    LEON5 SPARC V8 Processor        
leon5sys:       1 ext#1  GR Ethernet MAC                 
leon5sys:       2 int    LEON5 Debug Support Unit        
leon5sys:   CPU bus slaves:
leon5sys:       0 int    AHB/APB Bridge                  
leon5sys:       1 ext#0  LEON2 Memory Controller         
leon5sys:       2 ext#1  Xilinx MIG Controller           
leon5sys:       3 ext#2  Test report module              
leon5sys:   APB bus slaves:
leon5sys:       0 int    Generic UART                    
leon5sys:       1 int    Multi-processor Interrupt Ctrl. 
leon5sys:       2 int    Modular Timer Unit              
leon5sys:       3 ext#0  AHB Debug UART                  
leon5sys:       4 ext#1  LEON2 Memory Controller         
leon5sys:       5 ext#2  Xilinx MIG Controller           
leon5sys:       6 ext#3  GR Ethernet MAC                 
leon5sys:       7 ext#4  Gaisler RGMII Interface         
leon5sys:       8 ext#5  AMBA Wrapper for OC I2C-master  
leon5sys: ---------------------------------------------------
leon5sys:   Memory map:
leon5sys:     0x00000000-0x1fffffff LEON2 Memory Controller         
leon5sys:     0x20000000-0x200fffff Test report module              
leon5sys:     0x20100000-0x3fffffff Unmapped AHB space
leon5sys:     0x40000000-0x7fffffff Xilinx MIG Controller           
leon5sys:     0x80000000-0x800fffff AHB/APB Bridge                  
leon5sys:       0x80000000-0x800000ff LEON2 Memory Controller         
leon5sys:       0x80000100-0x800001ff Generic UART                    
leon5sys:       0x80000200-0x800002ff Multi-processor Interrupt Ctrl. 
leon5sys:       0x80000300-0x800003ff Modular Timer Unit              
leon5sys:       0x80000400-0x800004ff Xilinx MIG Controller           
leon5sys:       0x80000500-0x800006ff Unmapped APB space
leon5sys:       0x80000700-0x800007ff AHB Debug UART                  
leon5sys:       0x80000800-0x800008ff Unmapped APB space
leon5sys:       0x80000900-0x800009ff AMBA Wrapper for OC I2C-master  
leon5sys:       0x80000a00-0x80000fff Unmapped APB space
leon5sys:       0x80001000-0x80001fff Gaisler RGMII Interface         
leon5sys:       0x80002000-0x800bffff Unmapped APB space
leon5sys:       0x800c0000-0x800fffff GR Ethernet MAC                 
leon5sys:     0x80100000-0xffffefff Unmapped AHB space
leon5sys:     0xfffff000-0xffffffff Plug'n'play table
leon5sys: ---------------------------------------------------
Warning: RESETn not asserted on power-up
Time: 1 us  Iteration: 0  Process: /testbench/gen_mem_model/ddr3mem/u1/initp  File: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr3ram.vhd
