// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "05/29/2020 21:26:22"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	\OUTPUT ,
	CLK,
	\INPUT ,
	r0,
	r1,
	r2,
	r3);
output 	[15:0] \OUTPUT ;
input 	CLK;
input 	[15:0] \INPUT ;
output 	[15:0] r0;
output 	[15:0] r1;
output 	[15:0] r2;
output 	[15:0] r3;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \OUTPUT[15]~output_o ;
wire \OUTPUT[14]~output_o ;
wire \OUTPUT[13]~output_o ;
wire \OUTPUT[12]~output_o ;
wire \OUTPUT[11]~output_o ;
wire \OUTPUT[10]~output_o ;
wire \OUTPUT[9]~output_o ;
wire \OUTPUT[8]~output_o ;
wire \OUTPUT[7]~output_o ;
wire \OUTPUT[6]~output_o ;
wire \OUTPUT[5]~output_o ;
wire \OUTPUT[4]~output_o ;
wire \OUTPUT[3]~output_o ;
wire \OUTPUT[2]~output_o ;
wire \OUTPUT[1]~output_o ;
wire \OUTPUT[0]~output_o ;
wire \r0[15]~output_o ;
wire \r0[14]~output_o ;
wire \r0[13]~output_o ;
wire \r0[12]~output_o ;
wire \r0[11]~output_o ;
wire \r0[10]~output_o ;
wire \r0[9]~output_o ;
wire \r0[8]~output_o ;
wire \r0[7]~output_o ;
wire \r0[6]~output_o ;
wire \r0[5]~output_o ;
wire \r0[4]~output_o ;
wire \r0[3]~output_o ;
wire \r0[2]~output_o ;
wire \r0[1]~output_o ;
wire \r0[0]~output_o ;
wire \r1[15]~output_o ;
wire \r1[14]~output_o ;
wire \r1[13]~output_o ;
wire \r1[12]~output_o ;
wire \r1[11]~output_o ;
wire \r1[10]~output_o ;
wire \r1[9]~output_o ;
wire \r1[8]~output_o ;
wire \r1[7]~output_o ;
wire \r1[6]~output_o ;
wire \r1[5]~output_o ;
wire \r1[4]~output_o ;
wire \r1[3]~output_o ;
wire \r1[2]~output_o ;
wire \r1[1]~output_o ;
wire \r1[0]~output_o ;
wire \r2[15]~output_o ;
wire \r2[14]~output_o ;
wire \r2[13]~output_o ;
wire \r2[12]~output_o ;
wire \r2[11]~output_o ;
wire \r2[10]~output_o ;
wire \r2[9]~output_o ;
wire \r2[8]~output_o ;
wire \r2[7]~output_o ;
wire \r2[6]~output_o ;
wire \r2[5]~output_o ;
wire \r2[4]~output_o ;
wire \r2[3]~output_o ;
wire \r2[2]~output_o ;
wire \r2[1]~output_o ;
wire \r2[0]~output_o ;
wire \r3[15]~output_o ;
wire \r3[14]~output_o ;
wire \r3[13]~output_o ;
wire \r3[12]~output_o ;
wire \r3[11]~output_o ;
wire \r3[10]~output_o ;
wire \r3[9]~output_o ;
wire \r3[8]~output_o ;
wire \r3[7]~output_o ;
wire \r3[6]~output_o ;
wire \r3[5]~output_o ;
wire \r3[4]~output_o ;
wire \r3[3]~output_o ;
wire \r3[2]~output_o ;
wire \r3[1]~output_o ;
wire \r3[0]~output_o ;
wire \CLK~input_o ;
wire \inst4|jmp~0_combout ;
wire \inst4|sel_mux_din_reg~0_combout ;
wire \inst4|comb~0_combout ;
wire \inst1|inst2|NS[0]~1_combout ;
wire \inst1|inst|inst3~q ;
wire \inst4|sel_mux_din_ram~0_combout ;
wire \inst4|wrenram~0_combout ;
wire \inst4|sel_mux_lds~combout ;
wire \inst3|inst1~0_combout ;
wire \inst3|inst|inst|out[15]~9_combout ;
wire \inst3|inst6|Add9~1_sumout ;
wire \inst3|inst6|mul1~0_combout ;
wire \inst3|inst6|Add7~10 ;
wire \inst3|inst6|Add7~5_sumout ;
wire \inst3|inst6|mul0~1_combout ;
wire \inst3|inst6|Add7~9_sumout ;
wire \inst3|inst6|Add14~58 ;
wire \inst3|inst6|Add14~59 ;
wire \inst3|inst6|Add14~54 ;
wire \inst3|inst6|Add14~55 ;
wire \inst3|inst6|Add14~49_sumout ;
wire \inst3|inst|inst|out[4]~0_combout ;
wire \inst3|inst|inst|out[3]~10_combout ;
wire \inst3|inst|inst|out[1]~2_combout ;
wire \inst3|inst|inst|out[0]~3_combout ;
wire \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst4|sel_mux_adr_ram~0_combout ;
wire \inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst3|inst6|Add9~2 ;
wire \inst3|inst6|Add9~45_sumout ;
wire \inst3|inst6|Add7~6 ;
wire \inst3|inst6|Add7~2 ;
wire \inst3|inst6|Add7~53_sumout ;
wire \inst9|auto_generated|op_1~62 ;
wire \inst9|auto_generated|op_1~58 ;
wire \inst9|auto_generated|op_1~53_sumout ;
wire \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~54 ;
wire \inst9|auto_generated|op_1~49_sumout ;
wire \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst3|out[5]~11_combout ;
wire \inst3|inst6|mul0~5_combout ;
wire \inst3|inst6|mul0~0_combout ;
wire \inst3|inst6|Add14~50 ;
wire \inst3|inst6|Add14~51 ;
wire \inst3|inst6|Add14~46 ;
wire \inst3|inst6|Add14~47 ;
wire \inst3|inst6|Add14~101_sumout ;
wire \inst3|inst6|Add14~41_sumout ;
wire \inst9|auto_generated|op_1~50 ;
wire \inst9|auto_generated|op_1~2 ;
wire \inst9|auto_generated|op_1~5_sumout ;
wire \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst2|out[5]~10_combout ;
wire \inst3|inst|inst2|out[4]~11_combout ;
wire \inst3|inst|inst2|out[2]~13_combout ;
wire \inst3|inst6|Add4~62 ;
wire \inst3|inst6|Add4~58 ;
wire \inst3|inst6|Add4~54 ;
wire \inst3|inst6|Add4~50 ;
wire \inst3|inst6|Add4~46 ;
wire \inst3|inst6|Add4~41_sumout ;
wire \inst3|inst6|Add5~62 ;
wire \inst3|inst6|Add5~58 ;
wire \inst3|inst6|Add5~54 ;
wire \inst3|inst6|Add5~50 ;
wire \inst3|inst6|Add5~46 ;
wire \inst3|inst6|Add5~41_sumout ;
wire \inst3|inst6|Add3~62 ;
wire \inst3|inst6|Add3~58 ;
wire \inst3|inst6|Add3~54 ;
wire \inst3|inst6|Add3~50 ;
wire \inst3|inst6|Add3~46 ;
wire \inst3|inst6|Add3~41_sumout ;
wire \inst3|inst6|Add3~45_sumout ;
wire \inst3|inst6|Add3~49_sumout ;
wire \inst3|inst6|Add3~53_sumout ;
wire \inst3|inst6|Add3~57_sumout ;
wire \inst3|inst6|Add3~61_sumout ;
wire \inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~61_sumout ;
wire \inst3|inst|inst2|out[14]~1_combout ;
wire \inst3|inst|inst2|out[13]~2_combout ;
wire \inst3|inst6|Add16~2 ;
wire \inst3|inst6|Add16~17_sumout ;
wire \inst3|inst6|Add20~13_sumout ;
wire \inst3|inst6|Add13~30 ;
wire \inst3|inst6|Add13~26 ;
wire \inst3|inst6|Add13~22 ;
wire \inst3|inst6|Add13~18 ;
wire \inst3|inst6|Add13~13_sumout ;
wire \inst3|inst|inst3|out[6]~10_combout ;
wire \inst3|inst|inst3|out[7]~9_combout ;
wire \inst3|inst6|Add11~38 ;
wire \inst3|inst6|Add11~74 ;
wire \inst3|inst6|Add11~70 ;
wire \inst3|inst6|Add11~66 ;
wire \inst3|inst6|Add11~62 ;
wire \inst3|inst6|Add11~58 ;
wire \inst3|inst6|Add11~53_sumout ;
wire \inst3|inst6|Add16~1_sumout ;
wire \inst3|inst6|Add13~17_sumout ;
wire \inst3|inst6|Add11~57_sumout ;
wire \inst3|inst6|Add11~61_sumout ;
wire \inst3|inst6|Add13~21_sumout ;
wire \inst3|inst6|Add13~25_sumout ;
wire \inst3|inst6|Add13~29_sumout ;
wire \inst3|inst6|Add11~34 ;
wire \inst3|inst6|Add11~35 ;
wire \inst3|inst6|Add11~30 ;
wire \inst3|inst6|Add11~31 ;
wire \inst3|inst6|Add11~26 ;
wire \inst3|inst6|Add11~27 ;
wire \inst3|inst6|Add11~22 ;
wire \inst3|inst6|Add11~23 ;
wire \inst3|inst6|Add11~18 ;
wire \inst3|inst6|Add11~19 ;
wire \inst3|inst6|Add11~13_sumout ;
wire \inst3|inst|inst3|out[8]~8_combout ;
wire \inst3|inst|inst3|out[9]~7_combout ;
wire \inst3|inst6|Add9~46 ;
wire \inst3|inst6|Add9~42 ;
wire \inst3|inst6|Add9~38 ;
wire \inst3|inst6|Add9~34 ;
wire \inst3|inst6|Add9~30 ;
wire \inst3|inst6|Add9~26 ;
wire \inst3|inst6|Add9~22 ;
wire \inst3|inst6|Add9~17_sumout ;
wire \inst3|inst|inst3|out[10]~6_combout ;
wire \inst3|inst|inst3|out[11]~5_combout ;
wire \inst3|inst6|Add7~54 ;
wire \inst3|inst6|Add7~50 ;
wire \inst3|inst6|Add7~46 ;
wire \inst3|inst6|Add7~42 ;
wire \inst3|inst6|Add7~38 ;
wire \inst3|inst6|Add7~34 ;
wire \inst3|inst6|Add7~30 ;
wire \inst3|inst6|Add7~25_sumout ;
wire \inst3|inst|inst3|out[12]~4_combout ;
wire \inst3|inst6|Add14~130 ;
wire \inst3|inst6|Add14~126 ;
wire \inst3|inst6|Add14~122 ;
wire \inst3|inst6|Add14~117_sumout ;
wire \inst3|inst6|Add9~21_sumout ;
wire \inst3|inst6|Add7~29_sumout ;
wire \inst3|inst6|Add14~121_sumout ;
wire \inst3|inst6|Add9~25_sumout ;
wire \inst3|inst6|Add7~33_sumout ;
wire \inst3|inst6|Add14~125_sumout ;
wire \inst3|inst6|Add9~29_sumout ;
wire \inst3|inst6|Add7~37_sumout ;
wire \inst3|inst6|Add14~129_sumout ;
wire \inst3|inst6|Add9~33_sumout ;
wire \inst3|inst6|Add7~41_sumout ;
wire \inst3|inst6|mul0~2_combout ;
wire \inst3|inst6|Add9~37_sumout ;
wire \inst3|inst6|Add7~45_sumout ;
wire \inst3|inst6|mul0~3_combout ;
wire \inst3|inst6|Add9~41_sumout ;
wire \inst3|inst6|Add7~49_sumout ;
wire \inst3|inst6|mul0~4_combout ;
wire \inst3|inst6|Add14~102 ;
wire \inst3|inst6|Add14~103 ;
wire \inst3|inst6|Add14~98 ;
wire \inst3|inst6|Add14~99 ;
wire \inst3|inst6|Add14~94 ;
wire \inst3|inst6|Add14~95 ;
wire \inst3|inst6|Add14~90 ;
wire \inst3|inst6|Add14~91 ;
wire \inst3|inst6|Add14~86 ;
wire \inst3|inst6|Add14~87 ;
wire \inst3|inst6|Add14~82 ;
wire \inst3|inst6|Add14~83 ;
wire \inst3|inst6|Add14~78 ;
wire \inst3|inst6|Add14~79 ;
wire \inst3|inst6|Add14~73_sumout ;
wire \inst3|inst6|Add11~17_sumout ;
wire \inst3|inst6|Add14~77_sumout ;
wire \inst3|inst6|Add11~21_sumout ;
wire \inst3|inst6|Add14~81_sumout ;
wire \inst3|inst6|Add14~85_sumout ;
wire \inst3|inst6|Add14~89_sumout ;
wire \inst3|inst6|Add14~93_sumout ;
wire \inst3|inst6|Add11~37_sumout ;
wire \inst3|inst6|Add14~97_sumout ;
wire \inst3|inst6|Add14~42 ;
wire \inst3|inst6|Add14~38 ;
wire \inst3|inst6|Add14~34 ;
wire \inst3|inst6|Add14~30 ;
wire \inst3|inst6|Add14~26 ;
wire \inst3|inst6|Add14~22 ;
wire \inst3|inst6|Add14~18 ;
wire \inst3|inst6|Add14~13_sumout ;
wire \inst3|inst|inst2|out[11]~4_combout ;
wire \inst3|inst|inst2|out[10]~5_combout ;
wire \inst3|inst|inst2|out[9]~6_combout ;
wire \inst3|inst|inst2|out[8]~7_combout ;
wire \inst3|inst|inst2|out[7]~8_combout ;
wire \inst3|inst|inst2|out[6]~9_combout ;
wire \inst3|inst6|Add4~42 ;
wire \inst3|inst6|Add4~38 ;
wire \inst3|inst6|Add4~34 ;
wire \inst3|inst6|Add4~30 ;
wire \inst3|inst6|Add4~26 ;
wire \inst3|inst6|Add4~22 ;
wire \inst3|inst6|Add4~18 ;
wire \inst3|inst6|Add4~13_sumout ;
wire \inst3|inst6|Add5~42 ;
wire \inst3|inst6|Add5~38 ;
wire \inst3|inst6|Add5~34 ;
wire \inst3|inst6|Add5~30 ;
wire \inst3|inst6|Add5~26 ;
wire \inst3|inst6|Add5~22 ;
wire \inst3|inst6|Add5~18 ;
wire \inst3|inst6|Add5~13_sumout ;
wire \inst3|inst6|Add3~42 ;
wire \inst3|inst6|Add3~38 ;
wire \inst3|inst6|Add3~34 ;
wire \inst3|inst6|Add3~30 ;
wire \inst3|inst6|Add3~26 ;
wire \inst3|inst6|Add3~22 ;
wire \inst3|inst6|Add3~18 ;
wire \inst3|inst6|Add3~13_sumout ;
wire \inst3|inst6|Add3~17_sumout ;
wire \inst3|inst6|Add3~21_sumout ;
wire \inst3|inst6|Add3~25_sumout ;
wire \inst3|inst6|Add3~29_sumout ;
wire \inst3|inst6|Add3~33_sumout ;
wire \inst3|inst6|Add3~37_sumout ;
wire \inst3|inst6|Add2~42 ;
wire \inst3|inst6|Add2~38 ;
wire \inst3|inst6|Add2~34 ;
wire \inst3|inst6|Add2~30 ;
wire \inst3|inst6|Add2~26 ;
wire \inst3|inst6|Add2~22 ;
wire \inst3|inst6|Add2~18 ;
wire \inst3|inst6|Add2~13_sumout ;
wire \inst3|inst6|Add0~66_cout ;
wire \inst3|inst6|Add0~62 ;
wire \inst3|inst6|Add0~58 ;
wire \inst3|inst6|Add0~54 ;
wire \inst3|inst6|Add0~50 ;
wire \inst3|inst6|Add0~46 ;
wire \inst3|inst6|Add0~42 ;
wire \inst3|inst6|Add0~38 ;
wire \inst3|inst6|Add0~34 ;
wire \inst3|inst6|Add0~30 ;
wire \inst3|inst6|Add0~26 ;
wire \inst3|inst6|Add0~22 ;
wire \inst3|inst6|Add0~18 ;
wire \inst3|inst6|Add0~13_sumout ;
wire \inst3|inst6|Selector5~0_combout ;
wire \inst3|inst6|Selector5~1_combout ;
wire \inst3|inst6|WideOr0~0_combout ;
wire \INPUT[12]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst1|r0~0_combout ;
wire \inst3|inst|inst2|out[12]~3_combout ;
wire \inst3|inst6|Add3~14 ;
wire \inst3|inst6|Add3~10 ;
wire \inst3|inst6|Add3~6 ;
wire \inst3|inst6|Add3~2 ;
wire \inst3|inst6|Add3~65_sumout ;
wire \inst3|inst|inst3|out[15]~1_combout ;
wire \inst3|inst6|Add3~1_sumout ;
wire \inst3|inst|inst3|out[14]~2_combout ;
wire \inst3|inst6|Add3~5_sumout ;
wire \inst3|inst|inst3|out[13]~3_combout ;
wire \inst3|inst6|Add3~9_sumout ;
wire \inst3|inst6|Add2~14 ;
wire \inst3|inst6|Add2~10 ;
wire \inst3|inst6|Add2~6 ;
wire \inst3|inst6|Add2~2 ;
wire \inst3|inst6|Add2~69_sumout ;
wire \inst3|inst6|Add0~14 ;
wire \inst3|inst6|Add0~10 ;
wire \inst3|inst6|Add0~6 ;
wire \inst3|inst6|Add0~2 ;
wire \inst3|inst6|Add0~69_sumout ;
wire \inst3|inst6|Selector0~0_combout ;
wire \inst3|inst6|Add16~18 ;
wire \inst3|inst6|Add16~14 ;
wire \inst3|inst6|Add16~10 ;
wire \inst3|inst6|Add16~6 ;
wire \inst3|inst6|Add16~21_sumout ;
wire \inst3|inst6|Add18~3_combout ;
wire \inst3|inst6|Add18~2_combout ;
wire \inst3|inst6|Add16~5_sumout ;
wire \inst3|inst6|Add18~0_combout ;
wire \inst3|inst6|Add18~1_combout ;
wire \inst3|inst6|Add16~13_sumout ;
wire \inst3|inst6|Add20~14 ;
wire \inst3|inst6|Add20~15 ;
wire \inst3|inst6|Add20~10 ;
wire \inst3|inst6|Add20~11 ;
wire \inst3|inst6|Add20~6 ;
wire \inst3|inst6|Add20~7 ;
wire \inst3|inst6|Add20~2 ;
wire \inst3|inst6|Add20~3 ;
wire \inst3|inst6|Add20~17_sumout ;
wire \inst3|inst6|Add13~14 ;
wire \inst3|inst6|Add13~10 ;
wire \inst3|inst6|Add13~6 ;
wire \inst3|inst6|Add13~2 ;
wire \inst3|inst6|Add13~33_sumout ;
wire \inst3|inst6|Add11~54 ;
wire \inst3|inst6|Add11~50 ;
wire \inst3|inst6|Add11~46 ;
wire \inst3|inst6|Add11~42 ;
wire \inst3|inst6|Add11~81_sumout ;
wire \inst3|inst6|Add20~1_sumout ;
wire \inst3|inst6|Add13~1_sumout ;
wire \inst3|inst6|Add11~41_sumout ;
wire \inst3|inst6|Add13~5_sumout ;
wire \inst3|inst6|Add11~45_sumout ;
wire \inst3|inst6|Add13~9_sumout ;
wire \inst3|inst6|Add11~49_sumout ;
wire \inst3|inst6|Add11~14 ;
wire \inst3|inst6|Add11~15 ;
wire \inst3|inst6|Add11~10 ;
wire \inst3|inst6|Add11~11 ;
wire \inst3|inst6|Add11~6 ;
wire \inst3|inst6|Add11~7 ;
wire \inst3|inst6|Add11~2 ;
wire \inst3|inst6|Add11~3 ;
wire \inst3|inst6|Add11~77_sumout ;
wire \inst3|inst6|Add9~18 ;
wire \inst3|inst6|Add9~14 ;
wire \inst3|inst6|Add9~10 ;
wire \inst3|inst6|Add9~6 ;
wire \inst3|inst6|Add9~49_sumout ;
wire \inst3|inst6|Add7~26 ;
wire \inst3|inst6|Add7~22 ;
wire \inst3|inst6|Add7~18 ;
wire \inst3|inst6|Add7~14 ;
wire \inst3|inst6|Add7~57_sumout ;
wire \inst3|inst6|Add14~118 ;
wire \inst3|inst6|Add14~114 ;
wire \inst3|inst6|Add14~110 ;
wire \inst3|inst6|Add14~106 ;
wire \inst3|inst6|Add14~141_sumout ;
wire \inst3|inst6|Add9~5_sumout ;
wire \inst3|inst6|Add7~13_sumout ;
wire \inst3|inst6|Add14~105_sumout ;
wire \inst3|inst6|Add9~9_sumout ;
wire \inst3|inst6|Add7~17_sumout ;
wire \inst3|inst6|Add14~109_sumout ;
wire \inst3|inst6|Add9~13_sumout ;
wire \inst3|inst6|Add7~21_sumout ;
wire \inst3|inst6|Add14~113_sumout ;
wire \inst3|inst6|Add14~74 ;
wire \inst3|inst6|Add14~75 ;
wire \inst3|inst6|Add14~70 ;
wire \inst3|inst6|Add14~71 ;
wire \inst3|inst6|Add14~66 ;
wire \inst3|inst6|Add14~67 ;
wire \inst3|inst6|Add14~62 ;
wire \inst3|inst6|Add14~63 ;
wire \inst3|inst6|Add14~137_sumout ;
wire \inst3|inst6|Add11~1_sumout ;
wire \inst3|inst6|Add14~61_sumout ;
wire \inst3|inst6|Add14~65_sumout ;
wire \inst3|inst6|Add14~69_sumout ;
wire \inst3|inst6|Add14~14 ;
wire \inst3|inst6|Add14~10 ;
wire \inst3|inst6|Add14~6 ;
wire \inst3|inst6|Add14~2 ;
wire \inst3|inst6|Add14~133_sumout ;
wire \inst3|inst6|Add5~14 ;
wire \inst3|inst6|Add5~10 ;
wire \inst3|inst6|Add5~6 ;
wire \inst3|inst6|Add5~2 ;
wire \inst3|inst6|Add5~65_sumout ;
wire \inst3|inst6|Add4~14 ;
wire \inst3|inst6|Add4~10 ;
wire \inst3|inst6|Add4~6 ;
wire \inst3|inst6|Add4~2 ;
wire \inst3|inst6|Add4~65_sumout ;
wire \inst3|inst6|Selector0~1_combout ;
wire \inst9|auto_generated|op_1~57_sumout ;
wire \inst3|inst6|carryen~0_combout ;
wire \inst3|inst6|carryen~1_combout ;
wire \inst3|inst6|Add2~66_cout ;
wire \inst3|inst6|Add2~62 ;
wire \inst3|inst6|Add2~58 ;
wire \inst3|inst6|Add2~54 ;
wire \inst3|inst6|Add2~50 ;
wire \inst3|inst6|Add2~46 ;
wire \inst3|inst6|Add2~41_sumout ;
wire \inst3|inst6|Add0~41_sumout ;
wire \inst3|inst6|Selector12~0_combout ;
wire \inst3|inst6|Selector12~1_combout ;
wire \INPUT[5]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[5]~11_combout ;
wire \inst19|Add0~2 ;
wire \inst19|Add0~5_sumout ;
wire \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst19|Add0~6 ;
wire \inst19|Add0~42 ;
wire \inst19|Add0~46 ;
wire \inst19|Add0~34 ;
wire \inst19|Add0~37_sumout ;
wire \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst19|Add0~53_sumout ;
wire \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst19|Add0~54 ;
wire \inst19|Add0~57_sumout ;
wire \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst19|Add0~58 ;
wire \inst19|Add0~49_sumout ;
wire \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst19|Add0~50 ;
wire \inst19|Add0~1_sumout ;
wire \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~1_sumout ;
wire \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst2|out[3]~12_combout ;
wire \inst3|inst6|Add4~49_sumout ;
wire \inst3|inst6|Add5~49_sumout ;
wire \inst3|inst6|Add2~49_sumout ;
wire \inst3|inst6|Add0~49_sumout ;
wire \inst3|inst6|Selector14~0_combout ;
wire \inst3|inst6|Selector14~1_combout ;
wire \INPUT[3]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst3|out[3]~13_combout ;
wire \inst3|inst6|Add7~1_sumout ;
wire \inst3|inst6|Add14~45_sumout ;
wire \inst3|inst6|Add4~45_sumout ;
wire \inst3|inst6|Add5~45_sumout ;
wire \inst3|inst6|Add2~45_sumout ;
wire \inst3|inst6|Add0~45_sumout ;
wire \inst3|inst6|Selector13~0_combout ;
wire \inst3|inst6|Selector13~1_combout ;
wire \INPUT[4]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst3|out[4]~12_combout ;
wire \inst3|inst6|Add16~9_sumout ;
wire \inst3|inst6|Add20~5_sumout ;
wire \inst3|inst6|Add11~5_sumout ;
wire \inst3|inst6|Add14~5_sumout ;
wire \inst3|inst6|Add4~5_sumout ;
wire \inst3|inst6|Add5~5_sumout ;
wire \inst3|inst6|Add2~5_sumout ;
wire \inst3|inst6|Add0~5_sumout ;
wire \inst3|inst6|Selector3~0_combout ;
wire \inst3|inst6|Selector3~1_combout ;
wire \INPUT[14]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[14]~5_combout ;
wire \inst3|inst|inst|out[12]~7_combout ;
wire \inst19|Add0~38 ;
wire \inst19|Add0~10 ;
wire \inst19|Add0~13_sumout ;
wire \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst19|Add0~14 ;
wire \inst19|Add0~21_sumout ;
wire \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst19|Add0~22 ;
wire \inst19|Add0~18 ;
wire \inst19|Add0~29_sumout ;
wire \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst19|Add0~30 ;
wire \inst19|Add0~25_sumout ;
wire \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~6 ;
wire \inst9|auto_generated|op_1~42 ;
wire \inst9|auto_generated|op_1~46 ;
wire \inst9|auto_generated|op_1~34 ;
wire \inst9|auto_generated|op_1~38 ;
wire \inst9|auto_generated|op_1~10 ;
wire \inst9|auto_generated|op_1~14 ;
wire \inst9|auto_generated|op_1~18 ;
wire \inst9|auto_generated|op_1~22 ;
wire \inst9|auto_generated|op_1~30 ;
wire \inst9|auto_generated|op_1~25_sumout ;
wire \inst9|auto_generated|op_1~29_sumout ;
wire \inst3|inst6|sel_mux_inp~1_combout ;
wire \inst3|inst1~1_combout ;
wire \inst3|inst1~2_combout ;
wire \inst3|inst|inst1|r3~0_combout ;
wire \inst3|inst|inst3|out[1]~15_combout ;
wire \inst3|inst6|Add11~73_sumout ;
wire \inst3|inst6|Add11~33_sumout ;
wire \inst3|inst6|Add14~33_sumout ;
wire \inst3|inst6|Add4~33_sumout ;
wire \inst3|inst6|Add5~33_sumout ;
wire \inst3|inst6|Add2~33_sumout ;
wire \inst3|inst6|Add0~33_sumout ;
wire \inst3|inst6|Selector10~0_combout ;
wire \inst3|inst6|Selector10~1_combout ;
wire \INPUT[7]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[7]~15_combout ;
wire \inst19|Add0~45_sumout ;
wire \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~45_sumout ;
wire \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst1|r2~0_combout ;
wire \inst3|inst|inst3|out[2]~14_combout ;
wire \inst3|inst6|Add11~69_sumout ;
wire \inst3|inst6|Add11~29_sumout ;
wire \inst3|inst6|Add14~29_sumout ;
wire \inst3|inst6|Add4~29_sumout ;
wire \inst3|inst6|Add5~29_sumout ;
wire \inst3|inst6|Add2~29_sumout ;
wire \inst3|inst6|Add0~29_sumout ;
wire \inst3|inst6|Selector9~0_combout ;
wire \inst3|inst6|Selector9~1_combout ;
wire \INPUT[8]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[8]~14_combout ;
wire \inst19|Add0~33_sumout ;
wire \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~33_sumout ;
wire \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst3|inst6|Add2~37_sumout ;
wire \inst3|inst6|Add0~37_sumout ;
wire \inst3|inst6|Selector11~0_combout ;
wire \inst3|inst6|Add14~37_sumout ;
wire \inst3|inst6|Add5~37_sumout ;
wire \inst3|inst6|Add4~37_sumout ;
wire \inst3|inst6|Selector11~1_combout ;
wire \INPUT[6]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[6]~8_combout ;
wire \inst19|Add0~41_sumout ;
wire \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~41_sumout ;
wire \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ;
wire \inst3|inst|inst1|r1~0_combout ;
wire \inst3|inst|inst3|out[0]~0_combout ;
wire \inst3|inst6|Add20~9_sumout ;
wire \inst3|inst6|Add11~9_sumout ;
wire \inst3|inst6|Add14~9_sumout ;
wire \inst3|inst6|Add4~9_sumout ;
wire \inst3|inst6|Add5~9_sumout ;
wire \inst3|inst6|Add2~9_sumout ;
wire \inst3|inst6|Add0~9_sumout ;
wire \inst3|inst6|Selector4~0_combout ;
wire \inst3|inst6|Selector4~1_combout ;
wire \INPUT[13]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[13]~6_combout ;
wire \inst19|Add0~17_sumout ;
wire \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~17_sumout ;
wire \inst9|auto_generated|op_1~21_sumout ;
wire \inst3|inst6|sel_mux_inp~0_combout ;
wire \inst3|inst6|Add0~61_sumout ;
wire \inst3|inst6|Add2~61_sumout ;
wire \inst3|inst6|Add4~61_sumout ;
wire \inst3|inst6|Add5~61_sumout ;
wire \inst3|inst6|Selector17~0_combout ;
wire \inst3|inst6|Selector17~1_combout ;
wire \inst3|inst6|Selector17~2_combout ;
wire \INPUT[0]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst2|out[0]~15_combout ;
wire \inst3|inst6|Add14~57_sumout ;
wire \inst3|inst6|Add4~57_sumout ;
wire \inst3|inst6|Add5~57_sumout ;
wire \inst3|inst6|Add2~57_sumout ;
wire \inst3|inst6|Add0~57_sumout ;
wire \inst3|inst6|Selector16~0_combout ;
wire \inst3|inst6|Selector16~1_combout ;
wire \INPUT[1]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst2|out[1]~14_combout ;
wire \inst3|inst6|Add11~65_sumout ;
wire \inst3|inst6|Add11~25_sumout ;
wire \inst3|inst6|Add14~25_sumout ;
wire \inst3|inst6|Add4~25_sumout ;
wire \inst3|inst6|Add5~25_sumout ;
wire \inst3|inst6|Add2~25_sumout ;
wire \inst3|inst6|Add0~25_sumout ;
wire \inst3|inst6|Selector8~0_combout ;
wire \inst3|inst6|Selector8~1_combout ;
wire \INPUT[9]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[9]~13_combout ;
wire \inst9|auto_generated|op_1~37_sumout ;
wire \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ;
wire \inst3|inst6|Selector15~0_combout ;
wire \inst3|inst6|Add14~21_sumout ;
wire \inst3|inst6|Add4~21_sumout ;
wire \inst3|inst6|Add5~21_sumout ;
wire \inst3|inst6|Add2~21_sumout ;
wire \inst3|inst6|Add0~21_sumout ;
wire \inst3|inst6|Selector7~0_combout ;
wire \inst3|inst6|Selector7~1_combout ;
wire \INPUT[10]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[10]~12_combout ;
wire \inst19|Add0~9_sumout ;
wire \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst9|auto_generated|op_1~9_sumout ;
wire \inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst3|inst6|sel_mux_inp~2_combout ;
wire \inst3|inst6|sel_mux_inp~combout ;
wire \inst3|inst6|Add14~17_sumout ;
wire \inst3|inst6|Add4~17_sumout ;
wire \inst3|inst6|Add5~17_sumout ;
wire \inst3|inst6|Add2~17_sumout ;
wire \inst3|inst6|Add0~17_sumout ;
wire \inst3|inst6|Selector6~0_combout ;
wire \inst3|inst6|Selector6~1_combout ;
wire \INPUT[11]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[11]~4_combout ;
wire \inst9|auto_generated|op_1~13_sumout ;
wire \inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst3|inst6|Add14~53_sumout ;
wire \inst3|inst6|Add4~53_sumout ;
wire \inst3|inst6|Add5~53_sumout ;
wire \inst3|inst6|Add2~53_sumout ;
wire \inst3|inst6|Add0~53_sumout ;
wire \inst3|inst6|Selector15~1_combout ;
wire \inst3|inst6|Selector15~2_combout ;
wire \INPUT[2]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst|out[2]~1_combout ;
wire \inst4|sel_mux_adr_rom~0_combout ;
wire \inst4|sel_mux_adr_rom~1_combout ;
wire \inst4|sel_mux_adr_rom~2_combout ;
wire \inst4|sel_mux_adr_rom~3_combout ;
wire \PC|auto_generated|counter_comb_bita0~sumout ;
wire \inst4|pc_sload~0_combout ;
wire \inst4|pc_cnt_en~0_combout ;
wire \PC|auto_generated|_~0_combout ;
wire \PC|auto_generated|_~1_combout ;
wire \PC|auto_generated|counter_comb_bita0~COUT ;
wire \PC|auto_generated|counter_comb_bita1~sumout ;
wire \PC|auto_generated|counter_comb_bita1~COUT ;
wire \PC|auto_generated|counter_comb_bita2~sumout ;
wire \PC|auto_generated|counter_comb_bita2~COUT ;
wire \PC|auto_generated|counter_comb_bita3~sumout ;
wire \PC|auto_generated|counter_comb_bita3~COUT ;
wire \PC|auto_generated|counter_comb_bita4~sumout ;
wire \PC|auto_generated|counter_comb_bita4~COUT ;
wire \PC|auto_generated|counter_comb_bita5~sumout ;
wire \PC|auto_generated|counter_comb_bita5~COUT ;
wire \PC|auto_generated|counter_comb_bita6~sumout ;
wire \PC|auto_generated|counter_comb_bita6~COUT ;
wire \PC|auto_generated|counter_comb_bita7~sumout ;
wire \PC|auto_generated|counter_comb_bita7~COUT ;
wire \PC|auto_generated|counter_comb_bita8~sumout ;
wire \PC|auto_generated|counter_comb_bita8~COUT ;
wire \PC|auto_generated|counter_comb_bita9~sumout ;
wire \PC|auto_generated|counter_comb_bita9~COUT ;
wire \PC|auto_generated|counter_comb_bita10~sumout ;
wire \inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst1|inst2|NS[1]~0_combout ;
wire \inst1|inst|inst2~q ;
wire \inst1|inst3|EXEC1~0_combout ;
wire \inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst3|inst6|Add14~1_sumout ;
wire \inst3|inst6|Add4~1_sumout ;
wire \inst3|inst6|Add5~1_sumout ;
wire \inst3|inst6|Add2~1_sumout ;
wire \inst3|inst6|Add0~1_sumout ;
wire \inst3|inst6|Selector2~0_combout ;
wire \inst3|inst6|Selector2~1_combout ;
wire \INPUT[15]~input_o ;
wire \inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst3|inst|inst2|out[15]~0_combout ;
wire \inst3|inst6|output_en~combout ;
wire [15:0] \inst3|inst|inst4|dffs ;
wire [10:0] \PC|auto_generated|counter_reg_bit ;
wire [15:0] \inst3|inst|inst5|dffs ;
wire [15:0] \inst3|inst|inst6|dffs ;
wire [15:0] \inst3|OUTPUT|dffs ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_b ;
wire [15:0] \inst3|inst|inst7|dffs ;
wire [15:0] \inst2|altsyncram_component|auto_generated|q_a ;
wire [0:0] \inst3|CARRY|dffs ;
wire [16:0] \inst3|inst6|alusum ;

wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_b [4] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [13] = \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [14] = \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [15] = \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [4] = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [5] = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [5] = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [10] = \inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [10] = \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [11] = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [13] = \inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [12] = \inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [15] = \inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [14] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [8] = \inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [8] = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [9] = \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [9] = \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [6] = \inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [11] = \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [7] = \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [12] = \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [7] = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [6] = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [3] = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [2] = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [1] = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [0] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [2] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|q_b [3] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \OUTPUT[15]~output (
	.i(\inst3|OUTPUT|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[15]~output .bus_hold = "false";
defparam \OUTPUT[15]~output .open_drain_output = "false";
defparam \OUTPUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[14]~output (
	.i(\inst3|OUTPUT|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[14]~output .bus_hold = "false";
defparam \OUTPUT[14]~output .open_drain_output = "false";
defparam \OUTPUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[13]~output (
	.i(\inst3|OUTPUT|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[13]~output .bus_hold = "false";
defparam \OUTPUT[13]~output .open_drain_output = "false";
defparam \OUTPUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[12]~output (
	.i(\inst3|OUTPUT|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[12]~output .bus_hold = "false";
defparam \OUTPUT[12]~output .open_drain_output = "false";
defparam \OUTPUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[11]~output (
	.i(\inst3|OUTPUT|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[11]~output .bus_hold = "false";
defparam \OUTPUT[11]~output .open_drain_output = "false";
defparam \OUTPUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[10]~output (
	.i(\inst3|OUTPUT|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[10]~output .bus_hold = "false";
defparam \OUTPUT[10]~output .open_drain_output = "false";
defparam \OUTPUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[9]~output (
	.i(\inst3|OUTPUT|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[9]~output .bus_hold = "false";
defparam \OUTPUT[9]~output .open_drain_output = "false";
defparam \OUTPUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[8]~output (
	.i(\inst3|OUTPUT|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[8]~output .bus_hold = "false";
defparam \OUTPUT[8]~output .open_drain_output = "false";
defparam \OUTPUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[7]~output (
	.i(\inst3|OUTPUT|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[7]~output .bus_hold = "false";
defparam \OUTPUT[7]~output .open_drain_output = "false";
defparam \OUTPUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[6]~output (
	.i(\inst3|OUTPUT|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[6]~output .bus_hold = "false";
defparam \OUTPUT[6]~output .open_drain_output = "false";
defparam \OUTPUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[5]~output (
	.i(\inst3|OUTPUT|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[5]~output .bus_hold = "false";
defparam \OUTPUT[5]~output .open_drain_output = "false";
defparam \OUTPUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[4]~output (
	.i(\inst3|OUTPUT|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[4]~output .bus_hold = "false";
defparam \OUTPUT[4]~output .open_drain_output = "false";
defparam \OUTPUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[3]~output (
	.i(\inst3|OUTPUT|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[3]~output .bus_hold = "false";
defparam \OUTPUT[3]~output .open_drain_output = "false";
defparam \OUTPUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[2]~output (
	.i(\inst3|OUTPUT|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[2]~output .bus_hold = "false";
defparam \OUTPUT[2]~output .open_drain_output = "false";
defparam \OUTPUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[1]~output (
	.i(\inst3|OUTPUT|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[1]~output .bus_hold = "false";
defparam \OUTPUT[1]~output .open_drain_output = "false";
defparam \OUTPUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \OUTPUT[0]~output (
	.i(\inst3|OUTPUT|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUTPUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUTPUT[0]~output .bus_hold = "false";
defparam \OUTPUT[0]~output .open_drain_output = "false";
defparam \OUTPUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[15]~output (
	.i(\inst3|inst|inst4|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[15]~output .bus_hold = "false";
defparam \r0[15]~output .open_drain_output = "false";
defparam \r0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[14]~output (
	.i(\inst3|inst|inst4|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[14]~output .bus_hold = "false";
defparam \r0[14]~output .open_drain_output = "false";
defparam \r0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[13]~output (
	.i(\inst3|inst|inst4|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[13]~output .bus_hold = "false";
defparam \r0[13]~output .open_drain_output = "false";
defparam \r0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[12]~output (
	.i(\inst3|inst|inst4|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[12]~output .bus_hold = "false";
defparam \r0[12]~output .open_drain_output = "false";
defparam \r0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[11]~output (
	.i(\inst3|inst|inst4|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[11]~output .bus_hold = "false";
defparam \r0[11]~output .open_drain_output = "false";
defparam \r0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[10]~output (
	.i(\inst3|inst|inst4|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[10]~output .bus_hold = "false";
defparam \r0[10]~output .open_drain_output = "false";
defparam \r0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[9]~output (
	.i(\inst3|inst|inst4|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[9]~output .bus_hold = "false";
defparam \r0[9]~output .open_drain_output = "false";
defparam \r0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[8]~output (
	.i(\inst3|inst|inst4|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[8]~output .bus_hold = "false";
defparam \r0[8]~output .open_drain_output = "false";
defparam \r0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[7]~output (
	.i(\inst3|inst|inst4|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[7]~output .bus_hold = "false";
defparam \r0[7]~output .open_drain_output = "false";
defparam \r0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[6]~output (
	.i(\inst3|inst|inst4|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[6]~output .bus_hold = "false";
defparam \r0[6]~output .open_drain_output = "false";
defparam \r0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[5]~output (
	.i(\inst3|inst|inst4|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[5]~output .bus_hold = "false";
defparam \r0[5]~output .open_drain_output = "false";
defparam \r0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[4]~output (
	.i(\inst3|inst|inst4|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[4]~output .bus_hold = "false";
defparam \r0[4]~output .open_drain_output = "false";
defparam \r0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[3]~output (
	.i(\inst3|inst|inst4|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[3]~output .bus_hold = "false";
defparam \r0[3]~output .open_drain_output = "false";
defparam \r0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[2]~output (
	.i(\inst3|inst|inst4|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[2]~output .bus_hold = "false";
defparam \r0[2]~output .open_drain_output = "false";
defparam \r0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[1]~output (
	.i(\inst3|inst|inst4|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[1]~output .bus_hold = "false";
defparam \r0[1]~output .open_drain_output = "false";
defparam \r0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r0[0]~output (
	.i(\inst3|inst|inst4|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[0]~output .bus_hold = "false";
defparam \r0[0]~output .open_drain_output = "false";
defparam \r0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[15]~output (
	.i(\inst3|inst|inst5|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
defparam \r1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[14]~output (
	.i(\inst3|inst|inst5|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
defparam \r1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[13]~output (
	.i(\inst3|inst|inst5|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
defparam \r1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[12]~output (
	.i(\inst3|inst|inst5|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
defparam \r1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[11]~output (
	.i(\inst3|inst|inst5|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
defparam \r1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[10]~output (
	.i(\inst3|inst|inst5|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
defparam \r1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[9]~output (
	.i(\inst3|inst|inst5|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
defparam \r1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[8]~output (
	.i(\inst3|inst|inst5|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
defparam \r1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[7]~output (
	.i(\inst3|inst|inst5|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
defparam \r1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[6]~output (
	.i(\inst3|inst|inst5|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
defparam \r1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[5]~output (
	.i(\inst3|inst|inst5|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
defparam \r1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[4]~output (
	.i(\inst3|inst|inst5|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
defparam \r1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[3]~output (
	.i(\inst3|inst|inst5|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
defparam \r1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[2]~output (
	.i(\inst3|inst|inst5|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
defparam \r1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[1]~output (
	.i(\inst3|inst|inst5|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
defparam \r1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r1[0]~output (
	.i(\inst3|inst|inst5|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
defparam \r1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[15]~output (
	.i(\inst3|inst|inst6|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[15]~output .bus_hold = "false";
defparam \r2[15]~output .open_drain_output = "false";
defparam \r2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[14]~output (
	.i(\inst3|inst|inst6|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[14]~output .bus_hold = "false";
defparam \r2[14]~output .open_drain_output = "false";
defparam \r2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[13]~output (
	.i(\inst3|inst|inst6|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[13]~output .bus_hold = "false";
defparam \r2[13]~output .open_drain_output = "false";
defparam \r2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[12]~output (
	.i(\inst3|inst|inst6|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[12]~output .bus_hold = "false";
defparam \r2[12]~output .open_drain_output = "false";
defparam \r2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[11]~output (
	.i(\inst3|inst|inst6|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[11]~output .bus_hold = "false";
defparam \r2[11]~output .open_drain_output = "false";
defparam \r2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[10]~output (
	.i(\inst3|inst|inst6|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[10]~output .bus_hold = "false";
defparam \r2[10]~output .open_drain_output = "false";
defparam \r2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[9]~output (
	.i(\inst3|inst|inst6|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[9]~output .bus_hold = "false";
defparam \r2[9]~output .open_drain_output = "false";
defparam \r2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[8]~output (
	.i(\inst3|inst|inst6|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[8]~output .bus_hold = "false";
defparam \r2[8]~output .open_drain_output = "false";
defparam \r2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[7]~output (
	.i(\inst3|inst|inst6|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[7]~output .bus_hold = "false";
defparam \r2[7]~output .open_drain_output = "false";
defparam \r2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[6]~output (
	.i(\inst3|inst|inst6|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[6]~output .bus_hold = "false";
defparam \r2[6]~output .open_drain_output = "false";
defparam \r2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[5]~output (
	.i(\inst3|inst|inst6|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[5]~output .bus_hold = "false";
defparam \r2[5]~output .open_drain_output = "false";
defparam \r2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[4]~output (
	.i(\inst3|inst|inst6|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[4]~output .bus_hold = "false";
defparam \r2[4]~output .open_drain_output = "false";
defparam \r2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[3]~output (
	.i(\inst3|inst|inst6|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
defparam \r2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[2]~output (
	.i(\inst3|inst|inst6|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
defparam \r2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[1]~output (
	.i(\inst3|inst|inst6|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
defparam \r2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r2[0]~output (
	.i(\inst3|inst|inst6|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
defparam \r2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[15]~output (
	.i(\inst3|inst|inst7|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[15]~output .bus_hold = "false";
defparam \r3[15]~output .open_drain_output = "false";
defparam \r3[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[14]~output (
	.i(\inst3|inst|inst7|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[14]~output .bus_hold = "false";
defparam \r3[14]~output .open_drain_output = "false";
defparam \r3[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[13]~output (
	.i(\inst3|inst|inst7|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[13]~output .bus_hold = "false";
defparam \r3[13]~output .open_drain_output = "false";
defparam \r3[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[12]~output (
	.i(\inst3|inst|inst7|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[12]~output .bus_hold = "false";
defparam \r3[12]~output .open_drain_output = "false";
defparam \r3[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[11]~output (
	.i(\inst3|inst|inst7|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[11]~output .bus_hold = "false";
defparam \r3[11]~output .open_drain_output = "false";
defparam \r3[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[10]~output (
	.i(\inst3|inst|inst7|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[10]~output .bus_hold = "false";
defparam \r3[10]~output .open_drain_output = "false";
defparam \r3[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[9]~output (
	.i(\inst3|inst|inst7|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[9]~output .bus_hold = "false";
defparam \r3[9]~output .open_drain_output = "false";
defparam \r3[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[8]~output (
	.i(\inst3|inst|inst7|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[8]~output .bus_hold = "false";
defparam \r3[8]~output .open_drain_output = "false";
defparam \r3[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[7]~output (
	.i(\inst3|inst|inst7|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[7]~output .bus_hold = "false";
defparam \r3[7]~output .open_drain_output = "false";
defparam \r3[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[6]~output (
	.i(\inst3|inst|inst7|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[6]~output .bus_hold = "false";
defparam \r3[6]~output .open_drain_output = "false";
defparam \r3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[5]~output (
	.i(\inst3|inst|inst7|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[5]~output .bus_hold = "false";
defparam \r3[5]~output .open_drain_output = "false";
defparam \r3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[4]~output (
	.i(\inst3|inst|inst7|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[4]~output .bus_hold = "false";
defparam \r3[4]~output .open_drain_output = "false";
defparam \r3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[3]~output (
	.i(\inst3|inst|inst7|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[3]~output .bus_hold = "false";
defparam \r3[3]~output .open_drain_output = "false";
defparam \r3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[2]~output (
	.i(\inst3|inst|inst7|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[2]~output .bus_hold = "false";
defparam \r3[2]~output .open_drain_output = "false";
defparam \r3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[1]~output (
	.i(\inst3|inst|inst7|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[1]~output .bus_hold = "false";
defparam \r3[1]~output .open_drain_output = "false";
defparam \r3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \r3[0]~output (
	.i(\inst3|inst|inst7|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r3[0]~output .bus_hold = "false";
defparam \r3[0]~output .open_drain_output = "false";
defparam \r3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000010";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00F0";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F6200F0";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057C00F0";
// synopsys translate_on

cyclonev_lcell_comb \inst4|jmp~0 (
// Equation(s):
// \inst4|jmp~0_combout  = ( !\inst2|altsyncram_component|auto_generated|q_a [11] & ( (\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & (\inst2|altsyncram_component|auto_generated|q_a [15] & 
// !\inst2|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|jmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|jmp~0 .extended_lut = "off";
defparam \inst4|jmp~0 .lut_mask = 64'h0100000001000000;
defparam \inst4|jmp~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sel_mux_din_reg~0 (
// Equation(s):
// \inst4|sel_mux_din_reg~0_combout  = (\inst2|altsyncram_component|auto_generated|q_a [13] & (!\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sel_mux_din_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sel_mux_din_reg~0 .extended_lut = "off";
defparam \inst4|sel_mux_din_reg~0 .lut_mask = 64'h0404040404040404;
defparam \inst4|sel_mux_din_reg~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|comb~0 (
// Equation(s):
// \inst4|comb~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15])

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|comb~0 .extended_lut = "off";
defparam \inst4|comb~0 .lut_mask = 64'h2222222222222222;
defparam \inst4|comb~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|NS[0]~1 (
// Equation(s):
// \inst1|inst2|NS[0]~1_combout  = ( !\inst1|inst|inst3~q  & ( (!\inst1|inst|inst2~q ) # ((!\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & !\inst2|altsyncram_component|auto_generated|q_a [15])) # 
// (\inst2|altsyncram_component|auto_generated|q_a [13] & (!\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|inst|inst2~q ),
	.datae(!\inst1|inst|inst3~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|NS[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|NS[0]~1 .extended_lut = "off";
defparam \inst1|inst2|NS[0]~1 .lut_mask = 64'hFF240000FF240000;
defparam \inst1|inst2|NS[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst1|inst2|NS[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|inst3 .is_wysiwyg = "true";
defparam \inst1|inst|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sel_mux_din_ram~0 (
// Equation(s):
// \inst4|sel_mux_din_ram~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [11] & ( (\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & (\inst2|altsyncram_component|auto_generated|q_a 
// [15] & !\inst2|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sel_mux_din_ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sel_mux_din_ram~0 .extended_lut = "off";
defparam \inst4|sel_mux_din_ram~0 .lut_mask = 64'h0000010000000100;
defparam \inst4|sel_mux_din_ram~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|wrenram~0 (
// Equation(s):
// \inst4|wrenram~0_combout  = ( \inst1|inst|inst3~q  & ( \inst4|sel_mux_din_ram~0_combout  & ( !\inst1|inst|inst2~q  ) ) ) # ( !\inst1|inst|inst3~q  & ( \inst4|sel_mux_din_ram~0_combout  & ( (\inst2|altsyncram_component|auto_generated|q_a [13] & 
// (\inst2|altsyncram_component|auto_generated|q_a [14] & (!\inst2|altsyncram_component|auto_generated|q_a [15] & \inst1|inst|inst2~q ))) ) ) ) # ( \inst1|inst|inst3~q  & ( !\inst4|sel_mux_din_ram~0_combout  & ( 
// (\inst2|altsyncram_component|auto_generated|q_a [13] & (!\inst2|altsyncram_component|auto_generated|q_a [14] & (!\inst2|altsyncram_component|auto_generated|q_a [15] & !\inst1|inst|inst2~q ))) ) ) ) # ( !\inst1|inst|inst3~q  & ( 
// !\inst4|sel_mux_din_ram~0_combout  & ( (\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & (!\inst2|altsyncram_component|auto_generated|q_a [15] & \inst1|inst|inst2~q ))) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|inst|inst2~q ),
	.datae(!\inst1|inst|inst3~q ),
	.dataf(!\inst4|sel_mux_din_ram~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|wrenram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|wrenram~0 .extended_lut = "off";
defparam \inst4|wrenram~0 .lut_mask = 64'h001040000010FF00;
defparam \inst4|wrenram~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016A60C";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[2] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[1] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[1] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sel_mux_lds (
// Equation(s):
// \inst4|sel_mux_lds~combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & (!\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sel_mux_lds~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sel_mux_lds .extended_lut = "off";
defparam \inst4|sel_mux_lds .lut_mask = 64'h0808080808080808;
defparam \inst4|sel_mux_lds .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst1~0 (
// Equation(s):
// \inst3|inst1~0_combout  = ( \inst1|inst|inst3~q  & ( (\inst1|inst|inst2~q  & ((!\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & !\inst2|altsyncram_component|auto_generated|q_a [15])) # 
// (\inst2|altsyncram_component|auto_generated|q_a [13] & (!\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15])))) ) ) # ( !\inst1|inst|inst3~q  & ( (!\inst2|altsyncram_component|auto_generated|q_a [13] 
// & (!\inst2|altsyncram_component|auto_generated|q_a [14] & (!\inst2|altsyncram_component|auto_generated|q_a [15] & \inst1|inst|inst2~q ))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|inst|inst2~q ),
	.datae(!\inst1|inst|inst3~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst1~0 .extended_lut = "off";
defparam \inst3|inst1~0 .lut_mask = 64'h0080002400800024;
defparam \inst3|inst1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[15] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[15] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[15] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[15]~9 (
// Equation(s):
// \inst3|inst|inst|out[15]~9_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [15] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [15] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [15] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [15] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [15]),
	.datab(!\inst3|inst|inst5|dffs [15]),
	.datac(!\inst3|inst|inst6|dffs [15]),
	.datad(!\inst3|inst|inst7|dffs [15]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[15]~9 .extended_lut = "off";
defparam \inst3|inst|inst|out[15]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[15]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~1 (
// Equation(s):
// \inst3|inst6|Add9~1_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))
// \inst3|inst6|Add9~2  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~1_sumout ),
	.cout(\inst3|inst6|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~1 .extended_lut = "off";
defparam \inst3|inst6|Add9~1 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|mul1~0 (
// Equation(s):
// \inst3|inst6|mul1~0_combout  = (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout )

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(!\inst3|inst|inst3|out[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|mul1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|mul1~0 .extended_lut = "off";
defparam \inst3|inst6|mul1~0 .lut_mask = 64'h1111111111111111;
defparam \inst3|inst6|mul1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~9 (
// Equation(s):
// \inst3|inst6|Add7~9_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))
// \inst3|inst6|Add7~10  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~9_sumout ),
	.cout(\inst3|inst6|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~9 .extended_lut = "off";
defparam \inst3|inst6|Add7~9 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~5 (
// Equation(s):
// \inst3|inst6|Add7~5_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add7~10  ))
// \inst3|inst6|Add7~6  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add7~10  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~5_sumout ),
	.cout(\inst3|inst6|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~5 .extended_lut = "off";
defparam \inst3|inst6|Add7~5 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|mul0~1 (
// Equation(s):
// \inst3|inst6|mul0~1_combout  = (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[3]~13_combout )

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst3|out[3]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|mul0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|mul0~1 .extended_lut = "off";
defparam \inst3|inst6|mul0~1 .lut_mask = 64'h1111111111111111;
defparam \inst3|inst6|mul0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~57 (
// Equation(s):
// \inst3|inst6|Add14~57_sumout  = SUM(( (!\inst3|inst|inst2|out[1]~14_combout  & (\inst3|inst|inst2|out[0]~15_combout  & ((\inst3|inst|inst3|out[1]~15_combout )))) # (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[0]~0_combout  $ 
// (((!\inst3|inst|inst2|out[0]~15_combout ) # (!\inst3|inst|inst3|out[1]~15_combout ))))) ) + ( !VCC ) + ( !VCC ))
// \inst3|inst6|Add14~58  = CARRY(( (!\inst3|inst|inst2|out[1]~14_combout  & (\inst3|inst|inst2|out[0]~15_combout  & ((\inst3|inst|inst3|out[1]~15_combout )))) # (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[0]~0_combout  $ 
// (((!\inst3|inst|inst2|out[0]~15_combout ) # (!\inst3|inst|inst3|out[1]~15_combout ))))) ) + ( !VCC ) + ( !VCC ))
// \inst3|inst6|Add14~59  = SHARE((\inst3|inst|inst2|out[1]~14_combout  & (\inst3|inst|inst2|out[0]~15_combout  & (\inst3|inst|inst3|out[0]~0_combout  & \inst3|inst|inst3|out[1]~15_combout ))))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(!\inst3|inst|inst2|out[0]~15_combout ),
	.datac(!\inst3|inst|inst3|out[0]~0_combout ),
	.datad(!\inst3|inst|inst3|out[1]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~57_sumout ),
	.cout(\inst3|inst6|Add14~58 ),
	.shareout(\inst3|inst6|Add14~59 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~57 .extended_lut = "off";
defparam \inst3|inst6|Add14~57 .lut_mask = 64'h0000000100000536;
defparam \inst3|inst6|Add14~57 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~53 (
// Equation(s):
// \inst3|inst6|Add14~53_sumout  = SUM(( !\inst3|inst6|Add7~9_sumout  $ (((!\inst3|inst|inst2|out[0]~15_combout ) # (!\inst3|inst|inst3|out[2]~14_combout ))) ) + ( \inst3|inst6|Add14~59  ) + ( \inst3|inst6|Add14~58  ))
// \inst3|inst6|Add14~54  = CARRY(( !\inst3|inst6|Add7~9_sumout  $ (((!\inst3|inst|inst2|out[0]~15_combout ) # (!\inst3|inst|inst3|out[2]~14_combout ))) ) + ( \inst3|inst6|Add14~59  ) + ( \inst3|inst6|Add14~58  ))
// \inst3|inst6|Add14~55  = SHARE((\inst3|inst|inst2|out[0]~15_combout  & (\inst3|inst|inst3|out[2]~14_combout  & \inst3|inst6|Add7~9_sumout )))

	.dataa(gnd),
	.datab(!\inst3|inst|inst2|out[0]~15_combout ),
	.datac(!\inst3|inst|inst3|out[2]~14_combout ),
	.datad(!\inst3|inst6|Add7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~58 ),
	.sharein(\inst3|inst6|Add14~59 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~53_sumout ),
	.cout(\inst3|inst6|Add14~54 ),
	.shareout(\inst3|inst6|Add14~55 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~53 .extended_lut = "off";
defparam \inst3|inst6|Add14~53 .lut_mask = 64'h00000003000003FC;
defparam \inst3|inst6|Add14~53 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~49 (
// Equation(s):
// \inst3|inst6|Add14~49_sumout  = SUM(( !\inst3|inst6|mul1~0_combout  $ (!\inst3|inst6|Add7~5_sumout  $ (\inst3|inst6|mul0~1_combout )) ) + ( \inst3|inst6|Add14~55  ) + ( \inst3|inst6|Add14~54  ))
// \inst3|inst6|Add14~50  = CARRY(( !\inst3|inst6|mul1~0_combout  $ (!\inst3|inst6|Add7~5_sumout  $ (\inst3|inst6|mul0~1_combout )) ) + ( \inst3|inst6|Add14~55  ) + ( \inst3|inst6|Add14~54  ))
// \inst3|inst6|Add14~51  = SHARE((!\inst3|inst6|mul1~0_combout  & (\inst3|inst6|Add7~5_sumout  & \inst3|inst6|mul0~1_combout )) # (\inst3|inst6|mul1~0_combout  & ((\inst3|inst6|mul0~1_combout ) # (\inst3|inst6|Add7~5_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|mul1~0_combout ),
	.datac(!\inst3|inst6|Add7~5_sumout ),
	.datad(!\inst3|inst6|mul0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~54 ),
	.sharein(\inst3|inst6|Add14~55 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~49_sumout ),
	.cout(\inst3|inst6|Add14~50 ),
	.shareout(\inst3|inst6|Add14~51 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~49 .extended_lut = "off";
defparam \inst3|inst6|Add14~49 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~49 .shared_arith = "on";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[3] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[3] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[3] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[4] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[4] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[4] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[4]~0 (
// Equation(s):
// \inst3|inst|inst|out[4]~0_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [4] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [4] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [4] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [4] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [4]),
	.datab(!\inst3|inst|inst5|dffs [4]),
	.datac(!\inst3|inst|inst6|dffs [4]),
	.datad(!\inst3|inst|inst7|dffs [4]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[4]~0 .extended_lut = "off";
defparam \inst3|inst|inst|out[4]~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[3]~10 (
// Equation(s):
// \inst3|inst|inst|out[3]~10_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [3] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [3] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [3] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [3] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [3]),
	.datab(!\inst3|inst|inst5|dffs [3]),
	.datac(!\inst3|inst|inst6|dffs [3]),
	.datad(!\inst3|inst|inst7|dffs [3]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[3]~10 .extended_lut = "off";
defparam \inst3|inst|inst|out[3]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[3]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[1]~2 (
// Equation(s):
// \inst3|inst|inst|out[1]~2_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [1] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [1] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [1] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [1] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [1]),
	.datab(!\inst3|inst|inst5|dffs [1]),
	.datac(!\inst3|inst|inst6|dffs [1]),
	.datad(!\inst3|inst|inst7|dffs [1]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[1]~2 .extended_lut = "off";
defparam \inst3|inst|inst|out[1]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[0] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[0] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[0] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[0]~3 (
// Equation(s):
// \inst3|inst|inst|out[0]~3_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [0] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [0] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [0] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [0] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [0]),
	.datab(!\inst3|inst|inst5|dffs [0]),
	.datac(!\inst3|inst|inst6|dffs [0]),
	.datad(!\inst3|inst|inst7|dffs [0]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[0]~3 .extended_lut = "off";
defparam \inst3|inst|inst|out[0]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[0]~3_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((!\inst|altsyncram_component|auto_generated|q_b [0])))

	.dataa(!\inst3|inst|inst|out[0]~3_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\inst4|sel_mux_din_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h5C5C5C5C5C5C5C5C;
defparam \inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sel_mux_adr_ram~0 (
// Equation(s):
// \inst4|sel_mux_adr_ram~0_combout  = ( \inst1|inst|inst3~q  & ( (\inst1|inst|inst2~q  & ((!\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & !\inst2|altsyncram_component|auto_generated|q_a [15])) # 
// (\inst2|altsyncram_component|auto_generated|q_a [13] & (!\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15])))) ) ) # ( !\inst1|inst|inst3~q  & ( (\inst1|inst|inst2~q  & 
// (!\inst2|altsyncram_component|auto_generated|q_a [15] $ (((\inst2|altsyncram_component|auto_generated|q_a [13] & !\inst2|altsyncram_component|auto_generated|q_a [14]))))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|inst|inst2~q ),
	.datae(!\inst1|inst|inst3~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sel_mux_adr_ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sel_mux_adr_ram~0 .extended_lut = "off";
defparam \inst4|sel_mux_adr_ram~0 .lut_mask = 64'h00B4002400B40024;
defparam \inst4|sel_mux_adr_ram~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [0]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [0]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [1]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [1]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [2]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [2]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [2]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [3]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [3]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [4]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [4]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [4]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~45 (
// Equation(s):
// \inst3|inst6|Add9~45_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add9~2  ))
// \inst3|inst6|Add9~46  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add9~2  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~45_sumout ),
	.cout(\inst3|inst6|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~45 .extended_lut = "off";
defparam \inst3|inst6|Add9~45 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~1 (
// Equation(s):
// \inst3|inst6|Add7~1_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add7~6  ))
// \inst3|inst6|Add7~2  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add7~6  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~1_sumout ),
	.cout(\inst3|inst6|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~1 .extended_lut = "off";
defparam \inst3|inst6|Add7~1 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~53 (
// Equation(s):
// \inst3|inst6|Add7~53_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add7~2  ))
// \inst3|inst6|Add7~54  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add7~2  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~53_sumout ),
	.cout(\inst3|inst6|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~53 .extended_lut = "off";
defparam \inst3|inst6|Add7~53 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~53 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[5] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[5] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[5] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~61 (
// Equation(s):
// \inst9|auto_generated|op_1~61_sumout  = SUM(( \inst3|inst|inst|out[0]~3_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [0] ) + ( !VCC ))
// \inst9|auto_generated|op_1~62  = CARRY(( \inst3|inst|inst|out[0]~3_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[0]~3_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~61_sumout ),
	.cout(\inst9|auto_generated|op_1~62 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~61 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~61 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~57 (
// Equation(s):
// \inst9|auto_generated|op_1~57_sumout  = SUM(( \inst3|inst|inst|out[1]~2_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [1] ) + ( \inst9|auto_generated|op_1~62  ))
// \inst9|auto_generated|op_1~58  = CARRY(( \inst3|inst|inst|out[1]~2_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [1] ) + ( \inst9|auto_generated|op_1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~57_sumout ),
	.cout(\inst9|auto_generated|op_1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~57 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~57 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~53 (
// Equation(s):
// \inst9|auto_generated|op_1~53_sumout  = SUM(( \inst3|inst|inst|out[2]~1_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [2] ) + ( \inst9|auto_generated|op_1~58  ))
// \inst9|auto_generated|op_1~54  = CARRY(( \inst3|inst|inst|out[2]~1_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [2] ) + ( \inst9|auto_generated|op_1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[2]~1_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~53_sumout ),
	.cout(\inst9|auto_generated|op_1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~53 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~53 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \inst9|auto_generated|op_1~53_sumout  & ( (!\inst4|comb~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [2])) # (\inst4|comb~0_combout  & 
// (((\inst2|altsyncram_component|auto_generated|q_a [2]) # (\inst2|altsyncram_component|auto_generated|q_a [13])))) ) ) # ( !\inst9|auto_generated|op_1~53_sumout  & ( (!\inst4|comb~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [2])) # 
// (\inst4|comb~0_combout  & (((!\inst2|altsyncram_component|auto_generated|q_a [13] & \inst2|altsyncram_component|auto_generated|q_a [2])))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [2]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst4|comb~0_combout ),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst9|auto_generated|op_1~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h505C535F505C535F;
defparam \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~49 (
// Equation(s):
// \inst9|auto_generated|op_1~49_sumout  = SUM(( \inst3|inst|inst|out[3]~10_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [3] ) + ( \inst9|auto_generated|op_1~54  ))
// \inst9|auto_generated|op_1~50  = CARRY(( \inst3|inst|inst|out[3]~10_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [3] ) + ( \inst9|auto_generated|op_1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[3]~10_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~49_sumout ),
	.cout(\inst9|auto_generated|op_1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~49 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~49 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst9|auto_generated|op_1~49_sumout  & ( (!\inst4|comb~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [3])) # (\inst4|comb~0_combout  & 
// (((\inst2|altsyncram_component|auto_generated|q_a [3]) # (\inst2|altsyncram_component|auto_generated|q_a [13])))) ) ) # ( !\inst9|auto_generated|op_1~49_sumout  & ( (!\inst4|comb~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [3])) # 
// (\inst4|comb~0_combout  & (((!\inst2|altsyncram_component|auto_generated|q_a [13] & \inst2|altsyncram_component|auto_generated|q_a [3])))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst4|comb~0_combout ),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst9|auto_generated|op_1~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h505C535F505C535F;
defparam \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[5]~11 (
// Equation(s):
// \inst3|inst|inst3|out[5]~11_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [5] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [5] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [5] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [5] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [5]),
	.datab(!\inst3|inst|inst5|dffs [5]),
	.datac(!\inst3|inst|inst6|dffs [5]),
	.datad(!\inst3|inst|inst7|dffs [5]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[5]~11 .extended_lut = "off";
defparam \inst3|inst|inst3|out[5]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[5]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|mul0~5 (
// Equation(s):
// \inst3|inst6|mul0~5_combout  = (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[5]~11_combout )

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst3|out[5]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|mul0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|mul0~5 .extended_lut = "off";
defparam \inst3|inst6|mul0~5 .lut_mask = 64'h1111111111111111;
defparam \inst3|inst6|mul0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|mul0~0 (
// Equation(s):
// \inst3|inst6|mul0~0_combout  = (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[4]~12_combout )

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst3|out[4]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|mul0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|mul0~0 .extended_lut = "off";
defparam \inst3|inst6|mul0~0 .lut_mask = 64'h1111111111111111;
defparam \inst3|inst6|mul0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~45 (
// Equation(s):
// \inst3|inst6|Add14~45_sumout  = SUM(( !\inst3|inst6|Add9~1_sumout  $ (!\inst3|inst6|Add7~1_sumout  $ (\inst3|inst6|mul0~0_combout )) ) + ( \inst3|inst6|Add14~51  ) + ( \inst3|inst6|Add14~50  ))
// \inst3|inst6|Add14~46  = CARRY(( !\inst3|inst6|Add9~1_sumout  $ (!\inst3|inst6|Add7~1_sumout  $ (\inst3|inst6|mul0~0_combout )) ) + ( \inst3|inst6|Add14~51  ) + ( \inst3|inst6|Add14~50  ))
// \inst3|inst6|Add14~47  = SHARE((!\inst3|inst6|Add9~1_sumout  & (\inst3|inst6|Add7~1_sumout  & \inst3|inst6|mul0~0_combout )) # (\inst3|inst6|Add9~1_sumout  & ((\inst3|inst6|mul0~0_combout ) # (\inst3|inst6|Add7~1_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~1_sumout ),
	.datac(!\inst3|inst6|Add7~1_sumout ),
	.datad(!\inst3|inst6|mul0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~50 ),
	.sharein(\inst3|inst6|Add14~51 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~45_sumout ),
	.cout(\inst3|inst6|Add14~46 ),
	.shareout(\inst3|inst6|Add14~47 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~45 .extended_lut = "off";
defparam \inst3|inst6|Add14~45 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~45 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~101 (
// Equation(s):
// \inst3|inst6|Add14~101_sumout  = SUM(( !\inst3|inst6|Add9~45_sumout  $ (!\inst3|inst6|Add7~53_sumout  $ (\inst3|inst6|mul0~5_combout )) ) + ( \inst3|inst6|Add14~47  ) + ( \inst3|inst6|Add14~46  ))
// \inst3|inst6|Add14~102  = CARRY(( !\inst3|inst6|Add9~45_sumout  $ (!\inst3|inst6|Add7~53_sumout  $ (\inst3|inst6|mul0~5_combout )) ) + ( \inst3|inst6|Add14~47  ) + ( \inst3|inst6|Add14~46  ))
// \inst3|inst6|Add14~103  = SHARE((!\inst3|inst6|Add9~45_sumout  & (\inst3|inst6|Add7~53_sumout  & \inst3|inst6|mul0~5_combout )) # (\inst3|inst6|Add9~45_sumout  & ((\inst3|inst6|mul0~5_combout ) # (\inst3|inst6|Add7~53_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~45_sumout ),
	.datac(!\inst3|inst6|Add7~53_sumout ),
	.datad(!\inst3|inst6|mul0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~46 ),
	.sharein(\inst3|inst6|Add14~47 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~101_sumout ),
	.cout(\inst3|inst6|Add14~102 ),
	.shareout(\inst3|inst6|Add14~103 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~101 .extended_lut = "off";
defparam \inst3|inst6|Add14~101 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~101 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~41 (
// Equation(s):
// \inst3|inst6|Add14~41_sumout  = SUM(( \inst3|inst6|mul1~0_combout  ) + ( \inst3|inst6|Add14~101_sumout  ) + ( !VCC ))
// \inst3|inst6|Add14~42  = CARRY(( \inst3|inst6|mul1~0_combout  ) + ( \inst3|inst6|Add14~101_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|mul1~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~41_sumout ),
	.cout(\inst3|inst6|Add14~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~41 .extended_lut = "off";
defparam \inst3|inst6|Add14~41 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~1 (
// Equation(s):
// \inst9|auto_generated|op_1~1_sumout  = SUM(( \inst3|inst|inst|out[4]~0_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [4] ) + ( \inst9|auto_generated|op_1~50  ))
// \inst9|auto_generated|op_1~2  = CARRY(( \inst3|inst|inst|out[4]~0_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [4] ) + ( \inst9|auto_generated|op_1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[4]~0_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~1_sumout ),
	.cout(\inst9|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~1 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~1 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~5 (
// Equation(s):
// \inst9|auto_generated|op_1~5_sumout  = SUM(( \inst3|inst|inst|out[5]~11_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [5] ) + ( \inst9|auto_generated|op_1~2  ))
// \inst9|auto_generated|op_1~6  = CARRY(( \inst3|inst|inst|out[5]~11_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [5] ) + ( \inst9|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[5]~11_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~5_sumout ),
	.cout(\inst9|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~5 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~5 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [5] & ( (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [5])))) # (\inst4|comb~0_combout  & 
// ((!\inst2|altsyncram_component|auto_generated|q_a [13]) # ((\inst9|auto_generated|op_1~5_sumout )))) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [5] & ( (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [5])))) # 
// (\inst4|comb~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [13] & ((\inst9|auto_generated|op_1~5_sumout )))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst4|comb~0_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_b [5]),
	.datad(!\inst9|auto_generated|op_1~5_sumout ),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0C1D2E3F0C1D2E3F;
defparam \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[5]~10 (
// Equation(s):
// \inst3|inst|inst2|out[5]~10_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [5] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [5] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [5] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [5] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [5]),
	.datab(!\inst3|inst|inst5|dffs [5]),
	.datac(!\inst3|inst|inst6|dffs [5]),
	.datad(!\inst3|inst|inst7|dffs [5]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[5]~10 .extended_lut = "off";
defparam \inst3|inst|inst2|out[5]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[5]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[4]~11 (
// Equation(s):
// \inst3|inst|inst2|out[4]~11_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [4] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [4] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [4] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [4] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [4]),
	.datab(!\inst3|inst|inst5|dffs [4]),
	.datac(!\inst3|inst|inst6|dffs [4]),
	.datad(!\inst3|inst|inst7|dffs [4]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[4]~11 .extended_lut = "off";
defparam \inst3|inst|inst2|out[4]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[4]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[2] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[2]~13 (
// Equation(s):
// \inst3|inst|inst2|out[2]~13_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [2] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [2] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [2] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [2] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [2]),
	.datab(!\inst3|inst|inst5|dffs [2]),
	.datac(!\inst3|inst|inst6|dffs [2]),
	.datad(!\inst3|inst|inst7|dffs [2]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[2]~13 .extended_lut = "off";
defparam \inst3|inst|inst2|out[2]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[2]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~61 (
// Equation(s):
// \inst3|inst6|Add4~61_sumout  = SUM(( \inst3|inst|inst2|out[0]~15_combout  ) + ( VCC ) + ( !VCC ))
// \inst3|inst6|Add4~62  = CARRY(( \inst3|inst|inst2|out[0]~15_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[0]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~61_sumout ),
	.cout(\inst3|inst6|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~61 .extended_lut = "off";
defparam \inst3|inst6|Add4~61 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add4~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~57 (
// Equation(s):
// \inst3|inst6|Add4~57_sumout  = SUM(( \inst3|inst|inst2|out[1]~14_combout  ) + ( GND ) + ( \inst3|inst6|Add4~62  ))
// \inst3|inst6|Add4~58  = CARRY(( \inst3|inst|inst2|out[1]~14_combout  ) + ( GND ) + ( \inst3|inst6|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[1]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~57_sumout ),
	.cout(\inst3|inst6|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~57 .extended_lut = "off";
defparam \inst3|inst6|Add4~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~53 (
// Equation(s):
// \inst3|inst6|Add4~53_sumout  = SUM(( \inst3|inst|inst2|out[2]~13_combout  ) + ( GND ) + ( \inst3|inst6|Add4~58  ))
// \inst3|inst6|Add4~54  = CARRY(( \inst3|inst|inst2|out[2]~13_combout  ) + ( GND ) + ( \inst3|inst6|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[2]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~53_sumout ),
	.cout(\inst3|inst6|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~53 .extended_lut = "off";
defparam \inst3|inst6|Add4~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~49 (
// Equation(s):
// \inst3|inst6|Add4~49_sumout  = SUM(( \inst3|inst|inst2|out[3]~12_combout  ) + ( GND ) + ( \inst3|inst6|Add4~54  ))
// \inst3|inst6|Add4~50  = CARRY(( \inst3|inst|inst2|out[3]~12_combout  ) + ( GND ) + ( \inst3|inst6|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[3]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~49_sumout ),
	.cout(\inst3|inst6|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~49 .extended_lut = "off";
defparam \inst3|inst6|Add4~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~45 (
// Equation(s):
// \inst3|inst6|Add4~45_sumout  = SUM(( \inst3|inst|inst2|out[4]~11_combout  ) + ( GND ) + ( \inst3|inst6|Add4~50  ))
// \inst3|inst6|Add4~46  = CARRY(( \inst3|inst|inst2|out[4]~11_combout  ) + ( GND ) + ( \inst3|inst6|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[4]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~45_sumout ),
	.cout(\inst3|inst6|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~45 .extended_lut = "off";
defparam \inst3|inst6|Add4~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~41 (
// Equation(s):
// \inst3|inst6|Add4~41_sumout  = SUM(( \inst3|inst|inst2|out[5]~10_combout  ) + ( GND ) + ( \inst3|inst6|Add4~46  ))
// \inst3|inst6|Add4~42  = CARRY(( \inst3|inst|inst2|out[5]~10_combout  ) + ( GND ) + ( \inst3|inst6|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[5]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~41_sumout ),
	.cout(\inst3|inst6|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~41 .extended_lut = "off";
defparam \inst3|inst6|Add4~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~61 (
// Equation(s):
// \inst3|inst6|Add5~61_sumout  = SUM(( \inst3|inst|inst2|out[0]~15_combout  ) + ( VCC ) + ( !VCC ))
// \inst3|inst6|Add5~62  = CARRY(( \inst3|inst|inst2|out[0]~15_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[0]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~61_sumout ),
	.cout(\inst3|inst6|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~61 .extended_lut = "off";
defparam \inst3|inst6|Add5~61 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~57 (
// Equation(s):
// \inst3|inst6|Add5~57_sumout  = SUM(( \inst3|inst|inst2|out[1]~14_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~62  ))
// \inst3|inst6|Add5~58  = CARRY(( \inst3|inst|inst2|out[1]~14_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[1]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~57_sumout ),
	.cout(\inst3|inst6|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~57 .extended_lut = "off";
defparam \inst3|inst6|Add5~57 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~53 (
// Equation(s):
// \inst3|inst6|Add5~53_sumout  = SUM(( \inst3|inst|inst2|out[2]~13_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~58  ))
// \inst3|inst6|Add5~54  = CARRY(( \inst3|inst|inst2|out[2]~13_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[2]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~53_sumout ),
	.cout(\inst3|inst6|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~53 .extended_lut = "off";
defparam \inst3|inst6|Add5~53 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~49 (
// Equation(s):
// \inst3|inst6|Add5~49_sumout  = SUM(( \inst3|inst|inst2|out[3]~12_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~54  ))
// \inst3|inst6|Add5~50  = CARRY(( \inst3|inst|inst2|out[3]~12_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[3]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~49_sumout ),
	.cout(\inst3|inst6|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~49 .extended_lut = "off";
defparam \inst3|inst6|Add5~49 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~45 (
// Equation(s):
// \inst3|inst6|Add5~45_sumout  = SUM(( \inst3|inst|inst2|out[4]~11_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~50  ))
// \inst3|inst6|Add5~46  = CARRY(( \inst3|inst|inst2|out[4]~11_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[4]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~45_sumout ),
	.cout(\inst3|inst6|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~45 .extended_lut = "off";
defparam \inst3|inst6|Add5~45 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~41 (
// Equation(s):
// \inst3|inst6|Add5~41_sumout  = SUM(( \inst3|inst|inst2|out[5]~10_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~46  ))
// \inst3|inst6|Add5~42  = CARRY(( \inst3|inst|inst2|out[5]~10_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[5]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~41_sumout ),
	.cout(\inst3|inst6|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~41 .extended_lut = "off";
defparam \inst3|inst6|Add5~41 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~61 (
// Equation(s):
// \inst3|inst6|Add3~61_sumout  = SUM(( \inst3|inst|inst2|out[0]~15_combout  ) + ( VCC ) + ( !VCC ))
// \inst3|inst6|Add3~62  = CARRY(( \inst3|inst|inst2|out[0]~15_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[0]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~61_sumout ),
	.cout(\inst3|inst6|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~61 .extended_lut = "off";
defparam \inst3|inst6|Add3~61 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add3~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~57 (
// Equation(s):
// \inst3|inst6|Add3~57_sumout  = SUM(( \inst3|inst|inst2|out[1]~14_combout  ) + ( GND ) + ( \inst3|inst6|Add3~62  ))
// \inst3|inst6|Add3~58  = CARRY(( \inst3|inst|inst2|out[1]~14_combout  ) + ( GND ) + ( \inst3|inst6|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[1]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~57_sumout ),
	.cout(\inst3|inst6|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~57 .extended_lut = "off";
defparam \inst3|inst6|Add3~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~53 (
// Equation(s):
// \inst3|inst6|Add3~53_sumout  = SUM(( \inst3|inst|inst2|out[2]~13_combout  ) + ( GND ) + ( \inst3|inst6|Add3~58  ))
// \inst3|inst6|Add3~54  = CARRY(( \inst3|inst|inst2|out[2]~13_combout  ) + ( GND ) + ( \inst3|inst6|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[2]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~53_sumout ),
	.cout(\inst3|inst6|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~53 .extended_lut = "off";
defparam \inst3|inst6|Add3~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~49 (
// Equation(s):
// \inst3|inst6|Add3~49_sumout  = SUM(( \inst3|inst|inst2|out[3]~12_combout  ) + ( GND ) + ( \inst3|inst6|Add3~54  ))
// \inst3|inst6|Add3~50  = CARRY(( \inst3|inst|inst2|out[3]~12_combout  ) + ( GND ) + ( \inst3|inst6|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[3]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~49_sumout ),
	.cout(\inst3|inst6|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~49 .extended_lut = "off";
defparam \inst3|inst6|Add3~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~45 (
// Equation(s):
// \inst3|inst6|Add3~45_sumout  = SUM(( \inst3|inst|inst2|out[4]~11_combout  ) + ( GND ) + ( \inst3|inst6|Add3~50  ))
// \inst3|inst6|Add3~46  = CARRY(( \inst3|inst|inst2|out[4]~11_combout  ) + ( GND ) + ( \inst3|inst6|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[4]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~45_sumout ),
	.cout(\inst3|inst6|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~45 .extended_lut = "off";
defparam \inst3|inst6|Add3~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~41 (
// Equation(s):
// \inst3|inst6|Add3~41_sumout  = SUM(( \inst3|inst|inst2|out[5]~10_combout  ) + ( GND ) + ( \inst3|inst6|Add3~46  ))
// \inst3|inst6|Add3~42  = CARRY(( \inst3|inst|inst2|out[5]~10_combout  ) + ( GND ) + ( \inst3|inst6|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[5]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~41_sumout ),
	.cout(\inst3|inst6|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~41 .extended_lut = "off";
defparam \inst3|inst6|Add3~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_lds~combout  & (\inst|altsyncram_component|auto_generated|q_b [0])) # (\inst4|sel_mux_lds~combout  & ((\inst2|altsyncram_component|auto_generated|q_a [0])))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\inst4|sel_mux_lds~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[14] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[14] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[14] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[14]~1 (
// Equation(s):
// \inst3|inst|inst2|out[14]~1_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [14] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [14] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [14] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [14] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [14]),
	.datab(!\inst3|inst|inst5|dffs [14]),
	.datac(!\inst3|inst|inst6|dffs [14]),
	.datad(!\inst3|inst|inst7|dffs [14]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[14]~1 .extended_lut = "off";
defparam \inst3|inst|inst2|out[14]~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[14]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[13] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[13] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[13] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[13]~2 (
// Equation(s):
// \inst3|inst|inst2|out[13]~2_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [13] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [13] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [13] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [13] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [13]),
	.datab(!\inst3|inst|inst5|dffs [13]),
	.datac(!\inst3|inst|inst6|dffs [13]),
	.datad(!\inst3|inst|inst7|dffs [13]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[13]~2 .extended_lut = "off";
defparam \inst3|inst|inst2|out[13]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[13]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add16~1 (
// Equation(s):
// \inst3|inst6|Add16~1_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))
// \inst3|inst6|Add16~2  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add16~1_sumout ),
	.cout(\inst3|inst6|Add16~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add16~1 .extended_lut = "off";
defparam \inst3|inst6|Add16~1 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add16~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add16~17 (
// Equation(s):
// \inst3|inst6|Add16~17_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add16~2  ))
// \inst3|inst6|Add16~18  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add16~2  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add16~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add16~17_sumout ),
	.cout(\inst3|inst6|Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add16~17 .extended_lut = "off";
defparam \inst3|inst6|Add16~17 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add16~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add20~13 (
// Equation(s):
// \inst3|inst6|Add20~13_sumout  = SUM(( !\inst3|inst6|Add16~17_sumout  $ (((!\inst3|inst|inst2|out[1]~14_combout ) # (!\inst3|inst|inst3|out[0]~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \inst3|inst6|Add20~14  = CARRY(( !\inst3|inst6|Add16~17_sumout  $ (((!\inst3|inst|inst2|out[1]~14_combout ) # (!\inst3|inst|inst3|out[0]~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \inst3|inst6|Add20~15  = SHARE((\inst3|inst|inst2|out[1]~14_combout  & (\inst3|inst|inst3|out[0]~0_combout  & \inst3|inst6|Add16~17_sumout )))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(!\inst3|inst|inst3|out[0]~0_combout ),
	.datac(!\inst3|inst6|Add16~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add20~13_sumout ),
	.cout(\inst3|inst6|Add20~14 ),
	.shareout(\inst3|inst6|Add20~15 ));
// synopsys translate_off
defparam \inst3|inst6|Add20~13 .extended_lut = "off";
defparam \inst3|inst6|Add20~13 .lut_mask = 64'h0000010100001E1E;
defparam \inst3|inst6|Add20~13 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~29 (
// Equation(s):
// \inst3|inst6|Add13~29_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))
// \inst3|inst6|Add13~30  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~29_sumout ),
	.cout(\inst3|inst6|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~29 .extended_lut = "off";
defparam \inst3|inst6|Add13~29 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~25 (
// Equation(s):
// \inst3|inst6|Add13~25_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add13~30  ))
// \inst3|inst6|Add13~26  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add13~30  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~25_sumout ),
	.cout(\inst3|inst6|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~25 .extended_lut = "off";
defparam \inst3|inst6|Add13~25 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~21 (
// Equation(s):
// \inst3|inst6|Add13~21_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add13~26  ))
// \inst3|inst6|Add13~22  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add13~26  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~21_sumout ),
	.cout(\inst3|inst6|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~21 .extended_lut = "off";
defparam \inst3|inst6|Add13~21 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~17 (
// Equation(s):
// \inst3|inst6|Add13~17_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add13~22  ))
// \inst3|inst6|Add13~18  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add13~22  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~17_sumout ),
	.cout(\inst3|inst6|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~17 .extended_lut = "off";
defparam \inst3|inst6|Add13~17 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~13 (
// Equation(s):
// \inst3|inst6|Add13~13_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add13~18  ))
// \inst3|inst6|Add13~14  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add13~18  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~13_sumout ),
	.cout(\inst3|inst6|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~13 .extended_lut = "off";
defparam \inst3|inst6|Add13~13 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[6] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[6] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[6] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[6]~10 (
// Equation(s):
// \inst3|inst|inst3|out[6]~10_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [6] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [6] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [6] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [6] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [6]),
	.datab(!\inst3|inst|inst5|dffs [6]),
	.datac(!\inst3|inst|inst6|dffs [6]),
	.datad(!\inst3|inst|inst7|dffs [6]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[6]~10 .extended_lut = "off";
defparam \inst3|inst|inst3|out[6]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[6]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[7] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[7] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[7] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[7]~9 (
// Equation(s):
// \inst3|inst|inst3|out[7]~9_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [7] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [7] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [7] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [7] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [7]),
	.datab(!\inst3|inst|inst5|dffs [7]),
	.datac(!\inst3|inst|inst6|dffs [7]),
	.datad(!\inst3|inst|inst7|dffs [7]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[7]~9 .extended_lut = "off";
defparam \inst3|inst|inst3|out[7]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[7]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~37 (
// Equation(s):
// \inst3|inst6|Add11~37_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))
// \inst3|inst6|Add11~38  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( !VCC ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~37_sumout ),
	.cout(\inst3|inst6|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~37 .extended_lut = "off";
defparam \inst3|inst6|Add11~37 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~73 (
// Equation(s):
// \inst3|inst6|Add11~73_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add11~38  ))
// \inst3|inst6|Add11~74  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add11~38  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~73_sumout ),
	.cout(\inst3|inst6|Add11~74 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~73 .extended_lut = "off";
defparam \inst3|inst6|Add11~73 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~69 (
// Equation(s):
// \inst3|inst6|Add11~69_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add11~74  ))
// \inst3|inst6|Add11~70  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add11~74  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~69_sumout ),
	.cout(\inst3|inst6|Add11~70 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~69 .extended_lut = "off";
defparam \inst3|inst6|Add11~69 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~65 (
// Equation(s):
// \inst3|inst6|Add11~65_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add11~70  ))
// \inst3|inst6|Add11~66  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add11~70  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~65_sumout ),
	.cout(\inst3|inst6|Add11~66 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~65 .extended_lut = "off";
defparam \inst3|inst6|Add11~65 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~61 (
// Equation(s):
// \inst3|inst6|Add11~61_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add11~66  ))
// \inst3|inst6|Add11~62  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add11~66  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~61_sumout ),
	.cout(\inst3|inst6|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~61 .extended_lut = "off";
defparam \inst3|inst6|Add11~61 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~57 (
// Equation(s):
// \inst3|inst6|Add11~57_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add11~62  ))
// \inst3|inst6|Add11~58  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add11~62  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~57_sumout ),
	.cout(\inst3|inst6|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~57 .extended_lut = "off";
defparam \inst3|inst6|Add11~57 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~53 (
// Equation(s):
// \inst3|inst6|Add11~53_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add11~58  ))
// \inst3|inst6|Add11~54  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add11~58  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[7]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~53_sumout ),
	.cout(\inst3|inst6|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~53 .extended_lut = "off";
defparam \inst3|inst6|Add11~53 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~33 (
// Equation(s):
// \inst3|inst6|Add11~33_sumout  = SUM(( !\inst3|inst6|Add11~73_sumout  $ (((!\inst3|inst|inst2|out[1]~14_combout ) # (!\inst3|inst|inst3|out[0]~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \inst3|inst6|Add11~34  = CARRY(( !\inst3|inst6|Add11~73_sumout  $ (((!\inst3|inst|inst2|out[1]~14_combout ) # (!\inst3|inst|inst3|out[0]~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \inst3|inst6|Add11~35  = SHARE((\inst3|inst|inst2|out[1]~14_combout  & (\inst3|inst6|Add11~73_sumout  & \inst3|inst|inst3|out[0]~0_combout )))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(!\inst3|inst6|Add11~73_sumout ),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~33_sumout ),
	.cout(\inst3|inst6|Add11~34 ),
	.shareout(\inst3|inst6|Add11~35 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~33 .extended_lut = "off";
defparam \inst3|inst6|Add11~33 .lut_mask = 64'h0000000500000F5A;
defparam \inst3|inst6|Add11~33 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~29 (
// Equation(s):
// \inst3|inst6|Add11~29_sumout  = SUM(( !\inst3|inst6|Add11~69_sumout  $ (!\inst3|inst6|Add13~29_sumout ) ) + ( \inst3|inst6|Add11~35  ) + ( \inst3|inst6|Add11~34  ))
// \inst3|inst6|Add11~30  = CARRY(( !\inst3|inst6|Add11~69_sumout  $ (!\inst3|inst6|Add13~29_sumout ) ) + ( \inst3|inst6|Add11~35  ) + ( \inst3|inst6|Add11~34  ))
// \inst3|inst6|Add11~31  = SHARE((\inst3|inst6|Add11~69_sumout  & \inst3|inst6|Add13~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|inst6|Add11~69_sumout ),
	.datad(!\inst3|inst6|Add13~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~34 ),
	.sharein(\inst3|inst6|Add11~35 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~29_sumout ),
	.cout(\inst3|inst6|Add11~30 ),
	.shareout(\inst3|inst6|Add11~31 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~29 .extended_lut = "off";
defparam \inst3|inst6|Add11~29 .lut_mask = 64'h0000000F00000FF0;
defparam \inst3|inst6|Add11~29 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~25 (
// Equation(s):
// \inst3|inst6|Add11~25_sumout  = SUM(( !\inst3|inst6|Add11~65_sumout  $ (!\inst3|inst6|Add13~25_sumout ) ) + ( \inst3|inst6|Add11~31  ) + ( \inst3|inst6|Add11~30  ))
// \inst3|inst6|Add11~26  = CARRY(( !\inst3|inst6|Add11~65_sumout  $ (!\inst3|inst6|Add13~25_sumout ) ) + ( \inst3|inst6|Add11~31  ) + ( \inst3|inst6|Add11~30  ))
// \inst3|inst6|Add11~27  = SHARE((\inst3|inst6|Add11~65_sumout  & \inst3|inst6|Add13~25_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|inst6|Add11~65_sumout ),
	.datad(!\inst3|inst6|Add13~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~30 ),
	.sharein(\inst3|inst6|Add11~31 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~25_sumout ),
	.cout(\inst3|inst6|Add11~26 ),
	.shareout(\inst3|inst6|Add11~27 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~25 .extended_lut = "off";
defparam \inst3|inst6|Add11~25 .lut_mask = 64'h0000000F00000FF0;
defparam \inst3|inst6|Add11~25 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~21 (
// Equation(s):
// \inst3|inst6|Add11~21_sumout  = SUM(( !\inst3|inst6|Add11~61_sumout  $ (!\inst3|inst6|Add13~21_sumout  $ (((\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout )))) ) + ( \inst3|inst6|Add11~27  ) + ( \inst3|inst6|Add11~26  ))
// \inst3|inst6|Add11~22  = CARRY(( !\inst3|inst6|Add11~61_sumout  $ (!\inst3|inst6|Add13~21_sumout  $ (((\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout )))) ) + ( \inst3|inst6|Add11~27  ) + ( \inst3|inst6|Add11~26  ))
// \inst3|inst6|Add11~23  = SHARE((!\inst3|inst6|Add11~61_sumout  & (\inst3|inst|inst2|out[1]~14_combout  & (\inst3|inst6|Add13~21_sumout  & \inst3|inst|inst3|out[0]~0_combout ))) # (\inst3|inst6|Add11~61_sumout  & (((\inst3|inst|inst2|out[1]~14_combout  & 
// \inst3|inst|inst3|out[0]~0_combout )) # (\inst3|inst6|Add13~21_sumout ))))

	.dataa(!\inst3|inst6|Add11~61_sumout ),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(!\inst3|inst6|Add13~21_sumout ),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~26 ),
	.sharein(\inst3|inst6|Add11~27 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~21_sumout ),
	.cout(\inst3|inst6|Add11~22 ),
	.shareout(\inst3|inst6|Add11~23 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~21 .extended_lut = "off";
defparam \inst3|inst6|Add11~21 .lut_mask = 64'h0000051700005A69;
defparam \inst3|inst6|Add11~21 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~17 (
// Equation(s):
// \inst3|inst6|Add11~17_sumout  = SUM(( !\inst3|inst6|Add16~1_sumout  $ (!\inst3|inst6|Add13~17_sumout  $ (\inst3|inst6|Add11~57_sumout )) ) + ( \inst3|inst6|Add11~23  ) + ( \inst3|inst6|Add11~22  ))
// \inst3|inst6|Add11~18  = CARRY(( !\inst3|inst6|Add16~1_sumout  $ (!\inst3|inst6|Add13~17_sumout  $ (\inst3|inst6|Add11~57_sumout )) ) + ( \inst3|inst6|Add11~23  ) + ( \inst3|inst6|Add11~22  ))
// \inst3|inst6|Add11~19  = SHARE((!\inst3|inst6|Add16~1_sumout  & (\inst3|inst6|Add13~17_sumout  & \inst3|inst6|Add11~57_sumout )) # (\inst3|inst6|Add16~1_sumout  & ((\inst3|inst6|Add11~57_sumout ) # (\inst3|inst6|Add13~17_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add16~1_sumout ),
	.datac(!\inst3|inst6|Add13~17_sumout ),
	.datad(!\inst3|inst6|Add11~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~22 ),
	.sharein(\inst3|inst6|Add11~23 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~17_sumout ),
	.cout(\inst3|inst6|Add11~18 ),
	.shareout(\inst3|inst6|Add11~19 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~17 .extended_lut = "off";
defparam \inst3|inst6|Add11~17 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add11~17 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~13 (
// Equation(s):
// \inst3|inst6|Add11~13_sumout  = SUM(( !\inst3|inst6|Add20~13_sumout  $ (!\inst3|inst6|Add13~13_sumout  $ (\inst3|inst6|Add11~53_sumout )) ) + ( \inst3|inst6|Add11~19  ) + ( \inst3|inst6|Add11~18  ))
// \inst3|inst6|Add11~14  = CARRY(( !\inst3|inst6|Add20~13_sumout  $ (!\inst3|inst6|Add13~13_sumout  $ (\inst3|inst6|Add11~53_sumout )) ) + ( \inst3|inst6|Add11~19  ) + ( \inst3|inst6|Add11~18  ))
// \inst3|inst6|Add11~15  = SHARE((!\inst3|inst6|Add20~13_sumout  & (\inst3|inst6|Add13~13_sumout  & \inst3|inst6|Add11~53_sumout )) # (\inst3|inst6|Add20~13_sumout  & ((\inst3|inst6|Add11~53_sumout ) # (\inst3|inst6|Add13~13_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add20~13_sumout ),
	.datac(!\inst3|inst6|Add13~13_sumout ),
	.datad(!\inst3|inst6|Add11~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~18 ),
	.sharein(\inst3|inst6|Add11~19 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~13_sumout ),
	.cout(\inst3|inst6|Add11~14 ),
	.shareout(\inst3|inst6|Add11~15 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~13 .extended_lut = "off";
defparam \inst3|inst6|Add11~13 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add11~13 .shared_arith = "on";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[8] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[8] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[8] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[8]~8 (
// Equation(s):
// \inst3|inst|inst3|out[8]~8_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [8] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [8] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [8] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [8] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [8]),
	.datab(!\inst3|inst|inst5|dffs [8]),
	.datac(!\inst3|inst|inst6|dffs [8]),
	.datad(!\inst3|inst|inst7|dffs [8]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[8]~8 .extended_lut = "off";
defparam \inst3|inst|inst3|out[8]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[8]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[9] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[9] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[9] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[9]~7 (
// Equation(s):
// \inst3|inst|inst3|out[9]~7_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [9] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [9] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [9] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [9] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [9]),
	.datab(!\inst3|inst|inst5|dffs [9]),
	.datac(!\inst3|inst|inst6|dffs [9]),
	.datad(!\inst3|inst|inst7|dffs [9]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[9]~7 .extended_lut = "off";
defparam \inst3|inst|inst3|out[9]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[9]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~41 (
// Equation(s):
// \inst3|inst6|Add9~41_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add9~46  ))
// \inst3|inst6|Add9~42  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add9~46  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~41_sumout ),
	.cout(\inst3|inst6|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~41 .extended_lut = "off";
defparam \inst3|inst6|Add9~41 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~37 (
// Equation(s):
// \inst3|inst6|Add9~37_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add9~42  ))
// \inst3|inst6|Add9~38  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add9~42  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~37_sumout ),
	.cout(\inst3|inst6|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~37 .extended_lut = "off";
defparam \inst3|inst6|Add9~37 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~33 (
// Equation(s):
// \inst3|inst6|Add9~33_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add9~38  ))
// \inst3|inst6|Add9~34  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add9~38  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~33_sumout ),
	.cout(\inst3|inst6|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~33 .extended_lut = "off";
defparam \inst3|inst6|Add9~33 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~29 (
// Equation(s):
// \inst3|inst6|Add9~29_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add9~34  ))
// \inst3|inst6|Add9~30  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add9~34  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~29_sumout ),
	.cout(\inst3|inst6|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~29 .extended_lut = "off";
defparam \inst3|inst6|Add9~29 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~25 (
// Equation(s):
// \inst3|inst6|Add9~25_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add9~30  ))
// \inst3|inst6|Add9~26  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add9~30  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[7]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~25_sumout ),
	.cout(\inst3|inst6|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~25 .extended_lut = "off";
defparam \inst3|inst6|Add9~25 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~21 (
// Equation(s):
// \inst3|inst6|Add9~21_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add9~26  ))
// \inst3|inst6|Add9~22  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add9~26  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[7]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~21_sumout ),
	.cout(\inst3|inst6|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~21 .extended_lut = "off";
defparam \inst3|inst6|Add9~21 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~17 (
// Equation(s):
// \inst3|inst6|Add9~17_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add9~22  ))
// \inst3|inst6|Add9~18  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add9~22  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[9]~7_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~17_sumout ),
	.cout(\inst3|inst6|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~17 .extended_lut = "off";
defparam \inst3|inst6|Add9~17 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[10] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[10] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[10] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[10]~6 (
// Equation(s):
// \inst3|inst|inst3|out[10]~6_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [10] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [10] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [10] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [10] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [10]),
	.datab(!\inst3|inst|inst5|dffs [10]),
	.datac(!\inst3|inst|inst6|dffs [10]),
	.datad(!\inst3|inst|inst7|dffs [10]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[10]~6 .extended_lut = "off";
defparam \inst3|inst|inst3|out[10]~6 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[10]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[11] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[11] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[11] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[11]~5 (
// Equation(s):
// \inst3|inst|inst3|out[11]~5_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [11] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [11] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [11] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [11] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [11]),
	.datab(!\inst3|inst|inst5|dffs [11]),
	.datac(!\inst3|inst|inst6|dffs [11]),
	.datad(!\inst3|inst|inst7|dffs [11]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[11]~5 .extended_lut = "off";
defparam \inst3|inst|inst3|out[11]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[11]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~49 (
// Equation(s):
// \inst3|inst6|Add7~49_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add7~54  ))
// \inst3|inst6|Add7~50  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add7~54  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~49_sumout ),
	.cout(\inst3|inst6|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~49 .extended_lut = "off";
defparam \inst3|inst6|Add7~49 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~45 (
// Equation(s):
// \inst3|inst6|Add7~45_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add7~50  ))
// \inst3|inst6|Add7~46  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add7~50  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~45_sumout ),
	.cout(\inst3|inst6|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~45 .extended_lut = "off";
defparam \inst3|inst6|Add7~45 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~41 (
// Equation(s):
// \inst3|inst6|Add7~41_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add7~46  ))
// \inst3|inst6|Add7~42  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add7~46  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[7]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~41_sumout ),
	.cout(\inst3|inst6|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~41 .extended_lut = "off";
defparam \inst3|inst6|Add7~41 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~37 (
// Equation(s):
// \inst3|inst6|Add7~37_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add7~42  ))
// \inst3|inst6|Add7~38  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add7~42  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[7]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~37_sumout ),
	.cout(\inst3|inst6|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~37 .extended_lut = "off";
defparam \inst3|inst6|Add7~37 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~33 (
// Equation(s):
// \inst3|inst6|Add7~33_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add7~38  ))
// \inst3|inst6|Add7~34  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add7~38  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[9]~7_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~33_sumout ),
	.cout(\inst3|inst6|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~33 .extended_lut = "off";
defparam \inst3|inst6|Add7~33 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~29 (
// Equation(s):
// \inst3|inst6|Add7~29_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add7~34  ))
// \inst3|inst6|Add7~30  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add7~34  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[9]~7_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~29_sumout ),
	.cout(\inst3|inst6|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~29 .extended_lut = "off";
defparam \inst3|inst6|Add7~29 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~25 (
// Equation(s):
// \inst3|inst6|Add7~25_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add7~30  ))
// \inst3|inst6|Add7~26  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add7~30  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[11]~5_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~25_sumout ),
	.cout(\inst3|inst6|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~25 .extended_lut = "off";
defparam \inst3|inst6|Add7~25 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[12] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[12] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[12] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[12]~4 (
// Equation(s):
// \inst3|inst|inst3|out[12]~4_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [12] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [12] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [12] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [12] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [12]),
	.datab(!\inst3|inst|inst5|dffs [12]),
	.datac(!\inst3|inst|inst6|dffs [12]),
	.datad(!\inst3|inst|inst7|dffs [12]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[12]~4 .extended_lut = "off";
defparam \inst3|inst|inst3|out[12]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[12]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~129 (
// Equation(s):
// \inst3|inst6|Add14~129_sumout  = SUM(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( !VCC ))
// \inst3|inst6|Add14~130  = CARRY(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[0]~0_combout ) ) + ( !VCC ))

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[9]~7_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~129_sumout ),
	.cout(\inst3|inst6|Add14~130 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~129 .extended_lut = "off";
defparam \inst3|inst6|Add14~129 .lut_mask = 64'h0000FFCC00000055;
defparam \inst3|inst6|Add14~129 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~125 (
// Equation(s):
// \inst3|inst6|Add14~125_sumout  = SUM(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add14~130  ))
// \inst3|inst6|Add14~126  = CARRY(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[1]~15_combout ) ) + ( \inst3|inst6|Add14~130  ))

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[1]~15_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~125_sumout ),
	.cout(\inst3|inst6|Add14~126 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~125 .extended_lut = "off";
defparam \inst3|inst6|Add14~125 .lut_mask = 64'h0000FFCC00000055;
defparam \inst3|inst6|Add14~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~121 (
// Equation(s):
// \inst3|inst6|Add14~121_sumout  = SUM(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( \inst3|inst6|Add14~126  ))
// \inst3|inst6|Add14~122  = CARRY(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( \inst3|inst6|Add14~126  ))

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[11]~5_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[2]~14_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~121_sumout ),
	.cout(\inst3|inst6|Add14~122 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~121 .extended_lut = "off";
defparam \inst3|inst6|Add14~121 .lut_mask = 64'h0000FFCC00000055;
defparam \inst3|inst6|Add14~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~117 (
// Equation(s):
// \inst3|inst6|Add14~117_sumout  = SUM(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add14~122  ))
// \inst3|inst6|Add14~118  = CARRY(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add14~122  ))

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[12]~4_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~117_sumout ),
	.cout(\inst3|inst6|Add14~118 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~117 .extended_lut = "off";
defparam \inst3|inst6|Add14~117 .lut_mask = 64'h0000FFCC00000055;
defparam \inst3|inst6|Add14~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|mul0~2 (
// Equation(s):
// \inst3|inst6|mul0~2_combout  = (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[8]~8_combout )

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst3|out[8]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|mul0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|mul0~2 .extended_lut = "off";
defparam \inst3|inst6|mul0~2 .lut_mask = 64'h1111111111111111;
defparam \inst3|inst6|mul0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|mul0~3 (
// Equation(s):
// \inst3|inst6|mul0~3_combout  = (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[7]~9_combout )

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst3|out[7]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|mul0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|mul0~3 .extended_lut = "off";
defparam \inst3|inst6|mul0~3 .lut_mask = 64'h1111111111111111;
defparam \inst3|inst6|mul0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|mul0~4 (
// Equation(s):
// \inst3|inst6|mul0~4_combout  = (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[6]~10_combout )

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst3|out[6]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|mul0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|mul0~4 .extended_lut = "off";
defparam \inst3|inst6|mul0~4 .lut_mask = 64'h1111111111111111;
defparam \inst3|inst6|mul0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~97 (
// Equation(s):
// \inst3|inst6|Add14~97_sumout  = SUM(( !\inst3|inst6|Add9~41_sumout  $ (!\inst3|inst6|Add7~49_sumout  $ (\inst3|inst6|mul0~4_combout )) ) + ( \inst3|inst6|Add14~103  ) + ( \inst3|inst6|Add14~102  ))
// \inst3|inst6|Add14~98  = CARRY(( !\inst3|inst6|Add9~41_sumout  $ (!\inst3|inst6|Add7~49_sumout  $ (\inst3|inst6|mul0~4_combout )) ) + ( \inst3|inst6|Add14~103  ) + ( \inst3|inst6|Add14~102  ))
// \inst3|inst6|Add14~99  = SHARE((!\inst3|inst6|Add9~41_sumout  & (\inst3|inst6|Add7~49_sumout  & \inst3|inst6|mul0~4_combout )) # (\inst3|inst6|Add9~41_sumout  & ((\inst3|inst6|mul0~4_combout ) # (\inst3|inst6|Add7~49_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~41_sumout ),
	.datac(!\inst3|inst6|Add7~49_sumout ),
	.datad(!\inst3|inst6|mul0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~102 ),
	.sharein(\inst3|inst6|Add14~103 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~97_sumout ),
	.cout(\inst3|inst6|Add14~98 ),
	.shareout(\inst3|inst6|Add14~99 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~97 .extended_lut = "off";
defparam \inst3|inst6|Add14~97 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~97 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~93 (
// Equation(s):
// \inst3|inst6|Add14~93_sumout  = SUM(( !\inst3|inst6|Add9~37_sumout  $ (!\inst3|inst6|Add7~45_sumout  $ (\inst3|inst6|mul0~3_combout )) ) + ( \inst3|inst6|Add14~99  ) + ( \inst3|inst6|Add14~98  ))
// \inst3|inst6|Add14~94  = CARRY(( !\inst3|inst6|Add9~37_sumout  $ (!\inst3|inst6|Add7~45_sumout  $ (\inst3|inst6|mul0~3_combout )) ) + ( \inst3|inst6|Add14~99  ) + ( \inst3|inst6|Add14~98  ))
// \inst3|inst6|Add14~95  = SHARE((!\inst3|inst6|Add9~37_sumout  & (\inst3|inst6|Add7~45_sumout  & \inst3|inst6|mul0~3_combout )) # (\inst3|inst6|Add9~37_sumout  & ((\inst3|inst6|mul0~3_combout ) # (\inst3|inst6|Add7~45_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~37_sumout ),
	.datac(!\inst3|inst6|Add7~45_sumout ),
	.datad(!\inst3|inst6|mul0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~98 ),
	.sharein(\inst3|inst6|Add14~99 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~93_sumout ),
	.cout(\inst3|inst6|Add14~94 ),
	.shareout(\inst3|inst6|Add14~95 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~93 .extended_lut = "off";
defparam \inst3|inst6|Add14~93 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~93 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~89 (
// Equation(s):
// \inst3|inst6|Add14~89_sumout  = SUM(( !\inst3|inst6|Add9~33_sumout  $ (!\inst3|inst6|Add7~41_sumout  $ (\inst3|inst6|mul0~2_combout )) ) + ( \inst3|inst6|Add14~95  ) + ( \inst3|inst6|Add14~94  ))
// \inst3|inst6|Add14~90  = CARRY(( !\inst3|inst6|Add9~33_sumout  $ (!\inst3|inst6|Add7~41_sumout  $ (\inst3|inst6|mul0~2_combout )) ) + ( \inst3|inst6|Add14~95  ) + ( \inst3|inst6|Add14~94  ))
// \inst3|inst6|Add14~91  = SHARE((!\inst3|inst6|Add9~33_sumout  & (\inst3|inst6|Add7~41_sumout  & \inst3|inst6|mul0~2_combout )) # (\inst3|inst6|Add9~33_sumout  & ((\inst3|inst6|mul0~2_combout ) # (\inst3|inst6|Add7~41_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~33_sumout ),
	.datac(!\inst3|inst6|Add7~41_sumout ),
	.datad(!\inst3|inst6|mul0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~94 ),
	.sharein(\inst3|inst6|Add14~95 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~89_sumout ),
	.cout(\inst3|inst6|Add14~90 ),
	.shareout(\inst3|inst6|Add14~91 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~89 .extended_lut = "off";
defparam \inst3|inst6|Add14~89 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~89 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~85 (
// Equation(s):
// \inst3|inst6|Add14~85_sumout  = SUM(( !\inst3|inst6|Add9~29_sumout  $ (!\inst3|inst6|Add7~37_sumout  $ (\inst3|inst6|Add14~129_sumout )) ) + ( \inst3|inst6|Add14~91  ) + ( \inst3|inst6|Add14~90  ))
// \inst3|inst6|Add14~86  = CARRY(( !\inst3|inst6|Add9~29_sumout  $ (!\inst3|inst6|Add7~37_sumout  $ (\inst3|inst6|Add14~129_sumout )) ) + ( \inst3|inst6|Add14~91  ) + ( \inst3|inst6|Add14~90  ))
// \inst3|inst6|Add14~87  = SHARE((!\inst3|inst6|Add9~29_sumout  & (\inst3|inst6|Add7~37_sumout  & \inst3|inst6|Add14~129_sumout )) # (\inst3|inst6|Add9~29_sumout  & ((\inst3|inst6|Add14~129_sumout ) # (\inst3|inst6|Add7~37_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~29_sumout ),
	.datac(!\inst3|inst6|Add7~37_sumout ),
	.datad(!\inst3|inst6|Add14~129_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~90 ),
	.sharein(\inst3|inst6|Add14~91 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~85_sumout ),
	.cout(\inst3|inst6|Add14~86 ),
	.shareout(\inst3|inst6|Add14~87 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~85 .extended_lut = "off";
defparam \inst3|inst6|Add14~85 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~85 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~81 (
// Equation(s):
// \inst3|inst6|Add14~81_sumout  = SUM(( !\inst3|inst6|Add9~25_sumout  $ (!\inst3|inst6|Add7~33_sumout  $ (\inst3|inst6|Add14~125_sumout )) ) + ( \inst3|inst6|Add14~87  ) + ( \inst3|inst6|Add14~86  ))
// \inst3|inst6|Add14~82  = CARRY(( !\inst3|inst6|Add9~25_sumout  $ (!\inst3|inst6|Add7~33_sumout  $ (\inst3|inst6|Add14~125_sumout )) ) + ( \inst3|inst6|Add14~87  ) + ( \inst3|inst6|Add14~86  ))
// \inst3|inst6|Add14~83  = SHARE((!\inst3|inst6|Add9~25_sumout  & (\inst3|inst6|Add7~33_sumout  & \inst3|inst6|Add14~125_sumout )) # (\inst3|inst6|Add9~25_sumout  & ((\inst3|inst6|Add14~125_sumout ) # (\inst3|inst6|Add7~33_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~25_sumout ),
	.datac(!\inst3|inst6|Add7~33_sumout ),
	.datad(!\inst3|inst6|Add14~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~86 ),
	.sharein(\inst3|inst6|Add14~87 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~81_sumout ),
	.cout(\inst3|inst6|Add14~82 ),
	.shareout(\inst3|inst6|Add14~83 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~81 .extended_lut = "off";
defparam \inst3|inst6|Add14~81 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~81 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~77 (
// Equation(s):
// \inst3|inst6|Add14~77_sumout  = SUM(( !\inst3|inst6|Add9~21_sumout  $ (!\inst3|inst6|Add7~29_sumout  $ (\inst3|inst6|Add14~121_sumout )) ) + ( \inst3|inst6|Add14~83  ) + ( \inst3|inst6|Add14~82  ))
// \inst3|inst6|Add14~78  = CARRY(( !\inst3|inst6|Add9~21_sumout  $ (!\inst3|inst6|Add7~29_sumout  $ (\inst3|inst6|Add14~121_sumout )) ) + ( \inst3|inst6|Add14~83  ) + ( \inst3|inst6|Add14~82  ))
// \inst3|inst6|Add14~79  = SHARE((!\inst3|inst6|Add9~21_sumout  & (\inst3|inst6|Add7~29_sumout  & \inst3|inst6|Add14~121_sumout )) # (\inst3|inst6|Add9~21_sumout  & ((\inst3|inst6|Add14~121_sumout ) # (\inst3|inst6|Add7~29_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~21_sumout ),
	.datac(!\inst3|inst6|Add7~29_sumout ),
	.datad(!\inst3|inst6|Add14~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~82 ),
	.sharein(\inst3|inst6|Add14~83 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~77_sumout ),
	.cout(\inst3|inst6|Add14~78 ),
	.shareout(\inst3|inst6|Add14~79 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~77 .extended_lut = "off";
defparam \inst3|inst6|Add14~77 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~77 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~73 (
// Equation(s):
// \inst3|inst6|Add14~73_sumout  = SUM(( !\inst3|inst6|Add9~17_sumout  $ (!\inst3|inst6|Add7~25_sumout  $ (\inst3|inst6|Add14~117_sumout )) ) + ( \inst3|inst6|Add14~79  ) + ( \inst3|inst6|Add14~78  ))
// \inst3|inst6|Add14~74  = CARRY(( !\inst3|inst6|Add9~17_sumout  $ (!\inst3|inst6|Add7~25_sumout  $ (\inst3|inst6|Add14~117_sumout )) ) + ( \inst3|inst6|Add14~79  ) + ( \inst3|inst6|Add14~78  ))
// \inst3|inst6|Add14~75  = SHARE((!\inst3|inst6|Add9~17_sumout  & (\inst3|inst6|Add7~25_sumout  & \inst3|inst6|Add14~117_sumout )) # (\inst3|inst6|Add9~17_sumout  & ((\inst3|inst6|Add14~117_sumout ) # (\inst3|inst6|Add7~25_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~17_sumout ),
	.datac(!\inst3|inst6|Add7~25_sumout ),
	.datad(!\inst3|inst6|Add14~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~78 ),
	.sharein(\inst3|inst6|Add14~79 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~73_sumout ),
	.cout(\inst3|inst6|Add14~74 ),
	.shareout(\inst3|inst6|Add14~75 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~73 .extended_lut = "off";
defparam \inst3|inst6|Add14~73 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~73 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~37 (
// Equation(s):
// \inst3|inst6|Add14~37_sumout  = SUM(( \inst3|inst6|Add11~37_sumout  ) + ( \inst3|inst6|Add14~97_sumout  ) + ( \inst3|inst6|Add14~42  ))
// \inst3|inst6|Add14~38  = CARRY(( \inst3|inst6|Add11~37_sumout  ) + ( \inst3|inst6|Add14~97_sumout  ) + ( \inst3|inst6|Add14~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~37_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~97_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~37_sumout ),
	.cout(\inst3|inst6|Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~37 .extended_lut = "off";
defparam \inst3|inst6|Add14~37 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~33 (
// Equation(s):
// \inst3|inst6|Add14~33_sumout  = SUM(( \inst3|inst6|Add11~33_sumout  ) + ( \inst3|inst6|Add14~93_sumout  ) + ( \inst3|inst6|Add14~38  ))
// \inst3|inst6|Add14~34  = CARRY(( \inst3|inst6|Add11~33_sumout  ) + ( \inst3|inst6|Add14~93_sumout  ) + ( \inst3|inst6|Add14~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~33_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~93_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~33_sumout ),
	.cout(\inst3|inst6|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~33 .extended_lut = "off";
defparam \inst3|inst6|Add14~33 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~29 (
// Equation(s):
// \inst3|inst6|Add14~29_sumout  = SUM(( \inst3|inst6|Add11~29_sumout  ) + ( \inst3|inst6|Add14~89_sumout  ) + ( \inst3|inst6|Add14~34  ))
// \inst3|inst6|Add14~30  = CARRY(( \inst3|inst6|Add11~29_sumout  ) + ( \inst3|inst6|Add14~89_sumout  ) + ( \inst3|inst6|Add14~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~29_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~89_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~29_sumout ),
	.cout(\inst3|inst6|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~29 .extended_lut = "off";
defparam \inst3|inst6|Add14~29 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~25 (
// Equation(s):
// \inst3|inst6|Add14~25_sumout  = SUM(( \inst3|inst6|Add11~25_sumout  ) + ( \inst3|inst6|Add14~85_sumout  ) + ( \inst3|inst6|Add14~30  ))
// \inst3|inst6|Add14~26  = CARRY(( \inst3|inst6|Add11~25_sumout  ) + ( \inst3|inst6|Add14~85_sumout  ) + ( \inst3|inst6|Add14~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~25_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~85_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~25_sumout ),
	.cout(\inst3|inst6|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~25 .extended_lut = "off";
defparam \inst3|inst6|Add14~25 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~21 (
// Equation(s):
// \inst3|inst6|Add14~21_sumout  = SUM(( \inst3|inst6|Add11~21_sumout  ) + ( \inst3|inst6|Add14~81_sumout  ) + ( \inst3|inst6|Add14~26  ))
// \inst3|inst6|Add14~22  = CARRY(( \inst3|inst6|Add11~21_sumout  ) + ( \inst3|inst6|Add14~81_sumout  ) + ( \inst3|inst6|Add14~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~21_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~81_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~21_sumout ),
	.cout(\inst3|inst6|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~21 .extended_lut = "off";
defparam \inst3|inst6|Add14~21 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~17 (
// Equation(s):
// \inst3|inst6|Add14~17_sumout  = SUM(( \inst3|inst6|Add11~17_sumout  ) + ( \inst3|inst6|Add14~77_sumout  ) + ( \inst3|inst6|Add14~22  ))
// \inst3|inst6|Add14~18  = CARRY(( \inst3|inst6|Add11~17_sumout  ) + ( \inst3|inst6|Add14~77_sumout  ) + ( \inst3|inst6|Add14~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~17_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~77_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~17_sumout ),
	.cout(\inst3|inst6|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~17 .extended_lut = "off";
defparam \inst3|inst6|Add14~17 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~13 (
// Equation(s):
// \inst3|inst6|Add14~13_sumout  = SUM(( \inst3|inst6|Add11~13_sumout  ) + ( \inst3|inst6|Add14~73_sumout  ) + ( \inst3|inst6|Add14~18  ))
// \inst3|inst6|Add14~14  = CARRY(( \inst3|inst6|Add11~13_sumout  ) + ( \inst3|inst6|Add14~73_sumout  ) + ( \inst3|inst6|Add14~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~13_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~73_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~13_sumout ),
	.cout(\inst3|inst6|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~13 .extended_lut = "off";
defparam \inst3|inst6|Add14~13 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[11]~4 (
// Equation(s):
// \inst3|inst|inst2|out[11]~4_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [11] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [11] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [11] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [11] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [11]),
	.datab(!\inst3|inst|inst5|dffs [11]),
	.datac(!\inst3|inst|inst6|dffs [11]),
	.datad(!\inst3|inst|inst7|dffs [11]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[11]~4 .extended_lut = "off";
defparam \inst3|inst|inst2|out[11]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[11]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[10]~5 (
// Equation(s):
// \inst3|inst|inst2|out[10]~5_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [10] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [10] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [10] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [10] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [10]),
	.datab(!\inst3|inst|inst5|dffs [10]),
	.datac(!\inst3|inst|inst6|dffs [10]),
	.datad(!\inst3|inst|inst7|dffs [10]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[10]~5 .extended_lut = "off";
defparam \inst3|inst|inst2|out[10]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[10]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[9]~6 (
// Equation(s):
// \inst3|inst|inst2|out[9]~6_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [9] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [9] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [9] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [9] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [9]),
	.datab(!\inst3|inst|inst5|dffs [9]),
	.datac(!\inst3|inst|inst6|dffs [9]),
	.datad(!\inst3|inst|inst7|dffs [9]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[9]~6 .extended_lut = "off";
defparam \inst3|inst|inst2|out[9]~6 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[9]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[8]~7 (
// Equation(s):
// \inst3|inst|inst2|out[8]~7_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [8] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [8] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [8] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [8] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [8]),
	.datab(!\inst3|inst|inst5|dffs [8]),
	.datac(!\inst3|inst|inst6|dffs [8]),
	.datad(!\inst3|inst|inst7|dffs [8]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[8]~7 .extended_lut = "off";
defparam \inst3|inst|inst2|out[8]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[8]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[7]~8 (
// Equation(s):
// \inst3|inst|inst2|out[7]~8_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [7] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [7] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [7] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [7] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [7]),
	.datab(!\inst3|inst|inst5|dffs [7]),
	.datac(!\inst3|inst|inst6|dffs [7]),
	.datad(!\inst3|inst|inst7|dffs [7]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[7]~8 .extended_lut = "off";
defparam \inst3|inst|inst2|out[7]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[7]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[6]~9 (
// Equation(s):
// \inst3|inst|inst2|out[6]~9_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [6] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [6] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [6] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [6] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [6]),
	.datab(!\inst3|inst|inst5|dffs [6]),
	.datac(!\inst3|inst|inst6|dffs [6]),
	.datad(!\inst3|inst|inst7|dffs [6]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[6]~9 .extended_lut = "off";
defparam \inst3|inst|inst2|out[6]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[6]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~37 (
// Equation(s):
// \inst3|inst6|Add4~37_sumout  = SUM(( \inst3|inst|inst2|out[6]~9_combout  ) + ( GND ) + ( \inst3|inst6|Add4~42  ))
// \inst3|inst6|Add4~38  = CARRY(( \inst3|inst|inst2|out[6]~9_combout  ) + ( GND ) + ( \inst3|inst6|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[6]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~37_sumout ),
	.cout(\inst3|inst6|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~37 .extended_lut = "off";
defparam \inst3|inst6|Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~33 (
// Equation(s):
// \inst3|inst6|Add4~33_sumout  = SUM(( \inst3|inst|inst2|out[7]~8_combout  ) + ( GND ) + ( \inst3|inst6|Add4~38  ))
// \inst3|inst6|Add4~34  = CARRY(( \inst3|inst|inst2|out[7]~8_combout  ) + ( GND ) + ( \inst3|inst6|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[7]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~33_sumout ),
	.cout(\inst3|inst6|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~33 .extended_lut = "off";
defparam \inst3|inst6|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~29 (
// Equation(s):
// \inst3|inst6|Add4~29_sumout  = SUM(( \inst3|inst|inst2|out[8]~7_combout  ) + ( GND ) + ( \inst3|inst6|Add4~34  ))
// \inst3|inst6|Add4~30  = CARRY(( \inst3|inst|inst2|out[8]~7_combout  ) + ( GND ) + ( \inst3|inst6|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[8]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~29_sumout ),
	.cout(\inst3|inst6|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~29 .extended_lut = "off";
defparam \inst3|inst6|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~25 (
// Equation(s):
// \inst3|inst6|Add4~25_sumout  = SUM(( \inst3|inst|inst2|out[9]~6_combout  ) + ( GND ) + ( \inst3|inst6|Add4~30  ))
// \inst3|inst6|Add4~26  = CARRY(( \inst3|inst|inst2|out[9]~6_combout  ) + ( GND ) + ( \inst3|inst6|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[9]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~25_sumout ),
	.cout(\inst3|inst6|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~25 .extended_lut = "off";
defparam \inst3|inst6|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~21 (
// Equation(s):
// \inst3|inst6|Add4~21_sumout  = SUM(( \inst3|inst|inst2|out[10]~5_combout  ) + ( GND ) + ( \inst3|inst6|Add4~26  ))
// \inst3|inst6|Add4~22  = CARRY(( \inst3|inst|inst2|out[10]~5_combout  ) + ( GND ) + ( \inst3|inst6|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[10]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~21_sumout ),
	.cout(\inst3|inst6|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~21 .extended_lut = "off";
defparam \inst3|inst6|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~17 (
// Equation(s):
// \inst3|inst6|Add4~17_sumout  = SUM(( \inst3|inst|inst2|out[11]~4_combout  ) + ( GND ) + ( \inst3|inst6|Add4~22  ))
// \inst3|inst6|Add4~18  = CARRY(( \inst3|inst|inst2|out[11]~4_combout  ) + ( GND ) + ( \inst3|inst6|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[11]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~17_sumout ),
	.cout(\inst3|inst6|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~17 .extended_lut = "off";
defparam \inst3|inst6|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~13 (
// Equation(s):
// \inst3|inst6|Add4~13_sumout  = SUM(( \inst3|inst|inst2|out[12]~3_combout  ) + ( GND ) + ( \inst3|inst6|Add4~18  ))
// \inst3|inst6|Add4~14  = CARRY(( \inst3|inst|inst2|out[12]~3_combout  ) + ( GND ) + ( \inst3|inst6|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[12]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~13_sumout ),
	.cout(\inst3|inst6|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~13 .extended_lut = "off";
defparam \inst3|inst6|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~37 (
// Equation(s):
// \inst3|inst6|Add5~37_sumout  = SUM(( \inst3|inst|inst2|out[6]~9_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~42  ))
// \inst3|inst6|Add5~38  = CARRY(( \inst3|inst|inst2|out[6]~9_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[6]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~37_sumout ),
	.cout(\inst3|inst6|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~37 .extended_lut = "off";
defparam \inst3|inst6|Add5~37 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~33 (
// Equation(s):
// \inst3|inst6|Add5~33_sumout  = SUM(( \inst3|inst|inst2|out[7]~8_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~38  ))
// \inst3|inst6|Add5~34  = CARRY(( \inst3|inst|inst2|out[7]~8_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[7]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~33_sumout ),
	.cout(\inst3|inst6|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~33 .extended_lut = "off";
defparam \inst3|inst6|Add5~33 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~29 (
// Equation(s):
// \inst3|inst6|Add5~29_sumout  = SUM(( \inst3|inst|inst2|out[8]~7_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~34  ))
// \inst3|inst6|Add5~30  = CARRY(( \inst3|inst|inst2|out[8]~7_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[8]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~29_sumout ),
	.cout(\inst3|inst6|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~29 .extended_lut = "off";
defparam \inst3|inst6|Add5~29 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~25 (
// Equation(s):
// \inst3|inst6|Add5~25_sumout  = SUM(( \inst3|inst|inst2|out[9]~6_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~30  ))
// \inst3|inst6|Add5~26  = CARRY(( \inst3|inst|inst2|out[9]~6_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[9]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~25_sumout ),
	.cout(\inst3|inst6|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~25 .extended_lut = "off";
defparam \inst3|inst6|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~21 (
// Equation(s):
// \inst3|inst6|Add5~21_sumout  = SUM(( \inst3|inst|inst2|out[10]~5_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~26  ))
// \inst3|inst6|Add5~22  = CARRY(( \inst3|inst|inst2|out[10]~5_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[10]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~21_sumout ),
	.cout(\inst3|inst6|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~21 .extended_lut = "off";
defparam \inst3|inst6|Add5~21 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~17 (
// Equation(s):
// \inst3|inst6|Add5~17_sumout  = SUM(( \inst3|inst|inst2|out[11]~4_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~22  ))
// \inst3|inst6|Add5~18  = CARRY(( \inst3|inst|inst2|out[11]~4_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[11]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~17_sumout ),
	.cout(\inst3|inst6|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~17 .extended_lut = "off";
defparam \inst3|inst6|Add5~17 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~13 (
// Equation(s):
// \inst3|inst6|Add5~13_sumout  = SUM(( \inst3|inst|inst2|out[12]~3_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~18  ))
// \inst3|inst6|Add5~14  = CARRY(( \inst3|inst|inst2|out[12]~3_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[12]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~13_sumout ),
	.cout(\inst3|inst6|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~13 .extended_lut = "off";
defparam \inst3|inst6|Add5~13 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~37 (
// Equation(s):
// \inst3|inst6|Add3~37_sumout  = SUM(( \inst3|inst|inst2|out[6]~9_combout  ) + ( GND ) + ( \inst3|inst6|Add3~42  ))
// \inst3|inst6|Add3~38  = CARRY(( \inst3|inst|inst2|out[6]~9_combout  ) + ( GND ) + ( \inst3|inst6|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[6]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~37_sumout ),
	.cout(\inst3|inst6|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~37 .extended_lut = "off";
defparam \inst3|inst6|Add3~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~33 (
// Equation(s):
// \inst3|inst6|Add3~33_sumout  = SUM(( \inst3|inst|inst2|out[7]~8_combout  ) + ( GND ) + ( \inst3|inst6|Add3~38  ))
// \inst3|inst6|Add3~34  = CARRY(( \inst3|inst|inst2|out[7]~8_combout  ) + ( GND ) + ( \inst3|inst6|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[7]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~33_sumout ),
	.cout(\inst3|inst6|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~33 .extended_lut = "off";
defparam \inst3|inst6|Add3~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~29 (
// Equation(s):
// \inst3|inst6|Add3~29_sumout  = SUM(( \inst3|inst|inst2|out[8]~7_combout  ) + ( GND ) + ( \inst3|inst6|Add3~34  ))
// \inst3|inst6|Add3~30  = CARRY(( \inst3|inst|inst2|out[8]~7_combout  ) + ( GND ) + ( \inst3|inst6|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[8]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~29_sumout ),
	.cout(\inst3|inst6|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~29 .extended_lut = "off";
defparam \inst3|inst6|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~25 (
// Equation(s):
// \inst3|inst6|Add3~25_sumout  = SUM(( \inst3|inst|inst2|out[9]~6_combout  ) + ( GND ) + ( \inst3|inst6|Add3~30  ))
// \inst3|inst6|Add3~26  = CARRY(( \inst3|inst|inst2|out[9]~6_combout  ) + ( GND ) + ( \inst3|inst6|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[9]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~25_sumout ),
	.cout(\inst3|inst6|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~25 .extended_lut = "off";
defparam \inst3|inst6|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~21 (
// Equation(s):
// \inst3|inst6|Add3~21_sumout  = SUM(( \inst3|inst|inst2|out[10]~5_combout  ) + ( GND ) + ( \inst3|inst6|Add3~26  ))
// \inst3|inst6|Add3~22  = CARRY(( \inst3|inst|inst2|out[10]~5_combout  ) + ( GND ) + ( \inst3|inst6|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[10]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~21_sumout ),
	.cout(\inst3|inst6|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~21 .extended_lut = "off";
defparam \inst3|inst6|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~17 (
// Equation(s):
// \inst3|inst6|Add3~17_sumout  = SUM(( \inst3|inst|inst2|out[11]~4_combout  ) + ( GND ) + ( \inst3|inst6|Add3~22  ))
// \inst3|inst6|Add3~18  = CARRY(( \inst3|inst|inst2|out[11]~4_combout  ) + ( GND ) + ( \inst3|inst6|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[11]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~17_sumout ),
	.cout(\inst3|inst6|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~17 .extended_lut = "off";
defparam \inst3|inst6|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~13 (
// Equation(s):
// \inst3|inst6|Add3~13_sumout  = SUM(( \inst3|inst|inst2|out[12]~3_combout  ) + ( GND ) + ( \inst3|inst6|Add3~18  ))
// \inst3|inst6|Add3~14  = CARRY(( \inst3|inst|inst2|out[12]~3_combout  ) + ( GND ) + ( \inst3|inst6|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[12]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~13_sumout ),
	.cout(\inst3|inst6|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~13 .extended_lut = "off";
defparam \inst3|inst6|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~41 (
// Equation(s):
// \inst3|inst6|Add2~41_sumout  = SUM(( !\inst3|inst|inst3|out[5]~11_combout  ) + ( \inst3|inst6|Add3~41_sumout  ) + ( \inst3|inst6|Add2~46  ))
// \inst3|inst6|Add2~42  = CARRY(( !\inst3|inst|inst3|out[5]~11_combout  ) + ( \inst3|inst6|Add3~41_sumout  ) + ( \inst3|inst6|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[5]~11_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~41_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~41_sumout ),
	.cout(\inst3|inst6|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~41 .extended_lut = "off";
defparam \inst3|inst6|Add2~41 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~37 (
// Equation(s):
// \inst3|inst6|Add2~37_sumout  = SUM(( !\inst3|inst|inst3|out[6]~10_combout  ) + ( \inst3|inst6|Add3~37_sumout  ) + ( \inst3|inst6|Add2~42  ))
// \inst3|inst6|Add2~38  = CARRY(( !\inst3|inst|inst3|out[6]~10_combout  ) + ( \inst3|inst6|Add3~37_sumout  ) + ( \inst3|inst6|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~37_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~37_sumout ),
	.cout(\inst3|inst6|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~37 .extended_lut = "off";
defparam \inst3|inst6|Add2~37 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~33 (
// Equation(s):
// \inst3|inst6|Add2~33_sumout  = SUM(( !\inst3|inst|inst3|out[7]~9_combout  ) + ( \inst3|inst6|Add3~33_sumout  ) + ( \inst3|inst6|Add2~38  ))
// \inst3|inst6|Add2~34  = CARRY(( !\inst3|inst|inst3|out[7]~9_combout  ) + ( \inst3|inst6|Add3~33_sumout  ) + ( \inst3|inst6|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[7]~9_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~33_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~33_sumout ),
	.cout(\inst3|inst6|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~33 .extended_lut = "off";
defparam \inst3|inst6|Add2~33 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~29 (
// Equation(s):
// \inst3|inst6|Add2~29_sumout  = SUM(( !\inst3|inst|inst3|out[8]~8_combout  ) + ( \inst3|inst6|Add3~29_sumout  ) + ( \inst3|inst6|Add2~34  ))
// \inst3|inst6|Add2~30  = CARRY(( !\inst3|inst|inst3|out[8]~8_combout  ) + ( \inst3|inst6|Add3~29_sumout  ) + ( \inst3|inst6|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~29_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~29_sumout ),
	.cout(\inst3|inst6|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~29 .extended_lut = "off";
defparam \inst3|inst6|Add2~29 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~25 (
// Equation(s):
// \inst3|inst6|Add2~25_sumout  = SUM(( !\inst3|inst|inst3|out[9]~7_combout  ) + ( \inst3|inst6|Add3~25_sumout  ) + ( \inst3|inst6|Add2~30  ))
// \inst3|inst6|Add2~26  = CARRY(( !\inst3|inst|inst3|out[9]~7_combout  ) + ( \inst3|inst6|Add3~25_sumout  ) + ( \inst3|inst6|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[9]~7_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~25_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~25_sumout ),
	.cout(\inst3|inst6|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~25 .extended_lut = "off";
defparam \inst3|inst6|Add2~25 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~21 (
// Equation(s):
// \inst3|inst6|Add2~21_sumout  = SUM(( !\inst3|inst|inst3|out[10]~6_combout  ) + ( \inst3|inst6|Add3~21_sumout  ) + ( \inst3|inst6|Add2~26  ))
// \inst3|inst6|Add2~22  = CARRY(( !\inst3|inst|inst3|out[10]~6_combout  ) + ( \inst3|inst6|Add3~21_sumout  ) + ( \inst3|inst6|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~21_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~21_sumout ),
	.cout(\inst3|inst6|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~21 .extended_lut = "off";
defparam \inst3|inst6|Add2~21 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~17 (
// Equation(s):
// \inst3|inst6|Add2~17_sumout  = SUM(( !\inst3|inst|inst3|out[11]~5_combout  ) + ( \inst3|inst6|Add3~17_sumout  ) + ( \inst3|inst6|Add2~22  ))
// \inst3|inst6|Add2~18  = CARRY(( !\inst3|inst|inst3|out[11]~5_combout  ) + ( \inst3|inst6|Add3~17_sumout  ) + ( \inst3|inst6|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[11]~5_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~17_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~17_sumout ),
	.cout(\inst3|inst6|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~17 .extended_lut = "off";
defparam \inst3|inst6|Add2~17 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~13 (
// Equation(s):
// \inst3|inst6|Add2~13_sumout  = SUM(( !\inst3|inst|inst3|out[12]~4_combout  ) + ( \inst3|inst6|Add3~13_sumout  ) + ( \inst3|inst6|Add2~18  ))
// \inst3|inst6|Add2~14  = CARRY(( !\inst3|inst|inst3|out[12]~4_combout  ) + ( \inst3|inst6|Add3~13_sumout  ) + ( \inst3|inst6|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[12]~4_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~13_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~13_sumout ),
	.cout(\inst3|inst6|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~13 .extended_lut = "off";
defparam \inst3|inst6|Add2~13 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~66 (
// Equation(s):
// \inst3|inst6|Add0~66_cout  = CARRY(( (\inst3|CARRY|dffs [0] & ((!\inst4|sel_mux_din_reg~0_combout  & (\inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout )) # (\inst4|sel_mux_din_reg~0_combout  & ((\inst9|auto_generated|op_1~61_sumout ))))) ) + ( 
// VCC ) + ( !VCC ))

	.dataa(!\inst4|sel_mux_din_reg~0_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst9|auto_generated|op_1~61_sumout ),
	.datad(!\inst3|CARRY|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst3|inst6|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~66 .extended_lut = "off";
defparam \inst3|inst6|Add0~66 .lut_mask = 64'h0000000000000027;
defparam \inst3|inst6|Add0~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~61 (
// Equation(s):
// \inst3|inst6|Add0~61_sumout  = SUM(( \inst3|inst|inst3|out[0]~0_combout  ) + ( \inst3|inst|inst2|out[0]~15_combout  ) + ( \inst3|inst6|Add0~66_cout  ))
// \inst3|inst6|Add0~62  = CARRY(( \inst3|inst|inst3|out[0]~0_combout  ) + ( \inst3|inst|inst2|out[0]~15_combout  ) + ( \inst3|inst6|Add0~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[0]~15_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~61_sumout ),
	.cout(\inst3|inst6|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~61 .extended_lut = "off";
defparam \inst3|inst6|Add0~61 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~57 (
// Equation(s):
// \inst3|inst6|Add0~57_sumout  = SUM(( \inst3|inst|inst3|out[1]~15_combout  ) + ( \inst3|inst|inst2|out[1]~14_combout  ) + ( \inst3|inst6|Add0~62  ))
// \inst3|inst6|Add0~58  = CARRY(( \inst3|inst|inst3|out[1]~15_combout  ) + ( \inst3|inst|inst2|out[1]~14_combout  ) + ( \inst3|inst6|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[1]~15_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[1]~14_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~57_sumout ),
	.cout(\inst3|inst6|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~57 .extended_lut = "off";
defparam \inst3|inst6|Add0~57 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~53 (
// Equation(s):
// \inst3|inst6|Add0~53_sumout  = SUM(( \inst3|inst|inst3|out[2]~14_combout  ) + ( \inst3|inst|inst2|out[2]~13_combout  ) + ( \inst3|inst6|Add0~58  ))
// \inst3|inst6|Add0~54  = CARRY(( \inst3|inst|inst3|out[2]~14_combout  ) + ( \inst3|inst|inst2|out[2]~13_combout  ) + ( \inst3|inst6|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[2]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~53_sumout ),
	.cout(\inst3|inst6|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~53 .extended_lut = "off";
defparam \inst3|inst6|Add0~53 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~49 (
// Equation(s):
// \inst3|inst6|Add0~49_sumout  = SUM(( \inst3|inst|inst3|out[3]~13_combout  ) + ( \inst3|inst|inst2|out[3]~12_combout  ) + ( \inst3|inst6|Add0~54  ))
// \inst3|inst6|Add0~50  = CARRY(( \inst3|inst|inst3|out[3]~13_combout  ) + ( \inst3|inst|inst2|out[3]~12_combout  ) + ( \inst3|inst6|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[3]~13_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[3]~12_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~49_sumout ),
	.cout(\inst3|inst6|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~49 .extended_lut = "off";
defparam \inst3|inst6|Add0~49 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~45 (
// Equation(s):
// \inst3|inst6|Add0~45_sumout  = SUM(( \inst3|inst|inst3|out[4]~12_combout  ) + ( \inst3|inst|inst2|out[4]~11_combout  ) + ( \inst3|inst6|Add0~50  ))
// \inst3|inst6|Add0~46  = CARRY(( \inst3|inst|inst3|out[4]~12_combout  ) + ( \inst3|inst|inst2|out[4]~11_combout  ) + ( \inst3|inst6|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[4]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~45_sumout ),
	.cout(\inst3|inst6|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~45 .extended_lut = "off";
defparam \inst3|inst6|Add0~45 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~41 (
// Equation(s):
// \inst3|inst6|Add0~41_sumout  = SUM(( \inst3|inst|inst3|out[5]~11_combout  ) + ( \inst3|inst|inst2|out[5]~10_combout  ) + ( \inst3|inst6|Add0~46  ))
// \inst3|inst6|Add0~42  = CARRY(( \inst3|inst|inst3|out[5]~11_combout  ) + ( \inst3|inst|inst2|out[5]~10_combout  ) + ( \inst3|inst6|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[5]~11_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[5]~10_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~41_sumout ),
	.cout(\inst3|inst6|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~41 .extended_lut = "off";
defparam \inst3|inst6|Add0~41 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~37 (
// Equation(s):
// \inst3|inst6|Add0~37_sumout  = SUM(( \inst3|inst|inst3|out[6]~10_combout  ) + ( \inst3|inst|inst2|out[6]~9_combout  ) + ( \inst3|inst6|Add0~42  ))
// \inst3|inst6|Add0~38  = CARRY(( \inst3|inst|inst3|out[6]~10_combout  ) + ( \inst3|inst|inst2|out[6]~9_combout  ) + ( \inst3|inst6|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[6]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~37_sumout ),
	.cout(\inst3|inst6|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~37 .extended_lut = "off";
defparam \inst3|inst6|Add0~37 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~33 (
// Equation(s):
// \inst3|inst6|Add0~33_sumout  = SUM(( \inst3|inst|inst3|out[7]~9_combout  ) + ( \inst3|inst|inst2|out[7]~8_combout  ) + ( \inst3|inst6|Add0~38  ))
// \inst3|inst6|Add0~34  = CARRY(( \inst3|inst|inst3|out[7]~9_combout  ) + ( \inst3|inst|inst2|out[7]~8_combout  ) + ( \inst3|inst6|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[7]~9_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[7]~8_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~33_sumout ),
	.cout(\inst3|inst6|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~33 .extended_lut = "off";
defparam \inst3|inst6|Add0~33 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~29 (
// Equation(s):
// \inst3|inst6|Add0~29_sumout  = SUM(( \inst3|inst|inst3|out[8]~8_combout  ) + ( \inst3|inst|inst2|out[8]~7_combout  ) + ( \inst3|inst6|Add0~34  ))
// \inst3|inst6|Add0~30  = CARRY(( \inst3|inst|inst3|out[8]~8_combout  ) + ( \inst3|inst|inst2|out[8]~7_combout  ) + ( \inst3|inst6|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[8]~7_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~29_sumout ),
	.cout(\inst3|inst6|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~29 .extended_lut = "off";
defparam \inst3|inst6|Add0~29 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~25 (
// Equation(s):
// \inst3|inst6|Add0~25_sumout  = SUM(( \inst3|inst|inst3|out[9]~7_combout  ) + ( \inst3|inst|inst2|out[9]~6_combout  ) + ( \inst3|inst6|Add0~30  ))
// \inst3|inst6|Add0~26  = CARRY(( \inst3|inst|inst3|out[9]~7_combout  ) + ( \inst3|inst|inst2|out[9]~6_combout  ) + ( \inst3|inst6|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[9]~7_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[9]~6_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~25_sumout ),
	.cout(\inst3|inst6|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~25 .extended_lut = "off";
defparam \inst3|inst6|Add0~25 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~21 (
// Equation(s):
// \inst3|inst6|Add0~21_sumout  = SUM(( \inst3|inst|inst3|out[10]~6_combout  ) + ( \inst3|inst|inst2|out[10]~5_combout  ) + ( \inst3|inst6|Add0~26  ))
// \inst3|inst6|Add0~22  = CARRY(( \inst3|inst|inst3|out[10]~6_combout  ) + ( \inst3|inst|inst2|out[10]~5_combout  ) + ( \inst3|inst6|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[10]~5_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~21_sumout ),
	.cout(\inst3|inst6|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~21 .extended_lut = "off";
defparam \inst3|inst6|Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~17 (
// Equation(s):
// \inst3|inst6|Add0~17_sumout  = SUM(( \inst3|inst|inst3|out[11]~5_combout  ) + ( \inst3|inst|inst2|out[11]~4_combout  ) + ( \inst3|inst6|Add0~22  ))
// \inst3|inst6|Add0~18  = CARRY(( \inst3|inst|inst3|out[11]~5_combout  ) + ( \inst3|inst|inst2|out[11]~4_combout  ) + ( \inst3|inst6|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[11]~5_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[11]~4_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~17_sumout ),
	.cout(\inst3|inst6|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~17 .extended_lut = "off";
defparam \inst3|inst6|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~13 (
// Equation(s):
// \inst3|inst6|Add0~13_sumout  = SUM(( \inst3|inst|inst3|out[12]~4_combout  ) + ( \inst3|inst|inst2|out[12]~3_combout  ) + ( \inst3|inst6|Add0~18  ))
// \inst3|inst6|Add0~14  = CARRY(( \inst3|inst|inst3|out[12]~4_combout  ) + ( \inst3|inst|inst2|out[12]~3_combout  ) + ( \inst3|inst6|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[12]~4_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[12]~3_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~13_sumout ),
	.cout(\inst3|inst6|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~13 .extended_lut = "off";
defparam \inst3|inst6|Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector5~0 (
// Equation(s):
// \inst3|inst6|Selector5~0_combout  = ( \inst3|inst6|Add0~13_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~13_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~13_sumout )))) ) ) # ( !\inst3|inst6|Add0~13_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~13_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~13_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~13_sumout ),
	.datad(!\inst3|inst6|Add2~13_sumout ),
	.datae(!\inst3|inst6|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector5~0 .extended_lut = "off";
defparam \inst3|inst6|Selector5~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector5~1 (
// Equation(s):
// \inst3|inst6|Selector5~1_combout  = ( \inst3|inst6|Selector5~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~13_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~13_sumout )))) ) ) # ( !\inst3|inst6|Selector5~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~13_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~13_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~13_sumout ),
	.datad(!\inst3|inst6|Add4~13_sumout ),
	.datae(!\inst3|inst6|Selector5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector5~1 .extended_lut = "off";
defparam \inst3|inst6|Selector5~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|WideOr0~0 (
// Equation(s):
// \inst3|inst6|WideOr0~0_combout  = ( \inst3|inst6|sel_mux_inp~0_combout  & ( \inst3|inst6|sel_mux_inp~1_combout  & ( (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ) # 
// ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datac(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datad(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datae(!\inst3|inst6|sel_mux_inp~0_combout ),
	.dataf(!\inst3|inst6|sel_mux_inp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|WideOr0~0 .extended_lut = "off";
defparam \inst3|inst6|WideOr0~0 .lut_mask = 64'h000000000000F200;
defparam \inst3|inst6|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[12] (
// Equation(s):
// \inst3|inst6|alusum [12] = ( \inst3|inst6|alusum [12] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector5~1_combout  ) ) ) # ( !\inst3|inst6|alusum [12] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector5~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [12] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector5~1_combout ),
	.datae(!\inst3|inst6|alusum [12]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[12] .extended_lut = "off";
defparam \inst3|inst6|alusum[12] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[12] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[12]~input (
	.i(\INPUT [12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[12]~input_o ));
// synopsys translate_off
defparam \INPUT[12]~input .bus_hold = "false";
defparam \INPUT[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = ( \INPUT[12]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [12])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [12])))) ) ) # ( !\INPUT[12]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [12])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [12])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|sel_mux_inp~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst3|inst6|alusum [12]),
	.datae(!\INPUT[12]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h038B47CF038B47CF;
defparam \inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst1|r0~0 (
// Equation(s):
// \inst3|inst|inst1|r0~0_combout  = ( \inst3|inst1~0_combout  & ( \inst3|inst1~2_combout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\inst3|inst1~0_combout  & ( \inst3|inst1~2_combout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & (!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & \inst1|inst3|EXEC1~0_combout )) ) ) ) # ( 
// \inst3|inst1~0_combout  & ( !\inst3|inst1~2_combout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst3|inst1~0_combout  & ( 
// !\inst3|inst1~2_combout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & (!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & (\inst4|sel_mux_lds~combout  & \inst1|inst3|EXEC1~0_combout ))) ) ) )

	.dataa(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.datab(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst4|sel_mux_lds~combout ),
	.datad(!\inst1|inst3|EXEC1~0_combout ),
	.datae(!\inst3|inst1~0_combout ),
	.dataf(!\inst3|inst1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst1|r0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst1|r0~0 .extended_lut = "off";
defparam \inst3|inst|inst1|r0~0 .lut_mask = 64'h0008888800888888;
defparam \inst3|inst|inst1|r0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[12] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[12]~3 (
// Equation(s):
// \inst3|inst|inst2|out[12]~3_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [12] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [12] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [12] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [12] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [12]),
	.datab(!\inst3|inst|inst5|dffs [12]),
	.datac(!\inst3|inst|inst6|dffs [12]),
	.datad(!\inst3|inst|inst7|dffs [12]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[12]~3 .extended_lut = "off";
defparam \inst3|inst|inst2|out[12]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[12]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~9 (
// Equation(s):
// \inst3|inst6|Add3~9_sumout  = SUM(( \inst3|inst|inst2|out[13]~2_combout  ) + ( GND ) + ( \inst3|inst6|Add3~14  ))
// \inst3|inst6|Add3~10  = CARRY(( \inst3|inst|inst2|out[13]~2_combout  ) + ( GND ) + ( \inst3|inst6|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[13]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~9_sumout ),
	.cout(\inst3|inst6|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~9 .extended_lut = "off";
defparam \inst3|inst6|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~5 (
// Equation(s):
// \inst3|inst6|Add3~5_sumout  = SUM(( \inst3|inst|inst2|out[14]~1_combout  ) + ( GND ) + ( \inst3|inst6|Add3~10  ))
// \inst3|inst6|Add3~6  = CARRY(( \inst3|inst|inst2|out[14]~1_combout  ) + ( GND ) + ( \inst3|inst6|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[14]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~5_sumout ),
	.cout(\inst3|inst6|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~5 .extended_lut = "off";
defparam \inst3|inst6|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~1 (
// Equation(s):
// \inst3|inst6|Add3~1_sumout  = SUM(( \inst3|inst|inst2|out[15]~0_combout  ) + ( GND ) + ( \inst3|inst6|Add3~6  ))
// \inst3|inst6|Add3~2  = CARRY(( \inst3|inst|inst2|out[15]~0_combout  ) + ( GND ) + ( \inst3|inst6|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[15]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~1_sumout ),
	.cout(\inst3|inst6|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~1 .extended_lut = "off";
defparam \inst3|inst6|Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add3~65 (
// Equation(s):
// \inst3|inst6|Add3~65_sumout  = SUM(( VCC ) + ( GND ) + ( \inst3|inst6|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add3~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add3~65 .extended_lut = "off";
defparam \inst3|inst6|Add3~65 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \inst3|inst6|Add3~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[15]~1 (
// Equation(s):
// \inst3|inst|inst3|out[15]~1_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [15] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [15] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [15] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [15] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [15]),
	.datab(!\inst3|inst|inst5|dffs [15]),
	.datac(!\inst3|inst|inst6|dffs [15]),
	.datad(!\inst3|inst|inst7|dffs [15]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[15]~1 .extended_lut = "off";
defparam \inst3|inst|inst3|out[15]~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[15]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[14]~2 (
// Equation(s):
// \inst3|inst|inst3|out[14]~2_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [14] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [14] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [14] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [14] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [14]),
	.datab(!\inst3|inst|inst5|dffs [14]),
	.datac(!\inst3|inst|inst6|dffs [14]),
	.datad(!\inst3|inst|inst7|dffs [14]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[14]~2 .extended_lut = "off";
defparam \inst3|inst|inst3|out[14]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[14]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[13]~3 (
// Equation(s):
// \inst3|inst|inst3|out[13]~3_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [13] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [13] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [13] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [13] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [13]),
	.datab(!\inst3|inst|inst5|dffs [13]),
	.datac(!\inst3|inst|inst6|dffs [13]),
	.datad(!\inst3|inst|inst7|dffs [13]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[13]~3 .extended_lut = "off";
defparam \inst3|inst|inst3|out[13]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[13]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~9 (
// Equation(s):
// \inst3|inst6|Add2~9_sumout  = SUM(( !\inst3|inst|inst3|out[13]~3_combout  ) + ( \inst3|inst6|Add3~9_sumout  ) + ( \inst3|inst6|Add2~14  ))
// \inst3|inst6|Add2~10  = CARRY(( !\inst3|inst|inst3|out[13]~3_combout  ) + ( \inst3|inst6|Add3~9_sumout  ) + ( \inst3|inst6|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[13]~3_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~9_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~9_sumout ),
	.cout(\inst3|inst6|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~9 .extended_lut = "off";
defparam \inst3|inst6|Add2~9 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~5 (
// Equation(s):
// \inst3|inst6|Add2~5_sumout  = SUM(( !\inst3|inst|inst3|out[14]~2_combout  ) + ( \inst3|inst6|Add3~5_sumout  ) + ( \inst3|inst6|Add2~10  ))
// \inst3|inst6|Add2~6  = CARRY(( !\inst3|inst|inst3|out[14]~2_combout  ) + ( \inst3|inst6|Add3~5_sumout  ) + ( \inst3|inst6|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[14]~2_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~5_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~5_sumout ),
	.cout(\inst3|inst6|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~5 .extended_lut = "off";
defparam \inst3|inst6|Add2~5 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~1 (
// Equation(s):
// \inst3|inst6|Add2~1_sumout  = SUM(( !\inst3|inst|inst3|out[15]~1_combout  ) + ( \inst3|inst6|Add3~1_sumout  ) + ( \inst3|inst6|Add2~6  ))
// \inst3|inst6|Add2~2  = CARRY(( !\inst3|inst|inst3|out[15]~1_combout  ) + ( \inst3|inst6|Add3~1_sumout  ) + ( \inst3|inst6|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[15]~1_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~1_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~1_sumout ),
	.cout(\inst3|inst6|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~1 .extended_lut = "off";
defparam \inst3|inst6|Add2~1 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~69 (
// Equation(s):
// \inst3|inst6|Add2~69_sumout  = SUM(( GND ) + ( \inst3|inst6|Add3~65_sumout  ) + ( \inst3|inst6|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~65_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~69 .extended_lut = "off";
defparam \inst3|inst6|Add2~69 .lut_mask = 64'h0000FF0000000000;
defparam \inst3|inst6|Add2~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~9 (
// Equation(s):
// \inst3|inst6|Add0~9_sumout  = SUM(( \inst3|inst|inst3|out[13]~3_combout  ) + ( \inst3|inst|inst2|out[13]~2_combout  ) + ( \inst3|inst6|Add0~14  ))
// \inst3|inst6|Add0~10  = CARRY(( \inst3|inst|inst3|out[13]~3_combout  ) + ( \inst3|inst|inst2|out[13]~2_combout  ) + ( \inst3|inst6|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[13]~3_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[13]~2_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~9_sumout ),
	.cout(\inst3|inst6|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~9 .extended_lut = "off";
defparam \inst3|inst6|Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~5 (
// Equation(s):
// \inst3|inst6|Add0~5_sumout  = SUM(( \inst3|inst|inst3|out[14]~2_combout  ) + ( \inst3|inst|inst2|out[14]~1_combout  ) + ( \inst3|inst6|Add0~10  ))
// \inst3|inst6|Add0~6  = CARRY(( \inst3|inst|inst3|out[14]~2_combout  ) + ( \inst3|inst|inst2|out[14]~1_combout  ) + ( \inst3|inst6|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[14]~2_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[14]~1_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~5_sumout ),
	.cout(\inst3|inst6|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~5 .extended_lut = "off";
defparam \inst3|inst6|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~1 (
// Equation(s):
// \inst3|inst6|Add0~1_sumout  = SUM(( \inst3|inst|inst3|out[15]~1_combout  ) + ( \inst3|inst|inst2|out[15]~0_combout  ) + ( \inst3|inst6|Add0~6  ))
// \inst3|inst6|Add0~2  = CARRY(( \inst3|inst|inst3|out[15]~1_combout  ) + ( \inst3|inst|inst2|out[15]~0_combout  ) + ( \inst3|inst6|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[15]~1_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst2|out[15]~0_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~1_sumout ),
	.cout(\inst3|inst6|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~1 .extended_lut = "off";
defparam \inst3|inst6|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add0~69 (
// Equation(s):
// \inst3|inst6|Add0~69_sumout  = SUM(( GND ) + ( GND ) + ( \inst3|inst6|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add0~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add0~69 .extended_lut = "off";
defparam \inst3|inst6|Add0~69 .lut_mask = 64'h0000FFFF00000000;
defparam \inst3|inst6|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector0~0 (
// Equation(s):
// \inst3|inst6|Selector0~0_combout  = (!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add0~69_sumout ))) # (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & (\inst3|inst6|Add2~69_sumout ))

	.dataa(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Add2~69_sumout ),
	.datac(!\inst3|inst6|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector0~0 .extended_lut = "off";
defparam \inst3|inst6|Selector0~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst3|inst6|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add16~13 (
// Equation(s):
// \inst3|inst6|Add16~13_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add16~18  ))
// \inst3|inst6|Add16~14  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[2]~14_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add16~18  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add16~13_sumout ),
	.cout(\inst3|inst6|Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add16~13 .extended_lut = "off";
defparam \inst3|inst6|Add16~13 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add16~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add16~9 (
// Equation(s):
// \inst3|inst6|Add16~9_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add16~14  ))
// \inst3|inst6|Add16~10  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[3]~13_combout ) ) + ( \inst3|inst6|Add16~14  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[3]~13_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add16~9_sumout ),
	.cout(\inst3|inst6|Add16~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add16~9 .extended_lut = "off";
defparam \inst3|inst6|Add16~9 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add16~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add16~5 (
// Equation(s):
// \inst3|inst6|Add16~5_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add16~10  ))
// \inst3|inst6|Add16~6  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add16~10  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add16~5_sumout ),
	.cout(\inst3|inst6|Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add16~5 .extended_lut = "off";
defparam \inst3|inst6|Add16~5 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add16~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add16~21 (
// Equation(s):
// \inst3|inst6|Add16~21_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add16~6  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add16~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add16~21 .extended_lut = "off";
defparam \inst3|inst6|Add16~21 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add16~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add18~3 (
// Equation(s):
// \inst3|inst6|Add18~3_combout  = ( \inst3|inst|inst3|out[1]~15_combout  & ( \inst3|inst|inst3|out[0]~0_combout  & ( (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[4]~12_combout  $ (((!\inst3|inst|inst3|out[2]~14_combout ) # 
// (\inst3|inst|inst3|out[3]~13_combout ))))) ) ) ) # ( !\inst3|inst|inst3|out[1]~15_combout  & ( \inst3|inst|inst3|out[0]~0_combout  & ( (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[4]~12_combout  $ (((!\inst3|inst|inst3|out[3]~13_combout 
// ) # (\inst3|inst|inst3|out[2]~14_combout ))))) ) ) ) # ( \inst3|inst|inst3|out[1]~15_combout  & ( !\inst3|inst|inst3|out[0]~0_combout  & ( (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[4]~12_combout  $ 
// (!\inst3|inst|inst3|out[3]~13_combout  $ (\inst3|inst|inst3|out[2]~14_combout )))) ) ) ) # ( !\inst3|inst|inst3|out[1]~15_combout  & ( !\inst3|inst|inst3|out[0]~0_combout  & ( (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[4]~12_combout  
// $ (((!\inst3|inst|inst3|out[3]~13_combout ) # (\inst3|inst|inst3|out[2]~14_combout ))))) ) ) )

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(!\inst3|inst|inst3|out[4]~12_combout ),
	.datac(!\inst3|inst|inst3|out[3]~13_combout ),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(!\inst3|inst|inst3|out[1]~15_combout ),
	.dataf(!\inst3|inst|inst3|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Add18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add18~3 .extended_lut = "off";
defparam \inst3|inst6|Add18~3 .lut_mask = 64'h1411144114111141;
defparam \inst3|inst6|Add18~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add18~2 (
// Equation(s):
// \inst3|inst6|Add18~2_combout  = (!\inst3|inst|inst2|out[1]~14_combout ) # (!\inst3|inst|inst3|out[2]~14_combout  $ (((\inst3|inst|inst3|out[1]~15_combout  & !\inst3|inst|inst3|out[0]~0_combout ))))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(!\inst3|inst|inst3|out[2]~14_combout ),
	.datac(!\inst3|inst|inst3|out[1]~15_combout ),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Add18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add18~2 .extended_lut = "off";
defparam \inst3|inst6|Add18~2 .lut_mask = 64'hEBEEEBEEEBEEEBEE;
defparam \inst3|inst6|Add18~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add18~0 (
// Equation(s):
// \inst3|inst6|Add18~0_combout  = ( \inst3|inst|inst3|out[0]~0_combout  & ( (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[3]~13_combout  $ (!\inst3|inst|inst3|out[2]~14_combout  $ (\inst3|inst|inst3|out[1]~15_combout )))) ) ) # ( 
// !\inst3|inst|inst3|out[0]~0_combout  & ( (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[3]~13_combout  $ (((!\inst3|inst|inst3|out[2]~14_combout ) # (\inst3|inst|inst3|out[1]~15_combout ))))) ) )

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(!\inst3|inst|inst3|out[3]~13_combout ),
	.datac(!\inst3|inst|inst3|out[2]~14_combout ),
	.datad(!\inst3|inst|inst3|out[1]~15_combout ),
	.datae(!\inst3|inst|inst3|out[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Add18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add18~0 .extended_lut = "off";
defparam \inst3|inst6|Add18~0 .lut_mask = 64'h1411144114111441;
defparam \inst3|inst6|Add18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add18~1 (
// Equation(s):
// \inst3|inst6|Add18~1_combout  = (\inst3|inst|inst2|out[1]~14_combout  & (!\inst3|inst|inst3|out[1]~15_combout  $ (!\inst3|inst|inst3|out[0]~0_combout )))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(!\inst3|inst|inst3|out[1]~15_combout ),
	.datac(!\inst3|inst|inst3|out[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Add18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add18~1 .extended_lut = "off";
defparam \inst3|inst6|Add18~1 .lut_mask = 64'h1414141414141414;
defparam \inst3|inst6|Add18~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add20~9 (
// Equation(s):
// \inst3|inst6|Add20~9_sumout  = SUM(( !\inst3|inst6|Add16~13_sumout  $ (((!\inst3|inst|inst2|out[1]~14_combout ) # (!\inst3|inst|inst3|out[0]~0_combout  $ (\inst3|inst|inst3|out[1]~15_combout )))) ) + ( \inst3|inst6|Add20~15  ) + ( \inst3|inst6|Add20~14  
// ))
// \inst3|inst6|Add20~10  = CARRY(( !\inst3|inst6|Add16~13_sumout  $ (((!\inst3|inst|inst2|out[1]~14_combout ) # (!\inst3|inst|inst3|out[0]~0_combout  $ (\inst3|inst|inst3|out[1]~15_combout )))) ) + ( \inst3|inst6|Add20~15  ) + ( \inst3|inst6|Add20~14  ))
// \inst3|inst6|Add20~11  = SHARE((\inst3|inst|inst2|out[1]~14_combout  & (\inst3|inst6|Add16~13_sumout  & (!\inst3|inst|inst3|out[0]~0_combout  $ (!\inst3|inst|inst3|out[1]~15_combout )))))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(!\inst3|inst|inst3|out[0]~0_combout ),
	.datac(!\inst3|inst|inst3|out[1]~15_combout ),
	.datad(!\inst3|inst6|Add16~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add20~14 ),
	.sharein(\inst3|inst6|Add20~15 ),
	.combout(),
	.sumout(\inst3|inst6|Add20~9_sumout ),
	.cout(\inst3|inst6|Add20~10 ),
	.shareout(\inst3|inst6|Add20~11 ));
// synopsys translate_off
defparam \inst3|inst6|Add20~9 .extended_lut = "off";
defparam \inst3|inst6|Add20~9 .lut_mask = 64'h00000014000014EB;
defparam \inst3|inst6|Add20~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add20~5 (
// Equation(s):
// \inst3|inst6|Add20~5_sumout  = SUM(( !\inst3|inst6|Add16~9_sumout  $ (!\inst3|inst6|Add18~2_combout  $ (!\inst3|inst6|mul1~0_combout )) ) + ( \inst3|inst6|Add20~11  ) + ( \inst3|inst6|Add20~10  ))
// \inst3|inst6|Add20~6  = CARRY(( !\inst3|inst6|Add16~9_sumout  $ (!\inst3|inst6|Add18~2_combout  $ (!\inst3|inst6|mul1~0_combout )) ) + ( \inst3|inst6|Add20~11  ) + ( \inst3|inst6|Add20~10  ))
// \inst3|inst6|Add20~7  = SHARE((!\inst3|inst6|Add16~9_sumout  & (!\inst3|inst6|Add18~2_combout  & \inst3|inst6|mul1~0_combout )) # (\inst3|inst6|Add16~9_sumout  & ((!\inst3|inst6|Add18~2_combout ) # (\inst3|inst6|mul1~0_combout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add16~9_sumout ),
	.datac(!\inst3|inst6|Add18~2_combout ),
	.datad(!\inst3|inst6|mul1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add20~10 ),
	.sharein(\inst3|inst6|Add20~11 ),
	.combout(),
	.sumout(\inst3|inst6|Add20~5_sumout ),
	.cout(\inst3|inst6|Add20~6 ),
	.shareout(\inst3|inst6|Add20~7 ));
// synopsys translate_off
defparam \inst3|inst6|Add20~5 .extended_lut = "off";
defparam \inst3|inst6|Add20~5 .lut_mask = 64'h000030F30000C33C;
defparam \inst3|inst6|Add20~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add20~1 (
// Equation(s):
// \inst3|inst6|Add20~1_sumout  = SUM(( !\inst3|inst6|Add16~5_sumout  $ (!\inst3|inst6|Add18~0_combout  $ (\inst3|inst6|Add18~1_combout )) ) + ( \inst3|inst6|Add20~7  ) + ( \inst3|inst6|Add20~6  ))
// \inst3|inst6|Add20~2  = CARRY(( !\inst3|inst6|Add16~5_sumout  $ (!\inst3|inst6|Add18~0_combout  $ (\inst3|inst6|Add18~1_combout )) ) + ( \inst3|inst6|Add20~7  ) + ( \inst3|inst6|Add20~6  ))
// \inst3|inst6|Add20~3  = SHARE((!\inst3|inst6|Add16~5_sumout  & (\inst3|inst6|Add18~0_combout  & \inst3|inst6|Add18~1_combout )) # (\inst3|inst6|Add16~5_sumout  & ((\inst3|inst6|Add18~1_combout ) # (\inst3|inst6|Add18~0_combout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add16~5_sumout ),
	.datac(!\inst3|inst6|Add18~0_combout ),
	.datad(!\inst3|inst6|Add18~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add20~6 ),
	.sharein(\inst3|inst6|Add20~7 ),
	.combout(),
	.sumout(\inst3|inst6|Add20~1_sumout ),
	.cout(\inst3|inst6|Add20~2 ),
	.shareout(\inst3|inst6|Add20~3 ));
// synopsys translate_off
defparam \inst3|inst6|Add20~1 .extended_lut = "off";
defparam \inst3|inst6|Add20~1 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add20~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add20~17 (
// Equation(s):
// \inst3|inst6|Add20~17_sumout  = SUM(( !\inst3|inst6|Add16~21_sumout  $ (!\inst3|inst6|Add18~3_combout  $ (!\inst3|inst6|Add18~2_combout )) ) + ( \inst3|inst6|Add20~3  ) + ( \inst3|inst6|Add20~2  ))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add16~21_sumout ),
	.datac(!\inst3|inst6|Add18~3_combout ),
	.datad(!\inst3|inst6|Add18~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add20~2 ),
	.sharein(\inst3|inst6|Add20~3 ),
	.combout(),
	.sumout(\inst3|inst6|Add20~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add20~17 .extended_lut = "off";
defparam \inst3|inst6|Add20~17 .lut_mask = 64'h000000000000C33C;
defparam \inst3|inst6|Add20~17 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~9 (
// Equation(s):
// \inst3|inst6|Add13~9_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add13~14  ))
// \inst3|inst6|Add13~10  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add13~14  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~9_sumout ),
	.cout(\inst3|inst6|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~9 .extended_lut = "off";
defparam \inst3|inst6|Add13~9 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~5 (
// Equation(s):
// \inst3|inst6|Add13~5_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add13~10  ))
// \inst3|inst6|Add13~6  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add13~10  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[6]~10_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[7]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~5_sumout ),
	.cout(\inst3|inst6|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~5 .extended_lut = "off";
defparam \inst3|inst6|Add13~5 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~1 (
// Equation(s):
// \inst3|inst6|Add13~1_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add13~6  ))
// \inst3|inst6|Add13~2  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add13~6  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[7]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~1_sumout ),
	.cout(\inst3|inst6|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~1 .extended_lut = "off";
defparam \inst3|inst6|Add13~1 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add13~33 (
// Equation(s):
// \inst3|inst6|Add13~33_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add13~2  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[9]~7_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add13~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add13~33 .extended_lut = "off";
defparam \inst3|inst6|Add13~33 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add13~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~49 (
// Equation(s):
// \inst3|inst6|Add11~49_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add11~54  ))
// \inst3|inst6|Add11~50  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( \inst3|inst6|Add11~54  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[7]~9_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~49_sumout ),
	.cout(\inst3|inst6|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~49 .extended_lut = "off";
defparam \inst3|inst6|Add11~49 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~45 (
// Equation(s):
// \inst3|inst6|Add11~45_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add11~50  ))
// \inst3|inst6|Add11~46  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[8]~8_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add11~50  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[8]~8_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[9]~7_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~45_sumout ),
	.cout(\inst3|inst6|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~45 .extended_lut = "off";
defparam \inst3|inst6|Add11~45 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~41 (
// Equation(s):
// \inst3|inst6|Add11~41_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add11~46  ))
// \inst3|inst6|Add11~42  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add11~46  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[9]~7_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~41_sumout ),
	.cout(\inst3|inst6|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~41 .extended_lut = "off";
defparam \inst3|inst6|Add11~41 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~81 (
// Equation(s):
// \inst3|inst6|Add11~81_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add11~42  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[11]~5_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add11~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~81 .extended_lut = "off";
defparam \inst3|inst6|Add11~81 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add11~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~9 (
// Equation(s):
// \inst3|inst6|Add11~9_sumout  = SUM(( !\inst3|inst6|Add20~9_sumout  $ (!\inst3|inst6|Add13~9_sumout  $ (\inst3|inst6|Add11~49_sumout )) ) + ( \inst3|inst6|Add11~15  ) + ( \inst3|inst6|Add11~14  ))
// \inst3|inst6|Add11~10  = CARRY(( !\inst3|inst6|Add20~9_sumout  $ (!\inst3|inst6|Add13~9_sumout  $ (\inst3|inst6|Add11~49_sumout )) ) + ( \inst3|inst6|Add11~15  ) + ( \inst3|inst6|Add11~14  ))
// \inst3|inst6|Add11~11  = SHARE((!\inst3|inst6|Add20~9_sumout  & (\inst3|inst6|Add13~9_sumout  & \inst3|inst6|Add11~49_sumout )) # (\inst3|inst6|Add20~9_sumout  & ((\inst3|inst6|Add11~49_sumout ) # (\inst3|inst6|Add13~9_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add20~9_sumout ),
	.datac(!\inst3|inst6|Add13~9_sumout ),
	.datad(!\inst3|inst6|Add11~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~14 ),
	.sharein(\inst3|inst6|Add11~15 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~9_sumout ),
	.cout(\inst3|inst6|Add11~10 ),
	.shareout(\inst3|inst6|Add11~11 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~9 .extended_lut = "off";
defparam \inst3|inst6|Add11~9 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add11~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~5 (
// Equation(s):
// \inst3|inst6|Add11~5_sumout  = SUM(( !\inst3|inst6|Add20~5_sumout  $ (!\inst3|inst6|Add13~5_sumout  $ (\inst3|inst6|Add11~45_sumout )) ) + ( \inst3|inst6|Add11~11  ) + ( \inst3|inst6|Add11~10  ))
// \inst3|inst6|Add11~6  = CARRY(( !\inst3|inst6|Add20~5_sumout  $ (!\inst3|inst6|Add13~5_sumout  $ (\inst3|inst6|Add11~45_sumout )) ) + ( \inst3|inst6|Add11~11  ) + ( \inst3|inst6|Add11~10  ))
// \inst3|inst6|Add11~7  = SHARE((!\inst3|inst6|Add20~5_sumout  & (\inst3|inst6|Add13~5_sumout  & \inst3|inst6|Add11~45_sumout )) # (\inst3|inst6|Add20~5_sumout  & ((\inst3|inst6|Add11~45_sumout ) # (\inst3|inst6|Add13~5_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add20~5_sumout ),
	.datac(!\inst3|inst6|Add13~5_sumout ),
	.datad(!\inst3|inst6|Add11~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~10 ),
	.sharein(\inst3|inst6|Add11~11 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~5_sumout ),
	.cout(\inst3|inst6|Add11~6 ),
	.shareout(\inst3|inst6|Add11~7 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~5 .extended_lut = "off";
defparam \inst3|inst6|Add11~5 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add11~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~1 (
// Equation(s):
// \inst3|inst6|Add11~1_sumout  = SUM(( !\inst3|inst6|Add20~1_sumout  $ (!\inst3|inst6|Add13~1_sumout  $ (\inst3|inst6|Add11~41_sumout )) ) + ( \inst3|inst6|Add11~7  ) + ( \inst3|inst6|Add11~6  ))
// \inst3|inst6|Add11~2  = CARRY(( !\inst3|inst6|Add20~1_sumout  $ (!\inst3|inst6|Add13~1_sumout  $ (\inst3|inst6|Add11~41_sumout )) ) + ( \inst3|inst6|Add11~7  ) + ( \inst3|inst6|Add11~6  ))
// \inst3|inst6|Add11~3  = SHARE((!\inst3|inst6|Add20~1_sumout  & (\inst3|inst6|Add13~1_sumout  & \inst3|inst6|Add11~41_sumout )) # (\inst3|inst6|Add20~1_sumout  & ((\inst3|inst6|Add11~41_sumout ) # (\inst3|inst6|Add13~1_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add20~1_sumout ),
	.datac(!\inst3|inst6|Add13~1_sumout ),
	.datad(!\inst3|inst6|Add11~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~6 ),
	.sharein(\inst3|inst6|Add11~7 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~1_sumout ),
	.cout(\inst3|inst6|Add11~2 ),
	.shareout(\inst3|inst6|Add11~3 ));
// synopsys translate_off
defparam \inst3|inst6|Add11~1 .extended_lut = "off";
defparam \inst3|inst6|Add11~1 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add11~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add11~77 (
// Equation(s):
// \inst3|inst6|Add11~77_sumout  = SUM(( !\inst3|inst6|Add20~17_sumout  $ (!\inst3|inst6|Add13~33_sumout  $ (\inst3|inst6|Add11~81_sumout )) ) + ( \inst3|inst6|Add11~3  ) + ( \inst3|inst6|Add11~2  ))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add20~17_sumout ),
	.datac(!\inst3|inst6|Add13~33_sumout ),
	.datad(!\inst3|inst6|Add11~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add11~2 ),
	.sharein(\inst3|inst6|Add11~3 ),
	.combout(),
	.sumout(\inst3|inst6|Add11~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add11~77 .extended_lut = "off";
defparam \inst3|inst6|Add11~77 .lut_mask = 64'h0000000000003CC3;
defparam \inst3|inst6|Add11~77 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~13 (
// Equation(s):
// \inst3|inst6|Add9~13_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add9~18  ))
// \inst3|inst6|Add9~14  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[9]~7_combout ) ) + ( \inst3|inst6|Add9~18  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[9]~7_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~13_sumout ),
	.cout(\inst3|inst6|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~13 .extended_lut = "off";
defparam \inst3|inst6|Add9~13 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~9 (
// Equation(s):
// \inst3|inst6|Add9~9_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add9~14  ))
// \inst3|inst6|Add9~10  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[10]~6_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add9~14  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[10]~6_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[11]~5_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~9_sumout ),
	.cout(\inst3|inst6|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~9 .extended_lut = "off";
defparam \inst3|inst6|Add9~9 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~5 (
// Equation(s):
// \inst3|inst6|Add9~5_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add9~10  ))
// \inst3|inst6|Add9~6  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add9~10  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[12]~4_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[11]~5_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~5_sumout ),
	.cout(\inst3|inst6|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~5 .extended_lut = "off";
defparam \inst3|inst6|Add9~5 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add9~49 (
// Equation(s):
// \inst3|inst6|Add9~49_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[13]~3_combout ) ) + ( \inst3|inst6|Add9~6  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[12]~4_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[13]~3_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add9~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add9~49 .extended_lut = "off";
defparam \inst3|inst6|Add9~49 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add9~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~21 (
// Equation(s):
// \inst3|inst6|Add7~21_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add7~26  ))
// \inst3|inst6|Add7~22  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[11]~5_combout ) ) + ( \inst3|inst6|Add7~26  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[12]~4_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[11]~5_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~21_sumout ),
	.cout(\inst3|inst6|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~21 .extended_lut = "off";
defparam \inst3|inst6|Add7~21 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~17 (
// Equation(s):
// \inst3|inst6|Add7~17_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[13]~3_combout ) ) + ( \inst3|inst6|Add7~22  ))
// \inst3|inst6|Add7~18  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[12]~4_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[13]~3_combout ) ) + ( \inst3|inst6|Add7~22  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[12]~4_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[13]~3_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~17_sumout ),
	.cout(\inst3|inst6|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~17 .extended_lut = "off";
defparam \inst3|inst6|Add7~17 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~13 (
// Equation(s):
// \inst3|inst6|Add7~13_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[14]~2_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[13]~3_combout ) ) + ( \inst3|inst6|Add7~18  ))
// \inst3|inst6|Add7~14  = CARRY(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[14]~2_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[13]~3_combout ) ) + ( \inst3|inst6|Add7~18  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[14]~2_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[13]~3_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~13_sumout ),
	.cout(\inst3|inst6|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~13 .extended_lut = "off";
defparam \inst3|inst6|Add7~13 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add7~57 (
// Equation(s):
// \inst3|inst6|Add7~57_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[14]~2_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[15]~1_combout ) ) + ( \inst3|inst6|Add7~14  ))

	.dataa(!\inst3|inst|inst2|out[1]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[14]~2_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[15]~1_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add7~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add7~57 .extended_lut = "off";
defparam \inst3|inst6|Add7~57 .lut_mask = 64'h0000FFAA00000055;
defparam \inst3|inst6|Add7~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~113 (
// Equation(s):
// \inst3|inst6|Add14~113_sumout  = SUM(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[13]~3_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( \inst3|inst6|Add14~118  ))
// \inst3|inst6|Add14~114  = CARRY(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[13]~3_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[4]~12_combout ) ) + ( \inst3|inst6|Add14~118  ))

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[13]~3_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[4]~12_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~113_sumout ),
	.cout(\inst3|inst6|Add14~114 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~113 .extended_lut = "off";
defparam \inst3|inst6|Add14~113 .lut_mask = 64'h0000FFCC00000055;
defparam \inst3|inst6|Add14~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~109 (
// Equation(s):
// \inst3|inst6|Add14~109_sumout  = SUM(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[14]~2_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add14~114  ))
// \inst3|inst6|Add14~110  = CARRY(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[14]~2_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[5]~11_combout ) ) + ( \inst3|inst6|Add14~114  ))

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[14]~2_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[5]~11_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~109_sumout ),
	.cout(\inst3|inst6|Add14~110 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~109 .extended_lut = "off";
defparam \inst3|inst6|Add14~109 .lut_mask = 64'h0000FFCC00000055;
defparam \inst3|inst6|Add14~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~105 (
// Equation(s):
// \inst3|inst6|Add14~105_sumout  = SUM(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[15]~1_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( \inst3|inst6|Add14~110  ))
// \inst3|inst6|Add14~106  = CARRY(( (\inst3|inst|inst2|out[0]~15_combout  & \inst3|inst|inst3|out[15]~1_combout ) ) + ( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[6]~10_combout ) ) + ( \inst3|inst6|Add14~110  ))

	.dataa(!\inst3|inst|inst2|out[0]~15_combout ),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[15]~1_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst|inst3|out[6]~10_combout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~105_sumout ),
	.cout(\inst3|inst6|Add14~106 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~105 .extended_lut = "off";
defparam \inst3|inst6|Add14~105 .lut_mask = 64'h0000FFCC00000055;
defparam \inst3|inst6|Add14~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~141 (
// Equation(s):
// \inst3|inst6|Add14~141_sumout  = SUM(( (\inst3|inst|inst2|out[1]~14_combout  & \inst3|inst|inst3|out[7]~9_combout ) ) + ( GND ) + ( \inst3|inst6|Add14~106  ))

	.dataa(gnd),
	.datab(!\inst3|inst|inst2|out[1]~14_combout ),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[7]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~141_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~141 .extended_lut = "off";
defparam \inst3|inst6|Add14~141 .lut_mask = 64'h0000FFFF00000033;
defparam \inst3|inst6|Add14~141 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~69 (
// Equation(s):
// \inst3|inst6|Add14~69_sumout  = SUM(( !\inst3|inst6|Add9~13_sumout  $ (!\inst3|inst6|Add7~21_sumout  $ (\inst3|inst6|Add14~113_sumout )) ) + ( \inst3|inst6|Add14~75  ) + ( \inst3|inst6|Add14~74  ))
// \inst3|inst6|Add14~70  = CARRY(( !\inst3|inst6|Add9~13_sumout  $ (!\inst3|inst6|Add7~21_sumout  $ (\inst3|inst6|Add14~113_sumout )) ) + ( \inst3|inst6|Add14~75  ) + ( \inst3|inst6|Add14~74  ))
// \inst3|inst6|Add14~71  = SHARE((!\inst3|inst6|Add9~13_sumout  & (\inst3|inst6|Add7~21_sumout  & \inst3|inst6|Add14~113_sumout )) # (\inst3|inst6|Add9~13_sumout  & ((\inst3|inst6|Add14~113_sumout ) # (\inst3|inst6|Add7~21_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~13_sumout ),
	.datac(!\inst3|inst6|Add7~21_sumout ),
	.datad(!\inst3|inst6|Add14~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~74 ),
	.sharein(\inst3|inst6|Add14~75 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~69_sumout ),
	.cout(\inst3|inst6|Add14~70 ),
	.shareout(\inst3|inst6|Add14~71 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~69 .extended_lut = "off";
defparam \inst3|inst6|Add14~69 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~69 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~65 (
// Equation(s):
// \inst3|inst6|Add14~65_sumout  = SUM(( !\inst3|inst6|Add9~9_sumout  $ (!\inst3|inst6|Add7~17_sumout  $ (\inst3|inst6|Add14~109_sumout )) ) + ( \inst3|inst6|Add14~71  ) + ( \inst3|inst6|Add14~70  ))
// \inst3|inst6|Add14~66  = CARRY(( !\inst3|inst6|Add9~9_sumout  $ (!\inst3|inst6|Add7~17_sumout  $ (\inst3|inst6|Add14~109_sumout )) ) + ( \inst3|inst6|Add14~71  ) + ( \inst3|inst6|Add14~70  ))
// \inst3|inst6|Add14~67  = SHARE((!\inst3|inst6|Add9~9_sumout  & (\inst3|inst6|Add7~17_sumout  & \inst3|inst6|Add14~109_sumout )) # (\inst3|inst6|Add9~9_sumout  & ((\inst3|inst6|Add14~109_sumout ) # (\inst3|inst6|Add7~17_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~9_sumout ),
	.datac(!\inst3|inst6|Add7~17_sumout ),
	.datad(!\inst3|inst6|Add14~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~70 ),
	.sharein(\inst3|inst6|Add14~71 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~65_sumout ),
	.cout(\inst3|inst6|Add14~66 ),
	.shareout(\inst3|inst6|Add14~67 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~65 .extended_lut = "off";
defparam \inst3|inst6|Add14~65 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~65 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~61 (
// Equation(s):
// \inst3|inst6|Add14~61_sumout  = SUM(( !\inst3|inst6|Add9~5_sumout  $ (!\inst3|inst6|Add7~13_sumout  $ (\inst3|inst6|Add14~105_sumout )) ) + ( \inst3|inst6|Add14~67  ) + ( \inst3|inst6|Add14~66  ))
// \inst3|inst6|Add14~62  = CARRY(( !\inst3|inst6|Add9~5_sumout  $ (!\inst3|inst6|Add7~13_sumout  $ (\inst3|inst6|Add14~105_sumout )) ) + ( \inst3|inst6|Add14~67  ) + ( \inst3|inst6|Add14~66  ))
// \inst3|inst6|Add14~63  = SHARE((!\inst3|inst6|Add9~5_sumout  & (\inst3|inst6|Add7~13_sumout  & \inst3|inst6|Add14~105_sumout )) # (\inst3|inst6|Add9~5_sumout  & ((\inst3|inst6|Add14~105_sumout ) # (\inst3|inst6|Add7~13_sumout ))))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~5_sumout ),
	.datac(!\inst3|inst6|Add7~13_sumout ),
	.datad(!\inst3|inst6|Add14~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~66 ),
	.sharein(\inst3|inst6|Add14~67 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~61_sumout ),
	.cout(\inst3|inst6|Add14~62 ),
	.shareout(\inst3|inst6|Add14~63 ));
// synopsys translate_off
defparam \inst3|inst6|Add14~61 .extended_lut = "off";
defparam \inst3|inst6|Add14~61 .lut_mask = 64'h0000033F00003CC3;
defparam \inst3|inst6|Add14~61 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~137 (
// Equation(s):
// \inst3|inst6|Add14~137_sumout  = SUM(( !\inst3|inst6|Add9~49_sumout  $ (!\inst3|inst6|Add7~57_sumout  $ (\inst3|inst6|Add14~141_sumout )) ) + ( \inst3|inst6|Add14~63  ) + ( \inst3|inst6|Add14~62  ))

	.dataa(gnd),
	.datab(!\inst3|inst6|Add9~49_sumout ),
	.datac(!\inst3|inst6|Add7~57_sumout ),
	.datad(!\inst3|inst6|Add14~141_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~62 ),
	.sharein(\inst3|inst6|Add14~63 ),
	.combout(),
	.sumout(\inst3|inst6|Add14~137_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~137 .extended_lut = "off";
defparam \inst3|inst6|Add14~137 .lut_mask = 64'h0000000000003CC3;
defparam \inst3|inst6|Add14~137 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~9 (
// Equation(s):
// \inst3|inst6|Add14~9_sumout  = SUM(( \inst3|inst6|Add11~9_sumout  ) + ( \inst3|inst6|Add14~69_sumout  ) + ( \inst3|inst6|Add14~14  ))
// \inst3|inst6|Add14~10  = CARRY(( \inst3|inst6|Add11~9_sumout  ) + ( \inst3|inst6|Add14~69_sumout  ) + ( \inst3|inst6|Add14~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~9_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~69_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~9_sumout ),
	.cout(\inst3|inst6|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~9 .extended_lut = "off";
defparam \inst3|inst6|Add14~9 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~5 (
// Equation(s):
// \inst3|inst6|Add14~5_sumout  = SUM(( \inst3|inst6|Add11~5_sumout  ) + ( \inst3|inst6|Add14~65_sumout  ) + ( \inst3|inst6|Add14~10  ))
// \inst3|inst6|Add14~6  = CARRY(( \inst3|inst6|Add11~5_sumout  ) + ( \inst3|inst6|Add14~65_sumout  ) + ( \inst3|inst6|Add14~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~5_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~65_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~5_sumout ),
	.cout(\inst3|inst6|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~5 .extended_lut = "off";
defparam \inst3|inst6|Add14~5 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~1 (
// Equation(s):
// \inst3|inst6|Add14~1_sumout  = SUM(( \inst3|inst6|Add11~1_sumout  ) + ( \inst3|inst6|Add14~61_sumout  ) + ( \inst3|inst6|Add14~6  ))
// \inst3|inst6|Add14~2  = CARRY(( \inst3|inst6|Add11~1_sumout  ) + ( \inst3|inst6|Add14~61_sumout  ) + ( \inst3|inst6|Add14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~1_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~61_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~1_sumout ),
	.cout(\inst3|inst6|Add14~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~1 .extended_lut = "off";
defparam \inst3|inst6|Add14~1 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add14~133 (
// Equation(s):
// \inst3|inst6|Add14~133_sumout  = SUM(( \inst3|inst6|Add11~77_sumout  ) + ( \inst3|inst6|Add14~137_sumout  ) + ( \inst3|inst6|Add14~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Add11~77_sumout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add14~137_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add14~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add14~133_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add14~133 .extended_lut = "off";
defparam \inst3|inst6|Add14~133 .lut_mask = 64'h0000FF00000000FF;
defparam \inst3|inst6|Add14~133 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~9 (
// Equation(s):
// \inst3|inst6|Add5~9_sumout  = SUM(( \inst3|inst|inst2|out[13]~2_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~14  ))
// \inst3|inst6|Add5~10  = CARRY(( \inst3|inst|inst2|out[13]~2_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[13]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~9_sumout ),
	.cout(\inst3|inst6|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~9 .extended_lut = "off";
defparam \inst3|inst6|Add5~9 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~5 (
// Equation(s):
// \inst3|inst6|Add5~5_sumout  = SUM(( \inst3|inst|inst2|out[14]~1_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~10  ))
// \inst3|inst6|Add5~6  = CARRY(( \inst3|inst|inst2|out[14]~1_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[14]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~5_sumout ),
	.cout(\inst3|inst6|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~5 .extended_lut = "off";
defparam \inst3|inst6|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~1 (
// Equation(s):
// \inst3|inst6|Add5~1_sumout  = SUM(( \inst3|inst|inst2|out[15]~0_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~6  ))
// \inst3|inst6|Add5~2  = CARRY(( \inst3|inst|inst2|out[15]~0_combout  ) + ( VCC ) + ( \inst3|inst6|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[15]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~1_sumout ),
	.cout(\inst3|inst6|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~1 .extended_lut = "off";
defparam \inst3|inst6|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \inst3|inst6|Add5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add5~65 (
// Equation(s):
// \inst3|inst6|Add5~65_sumout  = SUM(( VCC ) + ( GND ) + ( \inst3|inst6|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add5~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add5~65 .extended_lut = "off";
defparam \inst3|inst6|Add5~65 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \inst3|inst6|Add5~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~9 (
// Equation(s):
// \inst3|inst6|Add4~9_sumout  = SUM(( \inst3|inst|inst2|out[13]~2_combout  ) + ( GND ) + ( \inst3|inst6|Add4~14  ))
// \inst3|inst6|Add4~10  = CARRY(( \inst3|inst|inst2|out[13]~2_combout  ) + ( GND ) + ( \inst3|inst6|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[13]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~9_sumout ),
	.cout(\inst3|inst6|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~9 .extended_lut = "off";
defparam \inst3|inst6|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~5 (
// Equation(s):
// \inst3|inst6|Add4~5_sumout  = SUM(( \inst3|inst|inst2|out[14]~1_combout  ) + ( GND ) + ( \inst3|inst6|Add4~10  ))
// \inst3|inst6|Add4~6  = CARRY(( \inst3|inst|inst2|out[14]~1_combout  ) + ( GND ) + ( \inst3|inst6|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[14]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~5_sumout ),
	.cout(\inst3|inst6|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~5 .extended_lut = "off";
defparam \inst3|inst6|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~1 (
// Equation(s):
// \inst3|inst6|Add4~1_sumout  = SUM(( \inst3|inst|inst2|out[15]~0_combout  ) + ( GND ) + ( \inst3|inst6|Add4~6  ))
// \inst3|inst6|Add4~2  = CARRY(( \inst3|inst|inst2|out[15]~0_combout  ) + ( GND ) + ( \inst3|inst6|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst2|out[15]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~1_sumout ),
	.cout(\inst3|inst6|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~1 .extended_lut = "off";
defparam \inst3|inst6|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst3|inst6|Add4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add4~65 (
// Equation(s):
// \inst3|inst6|Add4~65_sumout  = SUM(( GND ) + ( GND ) + ( \inst3|inst6|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst3|inst6|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add4~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add4~65 .extended_lut = "off";
defparam \inst3|inst6|Add4~65 .lut_mask = 64'h0000FFFF00000000;
defparam \inst3|inst6|Add4~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector0~1 (
// Equation(s):
// \inst3|inst6|Selector0~1_combout  = ( !\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst3|inst6|Selector0~0_combout )) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((\inst3|inst6|Add4~65_sumout )))))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~133_sumout )))) ) ) # ( 
// \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (\inst3|inst6|Selector0~0_combout )) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((\inst3|inst6|Add5~65_sumout )))))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~133_sumout )))) ) )

	.dataa(!\inst3|inst6|Selector0~0_combout ),
	.datab(!\inst3|inst6|Add14~133_sumout ),
	.datac(!\inst3|inst6|Add5~65_sumout ),
	.datad(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datae(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datag(!\inst3|inst6|Add4~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector0~1 .extended_lut = "on";
defparam \inst3|inst6|Selector0~1 .lut_mask = 64'h550F550F33333333;
defparam \inst3|inst6|Selector0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[16] (
// Equation(s):
// \inst3|inst6|alusum [16] = ( \inst3|inst6|alusum [16] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector0~1_combout  ) ) ) # ( !\inst3|inst6|alusum [16] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector0~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [16] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector0~1_combout ),
	.datae(!\inst3|inst6|alusum [16]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[16] .extended_lut = "off";
defparam \inst3|inst6|alusum[16] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[16] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|carryen~0 (
// Equation(s):
// \inst3|inst6|carryen~0_combout  = (!\inst4|sel_mux_lds~combout  & (\inst|altsyncram_component|auto_generated|q_b [1])) # (\inst4|sel_mux_lds~combout  & ((\inst2|altsyncram_component|auto_generated|q_a [1])))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(!\inst4|sel_mux_lds~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|carryen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|carryen~0 .extended_lut = "off";
defparam \inst3|inst6|carryen~0 .lut_mask = 64'h4747474747474747;
defparam \inst3|inst6|carryen~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|carryen~1 (
// Equation(s):
// \inst3|inst6|carryen~1_combout  = ( \inst3|inst6|carryen~0_combout  & ( (!\inst1|inst|inst2~q  & (\inst1|inst|inst3~q  & ((!\inst4|sel_mux_din_reg~0_combout ) # (\inst9|auto_generated|op_1~57_sumout )))) ) ) # ( !\inst3|inst6|carryen~0_combout  & ( 
// (\inst4|sel_mux_din_reg~0_combout  & (!\inst1|inst|inst2~q  & (\inst1|inst|inst3~q  & \inst9|auto_generated|op_1~57_sumout ))) ) )

	.dataa(!\inst4|sel_mux_din_reg~0_combout ),
	.datab(!\inst1|inst|inst2~q ),
	.datac(!\inst1|inst|inst3~q ),
	.datad(!\inst9|auto_generated|op_1~57_sumout ),
	.datae(!\inst3|inst6|carryen~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|carryen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|carryen~1 .extended_lut = "off";
defparam \inst3|inst6|carryen~1 .lut_mask = 64'h0004080C0004080C;
defparam \inst3|inst6|carryen~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|CARRY|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst6|alusum [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|carryen~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|CARRY|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|CARRY|dffs[0] .is_wysiwyg = "true";
defparam \inst3|CARRY|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~66 (
// Equation(s):
// \inst3|inst6|Add2~66_cout  = CARRY(( (\inst3|CARRY|dffs [0] & ((!\inst4|sel_mux_din_reg~0_combout  & (\inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout )) # (\inst4|sel_mux_din_reg~0_combout  & ((\inst9|auto_generated|op_1~61_sumout ))))) ) + ( 
// VCC ) + ( !VCC ))

	.dataa(!\inst4|sel_mux_din_reg~0_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst9|auto_generated|op_1~61_sumout ),
	.datad(!\inst3|CARRY|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst3|inst6|Add2~66_cout ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~66 .extended_lut = "off";
defparam \inst3|inst6|Add2~66 .lut_mask = 64'h0000000000000027;
defparam \inst3|inst6|Add2~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~61 (
// Equation(s):
// \inst3|inst6|Add2~61_sumout  = SUM(( !\inst3|inst|inst3|out[0]~0_combout  ) + ( \inst3|inst6|Add3~61_sumout  ) + ( \inst3|inst6|Add2~66_cout  ))
// \inst3|inst6|Add2~62  = CARRY(( !\inst3|inst|inst3|out[0]~0_combout  ) + ( \inst3|inst6|Add3~61_sumout  ) + ( \inst3|inst6|Add2~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~61_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~61_sumout ),
	.cout(\inst3|inst6|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~61 .extended_lut = "off";
defparam \inst3|inst6|Add2~61 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~57 (
// Equation(s):
// \inst3|inst6|Add2~57_sumout  = SUM(( !\inst3|inst|inst3|out[1]~15_combout  ) + ( \inst3|inst6|Add3~57_sumout  ) + ( \inst3|inst6|Add2~62  ))
// \inst3|inst6|Add2~58  = CARRY(( !\inst3|inst|inst3|out[1]~15_combout  ) + ( \inst3|inst6|Add3~57_sumout  ) + ( \inst3|inst6|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[1]~15_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~57_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~57_sumout ),
	.cout(\inst3|inst6|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~57 .extended_lut = "off";
defparam \inst3|inst6|Add2~57 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~53 (
// Equation(s):
// \inst3|inst6|Add2~53_sumout  = SUM(( !\inst3|inst|inst3|out[2]~14_combout  ) + ( \inst3|inst6|Add3~53_sumout  ) + ( \inst3|inst6|Add2~58  ))
// \inst3|inst6|Add2~54  = CARRY(( !\inst3|inst|inst3|out[2]~14_combout  ) + ( \inst3|inst6|Add3~53_sumout  ) + ( \inst3|inst6|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~53_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~53_sumout ),
	.cout(\inst3|inst6|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~53 .extended_lut = "off";
defparam \inst3|inst6|Add2~53 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~49 (
// Equation(s):
// \inst3|inst6|Add2~49_sumout  = SUM(( !\inst3|inst|inst3|out[3]~13_combout  ) + ( \inst3|inst6|Add3~49_sumout  ) + ( \inst3|inst6|Add2~54  ))
// \inst3|inst6|Add2~50  = CARRY(( !\inst3|inst|inst3|out[3]~13_combout  ) + ( \inst3|inst6|Add3~49_sumout  ) + ( \inst3|inst6|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[3]~13_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~49_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~49_sumout ),
	.cout(\inst3|inst6|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~49 .extended_lut = "off";
defparam \inst3|inst6|Add2~49 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Add2~45 (
// Equation(s):
// \inst3|inst6|Add2~45_sumout  = SUM(( !\inst3|inst|inst3|out[4]~12_combout  ) + ( \inst3|inst6|Add3~45_sumout  ) + ( \inst3|inst6|Add2~50  ))
// \inst3|inst6|Add2~46  = CARRY(( !\inst3|inst|inst3|out[4]~12_combout  ) + ( \inst3|inst6|Add3~45_sumout  ) + ( \inst3|inst6|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst3|out[4]~12_combout ),
	.datae(gnd),
	.dataf(!\inst3|inst6|Add3~45_sumout ),
	.datag(gnd),
	.cin(\inst3|inst6|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|inst6|Add2~45_sumout ),
	.cout(\inst3|inst6|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Add2~45 .extended_lut = "off";
defparam \inst3|inst6|Add2~45 .lut_mask = 64'h0000FF000000FF00;
defparam \inst3|inst6|Add2~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector12~0 (
// Equation(s):
// \inst3|inst6|Selector12~0_combout  = ( \inst3|inst6|Add0~41_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~41_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~41_sumout )))) ) ) # ( !\inst3|inst6|Add0~41_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~41_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~41_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~41_sumout ),
	.datad(!\inst3|inst6|Add2~41_sumout ),
	.datae(!\inst3|inst6|Add0~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector12~0 .extended_lut = "off";
defparam \inst3|inst6|Selector12~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector12~1 (
// Equation(s):
// \inst3|inst6|Selector12~1_combout  = ( \inst3|inst6|Selector12~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~41_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~41_sumout )))) ) ) # ( !\inst3|inst6|Selector12~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~41_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~41_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~41_sumout ),
	.datad(!\inst3|inst6|Add4~41_sumout ),
	.datae(!\inst3|inst6|Selector12~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector12~1 .extended_lut = "off";
defparam \inst3|inst6|Selector12~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[5] (
// Equation(s):
// \inst3|inst6|alusum [5] = ( \inst3|inst6|alusum [5] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector12~1_combout  ) ) ) # ( !\inst3|inst6|alusum [5] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector12~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [5] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector12~1_combout ),
	.datae(!\inst3|inst6|alusum [5]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[5] .extended_lut = "off";
defparam \inst3|inst6|alusum[5] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[5]~input (
	.i(\INPUT [5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[5]~input_o ));
// synopsys translate_off
defparam \INPUT[5]~input .bus_hold = "false";
defparam \INPUT[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \INPUT[5]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [5]) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout )))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [5])) ) ) # ( !\INPUT[5]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & \inst3|inst6|alusum 
// [5])))) # (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [5])) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~combout ),
	.datad(!\inst3|inst6|alusum [5]),
	.datae(!\INPUT[5]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h05C535F505C535F5;
defparam \inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[5] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[5]~11 (
// Equation(s):
// \inst3|inst|inst|out[5]~11_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [5] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [5] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [5] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [5] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [5]),
	.datab(!\inst3|inst|inst5|dffs [5]),
	.datac(!\inst3|inst|inst6|dffs [5]),
	.datad(!\inst3|inst|inst7|dffs [5]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[5]~11 .extended_lut = "off";
defparam \inst3|inst|inst|out[5]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[5]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~1 (
// Equation(s):
// \inst19|Add0~1_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [4] ) + ( GND ) + ( \inst19|Add0~50  ))
// \inst19|Add0~2  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [4] ) + ( GND ) + ( \inst19|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~1_sumout ),
	.cout(\inst19|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~1 .extended_lut = "off";
defparam \inst19|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~5 (
// Equation(s):
// \inst19|Add0~5_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [5] ) + ( GND ) + ( \inst19|Add0~2  ))
// \inst19|Add0~6  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [5] ) + ( GND ) + ( \inst19|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~5_sumout ),
	.cout(\inst19|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~5 .extended_lut = "off";
defparam \inst19|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[5]~11_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~5_sumout )))

	.dataa(!\inst3|inst|inst|out[5]~11_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [6]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [6]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [7]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [7]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [7]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [8]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [8]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~41 (
// Equation(s):
// \inst19|Add0~41_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [6] ) + ( GND ) + ( \inst19|Add0~6  ))
// \inst19|Add0~42  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [6] ) + ( GND ) + ( \inst19|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~41_sumout ),
	.cout(\inst19|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~41 .extended_lut = "off";
defparam \inst19|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~45 (
// Equation(s):
// \inst19|Add0~45_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [7] ) + ( GND ) + ( \inst19|Add0~42  ))
// \inst19|Add0~46  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [7] ) + ( GND ) + ( \inst19|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~45_sumout ),
	.cout(\inst19|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~45 .extended_lut = "off";
defparam \inst19|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~33 (
// Equation(s):
// \inst19|Add0~33_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [8] ) + ( GND ) + ( \inst19|Add0~46  ))
// \inst19|Add0~34  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [8] ) + ( GND ) + ( \inst19|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~33_sumout ),
	.cout(\inst19|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~33 .extended_lut = "off";
defparam \inst19|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~37 (
// Equation(s):
// \inst19|Add0~37_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [9] ) + ( GND ) + ( \inst19|Add0~34  ))
// \inst19|Add0~38  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [9] ) + ( GND ) + ( \inst19|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~37_sumout ),
	.cout(\inst19|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~37 .extended_lut = "off";
defparam \inst19|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[9]~13_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~37_sumout )))

	.dataa(!\inst3|inst|inst|out[9]~13_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [10]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [10]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [10]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [9]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [9]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [9]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_adr_ram~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [5]))) # (\inst4|sel_mux_adr_ram~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [5]))

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst4|sel_mux_adr_ram~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h3535353535353535;
defparam \inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~53 (
// Equation(s):
// \inst19|Add0~53_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [1] ) + ( \inst|altsyncram_component|auto_generated|q_b [0] ) + ( !VCC ))
// \inst19|Add0~54  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [1] ) + ( \inst|altsyncram_component|auto_generated|q_b [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~53_sumout ),
	.cout(\inst19|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~53 .extended_lut = "off";
defparam \inst19|Add0~53 .lut_mask = 64'h0000FF00000000FF;
defparam \inst19|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[1]~2_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~53_sumout )))

	.dataa(!\inst3|inst|inst|out[1]~2_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~57 (
// Equation(s):
// \inst19|Add0~57_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [2] ) + ( GND ) + ( \inst19|Add0~54  ))
// \inst19|Add0~58  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [2] ) + ( GND ) + ( \inst19|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~57_sumout ),
	.cout(\inst19|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~57 .extended_lut = "off";
defparam \inst19|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[2]~1_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~57_sumout )))

	.dataa(!\inst3|inst|inst|out[2]~1_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~49 (
// Equation(s):
// \inst19|Add0~49_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [3] ) + ( GND ) + ( \inst19|Add0~58  ))
// \inst19|Add0~50  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [3] ) + ( GND ) + ( \inst19|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~49_sumout ),
	.cout(\inst19|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~49 .extended_lut = "off";
defparam \inst19|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[3]~10_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~49_sumout )))

	.dataa(!\inst3|inst|inst|out[3]~10_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[4]~0_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~1_sumout )))

	.dataa(!\inst3|inst|inst|out[4]~0_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [4] & ( (!\inst4|comb~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [4])) # (\inst4|comb~0_combout  & 
// (((!\inst2|altsyncram_component|auto_generated|q_a [13]) # (\inst9|auto_generated|op_1~1_sumout )))) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [4] & ( (!\inst4|comb~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [4])) # 
// (\inst4|comb~0_combout  & (((\inst9|auto_generated|op_1~1_sumout  & \inst2|altsyncram_component|auto_generated|q_a [13])))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [4]),
	.datab(!\inst9|auto_generated|op_1~1_sumout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst4|comb~0_combout ),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h550355F3550355F3;
defparam \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[3]~12 (
// Equation(s):
// \inst3|inst|inst2|out[3]~12_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [3] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [3] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [3] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [3] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [3]),
	.datab(!\inst3|inst|inst5|dffs [3]),
	.datac(!\inst3|inst|inst6|dffs [3]),
	.datad(!\inst3|inst|inst7|dffs [3]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[3]~12 .extended_lut = "off";
defparam \inst3|inst|inst2|out[3]~12 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[3]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector14~0 (
// Equation(s):
// \inst3|inst6|Selector14~0_combout  = ( \inst3|inst6|Add0~49_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~49_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~49_sumout )))) ) ) # ( !\inst3|inst6|Add0~49_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~49_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~49_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~49_sumout ),
	.datad(!\inst3|inst6|Add2~49_sumout ),
	.datae(!\inst3|inst6|Add0~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector14~0 .extended_lut = "off";
defparam \inst3|inst6|Selector14~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector14~1 (
// Equation(s):
// \inst3|inst6|Selector14~1_combout  = ( \inst3|inst6|Selector14~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~49_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~49_sumout )))) ) ) # ( !\inst3|inst6|Selector14~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~49_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~49_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~49_sumout ),
	.datad(!\inst3|inst6|Add4~49_sumout ),
	.datae(!\inst3|inst6|Selector14~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector14~1 .extended_lut = "off";
defparam \inst3|inst6|Selector14~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[3] (
// Equation(s):
// \inst3|inst6|alusum [3] = ( \inst3|inst6|alusum [3] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector14~1_combout  ) ) ) # ( !\inst3|inst6|alusum [3] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector14~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [3] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector14~1_combout ),
	.datae(!\inst3|inst6|alusum [3]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[3] .extended_lut = "off";
defparam \inst3|inst6|alusum[3] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[3]~input (
	.i(\INPUT [3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[3]~input_o ));
// synopsys translate_off
defparam \INPUT[3]~input .bus_hold = "false";
defparam \INPUT[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \INPUT[3]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [3])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [3])))) ) ) # ( !\INPUT[3]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [3])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [3])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|sel_mux_inp~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst3|inst6|alusum [3]),
	.datae(!\INPUT[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h038B47CF038B47CF;
defparam \inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[3] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[3]~13 (
// Equation(s):
// \inst3|inst|inst3|out[3]~13_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [3] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [3] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [3] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [3] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [3]),
	.datab(!\inst3|inst|inst5|dffs [3]),
	.datac(!\inst3|inst|inst6|dffs [3]),
	.datad(!\inst3|inst|inst7|dffs [3]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[3]~13 .extended_lut = "off";
defparam \inst3|inst|inst3|out[3]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[3]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector13~0 (
// Equation(s):
// \inst3|inst6|Selector13~0_combout  = ( \inst3|inst6|Add0~45_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~45_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~45_sumout )))) ) ) # ( !\inst3|inst6|Add0~45_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~45_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~45_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~45_sumout ),
	.datad(!\inst3|inst6|Add2~45_sumout ),
	.datae(!\inst3|inst6|Add0~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector13~0 .extended_lut = "off";
defparam \inst3|inst6|Selector13~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector13~1 (
// Equation(s):
// \inst3|inst6|Selector13~1_combout  = ( \inst3|inst6|Selector13~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~45_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~45_sumout )))) ) ) # ( !\inst3|inst6|Selector13~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~45_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~45_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~45_sumout ),
	.datad(!\inst3|inst6|Add4~45_sumout ),
	.datae(!\inst3|inst6|Selector13~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector13~1 .extended_lut = "off";
defparam \inst3|inst6|Selector13~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[4] (
// Equation(s):
// \inst3|inst6|alusum [4] = ( \inst3|inst6|alusum [4] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector13~1_combout  ) ) ) # ( !\inst3|inst6|alusum [4] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector13~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [4] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector13~1_combout ),
	.datae(!\inst3|inst6|alusum [4]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[4] .extended_lut = "off";
defparam \inst3|inst6|alusum[4] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[4] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[4]~input (
	.i(\INPUT [4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[4]~input_o ));
// synopsys translate_off
defparam \INPUT[4]~input .bus_hold = "false";
defparam \INPUT[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \INPUT[4]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [4]) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout )))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [4])) ) ) # ( !\INPUT[4]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & \inst3|inst6|alusum 
// [4])))) # (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [4])) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~combout ),
	.datad(!\inst3|inst6|alusum [4]),
	.datae(!\INPUT[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h05C535F505C535F5;
defparam \inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[4] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[4]~12 (
// Equation(s):
// \inst3|inst|inst3|out[4]~12_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [4] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [4] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [4] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [4] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [4]),
	.datab(!\inst3|inst|inst5|dffs [4]),
	.datac(!\inst3|inst|inst6|dffs [4]),
	.datad(!\inst3|inst|inst7|dffs [4]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[4]~12 .extended_lut = "off";
defparam \inst3|inst|inst3|out[4]~12 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[4]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector3~0 (
// Equation(s):
// \inst3|inst6|Selector3~0_combout  = ( \inst3|inst6|Add0~5_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~5_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~5_sumout )))) ) ) # ( !\inst3|inst6|Add0~5_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~5_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~5_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~5_sumout ),
	.datad(!\inst3|inst6|Add2~5_sumout ),
	.datae(!\inst3|inst6|Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector3~0 .extended_lut = "off";
defparam \inst3|inst6|Selector3~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector3~1 (
// Equation(s):
// \inst3|inst6|Selector3~1_combout  = ( \inst3|inst6|Selector3~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~5_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~5_sumout )))) ) ) # ( !\inst3|inst6|Selector3~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~5_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~5_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~5_sumout ),
	.datad(!\inst3|inst6|Add4~5_sumout ),
	.datae(!\inst3|inst6|Selector3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector3~1 .extended_lut = "off";
defparam \inst3|inst6|Selector3~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[14] (
// Equation(s):
// \inst3|inst6|alusum [14] = ( \inst3|inst6|alusum [14] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector3~1_combout  ) ) ) # ( !\inst3|inst6|alusum [14] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector3~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [14] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector3~1_combout ),
	.datae(!\inst3|inst6|alusum [14]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[14] .extended_lut = "off";
defparam \inst3|inst6|alusum[14] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[14] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[14]~input (
	.i(\INPUT [14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[14]~input_o ));
// synopsys translate_off
defparam \INPUT[14]~input .bus_hold = "false";
defparam \INPUT[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = ( \INPUT[14]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [14]) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout )))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\INPUT[14]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & \inst3|inst6|alusum 
// [14])))) # (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [14])) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~combout ),
	.datad(!\inst3|inst6|alusum [14]),
	.datae(!\INPUT[14]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h05C535F505C535F5;
defparam \inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[14] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[14]~5 (
// Equation(s):
// \inst3|inst|inst|out[14]~5_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [14] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [14] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [14] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [14] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [14]),
	.datab(!\inst3|inst|inst5|dffs [14]),
	.datac(!\inst3|inst|inst6|dffs [14]),
	.datad(!\inst3|inst|inst7|dffs [14]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[14]~5 .extended_lut = "off";
defparam \inst3|inst|inst|out[14]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[14]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[12]~7 (
// Equation(s):
// \inst3|inst|inst|out[12]~7_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [12] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [12] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [12] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [12] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [12]),
	.datab(!\inst3|inst|inst5|dffs [12]),
	.datac(!\inst3|inst|inst6|dffs [12]),
	.datad(!\inst3|inst|inst7|dffs [12]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[12]~7 .extended_lut = "off";
defparam \inst3|inst|inst|out[12]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[12]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~9 (
// Equation(s):
// \inst19|Add0~9_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [10] ) + ( GND ) + ( \inst19|Add0~38  ))
// \inst19|Add0~10  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [10] ) + ( GND ) + ( \inst19|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~9_sumout ),
	.cout(\inst19|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~9 .extended_lut = "off";
defparam \inst19|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~13 (
// Equation(s):
// \inst19|Add0~13_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [11] ) + ( GND ) + ( \inst19|Add0~10  ))
// \inst19|Add0~14  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [11] ) + ( GND ) + ( \inst19|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~13_sumout ),
	.cout(\inst19|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~13 .extended_lut = "off";
defparam \inst19|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[11]~4_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~13_sumout )))

	.dataa(!\inst3|inst|inst|out[11]~4_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~21 (
// Equation(s):
// \inst19|Add0~21_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [12] ) + ( GND ) + ( \inst19|Add0~14  ))
// \inst19|Add0~22  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [12] ) + ( GND ) + ( \inst19|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~21_sumout ),
	.cout(\inst19|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~21 .extended_lut = "off";
defparam \inst19|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[12]~7_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~21_sumout )))

	.dataa(!\inst3|inst|inst|out[12]~7_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~17 (
// Equation(s):
// \inst19|Add0~17_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [13] ) + ( GND ) + ( \inst19|Add0~22  ))
// \inst19|Add0~18  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [13] ) + ( GND ) + ( \inst19|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~17_sumout ),
	.cout(\inst19|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~17 .extended_lut = "off";
defparam \inst19|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~29 (
// Equation(s):
// \inst19|Add0~29_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [14] ) + ( GND ) + ( \inst19|Add0~18  ))
// \inst19|Add0~30  = CARRY(( \inst|altsyncram_component|auto_generated|q_b [14] ) + ( GND ) + ( \inst19|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~29_sumout ),
	.cout(\inst19|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~29 .extended_lut = "off";
defparam \inst19|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[14]~5_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~29_sumout )))

	.dataa(!\inst3|inst|inst|out[14]~5_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst19|Add0~25 (
// Equation(s):
// \inst19|Add0~25_sumout  = SUM(( \inst|altsyncram_component|auto_generated|q_b [15] ) + ( GND ) + ( \inst19|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst19|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst19|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|Add0~25 .extended_lut = "off";
defparam \inst19|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst19|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[15]~9_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~25_sumout )))

	.dataa(!\inst3|inst|inst|out[15]~9_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~41 (
// Equation(s):
// \inst9|auto_generated|op_1~41_sumout  = SUM(( \inst3|inst|inst|out[6]~8_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [6] ) + ( \inst9|auto_generated|op_1~6  ))
// \inst9|auto_generated|op_1~42  = CARRY(( \inst3|inst|inst|out[6]~8_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [6] ) + ( \inst9|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[6]~8_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~41_sumout ),
	.cout(\inst9|auto_generated|op_1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~41 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~41 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~45 (
// Equation(s):
// \inst9|auto_generated|op_1~45_sumout  = SUM(( \inst3|inst|inst|out[7]~15_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [7] ) + ( \inst9|auto_generated|op_1~42  ))
// \inst9|auto_generated|op_1~46  = CARRY(( \inst3|inst|inst|out[7]~15_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [7] ) + ( \inst9|auto_generated|op_1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[7]~15_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~45_sumout ),
	.cout(\inst9|auto_generated|op_1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~45 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~45 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~33 (
// Equation(s):
// \inst9|auto_generated|op_1~33_sumout  = SUM(( \inst3|inst|inst|out[8]~14_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [8] ) + ( \inst9|auto_generated|op_1~46  ))
// \inst9|auto_generated|op_1~34  = CARRY(( \inst3|inst|inst|out[8]~14_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [8] ) + ( \inst9|auto_generated|op_1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[8]~14_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~33_sumout ),
	.cout(\inst9|auto_generated|op_1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~33 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~33 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~37 (
// Equation(s):
// \inst9|auto_generated|op_1~37_sumout  = SUM(( \inst3|inst|inst|out[9]~13_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [9] ) + ( \inst9|auto_generated|op_1~34  ))
// \inst9|auto_generated|op_1~38  = CARRY(( \inst3|inst|inst|out[9]~13_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [9] ) + ( \inst9|auto_generated|op_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[9]~13_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~37_sumout ),
	.cout(\inst9|auto_generated|op_1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~37 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~37 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~9 (
// Equation(s):
// \inst9|auto_generated|op_1~9_sumout  = SUM(( \inst3|inst|inst|out[10]~12_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [10] ) + ( \inst9|auto_generated|op_1~38  ))
// \inst9|auto_generated|op_1~10  = CARRY(( \inst3|inst|inst|out[10]~12_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [10] ) + ( \inst9|auto_generated|op_1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[10]~12_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~9_sumout ),
	.cout(\inst9|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~9 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~9 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~13 (
// Equation(s):
// \inst9|auto_generated|op_1~13_sumout  = SUM(( \inst3|inst|inst|out[11]~4_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [11] ) + ( \inst9|auto_generated|op_1~10  ))
// \inst9|auto_generated|op_1~14  = CARRY(( \inst3|inst|inst|out[11]~4_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [11] ) + ( \inst9|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[11]~4_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~13_sumout ),
	.cout(\inst9|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~13 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~13 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~17 (
// Equation(s):
// \inst9|auto_generated|op_1~17_sumout  = SUM(( \inst3|inst|inst|out[12]~7_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [12] ) + ( \inst9|auto_generated|op_1~14  ))
// \inst9|auto_generated|op_1~18  = CARRY(( \inst3|inst|inst|out[12]~7_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [12] ) + ( \inst9|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[12]~7_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~17_sumout ),
	.cout(\inst9|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~17 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~17 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~21 (
// Equation(s):
// \inst9|auto_generated|op_1~21_sumout  = SUM(( \inst3|inst|inst|out[13]~6_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [13] ) + ( \inst9|auto_generated|op_1~18  ))
// \inst9|auto_generated|op_1~22  = CARRY(( \inst3|inst|inst|out[13]~6_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [13] ) + ( \inst9|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[13]~6_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~21_sumout ),
	.cout(\inst9|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~21 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~21 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~29 (
// Equation(s):
// \inst9|auto_generated|op_1~29_sumout  = SUM(( \inst3|inst|inst|out[14]~5_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [14] ) + ( \inst9|auto_generated|op_1~22  ))
// \inst9|auto_generated|op_1~30  = CARRY(( \inst3|inst|inst|out[14]~5_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [14] ) + ( \inst9|auto_generated|op_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[14]~5_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~29_sumout ),
	.cout(\inst9|auto_generated|op_1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~29 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~29 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|auto_generated|op_1~25 (
// Equation(s):
// \inst9|auto_generated|op_1~25_sumout  = SUM(( \inst3|inst|inst|out[15]~9_combout  ) + ( \inst|altsyncram_component|auto_generated|q_b [15] ) + ( \inst9|auto_generated|op_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst|inst|out[15]~9_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(\inst9|auto_generated|op_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst9|auto_generated|op_1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|auto_generated|op_1~25 .extended_lut = "off";
defparam \inst9|auto_generated|op_1~25 .lut_mask = 64'h0000FF00000000FF;
defparam \inst9|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|sel_mux_inp~1 (
// Equation(s):
// \inst3|inst6|sel_mux_inp~1_combout  = ( \inst9|auto_generated|op_1~25_sumout  & ( \inst9|auto_generated|op_1~29_sumout  & ( (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [15] & \inst|altsyncram_component|auto_generated|q_b 
// [14])))) # (\inst4|comb~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [13])) ) ) ) # ( !\inst9|auto_generated|op_1~25_sumout  & ( \inst9|auto_generated|op_1~29_sumout  & ( (!\inst4|comb~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [15] & \inst|altsyncram_component|auto_generated|q_b [14])) ) ) ) # ( \inst9|auto_generated|op_1~25_sumout  & ( !\inst9|auto_generated|op_1~29_sumout  & ( (!\inst4|comb~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [15] & \inst|altsyncram_component|auto_generated|q_b [14])) ) ) ) # ( !\inst9|auto_generated|op_1~25_sumout  & ( !\inst9|auto_generated|op_1~29_sumout  & ( (!\inst4|comb~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [15] & \inst|altsyncram_component|auto_generated|q_b [14])) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst4|comb~0_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_b [15]),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [14]),
	.datae(!\inst9|auto_generated|op_1~25_sumout ),
	.dataf(!\inst9|auto_generated|op_1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|sel_mux_inp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|sel_mux_inp~1 .extended_lut = "off";
defparam \inst3|inst6|sel_mux_inp~1 .lut_mask = 64'h000C000C000C111D;
defparam \inst3|inst6|sel_mux_inp~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst1~1 (
// Equation(s):
// \inst3|inst1~1_combout  = (!\inst4|comb~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [11])) # (\inst4|comb~0_combout  & ((\inst9|auto_generated|op_1~13_sumout )))

	.dataa(!\inst4|comb~0_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_b [11]),
	.datac(!\inst9|auto_generated|op_1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst1~1 .extended_lut = "off";
defparam \inst3|inst1~1 .lut_mask = 64'h2727272727272727;
defparam \inst3|inst1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst1~2 (
// Equation(s):
// \inst3|inst1~2_combout  = ( \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( \inst3|inst1~1_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ) # (((!\inst3|inst6|sel_mux_inp~0_combout ) # 
// (!\inst3|inst6|sel_mux_inp~1_combout )) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( \inst3|inst1~1_combout  ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~0_combout ),
	.datad(!\inst3|inst6|sel_mux_inp~1_combout ),
	.datae(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.dataf(!\inst3|inst1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst1~2 .extended_lut = "off";
defparam \inst3|inst1~2 .lut_mask = 64'h00000000FFFFFFFB;
defparam \inst3|inst1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst1|r3~0 (
// Equation(s):
// \inst3|inst|inst1|r3~0_combout  = ( \inst3|inst1~0_combout  & ( \inst3|inst1~2_combout  & ( (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\inst3|inst1~0_combout  & ( \inst3|inst1~2_combout  & ( (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & (\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & \inst1|inst3|EXEC1~0_combout )) ) ) ) # ( 
// \inst3|inst1~0_combout  & ( !\inst3|inst1~2_combout  & ( (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst3|inst1~0_combout  & ( 
// !\inst3|inst1~2_combout  & ( (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & (\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & (\inst4|sel_mux_lds~combout  & \inst1|inst3|EXEC1~0_combout ))) ) ) )

	.dataa(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.datab(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst4|sel_mux_lds~combout ),
	.datad(!\inst1|inst3|EXEC1~0_combout ),
	.datae(!\inst3|inst1~0_combout ),
	.dataf(!\inst3|inst1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst1|r3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst1|r3~0 .extended_lut = "off";
defparam \inst3|inst|inst1|r3~0 .lut_mask = 64'h0001111100111111;
defparam \inst3|inst|inst1|r3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst7|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r3~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst7|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst7|dffs[1] .is_wysiwyg = "true";
defparam \inst3|inst|inst7|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[1]~15 (
// Equation(s):
// \inst3|inst|inst3|out[1]~15_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [1] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [1] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [1] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [1] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [1]),
	.datab(!\inst3|inst|inst5|dffs [1]),
	.datac(!\inst3|inst|inst6|dffs [1]),
	.datad(!\inst3|inst|inst7|dffs [1]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[1]~15 .extended_lut = "off";
defparam \inst3|inst|inst3|out[1]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[1]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector10~0 (
// Equation(s):
// \inst3|inst6|Selector10~0_combout  = ( \inst3|inst6|Add0~33_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~33_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~33_sumout )))) ) ) # ( !\inst3|inst6|Add0~33_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~33_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~33_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~33_sumout ),
	.datad(!\inst3|inst6|Add2~33_sumout ),
	.datae(!\inst3|inst6|Add0~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector10~0 .extended_lut = "off";
defparam \inst3|inst6|Selector10~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector10~1 (
// Equation(s):
// \inst3|inst6|Selector10~1_combout  = ( \inst3|inst6|Selector10~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~33_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~33_sumout )))) ) ) # ( !\inst3|inst6|Selector10~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~33_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~33_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~33_sumout ),
	.datad(!\inst3|inst6|Add4~33_sumout ),
	.datae(!\inst3|inst6|Selector10~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector10~1 .extended_lut = "off";
defparam \inst3|inst6|Selector10~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[7] (
// Equation(s):
// \inst3|inst6|alusum [7] = ( \inst3|inst6|alusum [7] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector10~1_combout  ) ) ) # ( !\inst3|inst6|alusum [7] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector10~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [7] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector10~1_combout ),
	.datae(!\inst3|inst6|alusum [7]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[7] .extended_lut = "off";
defparam \inst3|inst6|alusum[7] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[7]~input (
	.i(\INPUT [7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[7]~input_o ));
// synopsys translate_off
defparam \INPUT[7]~input .bus_hold = "false";
defparam \INPUT[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \INPUT[7]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [7])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [7])))) ) ) # ( !\INPUT[7]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [7])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [7])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|sel_mux_inp~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inst3|inst6|alusum [7]),
	.datae(!\INPUT[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h038B47CF038B47CF;
defparam \inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[7] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[7]~15 (
// Equation(s):
// \inst3|inst|inst|out[7]~15_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [7] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [7] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [7] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [7] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [7]),
	.datab(!\inst3|inst|inst5|dffs [7]),
	.datac(!\inst3|inst|inst6|dffs [7]),
	.datad(!\inst3|inst|inst7|dffs [7]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[7]~15 .extended_lut = "off";
defparam \inst3|inst|inst|out[7]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[7]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[7]~15_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~45_sumout )))

	.dataa(!\inst3|inst|inst|out[7]~15_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst4|comb~0_combout  & \inst|altsyncram_component|auto_generated|q_b [11])

	.dataa(!\inst4|comb~0_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h2222222222222222;
defparam \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_din_reg~0_combout  & ( \inst9|auto_generated|op_1~13_sumout  & ( \inst9|auto_generated|op_1~45_sumout  ) ) ) # ( !\inst4|sel_mux_din_reg~0_combout  & ( 
// \inst9|auto_generated|op_1~13_sumout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [12]))) # (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [7])) ) ) ) # ( \inst4|sel_mux_din_reg~0_combout  & ( !\inst9|auto_generated|op_1~13_sumout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ((\inst2|altsyncram_component|auto_generated|q_a [12]))) # (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [7])) ) ) ) # ( !\inst4|sel_mux_din_reg~0_combout  & ( 
// !\inst9|auto_generated|op_1~13_sumout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [12]))) # (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [7])) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [7]),
	.datab(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst9|auto_generated|op_1~45_sumout ),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst4|sel_mux_din_reg~0_combout ),
	.dataf(!\inst9|auto_generated|op_1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h11DD11DD11DD0F0F;
defparam \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst1|r2~0 (
// Equation(s):
// \inst3|inst|inst1|r2~0_combout  = ( \inst3|inst1~0_combout  & ( \inst3|inst1~2_combout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\inst3|inst1~0_combout  & ( \inst3|inst1~2_combout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & (\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & \inst1|inst3|EXEC1~0_combout )) ) ) ) # ( 
// \inst3|inst1~0_combout  & ( !\inst3|inst1~2_combout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst3|inst1~0_combout  & ( 
// !\inst3|inst1~2_combout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & (\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & (\inst4|sel_mux_lds~combout  & \inst1|inst3|EXEC1~0_combout ))) ) ) )

	.dataa(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.datab(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst4|sel_mux_lds~combout ),
	.datad(!\inst1|inst3|EXEC1~0_combout ),
	.datae(!\inst3|inst1~0_combout ),
	.dataf(!\inst3|inst1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst1|r2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst1|r2~0 .extended_lut = "off";
defparam \inst3|inst|inst1|r2~0 .lut_mask = 64'h0002222200222222;
defparam \inst3|inst|inst1|r2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst6|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst6|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst6|dffs[2] .is_wysiwyg = "true";
defparam \inst3|inst|inst6|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[2]~14 (
// Equation(s):
// \inst3|inst|inst3|out[2]~14_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [2] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [2] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [2] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [2] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [2]),
	.datab(!\inst3|inst|inst5|dffs [2]),
	.datac(!\inst3|inst|inst6|dffs [2]),
	.datad(!\inst3|inst|inst7|dffs [2]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[2]~14 .extended_lut = "off";
defparam \inst3|inst|inst3|out[2]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[2]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector9~0 (
// Equation(s):
// \inst3|inst6|Selector9~0_combout  = ( \inst3|inst6|Add0~29_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~29_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~29_sumout )))) ) ) # ( !\inst3|inst6|Add0~29_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~29_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~29_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~29_sumout ),
	.datad(!\inst3|inst6|Add2~29_sumout ),
	.datae(!\inst3|inst6|Add0~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector9~0 .extended_lut = "off";
defparam \inst3|inst6|Selector9~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector9~1 (
// Equation(s):
// \inst3|inst6|Selector9~1_combout  = ( \inst3|inst6|Selector9~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~29_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~29_sumout )))) ) ) # ( !\inst3|inst6|Selector9~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~29_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~29_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~29_sumout ),
	.datad(!\inst3|inst6|Add4~29_sumout ),
	.datae(!\inst3|inst6|Selector9~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector9~1 .extended_lut = "off";
defparam \inst3|inst6|Selector9~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[8] (
// Equation(s):
// \inst3|inst6|alusum [8] = ( \inst3|inst6|alusum [8] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector9~1_combout  ) ) ) # ( !\inst3|inst6|alusum [8] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector9~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [8] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector9~1_combout ),
	.datae(!\inst3|inst6|alusum [8]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[8] .extended_lut = "off";
defparam \inst3|inst6|alusum[8] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[8]~input (
	.i(\INPUT [8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[8]~input_o ));
// synopsys translate_off
defparam \INPUT[8]~input .bus_hold = "false";
defparam \INPUT[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \INPUT[8]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [8])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [8])))) ) ) # ( !\INPUT[8]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [8])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [8])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst3|inst6|sel_mux_inp~combout ),
	.datad(!\inst3|inst6|alusum [8]),
	.datae(!\INPUT[8]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h03A353F303A353F3;
defparam \inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[8] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[8]~14 (
// Equation(s):
// \inst3|inst|inst|out[8]~14_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [8] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [8] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [8] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [8] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [8]),
	.datab(!\inst3|inst|inst5|dffs [8]),
	.datac(!\inst3|inst|inst6|dffs [8]),
	.datad(!\inst3|inst|inst7|dffs [8]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[8]~14 .extended_lut = "off";
defparam \inst3|inst|inst|out[8]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[8]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[8]~14_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~33_sumout )))

	.dataa(!\inst3|inst|inst|out[8]~14_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [8] & ( (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [8])))) # (\inst4|comb~0_combout  & 
// ((!\inst2|altsyncram_component|auto_generated|q_a [13]) # ((\inst9|auto_generated|op_1~33_sumout )))) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [8] & ( (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [8])))) # 
// (\inst4|comb~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [13] & ((\inst9|auto_generated|op_1~33_sumout )))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst4|comb~0_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_b [8]),
	.datad(!\inst9|auto_generated|op_1~33_sumout ),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h0C1D2E3F0C1D2E3F;
defparam \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector11~0 (
// Equation(s):
// \inst3|inst6|Selector11~0_combout  = (!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add0~37_sumout ))) # (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & (\inst3|inst6|Add2~37_sumout ))

	.dataa(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Add2~37_sumout ),
	.datac(!\inst3|inst6|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector11~0 .extended_lut = "off";
defparam \inst3|inst6|Selector11~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst3|inst6|Selector11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector11~1 (
// Equation(s):
// \inst3|inst6|Selector11~1_combout  = ( !\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst3|inst6|Selector11~0_combout )) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((\inst3|inst6|Add4~37_sumout )))))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~37_sumout )))) ) ) # ( 
// \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (\inst3|inst6|Selector11~0_combout )) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((\inst3|inst6|Add5~37_sumout )))))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~37_sumout )))) ) )

	.dataa(!\inst3|inst6|Selector11~0_combout ),
	.datab(!\inst3|inst6|Add14~37_sumout ),
	.datac(!\inst3|inst6|Add5~37_sumout ),
	.datad(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datae(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datag(!\inst3|inst6|Add4~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector11~1 .extended_lut = "on";
defparam \inst3|inst6|Selector11~1 .lut_mask = 64'h550F550F33333333;
defparam \inst3|inst6|Selector11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[6] (
// Equation(s):
// \inst3|inst6|alusum [6] = ( \inst3|inst6|alusum [6] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector11~1_combout  ) ) ) # ( !\inst3|inst6|alusum [6] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector11~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [6] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector11~1_combout ),
	.datae(!\inst3|inst6|alusum [6]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[6] .extended_lut = "off";
defparam \inst3|inst6|alusum[6] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[6] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[6]~input (
	.i(\INPUT [6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[6]~input_o ));
// synopsys translate_off
defparam \INPUT[6]~input .bus_hold = "false";
defparam \INPUT[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \INPUT[6]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [6])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [6])))) ) ) # ( !\INPUT[6]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [6])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [6])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|sel_mux_inp~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst3|inst6|alusum [6]),
	.datae(!\INPUT[6]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h038B47CF038B47CF;
defparam \inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[6] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[6]~8 (
// Equation(s):
// \inst3|inst|inst|out[6]~8_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [6] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [6] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [6] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [6] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [6]),
	.datab(!\inst3|inst|inst5|dffs [6]),
	.datac(!\inst3|inst|inst6|dffs [6]),
	.datad(!\inst3|inst|inst7|dffs [6]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[6]~8 .extended_lut = "off";
defparam \inst3|inst|inst|out[6]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[6]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[6]~8_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~41_sumout )))

	.dataa(!\inst3|inst|inst|out[6]~8_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1 (
// Equation(s):
// \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  = ( \inst4|sel_mux_din_reg~0_combout  & ( \inst9|auto_generated|op_1~13_sumout  & ( \inst9|auto_generated|op_1~41_sumout  ) ) ) # ( !\inst4|sel_mux_din_reg~0_combout  & ( 
// \inst9|auto_generated|op_1~13_sumout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [11]))) # (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [6])) ) ) ) # ( \inst4|sel_mux_din_reg~0_combout  & ( !\inst9|auto_generated|op_1~13_sumout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// ((\inst2|altsyncram_component|auto_generated|q_a [11]))) # (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [6])) ) ) ) # ( !\inst4|sel_mux_din_reg~0_combout  & ( 
// !\inst9|auto_generated|op_1~13_sumout  & ( (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [11]))) # (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [6])) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst9|auto_generated|op_1~41_sumout ),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\inst4|sel_mux_din_reg~0_combout ),
	.dataf(!\inst9|auto_generated|op_1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1 .lut_mask = 64'h11DD11DD11DD0F0F;
defparam \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst1|r1~0 (
// Equation(s):
// \inst3|inst|inst1|r1~0_combout  = ( \inst3|inst1~0_combout  & ( \inst3|inst1~2_combout  & ( (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\inst3|inst1~0_combout  & ( \inst3|inst1~2_combout  & ( (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & (!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & \inst1|inst3|EXEC1~0_combout )) ) ) ) # ( 
// \inst3|inst1~0_combout  & ( !\inst3|inst1~2_combout  & ( (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst3|inst1~0_combout  & ( 
// !\inst3|inst1~2_combout  & ( (\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & (!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & (\inst4|sel_mux_lds~combout  & \inst1|inst3|EXEC1~0_combout ))) ) ) )

	.dataa(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.datab(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst4|sel_mux_lds~combout ),
	.datad(!\inst1|inst3|EXEC1~0_combout ),
	.datae(!\inst3|inst1~0_combout ),
	.dataf(!\inst3|inst1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst1|r1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst1|r1~0 .extended_lut = "off";
defparam \inst3|inst|inst1|r1~0 .lut_mask = 64'h0004444400444444;
defparam \inst3|inst|inst1|r1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst5|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst5|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst5|dffs[0] .is_wysiwyg = "true";
defparam \inst3|inst|inst5|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst3|out[0]~0 (
// Equation(s):
// \inst3|inst|inst3|out[0]~0_combout  = ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [0] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [0] ) ) ) # ( \inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [0] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [0] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [0]),
	.datab(!\inst3|inst|inst5|dffs [0]),
	.datac(!\inst3|inst|inst6|dffs [0]),
	.datad(!\inst3|inst|inst7|dffs [0]),
	.datae(!\inst13|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst3|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst3|out[0]~0 .extended_lut = "off";
defparam \inst3|inst|inst3|out[0]~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst3|out[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector4~0 (
// Equation(s):
// \inst3|inst6|Selector4~0_combout  = ( \inst3|inst6|Add0~9_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~9_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~9_sumout )))) ) ) # ( !\inst3|inst6|Add0~9_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~9_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~9_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~9_sumout ),
	.datad(!\inst3|inst6|Add2~9_sumout ),
	.datae(!\inst3|inst6|Add0~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector4~0 .extended_lut = "off";
defparam \inst3|inst6|Selector4~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector4~1 (
// Equation(s):
// \inst3|inst6|Selector4~1_combout  = ( \inst3|inst6|Selector4~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~9_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~9_sumout )))) ) ) # ( !\inst3|inst6|Selector4~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~9_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~9_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~9_sumout ),
	.datad(!\inst3|inst6|Add4~9_sumout ),
	.datae(!\inst3|inst6|Selector4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector4~1 .extended_lut = "off";
defparam \inst3|inst6|Selector4~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[13] (
// Equation(s):
// \inst3|inst6|alusum [13] = ( \inst3|inst6|alusum [13] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector4~1_combout  ) ) ) # ( !\inst3|inst6|alusum [13] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector4~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [13] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector4~1_combout ),
	.datae(!\inst3|inst6|alusum [13]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[13] .extended_lut = "off";
defparam \inst3|inst6|alusum[13] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[13] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[13]~input (
	.i(\INPUT [13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[13]~input_o ));
// synopsys translate_off
defparam \INPUT[13]~input .bus_hold = "false";
defparam \INPUT[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = ( \INPUT[13]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [13]) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout )))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [13])) ) ) # ( !\INPUT[13]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & \inst3|inst6|alusum 
// [13])))) # (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [13])) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~combout ),
	.datad(!\inst3|inst6|alusum [13]),
	.datae(!\INPUT[13]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h05C535F505C535F5;
defparam \inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[13] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[13]~6 (
// Equation(s):
// \inst3|inst|inst|out[13]~6_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [13] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [13] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [13] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [13] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [13]),
	.datab(!\inst3|inst|inst5|dffs [13]),
	.datac(!\inst3|inst|inst6|dffs [13]),
	.datad(!\inst3|inst|inst7|dffs [13]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[13]~6 .extended_lut = "off";
defparam \inst3|inst|inst|out[13]~6 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[13]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[13]~6_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~17_sumout )))

	.dataa(!\inst3|inst|inst|out[13]~6_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|sel_mux_inp~0 (
// Equation(s):
// \inst3|inst6|sel_mux_inp~0_combout  = ( \inst9|auto_generated|op_1~17_sumout  & ( \inst9|auto_generated|op_1~21_sumout  & ( (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [13] & \inst|altsyncram_component|auto_generated|q_b 
// [12])))) # (\inst4|comb~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [13])) ) ) ) # ( !\inst9|auto_generated|op_1~17_sumout  & ( \inst9|auto_generated|op_1~21_sumout  & ( (!\inst4|comb~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [13] & \inst|altsyncram_component|auto_generated|q_b [12])) ) ) ) # ( \inst9|auto_generated|op_1~17_sumout  & ( !\inst9|auto_generated|op_1~21_sumout  & ( (!\inst4|comb~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [13] & \inst|altsyncram_component|auto_generated|q_b [12])) ) ) ) # ( !\inst9|auto_generated|op_1~17_sumout  & ( !\inst9|auto_generated|op_1~21_sumout  & ( (!\inst4|comb~0_combout  & 
// (\inst|altsyncram_component|auto_generated|q_b [13] & \inst|altsyncram_component|auto_generated|q_b [12])) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst4|comb~0_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_b [13]),
	.datad(!\inst|altsyncram_component|auto_generated|q_b [12]),
	.datae(!\inst9|auto_generated|op_1~17_sumout ),
	.dataf(!\inst9|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|sel_mux_inp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|sel_mux_inp~0 .extended_lut = "off";
defparam \inst3|inst6|sel_mux_inp~0 .lut_mask = 64'h000C000C000C111D;
defparam \inst3|inst6|sel_mux_inp~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector17~0 (
// Equation(s):
// \inst3|inst6|Selector17~0_combout  = ( \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ( \inst3|inst6|Add5~61_sumout  ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ( \inst3|inst6|Add4~61_sumout  ) ) ) # ( \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ( \inst3|inst6|Add2~61_sumout  ) ) ) # ( !\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ( 
// \inst3|inst6|Add0~61_sumout  ) ) )

	.dataa(!\inst3|inst6|Add0~61_sumout ),
	.datab(!\inst3|inst6|Add2~61_sumout ),
	.datac(!\inst3|inst6|Add4~61_sumout ),
	.datad(!\inst3|inst6|Add5~61_sumout ),
	.datae(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector17~0 .extended_lut = "off";
defparam \inst3|inst6|Selector17~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst6|Selector17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector17~1 (
// Equation(s):
// \inst3|inst6|Selector17~1_combout  = (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst|inst2|out[0]~15_combout  & (\inst3|inst|inst3|out[0]~0_combout  & \inst3|inst6|Selector15~0_combout )))

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst|inst2|out[0]~15_combout ),
	.datac(!\inst3|inst|inst3|out[0]~0_combout ),
	.datad(!\inst3|inst6|Selector15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector17~1 .extended_lut = "off";
defparam \inst3|inst6|Selector17~1 .lut_mask = 64'h0001000100010001;
defparam \inst3|inst6|Selector17~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector17~2 (
// Equation(s):
// \inst3|inst6|Selector17~2_combout  = ( \inst3|inst6|Selector17~0_combout  & ( \inst3|inst6|Selector17~1_combout  & ( (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & (\inst3|inst6|sel_mux_inp~0_combout  & 
// \inst3|inst6|sel_mux_inp~1_combout )) ) ) ) # ( !\inst3|inst6|Selector17~0_combout  & ( \inst3|inst6|Selector17~1_combout  & ( (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & (\inst3|inst6|sel_mux_inp~0_combout  & 
// \inst3|inst6|sel_mux_inp~1_combout )) ) ) ) # ( \inst3|inst6|Selector17~0_combout  & ( !\inst3|inst6|Selector17~1_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & 
// (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & (\inst3|inst6|sel_mux_inp~0_combout  & \inst3|inst6|sel_mux_inp~1_combout ))) ) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~0_combout ),
	.datad(!\inst3|inst6|sel_mux_inp~1_combout ),
	.datae(!\inst3|inst6|Selector17~0_combout ),
	.dataf(!\inst3|inst6|Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector17~2 .extended_lut = "off";
defparam \inst3|inst6|Selector17~2 .lut_mask = 64'h00000008000C000C;
defparam \inst3|inst6|Selector17~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[0] (
// Equation(s):
// \inst3|inst6|alusum [0] = ( \inst3|inst6|alusum [0] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector17~2_combout  ) ) ) # ( !\inst3|inst6|alusum [0] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector17~2_combout  ) ) ) # ( 
// \inst3|inst6|alusum [0] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector17~2_combout ),
	.datae(!\inst3|inst6|alusum [0]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[0] .extended_lut = "off";
defparam \inst3|inst6|alusum[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[0]~input (
	.i(\INPUT [0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[0]~input_o ));
// synopsys translate_off
defparam \INPUT[0]~input .bus_hold = "false";
defparam \INPUT[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \INPUT[0]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [0])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [0])))) ) ) # ( !\INPUT[0]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [0])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [0])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|sel_mux_inp~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst3|inst6|alusum [0]),
	.datae(!\INPUT[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h038B47CF038B47CF;
defparam \inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[0] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[0]~15 (
// Equation(s):
// \inst3|inst|inst2|out[0]~15_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [0] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [0] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [0] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [0] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [0]),
	.datab(!\inst3|inst|inst5|dffs [0]),
	.datac(!\inst3|inst|inst6|dffs [0]),
	.datad(!\inst3|inst|inst7|dffs [0]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[0]~15 .extended_lut = "off";
defparam \inst3|inst|inst2|out[0]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[0]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector16~0 (
// Equation(s):
// \inst3|inst6|Selector16~0_combout  = ( \inst3|inst6|Add0~57_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~57_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & (\inst3|inst6|Add5~57_sumout ))) ) ) # ( !\inst3|inst6|Add0~57_sumout  & ( 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((\inst3|inst6|Add2~57_sumout ))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst3|inst6|Add5~57_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~57_sumout ),
	.datad(!\inst3|inst6|Add2~57_sumout ),
	.datae(!\inst3|inst6|Add0~57_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector16~0 .extended_lut = "off";
defparam \inst3|inst6|Selector16~0 .lut_mask = 64'h012389AB012389AB;
defparam \inst3|inst6|Selector16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector16~1 (
// Equation(s):
// \inst3|inst6|Selector16~1_combout  = ( \inst3|inst6|Selector16~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ) # (\inst3|inst6|Add14~57_sumout ) ) ) # ( !\inst3|inst6|Selector16~0_combout  & ( 
// (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & ((\inst3|inst6|Add4~57_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~57_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~57_sumout ),
	.datad(!\inst3|inst6|Add4~57_sumout ),
	.datae(!\inst3|inst6|Selector16~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector16~1 .extended_lut = "off";
defparam \inst3|inst6|Selector16~1 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \inst3|inst6|Selector16~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[1] (
// Equation(s):
// \inst3|inst6|alusum [1] = ( \inst3|inst6|alusum [1] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector16~1_combout  ) ) ) # ( !\inst3|inst6|alusum [1] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector16~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [1] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector16~1_combout ),
	.datae(!\inst3|inst6|alusum [1]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[1] .extended_lut = "off";
defparam \inst3|inst6|alusum[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[1]~input (
	.i(\INPUT [1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[1]~input_o ));
// synopsys translate_off
defparam \INPUT[1]~input .bus_hold = "false";
defparam \INPUT[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \INPUT[1]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [1])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [1])))) ) ) # ( !\INPUT[1]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [1])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [1])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|sel_mux_inp~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst3|inst6|alusum [1]),
	.datae(!\INPUT[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h038B47CF038B47CF;
defparam \inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[1] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[1]~14 (
// Equation(s):
// \inst3|inst|inst2|out[1]~14_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [1] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [1] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [1] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [1] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [1]),
	.datab(!\inst3|inst|inst5|dffs [1]),
	.datac(!\inst3|inst|inst6|dffs [1]),
	.datad(!\inst3|inst|inst7|dffs [1]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[1]~14 .extended_lut = "off";
defparam \inst3|inst|inst2|out[1]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[1]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector8~0 (
// Equation(s):
// \inst3|inst6|Selector8~0_combout  = ( \inst3|inst6|Add0~25_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~25_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~25_sumout )))) ) ) # ( !\inst3|inst6|Add0~25_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~25_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~25_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~25_sumout ),
	.datad(!\inst3|inst6|Add2~25_sumout ),
	.datae(!\inst3|inst6|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector8~0 .extended_lut = "off";
defparam \inst3|inst6|Selector8~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector8~1 (
// Equation(s):
// \inst3|inst6|Selector8~1_combout  = ( \inst3|inst6|Selector8~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~25_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~25_sumout )))) ) ) # ( !\inst3|inst6|Selector8~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~25_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~25_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~25_sumout ),
	.datad(!\inst3|inst6|Add4~25_sumout ),
	.datae(!\inst3|inst6|Selector8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector8~1 .extended_lut = "off";
defparam \inst3|inst6|Selector8~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[9] (
// Equation(s):
// \inst3|inst6|alusum [9] = ( \inst3|inst6|alusum [9] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector8~1_combout  ) ) ) # ( !\inst3|inst6|alusum [9] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector8~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [9] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector8~1_combout ),
	.datae(!\inst3|inst6|alusum [9]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[9] .extended_lut = "off";
defparam \inst3|inst6|alusum[9] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[9]~input (
	.i(\INPUT [9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[9]~input_o ));
// synopsys translate_off
defparam \INPUT[9]~input .bus_hold = "false";
defparam \INPUT[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \INPUT[9]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [9]) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout )))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [9])) ) ) # ( !\INPUT[9]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & \inst3|inst6|alusum 
// [9])))) # (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~combout ),
	.datad(!\inst3|inst6|alusum [9]),
	.datae(!\INPUT[9]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h05C535F505C535F5;
defparam \inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[9] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[9]~13 (
// Equation(s):
// \inst3|inst|inst|out[9]~13_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [9] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [9] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [9] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [9] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [9]),
	.datab(!\inst3|inst|inst5|dffs [9]),
	.datac(!\inst3|inst|inst6|dffs [9]),
	.datad(!\inst3|inst|inst7|dffs [9]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[9]~13 .extended_lut = "off";
defparam \inst3|inst|inst|out[9]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[9]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [9])))) # (\inst4|comb~0_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [13] & 
// ((\inst2|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst4|comb~0_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_b [9]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h0C2E0C2E0C2E0C2E;
defparam \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  = ((\inst4|sel_mux_din_reg~0_combout  & \inst9|auto_generated|op_1~37_sumout )) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout )

	.dataa(!\inst4|sel_mux_din_reg~0_combout ),
	.datab(!\inst9|auto_generated|op_1~37_sumout ),
	.datac(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector15~0 (
// Equation(s):
// \inst3|inst6|Selector15~0_combout  = (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & !\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector15~0 .extended_lut = "off";
defparam \inst3|inst6|Selector15~0 .lut_mask = 64'h4444444444444444;
defparam \inst3|inst6|Selector15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector7~0 (
// Equation(s):
// \inst3|inst6|Selector7~0_combout  = ( \inst3|inst6|Add0~21_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~21_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~21_sumout )))) ) ) # ( !\inst3|inst6|Add0~21_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~21_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~21_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~21_sumout ),
	.datad(!\inst3|inst6|Add2~21_sumout ),
	.datae(!\inst3|inst6|Add0~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector7~0 .extended_lut = "off";
defparam \inst3|inst6|Selector7~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector7~1 (
// Equation(s):
// \inst3|inst6|Selector7~1_combout  = ( \inst3|inst6|Selector7~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~21_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~21_sumout )))) ) ) # ( !\inst3|inst6|Selector7~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~21_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~21_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~21_sumout ),
	.datad(!\inst3|inst6|Add4~21_sumout ),
	.datae(!\inst3|inst6|Selector7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector7~1 .extended_lut = "off";
defparam \inst3|inst6|Selector7~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[10] (
// Equation(s):
// \inst3|inst6|alusum [10] = ( \inst3|inst6|alusum [10] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector7~1_combout  ) ) ) # ( !\inst3|inst6|alusum [10] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector7~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [10] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector7~1_combout ),
	.datae(!\inst3|inst6|alusum [10]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[10] .extended_lut = "off";
defparam \inst3|inst6|alusum[10] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[10]~input (
	.i(\INPUT [10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[10]~input_o ));
// synopsys translate_off
defparam \INPUT[10]~input .bus_hold = "false";
defparam \INPUT[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \INPUT[10]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [10]) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout )))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [10])) ) ) # ( !\INPUT[10]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & \inst3|inst6|alusum 
// [10])))) # (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [10])) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~combout ),
	.datad(!\inst3|inst6|alusum [10]),
	.datae(!\INPUT[10]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h05C535F505C535F5;
defparam \inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[10] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[10]~12 (
// Equation(s):
// \inst3|inst|inst|out[10]~12_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [10] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [10] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [10] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [10] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [10]),
	.datab(!\inst3|inst|inst5|dffs [10]),
	.datac(!\inst3|inst|inst6|dffs [10]),
	.datad(!\inst3|inst|inst7|dffs [10]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[10]~12 .extended_lut = "off";
defparam \inst3|inst|inst|out[10]~12 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[10]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\inst4|sel_mux_din_ram~0_combout  & (\inst3|inst|inst|out[10]~12_combout )) # (\inst4|sel_mux_din_ram~0_combout  & ((\inst19|Add0~9_sumout )))

	.dataa(!\inst3|inst|inst|out[10]~12_combout ),
	.datab(!\inst4|sel_mux_din_ram~0_combout ),
	.datac(!\inst19|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h4747474747474747;
defparam \inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst4|wrenram~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst7|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout }),
	.portaaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst6|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAMdata:inst|altsyncram:altsyncram_component|altsyncram_brt1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [10] & ( (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [10])))) # (\inst4|comb~0_combout  & 
// ((!\inst2|altsyncram_component|auto_generated|q_a [13]) # ((\inst9|auto_generated|op_1~9_sumout )))) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [10] & ( (!\inst4|comb~0_combout  & (((\inst|altsyncram_component|auto_generated|q_b [10])))) # 
// (\inst4|comb~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [13] & ((\inst9|auto_generated|op_1~9_sumout )))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst4|comb~0_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_b [10]),
	.datad(!\inst9|auto_generated|op_1~9_sumout ),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h0C1D2E3F0C1D2E3F;
defparam \inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|sel_mux_inp~2 (
// Equation(s):
// \inst3|inst6|sel_mux_inp~2_combout  = ( \inst1|inst|inst3~q  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  & (!\inst1|inst|inst2~q  & ((!\inst4|sel_mux_din_reg~0_combout ) # (!\inst9|auto_generated|op_1~37_sumout )))) ) )

	.dataa(!\inst4|sel_mux_din_reg~0_combout ),
	.datab(!\inst9|auto_generated|op_1~37_sumout ),
	.datac(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datad(!\inst1|inst|inst2~q ),
	.datae(!\inst1|inst|inst3~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|sel_mux_inp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|sel_mux_inp~2 .extended_lut = "off";
defparam \inst3|inst6|sel_mux_inp~2 .lut_mask = 64'h0000E0000000E000;
defparam \inst3|inst6|sel_mux_inp~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|sel_mux_inp (
// Equation(s):
// \inst3|inst6|sel_mux_inp~combout  = ( !\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( \inst3|inst6|sel_mux_inp~2_combout  & ( (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & 
// (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & (\inst3|inst6|sel_mux_inp~0_combout  & \inst3|inst6|sel_mux_inp~1_combout ))) ) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~0_combout ),
	.datad(!\inst3|inst6|sel_mux_inp~1_combout ),
	.datae(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.dataf(!\inst3|inst6|sel_mux_inp~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|sel_mux_inp~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|sel_mux_inp .extended_lut = "off";
defparam \inst3|inst6|sel_mux_inp .lut_mask = 64'h0000000000040000;
defparam \inst3|inst6|sel_mux_inp .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector6~0 (
// Equation(s):
// \inst3|inst6|Selector6~0_combout  = ( \inst3|inst6|Add0~17_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~17_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~17_sumout )))) ) ) # ( !\inst3|inst6|Add0~17_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~17_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~17_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~17_sumout ),
	.datad(!\inst3|inst6|Add2~17_sumout ),
	.datae(!\inst3|inst6|Add0~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector6~0 .extended_lut = "off";
defparam \inst3|inst6|Selector6~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector6~1 (
// Equation(s):
// \inst3|inst6|Selector6~1_combout  = ( \inst3|inst6|Selector6~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & ((!\inst3|inst6|Selector15~0_combout ) # ((\inst3|inst6|Add4~17_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~17_sumout )))) ) ) # ( !\inst3|inst6|Selector6~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & 
// ((\inst3|inst6|Add4~17_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~17_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~17_sumout ),
	.datad(!\inst3|inst6|Add4~17_sumout ),
	.datae(!\inst3|inst6|Selector6~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector6~1 .extended_lut = "off";
defparam \inst3|inst6|Selector6~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[11] (
// Equation(s):
// \inst3|inst6|alusum [11] = ( \inst3|inst6|alusum [11] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector6~1_combout  ) ) ) # ( !\inst3|inst6|alusum [11] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector6~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [11] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector6~1_combout ),
	.datae(!\inst3|inst6|alusum [11]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[11] .extended_lut = "off";
defparam \inst3|inst6|alusum[11] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[11] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[11]~input (
	.i(\INPUT [11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[11]~input_o ));
// synopsys translate_off
defparam \INPUT[11]~input .bus_hold = "false";
defparam \INPUT[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = ( \INPUT[11]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [11])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [11])))) ) ) # ( !\INPUT[11]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [11])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [11])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|sel_mux_inp~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst3|inst6|alusum [11]),
	.datae(!\INPUT[11]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h038B47CF038B47CF;
defparam \inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[11] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[11]~4 (
// Equation(s):
// \inst3|inst|inst|out[11]~4_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [11] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [11] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [11] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [11] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [11]),
	.datab(!\inst3|inst|inst5|dffs [11]),
	.datac(!\inst3|inst|inst6|dffs [11]),
	.datad(!\inst3|inst|inst7|dffs [11]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[11]~4 .extended_lut = "off";
defparam \inst3|inst|inst|out[11]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[11]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ((!\inst4|sel_mux_din_reg~0_combout ) # (!\inst9|auto_generated|op_1~13_sumout )))

	.dataa(!\inst4|sel_mux_din_reg~0_combout ),
	.datab(!\inst9|auto_generated|op_1~13_sumout ),
	.datac(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector15~1 (
// Equation(s):
// \inst3|inst6|Selector15~1_combout  = ( \inst3|inst6|Add0~53_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~53_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & (\inst3|inst6|Add5~53_sumout ))) ) ) # ( !\inst3|inst6|Add0~53_sumout  & ( 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((\inst3|inst6|Add2~53_sumout ))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst3|inst6|Add5~53_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~53_sumout ),
	.datad(!\inst3|inst6|Add2~53_sumout ),
	.datae(!\inst3|inst6|Add0~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector15~1 .extended_lut = "off";
defparam \inst3|inst6|Selector15~1 .lut_mask = 64'h012389AB012389AB;
defparam \inst3|inst6|Selector15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector15~2 (
// Equation(s):
// \inst3|inst6|Selector15~2_combout  = ( \inst3|inst6|Selector15~1_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ) # (\inst3|inst6|Add14~53_sumout ) ) ) # ( !\inst3|inst6|Selector15~1_combout  & ( 
// (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Selector15~0_combout  & ((\inst3|inst6|Add4~53_sumout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add14~53_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Selector15~0_combout ),
	.datac(!\inst3|inst6|Add14~53_sumout ),
	.datad(!\inst3|inst6|Add4~53_sumout ),
	.datae(!\inst3|inst6|Selector15~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector15~2 .extended_lut = "off";
defparam \inst3|inst6|Selector15~2 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \inst3|inst6|Selector15~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[2] (
// Equation(s):
// \inst3|inst6|alusum [2] = ( \inst3|inst6|alusum [2] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector15~2_combout  ) ) ) # ( !\inst3|inst6|alusum [2] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector15~2_combout  ) ) ) # ( 
// \inst3|inst6|alusum [2] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector15~2_combout ),
	.datae(!\inst3|inst6|alusum [2]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[2] .extended_lut = "off";
defparam \inst3|inst6|alusum[2] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[2]~input (
	.i(\INPUT [2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[2]~input_o ));
// synopsys translate_off
defparam \INPUT[2]~input .bus_hold = "false";
defparam \INPUT[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \INPUT[2]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [2])) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [2])))) ) ) # ( !\INPUT[2]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & ((\inst3|inst6|alusum 
// [2])))) # (\inst3|inst6|sel_mux_inp~combout  & (((\inst2|altsyncram_component|auto_generated|q_a [2])))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|sel_mux_inp~combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst3|inst6|alusum [2]),
	.datae(!\INPUT[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h038B47CF038B47CF;
defparam \inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[2] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst|out[2]~1 (
// Equation(s):
// \inst3|inst|inst|out[2]~1_combout  = ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [2] ) ) ) # ( 
// !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( \inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [2] ) ) ) # ( \inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( 
// !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [2] ) ) ) # ( !\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout  & ( !\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [2] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [2]),
	.datab(!\inst3|inst|inst5|dffs [2]),
	.datac(!\inst3|inst|inst6|dffs [2]),
	.datad(!\inst3|inst|inst7|dffs [2]),
	.datae(!\inst3|inst4|$00000|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.dataf(!\inst3|inst4|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst|out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst|out[2]~1 .extended_lut = "off";
defparam \inst3|inst|inst|out[2]~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst|out[2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sel_mux_adr_rom~0 (
// Equation(s):
// \inst4|sel_mux_adr_rom~0_combout  = (!\inst3|inst|inst|out[2]~1_combout  & (!\inst3|inst|inst|out[1]~2_combout  & !\inst3|inst|inst|out[0]~3_combout ))

	.dataa(!\inst3|inst|inst|out[2]~1_combout ),
	.datab(!\inst3|inst|inst|out[1]~2_combout ),
	.datac(!\inst3|inst|inst|out[0]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sel_mux_adr_rom~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sel_mux_adr_rom~0 .extended_lut = "off";
defparam \inst4|sel_mux_adr_rom~0 .lut_mask = 64'h8080808080808080;
defparam \inst4|sel_mux_adr_rom~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sel_mux_adr_rom~1 (
// Equation(s):
// \inst4|sel_mux_adr_rom~1_combout  = ( !\inst3|inst|inst|out[6]~8_combout  & ( !\inst3|inst|inst|out[15]~9_combout  & ( (!\inst3|inst|inst|out[4]~0_combout  & (!\inst2|altsyncram_component|auto_generated|q_a [13] & 
// (\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst3|inst|inst|out[4]~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst3|inst|inst|out[6]~8_combout ),
	.dataf(!\inst3|inst|inst|out[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sel_mux_adr_rom~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sel_mux_adr_rom~1 .extended_lut = "off";
defparam \inst4|sel_mux_adr_rom~1 .lut_mask = 64'h0008000000000000;
defparam \inst4|sel_mux_adr_rom~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sel_mux_adr_rom~2 (
// Equation(s):
// \inst4|sel_mux_adr_rom~2_combout  = ( !\inst3|inst|inst|out[8]~14_combout  & ( !\inst3|inst|inst|out[7]~15_combout  & ( (!\inst3|inst|inst|out[3]~10_combout  & (!\inst3|inst|inst|out[5]~11_combout  & (!\inst3|inst|inst|out[10]~12_combout  & 
// !\inst3|inst|inst|out[9]~13_combout ))) ) ) )

	.dataa(!\inst3|inst|inst|out[3]~10_combout ),
	.datab(!\inst3|inst|inst|out[5]~11_combout ),
	.datac(!\inst3|inst|inst|out[10]~12_combout ),
	.datad(!\inst3|inst|inst|out[9]~13_combout ),
	.datae(!\inst3|inst|inst|out[8]~14_combout ),
	.dataf(!\inst3|inst|inst|out[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sel_mux_adr_rom~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sel_mux_adr_rom~2 .extended_lut = "off";
defparam \inst4|sel_mux_adr_rom~2 .lut_mask = 64'h8000000000000000;
defparam \inst4|sel_mux_adr_rom~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|sel_mux_adr_rom~3 (
// Equation(s):
// \inst4|sel_mux_adr_rom~3_combout  = ( \inst4|sel_mux_adr_rom~1_combout  & ( \inst4|sel_mux_adr_rom~2_combout  & ( (!\inst3|inst|inst|out[11]~4_combout  & (!\inst3|inst|inst|out[14]~5_combout  & (!\inst3|inst|inst|out[13]~6_combout  & 
// !\inst3|inst|inst|out[12]~7_combout ))) ) ) )

	.dataa(!\inst3|inst|inst|out[11]~4_combout ),
	.datab(!\inst3|inst|inst|out[14]~5_combout ),
	.datac(!\inst3|inst|inst|out[13]~6_combout ),
	.datad(!\inst3|inst|inst|out[12]~7_combout ),
	.datae(!\inst4|sel_mux_adr_rom~1_combout ),
	.dataf(!\inst4|sel_mux_adr_rom~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|sel_mux_adr_rom~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|sel_mux_adr_rom~3 .extended_lut = "off";
defparam \inst4|sel_mux_adr_rom~3 .lut_mask = 64'h0000000000008000;
defparam \inst4|sel_mux_adr_rom~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita0~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \PC|auto_generated|counter_comb_bita0~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita0~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \PC|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|pc_sload~0 (
// Equation(s):
// \inst4|pc_sload~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( (!\inst1|inst|inst2~q  & (\inst1|inst|inst3~q  & ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( (!\inst1|inst|inst2~q  & 
// (\inst1|inst|inst3~q  & \inst4|jmp~0_combout )) ) )

	.dataa(!\inst1|inst|inst2~q ),
	.datab(!\inst1|inst|inst3~q ),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|pc_sload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|pc_sload~0 .extended_lut = "off";
defparam \inst4|pc_sload~0 .lut_mask = 64'h0202022202020222;
defparam \inst4|pc_sload~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|pc_cnt_en~0 (
// Equation(s):
// \inst4|pc_cnt_en~0_combout  = ( \inst1|inst|inst3~q  & ( (\inst1|inst|inst2~q  & ((!\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & !\inst2|altsyncram_component|auto_generated|q_a [15])) # 
// (\inst2|altsyncram_component|auto_generated|q_a [13] & (!\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15])))) ) ) # ( !\inst1|inst|inst3~q  & ( (!\inst2|altsyncram_component|auto_generated|q_a [15] 
// & (\inst1|inst|inst2~q  & (!\inst2|altsyncram_component|auto_generated|q_a [13] $ (\inst2|altsyncram_component|auto_generated|q_a [14])))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|inst|inst2~q ),
	.datae(!\inst1|inst|inst3~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|pc_cnt_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|pc_cnt_en~0 .extended_lut = "off";
defparam \inst4|pc_cnt_en~0 .lut_mask = 64'h0090002400900024;
defparam \inst4|pc_cnt_en~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|_~0 (
// Equation(s):
// \PC|auto_generated|_~0_combout  = ( !\inst2|altsyncram_component|auto_generated|q_a [11] & ( (\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & (\inst2|altsyncram_component|auto_generated|q_a [15] 
// & \inst2|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|_~0 .extended_lut = "off";
defparam \PC|auto_generated|_~0 .lut_mask = 64'h0001000000010000;
defparam \PC|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|_~1 (
// Equation(s):
// \PC|auto_generated|_~1_combout  = ( \inst4|pc_cnt_en~0_combout  & ( \PC|auto_generated|_~0_combout  & ( (\inst1|inst3|EXEC1~0_combout  & (((\inst4|sel_mux_adr_rom~0_combout  & \inst4|sel_mux_adr_rom~3_combout )) # (\inst4|jmp~0_combout ))) ) ) ) # ( 
// !\inst4|pc_cnt_en~0_combout  & ( \PC|auto_generated|_~0_combout  & ( (\inst1|inst3|EXEC1~0_combout  & (((\inst4|sel_mux_adr_rom~0_combout  & \inst4|sel_mux_adr_rom~3_combout )) # (\inst4|jmp~0_combout ))) ) ) ) # ( \inst4|pc_cnt_en~0_combout  & ( 
// !\PC|auto_generated|_~0_combout  ) ) # ( !\inst4|pc_cnt_en~0_combout  & ( !\PC|auto_generated|_~0_combout  & ( \inst1|inst3|EXEC1~0_combout  ) ) )

	.dataa(!\inst4|jmp~0_combout ),
	.datab(!\inst4|sel_mux_adr_rom~0_combout ),
	.datac(!\inst4|sel_mux_adr_rom~3_combout ),
	.datad(!\inst1|inst3|EXEC1~0_combout ),
	.datae(!\inst4|pc_cnt_en~0_combout ),
	.dataf(!\PC|auto_generated|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|_~1 .extended_lut = "off";
defparam \PC|auto_generated|_~1 .lut_mask = 64'h00FFFFFF00570057;
defparam \PC|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita1~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita0~COUT  ))
// \PC|auto_generated|counter_comb_bita1~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita1~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita2~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita1~COUT  ))
// \PC|auto_generated|counter_comb_bita2~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita2~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita3~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita2~COUT  ))
// \PC|auto_generated|counter_comb_bita3~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita3~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita4~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita3~COUT  ))
// \PC|auto_generated|counter_comb_bita4~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita4~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita5~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita4~COUT  ))
// \PC|auto_generated|counter_comb_bita5~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita5~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita6~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita5~COUT  ))
// \PC|auto_generated|counter_comb_bita6~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita6~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita7~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita6~COUT  ))
// \PC|auto_generated|counter_comb_bita7~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita7~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita8~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita7~COUT  ))
// \PC|auto_generated|counter_comb_bita8~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita8~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita9~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita8~COUT  ))
// \PC|auto_generated|counter_comb_bita9~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita9~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita10~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita10~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~input_o ),
	.d(\PC|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\inst2|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|pc_sload~0_combout ),
	.ena(\PC|auto_generated|_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [10] & ( ((!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout ))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [10] & ( ((!\inst1|inst3|EXEC1~0_combout ) # (!\inst4|jmp~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [10] & ( (\inst2|altsyncram_component|auto_generated|q_a [10] & (\inst1|inst3|EXEC1~0_combout  & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [10] & ( (\inst2|altsyncram_component|auto_generated|q_a [10] & (\inst1|inst3|EXEC1~0_combout  & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|inst3|EXEC1~0_combout ),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h01010111FDFDFDDD;
defparam \inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200040";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [9] & ( ((!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout ))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [9] & ( ((!\inst1|inst3|EXEC1~0_combout ) # (!\inst4|jmp~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [9]) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [9] & ( (\inst2|altsyncram_component|auto_generated|q_a [9] & (\inst1|inst3|EXEC1~0_combout  & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [9] & ( (\inst2|altsyncram_component|auto_generated|q_a [9] & (\inst1|inst3|EXEC1~0_combout  & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst1|inst3|EXEC1~0_combout ),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h01010111FDFDFDDD;
defparam \inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000520154A";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [8] & ( (!\inst1|inst3|EXEC1~0_combout ) # (((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [8] & ( (!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout ) # 
// (\inst2|altsyncram_component|auto_generated|q_a [8])) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [8] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [8] & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [8] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [8] & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst1|inst3|EXEC1~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h01010111FBFBFBBB;
defparam \inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200050";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [7] & ( (!\inst1|inst3|EXEC1~0_combout ) # (((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [7] & ( (!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout ) # 
// (\inst2|altsyncram_component|auto_generated|q_a [7])) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [7] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [7] & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [7] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [7] & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst1|inst3|EXEC1~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h01010111FBFBFBBB;
defparam \inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200050";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [6] & ( (!\inst1|inst3|EXEC1~0_combout ) # (((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [6] & ( (!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout ) # 
// (\inst2|altsyncram_component|auto_generated|q_a [6])) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [6] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [6] & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [6] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [6] & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst1|inst3|EXEC1~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h01010111FBFBFBBB;
defparam \inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200040";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [5] & ( ((!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout ))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [5] & ( ((!\inst1|inst3|EXEC1~0_combout ) # (!\inst4|jmp~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [5] & ( (\inst2|altsyncram_component|auto_generated|q_a [5] & (\inst1|inst3|EXEC1~0_combout  & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [5] & ( (\inst2|altsyncram_component|auto_generated|q_a [5] & (\inst1|inst3|EXEC1~0_combout  & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\inst1|inst3|EXEC1~0_combout ),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h01010111FDFDFDDD;
defparam \inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000E0";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [4] & ( ((!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout ))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [4] & ( ((!\inst1|inst3|EXEC1~0_combout ) # (!\inst4|jmp~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [4] & ( (\inst2|altsyncram_component|auto_generated|q_a [4] & (\inst1|inst3|EXEC1~0_combout  & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [4] & ( (\inst2|altsyncram_component|auto_generated|q_a [4] & (\inst1|inst3|EXEC1~0_combout  & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst1|inst3|EXEC1~0_combout ),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h01010111FDFDFDDD;
defparam \inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000A0";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [3] & ( (!\inst1|inst3|EXEC1~0_combout ) # (((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [3])) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [3] & ( (!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout ) # 
// (\inst2|altsyncram_component|auto_generated|q_a [3])) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [3] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [3] & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [3] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [3] & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst1|inst3|EXEC1~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h01010111FBFBFBBB;
defparam \inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [2] & ( (!\inst1|inst3|EXEC1~0_combout ) # (((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [2])) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [2] & ( (!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout ) # 
// (\inst2|altsyncram_component|auto_generated|q_a [2])) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [2] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [2] & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [2] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [2] & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst1|inst3|EXEC1~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h01010111FBFBFBBB;
defparam \inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DB3880";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [1] & ( (!\inst1|inst3|EXEC1~0_combout ) # (((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [1] & ( (!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout ) # 
// (\inst2|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [1] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [1] & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [1] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [1] & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst1|inst3|EXEC1~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h01010111FBFBFBBB;
defparam \inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBFAA5A";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|NS[1]~0 (
// Equation(s):
// \inst1|inst2|NS[1]~0_combout  = ( \inst1|inst|inst3~q  & ( (!\inst1|inst|inst2~q  & (!\inst2|altsyncram_component|auto_generated|q_a [15] $ (((\inst2|altsyncram_component|auto_generated|q_a [13] & !\inst2|altsyncram_component|auto_generated|q_a [14]))))) 
// ) ) # ( !\inst1|inst|inst3~q  & ( (\inst1|inst|inst2~q  & ((!\inst2|altsyncram_component|auto_generated|q_a [13] & (\inst2|altsyncram_component|auto_generated|q_a [14] & !\inst2|altsyncram_component|auto_generated|q_a [15])) # 
// (\inst2|altsyncram_component|auto_generated|q_a [13] & (!\inst2|altsyncram_component|auto_generated|q_a [14] & \inst2|altsyncram_component|auto_generated|q_a [15])))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|inst|inst2~q ),
	.datae(!\inst1|inst|inst3~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|NS[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|NS[1]~0 .extended_lut = "off";
defparam \inst1|inst2|NS[1]~0 .lut_mask = 64'h0024B4000024B400;
defparam \inst1|inst2|NS[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst1|inst2|NS[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst|inst2 .is_wysiwyg = "true";
defparam \inst1|inst|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst3|EXEC1~0 (
// Equation(s):
// \inst1|inst3|EXEC1~0_combout  = (!\inst1|inst|inst2~q  & \inst1|inst|inst3~q )

	.dataa(!\inst1|inst|inst2~q ),
	.datab(!\inst1|inst|inst3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst3|EXEC1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst3|EXEC1~0 .extended_lut = "off";
defparam \inst1|inst3|EXEC1~0 .lut_mask = 64'h2222222222222222;
defparam \inst1|inst3|EXEC1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [0] & ( (!\inst1|inst3|EXEC1~0_combout ) # (((!\inst4|jmp~0_combout  & !\inst4|sel_mux_adr_rom~0_combout )) # 
// (\inst2|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( \PC|auto_generated|counter_reg_bit [0] & ( (!\inst1|inst3|EXEC1~0_combout ) # ((!\inst4|jmp~0_combout ) # 
// (\inst2|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( \inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [0] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [0] & 
// ((\inst4|sel_mux_adr_rom~0_combout ) # (\inst4|jmp~0_combout )))) ) ) ) # ( !\inst4|sel_mux_adr_rom~3_combout  & ( !\PC|auto_generated|counter_reg_bit [0] & ( (\inst1|inst3|EXEC1~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [0] & 
// \inst4|jmp~0_combout )) ) ) )

	.dataa(!\inst1|inst3|EXEC1~0_combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\inst4|jmp~0_combout ),
	.datad(!\inst4|sel_mux_adr_rom~0_combout ),
	.datae(!\inst4|sel_mux_adr_rom~3_combout ),
	.dataf(!\PC|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h01010111FBFBFBBB;
defparam \inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,
\inst5|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\inst5|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "fibonacci.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROMinstructions:inst2|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFDD5F5";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector2~0 (
// Equation(s):
// \inst3|inst6|Selector2~0_combout  = ( \inst3|inst6|Add0~1_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & ((!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ) # ((\inst3|inst6|Add2~1_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~1_sumout )))) ) ) # ( !\inst3|inst6|Add0~1_sumout  & ( (!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & 
// (\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ((\inst3|inst6|Add2~1_sumout )))) # (\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout  & (((\inst3|inst6|Add5~1_sumout )))) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w9_n0_mux_dataout~1_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|Add5~1_sumout ),
	.datad(!\inst3|inst6|Add2~1_sumout ),
	.datae(!\inst3|inst6|Add0~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector2~0 .extended_lut = "off";
defparam \inst3|inst6|Selector2~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst3|inst6|Selector2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|Selector2~1 (
// Equation(s):
// \inst3|inst6|Selector2~1_combout  = ( \inst3|inst6|Selector2~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((!\inst3|inst6|Selector15~0_combout ) # (\inst3|inst6|Add4~1_sumout )))) # 
// (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Add14~1_sumout )) ) ) # ( !\inst3|inst6|Selector2~0_combout  & ( (!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|inst6|Add4~1_sumout  & 
// \inst3|inst6|Selector15~0_combout )))) # (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (\inst3|inst6|Add14~1_sumout )) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst3|inst6|Add14~1_sumout ),
	.datac(!\inst3|inst6|Add4~1_sumout ),
	.datad(!\inst3|inst6|Selector15~0_combout ),
	.datae(!\inst3|inst6|Selector2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|Selector2~1 .extended_lut = "off";
defparam \inst3|inst6|Selector2~1 .lut_mask = 64'h111BBB1B111BBB1B;
defparam \inst3|inst6|Selector2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|alusum[15] (
// Equation(s):
// \inst3|inst6|alusum [15] = ( \inst3|inst6|alusum [15] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector2~1_combout  ) ) ) # ( !\inst3|inst6|alusum [15] & ( \inst3|inst6|WideOr0~0_combout  & ( \inst3|inst6|Selector2~1_combout  ) ) ) # ( 
// \inst3|inst6|alusum [15] & ( !\inst3|inst6|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|inst6|Selector2~1_combout ),
	.datae(!\inst3|inst6|alusum [15]),
	.dataf(!\inst3|inst6|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|alusum [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|alusum[15] .extended_lut = "off";
defparam \inst3|inst6|alusum[15] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \inst3|inst6|alusum[15] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \INPUT[15]~input (
	.i(\INPUT [15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT[15]~input_o ));
// synopsys translate_off
defparam \INPUT[15]~input .bus_hold = "false";
defparam \INPUT[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = ( \INPUT[15]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((\inst3|inst6|alusum [15]) # (\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout )))) # 
// (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [15])) ) ) # ( !\INPUT[15]~input_o  & ( (!\inst3|inst6|sel_mux_inp~combout  & (((!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & \inst3|inst6|alusum 
// [15])))) # (\inst3|inst6|sel_mux_inp~combout  & (\inst2|altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~combout ),
	.datad(!\inst3|inst6|alusum [15]),
	.datae(!\INPUT[15]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h05C535F505C535F5;
defparam \inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|inst|inst4|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(\inst3|inst3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|inst|inst1|r0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|inst|inst4|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|inst|inst4|dffs[15] .is_wysiwyg = "true";
defparam \inst3|inst|inst4|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst|inst2|out[15]~0 (
// Equation(s):
// \inst3|inst|inst2|out[15]~0_combout  = ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst7|dffs [15] ) ) ) # ( 
// !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( \inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst6|dffs [15] ) ) ) # ( \inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( 
// !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( \inst3|inst|inst5|dffs [15] ) ) ) # ( !\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & ( !\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & ( 
// \inst3|inst|inst4|dffs [15] ) ) )

	.dataa(!\inst3|inst|inst4|dffs [15]),
	.datab(!\inst3|inst|inst5|dffs [15]),
	.datac(!\inst3|inst|inst6|dffs [15]),
	.datad(!\inst3|inst|inst7|dffs [15]),
	.datae(!\inst13|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\inst13|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst|inst2|out[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst|inst2|out[15]~0 .extended_lut = "off";
defparam \inst3|inst|inst2|out[15]~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst3|inst|inst2|out[15]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|inst6|output_en (
// Equation(s):
// \inst3|inst6|output_en~combout  = ( \inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & ( \inst3|inst6|sel_mux_inp~2_combout  & ( (\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & 
// (!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & (\inst3|inst6|sel_mux_inp~0_combout  & \inst3|inst6|sel_mux_inp~1_combout ))) ) ) )

	.dataa(!\inst13|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\inst13|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\inst3|inst6|sel_mux_inp~0_combout ),
	.datad(!\inst3|inst6|sel_mux_inp~1_combout ),
	.datae(!\inst13|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.dataf(!\inst3|inst6|sel_mux_inp~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|inst6|output_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|inst6|output_en .extended_lut = "off";
defparam \inst3|inst6|output_en .lut_mask = 64'h0000000000000004;
defparam \inst3|inst6|output_en .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[15] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[14] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[13]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[13] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[12] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[12] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[11] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[11] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[10] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[9] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[8] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[8] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[7] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[6] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[6] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[5] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[4] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[4] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[3] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[2] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[2] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[1] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[1] .power_up = "low";
// synopsys translate_on

dffeas \inst3|OUTPUT|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\inst3|inst|inst2|out[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst6|output_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|OUTPUT|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|OUTPUT|dffs[0] .is_wysiwyg = "true";
defparam \inst3|OUTPUT|dffs[0] .power_up = "low";
// synopsys translate_on

assign \OUTPUT [15] = \OUTPUT[15]~output_o ;

assign \OUTPUT [14] = \OUTPUT[14]~output_o ;

assign \OUTPUT [13] = \OUTPUT[13]~output_o ;

assign \OUTPUT [12] = \OUTPUT[12]~output_o ;

assign \OUTPUT [11] = \OUTPUT[11]~output_o ;

assign \OUTPUT [10] = \OUTPUT[10]~output_o ;

assign \OUTPUT [9] = \OUTPUT[9]~output_o ;

assign \OUTPUT [8] = \OUTPUT[8]~output_o ;

assign \OUTPUT [7] = \OUTPUT[7]~output_o ;

assign \OUTPUT [6] = \OUTPUT[6]~output_o ;

assign \OUTPUT [5] = \OUTPUT[5]~output_o ;

assign \OUTPUT [4] = \OUTPUT[4]~output_o ;

assign \OUTPUT [3] = \OUTPUT[3]~output_o ;

assign \OUTPUT [2] = \OUTPUT[2]~output_o ;

assign \OUTPUT [1] = \OUTPUT[1]~output_o ;

assign \OUTPUT [0] = \OUTPUT[0]~output_o ;

assign r0[15] = \r0[15]~output_o ;

assign r0[14] = \r0[14]~output_o ;

assign r0[13] = \r0[13]~output_o ;

assign r0[12] = \r0[12]~output_o ;

assign r0[11] = \r0[11]~output_o ;

assign r0[10] = \r0[10]~output_o ;

assign r0[9] = \r0[9]~output_o ;

assign r0[8] = \r0[8]~output_o ;

assign r0[7] = \r0[7]~output_o ;

assign r0[6] = \r0[6]~output_o ;

assign r0[5] = \r0[5]~output_o ;

assign r0[4] = \r0[4]~output_o ;

assign r0[3] = \r0[3]~output_o ;

assign r0[2] = \r0[2]~output_o ;

assign r0[1] = \r0[1]~output_o ;

assign r0[0] = \r0[0]~output_o ;

assign r1[15] = \r1[15]~output_o ;

assign r1[14] = \r1[14]~output_o ;

assign r1[13] = \r1[13]~output_o ;

assign r1[12] = \r1[12]~output_o ;

assign r1[11] = \r1[11]~output_o ;

assign r1[10] = \r1[10]~output_o ;

assign r1[9] = \r1[9]~output_o ;

assign r1[8] = \r1[8]~output_o ;

assign r1[7] = \r1[7]~output_o ;

assign r1[6] = \r1[6]~output_o ;

assign r1[5] = \r1[5]~output_o ;

assign r1[4] = \r1[4]~output_o ;

assign r1[3] = \r1[3]~output_o ;

assign r1[2] = \r1[2]~output_o ;

assign r1[1] = \r1[1]~output_o ;

assign r1[0] = \r1[0]~output_o ;

assign r2[15] = \r2[15]~output_o ;

assign r2[14] = \r2[14]~output_o ;

assign r2[13] = \r2[13]~output_o ;

assign r2[12] = \r2[12]~output_o ;

assign r2[11] = \r2[11]~output_o ;

assign r2[10] = \r2[10]~output_o ;

assign r2[9] = \r2[9]~output_o ;

assign r2[8] = \r2[8]~output_o ;

assign r2[7] = \r2[7]~output_o ;

assign r2[6] = \r2[6]~output_o ;

assign r2[5] = \r2[5]~output_o ;

assign r2[4] = \r2[4]~output_o ;

assign r2[3] = \r2[3]~output_o ;

assign r2[2] = \r2[2]~output_o ;

assign r2[1] = \r2[1]~output_o ;

assign r2[0] = \r2[0]~output_o ;

assign r3[15] = \r3[15]~output_o ;

assign r3[14] = \r3[14]~output_o ;

assign r3[13] = \r3[13]~output_o ;

assign r3[12] = \r3[12]~output_o ;

assign r3[11] = \r3[11]~output_o ;

assign r3[10] = \r3[10]~output_o ;

assign r3[9] = \r3[9]~output_o ;

assign r3[8] = \r3[8]~output_o ;

assign r3[7] = \r3[7]~output_o ;

assign r3[6] = \r3[6]~output_o ;

assign r3[5] = \r3[5]~output_o ;

assign r3[4] = \r3[4]~output_o ;

assign r3[3] = \r3[3]~output_o ;

assign r3[2] = \r3[2]~output_o ;

assign r3[1] = \r3[1]~output_o ;

assign r3[0] = \r3[0]~output_o ;

endmodule
