{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674722211547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674722211547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 17:36:51 2023 " "Processing started: Thu Jan 26 17:36:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674722211547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674722211547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674722211547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674722211796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG " "Found entity 1: SEG" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722211825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722211825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 presclaer " "Found entity 1: presclaer" {  } { { "prescaler.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/prescaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722211825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722211825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab7.v(91) " "Verilog HDL information at lab7.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1674722211825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722211825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722211825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cnt lab7.v(47) " "Verilog HDL Implicit Net warning at lab7.v(47): created implicit net for \"cnt\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722211825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "preCLK lab7.v(49) " "Verilog HDL Implicit Net warning at lab7.v(49): created implicit net for \"preCLK\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722211825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674722211860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab7.v(95) " "Verilog HDL assignment warning at lab7.v(95): truncated value with size 32 to match size of target (9)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab7.v(96) " "Verilog HDL assignment warning at lab7.v(96): truncated value with size 32 to match size of target (9)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 lab7.v(101) " "Verilog HDL assignment warning at lab7.v(101): truncated value with size 9 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(102) " "Verilog HDL assignment warning at lab7.v(102): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(103) " "Verilog HDL assignment warning at lab7.v(103): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab7.v(107) " "Verilog HDL assignment warning at lab7.v(107): truncated value with size 32 to match size of target (9)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab7.v(108) " "Verilog HDL assignment warning at lab7.v(108): truncated value with size 32 to match size of target (9)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 lab7.v(113) " "Verilog HDL assignment warning at lab7.v(113): truncated value with size 9 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(114) " "Verilog HDL assignment warning at lab7.v(114): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(115) " "Verilog HDL assignment warning at lab7.v(115): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 lab7.v(121) " "Verilog HDL assignment warning at lab7.v(121): truncated value with size 9 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(122) " "Verilog HDL assignment warning at lab7.v(122): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(123) " "Verilog HDL assignment warning at lab7.v(123): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab7.v(128) " "Verilog HDL assignment warning at lab7.v(128): truncated value with size 32 to match size of target (9)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab7.v(131) " "Verilog HDL assignment warning at lab7.v(131): truncated value with size 32 to match size of target (9)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab7.v(135) " "Verilog HDL assignment warning at lab7.v(135): truncated value with size 32 to match size of target (9)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 lab7.v(139) " "Verilog HDL assignment warning at lab7.v(139): truncated value with size 9 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(140) " "Verilog HDL assignment warning at lab7.v(140): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab7.v(141) " "Verilog HDL assignment warning at lab7.v(141): truncated value with size 32 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 lab7.v(142) " "Verilog HDL assignment warning at lab7.v(142): truncated value with size 9 to match size of target (4)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab7.v(92) " "Verilog HDL Case Statement information at lab7.v(92): all case item expressions in this case statement are onehot" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 lab7.v(145) " "Verilog HDL assignment warning at lab7.v(145): truncated value with size 11 to match size of target (10)" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Alarm_flag lab7.v(11) " "Output port \"Alarm_flag\" at lab7.v(11) has no driver" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1674722211860 "|lab7"}
{ "Warning" "WSGN_SEARCH_FILE" "pulsekey.v 1 1 " "Using design file pulsekey.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pulseKey " "Found entity 1: pulseKey" {  } { { "pulsekey.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/pulsekey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722211860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1674722211860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseKey pulseKey:i_pulseKey1 " "Elaborating entity \"pulseKey\" for hierarchy \"pulseKey:i_pulseKey1\"" {  } { { "lab7.v" "i_pulseKey1" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722211875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "presclaer presclaer:i_presclaer " "Elaborating entity \"presclaer\" for hierarchy \"presclaer:i_presclaer\"" {  } { { "lab7.v" "i_presclaer" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722211875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prescalingCLK prescaler.v(9) " "Verilog HDL or VHDL warning at prescaler.v(9): object \"prescalingCLK\" assigned a value but never read" {  } { { "prescaler.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/prescaler.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|presclaer:i_presclaer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 prescaler.v(30) " "Verilog HDL assignment warning at prescaler.v(30): truncated value with size 32 to match size of target (1)" {  } { { "prescaler.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/prescaler.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|presclaer:i_presclaer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG SEG:i_seg0 " "Elaborating entity \"SEG\" for hierarchy \"SEG:i_seg0\"" {  } { { "lab7.v" "i_seg0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722211875 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(33) " "Verilog HDL Always Construct warning at 7SEG.v(33): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(56) " "Verilog HDL Always Construct warning at 7SEG.v(56): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(79) " "Verilog HDL Always Construct warning at 7SEG.v(79): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(102) " "Verilog HDL Always Construct warning at 7SEG.v(102): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "7SEG.v(28) " "Verilog HDL Case Statement warning at 7SEG.v(28): incomplete case statement has no default case item" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX0_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX1_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX2_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX3_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674722211875 "|lab7|SEG:i_seg0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[3\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[3\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[2\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[2\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[1\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[1\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[0\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[0\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[5\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[5\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[4\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[4\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[6\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[6\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg2\|HEX2_D\[0\] " "LATCH primitive \"SEG:i_seg2\|HEX2_D\[0\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg2\|HEX2_D\[1\] " "LATCH primitive \"SEG:i_seg2\|HEX2_D\[1\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg2\|HEX2_D\[2\] " "LATCH primitive \"SEG:i_seg2\|HEX2_D\[2\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg2\|HEX2_D\[3\] " "LATCH primitive \"SEG:i_seg2\|HEX2_D\[3\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg2\|HEX2_D\[4\] " "LATCH primitive \"SEG:i_seg2\|HEX2_D\[4\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg2\|HEX2_D\[5\] " "LATCH primitive \"SEG:i_seg2\|HEX2_D\[5\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg2\|HEX2_D\[6\] " "LATCH primitive \"SEG:i_seg2\|HEX2_D\[6\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[0\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[0\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[1\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[1\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[2\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[2\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[3\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[3\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[4\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[4\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[5\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[5\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[6\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[6\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[0\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[0\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[1\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[1\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[2\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[2\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[3\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[3\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[4\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[4\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[5\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[5\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[6\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[6\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674722211918 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "lab7.v" "Mod1" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "lab7.v" "Mod3" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lab7.v" "Div0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lab7.v" "Mod0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "lab7.v" "Div1" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212073 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "lab7.v" "Mod2" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212073 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1674722212073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722212099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722212099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722212099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722212099 ""}  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674722212099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e8m " "Found entity 1: lpm_divide_e8m" {  } { { "db/lpm_divide_e8m.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/db/lpm_divide_e8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722212130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722212130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722212146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722212146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_33f " "Found entity 1: alt_u_div_33f" {  } { { "db/alt_u_div_33f.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/db/alt_u_div_33f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722212160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722212160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722212191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722212191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722212237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722212237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722212252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722212252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722212252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674722212252 ""}  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674722212252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bgm " "Found entity 1: lpm_divide_bgm" {  } { { "db/lpm_divide_bgm.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/db/lpm_divide_bgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674722212291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674722212291 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1674722212435 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Alarm_flag GND " "Pin \"Alarm_flag\" is stuck at GND" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674722212534 "|lab7|Alarm_flag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674722212534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1674722212608 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1674722212770 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_e8m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_8_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_e8m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_8_result_int\[0\]~0\"" {  } { { "db/alt_u_div_33f.tdf" "add_sub_8_result_int\[0\]~0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/db/alt_u_div_33f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212770 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_e8m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_e8m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_33f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_33f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/db/alt_u_div_33f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212770 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1674722212770 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/output_files/lab7.map.smsg " "Generated suppressed messages file C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/output_files/lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1674722212815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674722212957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722212957 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|BUTTON[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|BUTTON[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[4\] " "No output dependent on input pin \"BUTTON\[4\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|BUTTON[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[5\] " "No output dependent on input pin \"BUTTON\[5\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|BUTTON[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[6\] " "No output dependent on input pin \"BUTTON\[6\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|BUTTON[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[7\] " "No output dependent on input pin \"BUTTON\[7\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|BUTTON[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[8\] " "No output dependent on input pin \"BUTTON\[8\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|BUTTON[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[9\] " "No output dependent on input pin \"BUTTON\[9\]\"" {  } { { "lab7.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab7/lab7.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674722213029 "|lab7|BUTTON[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674722213029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "650 " "Implemented 650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674722213029 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674722213029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "562 " "Implemented 562 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674722213029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674722213029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674722213041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 17:36:53 2023 " "Processing ended: Thu Jan 26 17:36:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674722213041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674722213041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674722213041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674722213041 ""}
