Analysis & Synthesis report for CAN_CONTROLLER
Thu Dec 22 17:21:27 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated
 18. Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated
 19. Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 20. Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated
 21. Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 22. Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 23. Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 24. Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 25. Source assignments for CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated
 26. Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 27. Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 28. Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux
 29. Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001
 30. Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 31. Source assignments for altera_reset_controller:rst_controller
 32. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a
 35. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 36. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b
 37. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 38. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 39. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram
 40. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 42. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 43. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 44. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 45. Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy
 46. Parameter Settings for User Entity Instance: CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0
 47. Parameter Settings for User Entity Instance: CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:MODE_REG0
 49. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_BASIC
 50. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_EXT
 51. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG0
 52. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG1
 53. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG
 54. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG4
 55. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG
 56. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG
 57. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG
 58. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG
 59. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_7
 60. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_3
 61. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_LOW
 62. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0
 63. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0
 64. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0
 65. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1
 66. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG2
 67. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3
 68. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4
 69. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5
 70. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG6
 71. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7
 72. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8
 73. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9
 74. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10
 75. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11
 76. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG12
 77. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1
 78. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2
 79. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3
 80. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1
 81. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2
 82. Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3
 83. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 84. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 85. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 86. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 87. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator
 88. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 89. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 90. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 91. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 94. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
 97. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router|CAN_CONTROLLER_mm_interconnect_0_addr_router_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|CAN_CONTROLLER_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router|CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router_001|CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router_002:id_router_002|CAN_CONTROLLER_mm_interconnect_0_id_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
105. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
106. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
115. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
117. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
118. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
119. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
120. altsyncram Parameter Settings by Entity Instance
121. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
122. Port Connectivity Checks: "altera_reset_controller:rst_controller"
123. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
124. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
125. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
126. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
127. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
128. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
129. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router_002:id_router_002|CAN_CONTROLLER_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
130. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router|CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode:the_default_decode"
131. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|CAN_CONTROLLER_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
132. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router|CAN_CONTROLLER_mm_interconnect_0_addr_router_default_decode:the_default_decode"
133. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
134. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
135. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
136. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
137. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
138. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
139. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
140. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
141. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator"
142. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
143. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
144. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
145. Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
146. Port Connectivity Checks: "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_ibo:i_calculated_crc1"
147. Port Connectivity Checks: "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp"
148. Port Connectivity Checks: "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers"
149. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy"
150. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
151. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
152. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_pib:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_pib"
153. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
154. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_td_mode:CAN_CONTROLLER_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
155. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_itrace:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_itrace"
156. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk"
157. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk"
158. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug"
159. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci"
160. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_test_bench:the_CAN_CONTROLLER_nios2_qsys_0_test_bench"
161. Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0"
162. Elapsed Time Per Partition
163. Analysis & Synthesis Messages
164. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 22 17:21:27 2016      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; CAN_CONTROLLER                             ;
; Top-level Entity Name              ; CAN_CONTROLLER                             ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 2,050                                      ;
;     Total combinational functions  ; 1,837                                      ;
;     Dedicated logic registers      ; 1,037                                      ;
; Total registers                    ; 1037                                       ;
; Total pins                         ; 7                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 43,008                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CAN_CONTROLLER     ; CAN_CONTROLLER     ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                                                    ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                        ; Library        ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/can_controller.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/can_controller.v                                                   ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_irq_mapper.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_irq_mapper.sv                            ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0.v                      ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0.v                      ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router.sv         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router.sv         ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router_001.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router_001.sv     ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux.sv      ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux_001.sv  ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux_001.sv  ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux.sv        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux.sv        ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux_002.sv    ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux_002.sv    ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router.sv           ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router_002.sv       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router_002.sv       ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_demux_002.sv  ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_demux_002.sv  ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux.sv        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux.sv        ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux_001.sv    ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0.v                           ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0.v                           ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_sysclk.v  ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_tck.v     ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_wrapper.v ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_oci_test_bench.v            ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_test_bench.v                ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0_test_bench.v                ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_onchip_memory2_0.v                       ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_onchip_memory2_0.v                       ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_avalon_sc_fifo.v                                 ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_avalon_sc_fifo.v                                 ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_arbitrator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_arbitrator.sv                             ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_burst_adapter.sv                          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_burst_adapter.sv                          ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_burst_uncompressor.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_burst_uncompressor.sv                     ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_agent.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_agent.sv                           ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_translator.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_translator.sv                      ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_agent.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_agent.sv                            ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_translator.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_translator.sv                       ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_width_adapter.sv                          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_width_adapter.sv                          ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_controller.v                               ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_controller.v                               ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_synchronizer.v                             ; yes             ; Auto-Found Verilog HDL File        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_synchronizer.v                             ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_acf.vhdl                                       ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_acf.vhdl                                       ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_bsp.vhdl                                       ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_bsp.vhdl                                       ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_btl .vhdl                                      ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_btl .vhdl                                      ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_crc.vhdl                                       ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_crc.vhdl                                       ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_fifo.vhdl                                      ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_fifo.vhdl                                      ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_ibo.vhdl                                       ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_ibo.vhdl                                       ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register.vhdl                                  ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register.vhdl                                  ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register_asyn.vhdl                             ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register_asyn.vhdl                             ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register_asyn_syn.vhdl                         ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_register_asyn_syn.vhdl                         ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_registers.vhdl                                 ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_registers.vhdl                                 ; CAN_CONTROLLER ;
; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_top.vhdl                                       ; yes             ; Auto-Found VHDL File               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_vhdl_top.vhdl                                       ; CAN_CONTROLLER ;
; altsyncram.tdf                                                                                                                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;                ;
; stratix_ram_block.inc                                                                                                               ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;                ;
; lpm_mux.inc                                                                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;                ;
; lpm_decode.inc                                                                                                                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;                ;
; aglobal131.inc                                                                                                                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                       ;                ;
; a_rdenreg.inc                                                                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;                ;
; altrom.inc                                                                                                                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;                ;
; altram.inc                                                                                                                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                           ;                ;
; altdpram.inc                                                                                                                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;                ;
; db/altsyncram_hrh1.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/altsyncram_hrh1.tdf                                                                  ;                ;
; db/altsyncram_irh1.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/altsyncram_irh1.tdf                                                                  ;                ;
; altera_std_synchronizer.v                                                                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                            ;                ;
; db/altsyncram_42a1.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/altsyncram_42a1.tdf                                                                  ;                ;
; sld_virtual_jtag_basic.v                                                                                                            ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                             ;                ;
; db/altsyncram_ftd1.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/altsyncram_ftd1.tdf                                                                  ;                ;
; sld_hub.vhd                                                                                                                         ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ;                ;
; sld_jtag_hub.vhd                                                                                                                    ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;                ;
; sld_rom_sr.vhd                                                                                                                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;                ;
+-------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 7                ;
; Total memory bits        ; 43008            ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk_clk~input    ;
; Maximum fan-out          ; 1040             ;
; Total fan-out            ; 11391            ;
; Average fan-out          ; 3.77             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; |CAN_CONTROLLER                                                                                                             ; 1837 (1)          ; 1037 (0)     ; 43008       ; 0            ; 0       ; 0         ; 0         ; 7    ; 0            ; |CAN_CONTROLLER                                                                                                                                                                                                                                                                                                                                                                                                             ; CAN_CONTROLLER ;
;    |CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|                                                                     ; 325 (0)           ; 151 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                          ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                                                                                 ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                         ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                       ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                   ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;          |altera_merlin_arbitrator:arb|                                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                          ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                               ; CAN_CONTROLLER ;
;          |altera_merlin_arbitrator:arb|                                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                  ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                  ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                       ; CAN_CONTROLLER ;
;       |altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                              ; CAN_CONTROLLER ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                  ; CAN_CONTROLLER ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                             ; CAN_CONTROLLER ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                    ; CAN_CONTROLLER ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                 ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                      ; CAN_CONTROLLER ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                          ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                               ; CAN_CONTROLLER ;
;       |altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|              ; 14 (6)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                   ; CAN_CONTROLLER ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                    ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; CAN_CONTROLLER ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                       ; CAN_CONTROLLER ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                  ; CAN_CONTROLLER ;
;       |altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|                                        ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                             ; CAN_CONTROLLER ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                            ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                 ; CAN_CONTROLLER ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                            ; CAN_CONTROLLER ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                                       ; 48 (48)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                                            ; CAN_CONTROLLER ;
;       |altera_merlin_width_adapter:width_adapter|                                                                           ; 30 (30)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                ; CAN_CONTROLLER ;
;    |CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|                                                                               ; 953 (664)         ; 567 (299)    ; 10240       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                    ; CAN_CONTROLLER ;
;       |CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|                                     ; 289 (36)          ; 268 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                                    ; CAN_CONTROLLER ;
;          |CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|  ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                                    ; CAN_CONTROLLER ;
;             |CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; CAN_CONTROLLER ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work           ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work           ;
;             |CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck                                                            ; CAN_CONTROLLER ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work           ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work           ;
;             |sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy                                                                                           ; work           ;
;          |CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|                    ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                      ; CAN_CONTROLLER ;
;          |CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                        ; CAN_CONTROLLER ;
;          |CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|                      ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                        ; CAN_CONTROLLER ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                    ; work           ;
;          |CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|                            ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                              ; CAN_CONTROLLER ;
;             |CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram                                                                                                   ; CAN_CONTROLLER ;
;                |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work           ;
;                   |altsyncram_42a1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated                                          ; work           ;
;       |CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                                     ; CAN_CONTROLLER ;
;          |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work           ;
;             |altsyncram_hrh1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated                                                                                                                                                                                                            ; work           ;
;       |CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                                     ; CAN_CONTROLLER ;
;          |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work           ;
;             |altsyncram_irh1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated                                                                                                                                                                                                            ; work           ;
;    |CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|                                                                       ; 1 (1)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                            ; CAN_CONTROLLER ;
;       |altsyncram:the_altsyncram|                                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; work           ;
;          |altsyncram_ftd1:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated                                                                                                                                                                                                                                                                                                   ; work           ;
;    |altera_reset_controller:rst_controller|                                                                                 ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                      ; CAN_CONTROLLER ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                      ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                       ; CAN_CONTROLLER ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; CAN_CONTROLLER ;
;    |can_vhdl_top:can_hw_controller_0|                                                                                       ; 440 (36)          ; 225 (10)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0                                                                                                                                                                                                                                                                                                                                                                            ; can_controller ;
;       |can_vhdl_bsp:i_can_bsp|                                                                                              ; 338 (302)         ; 151 (127)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp                                                                                                                                                                                                                                                                                                                                                     ; can_controller ;
;          |can_vhdl_acf:i_can_acf|                                                                                           ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_acf:i_can_acf                                                                                                                                                                                                                                                                                                                              ; can_controller ;
;          |can_vhdl_crc:i_can_crc_rx|                                                                                        ; 16 (16)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_crc:i_can_crc_rx                                                                                                                                                                                                                                                                                                                           ; can_controller ;
;          |can_vhdl_fifo:i_can_fifo|                                                                                         ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo                                                                                                                                                                                                                                                                                                                            ; can_controller ;
;       |can_vhdl_btl:i_can_btl|                                                                                              ; 48 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl                                                                                                                                                                                                                                                                                                                                                     ; can_controller ;
;       |can_vhdl_registers:i_can_registers|                                                                                  ; 18 (17)           ; 38 (9)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers                                                                                                                                                                                                                                                                                                                                         ; can_controller ;
;          |can_vhdl_register:ACCEPTANCE_CODE_REG0|                                                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0                                                                                                                                                                                                                                                                                                  ; can_controller ;
;          |can_vhdl_register:TX_DATA_REG2|                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG2                                                                                                                                                                                                                                                                                                          ; can_controller ;
;          |can_vhdl_register:TX_DATA_REG6|                                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG6                                                                                                                                                                                                                                                                                                          ; can_controller ;
;          |can_vhdl_register_asyn:MODE_REG_BASIC|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_BASIC                                                                                                                                                                                                                                                                                                   ; can_controller ;
;          |can_vhdl_register_asyn_syn:MODE_REG0|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:MODE_REG0                                                                                                                                                                                                                                                                                                    ; can_controller ;
;    |sld_hub:auto_hub|                                                                                                       ; 110 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                            ; work           ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                        ; 109 (73)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                               ; work           ;
;          |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                       ; work           ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                        ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                     ; work           ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.mif ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.mif                ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.mif                ;
; CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; CAN_CONTROLLER_onchip_memory2_0.hex                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                ; IP Include File                                                                                                                    ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER                                                                                                                                                                ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/can_controller.v                                                  ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_irq_mapper:irq_mapper                                                                                                                           ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_irq_mapper.sv                           ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0                                                                                                             ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0.v                     ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router                                                    ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router.sv        ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001                                            ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router_001.sv    ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                   ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_burst_adapter.sv                         ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator                                ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_translator.sv                      ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent      ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_agent.sv                           ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_avalon_sc_fifo.v                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                              ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                      ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux_001.sv ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                              ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                          ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux_002.sv   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router                                                        ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router.sv          ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router_001                                                    ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router.sv          ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router_002:id_router_002                                                ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router_002.sv      ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                         ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_translator.sv                     ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent              ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_agent.sv                          ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_translator.sv                     ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent       ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_master_agent.sv                          ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                    ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_translator.sv                      ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent          ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_agent.sv                           ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo     ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_avalon_sc_fifo.v                                ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_translator.sv                      ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                     ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_slave_agent.sv                           ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_avalon_sc_fifo.v                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                              ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                          ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                      ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_demux_002.sv ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                  ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                          ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux_001.sv   ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                   ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_width_adapter.sv                         ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_merlin_width_adapter.sv                         ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0                                                                                                                       ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_nios2_qsys_0.v                          ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0                                                                                                               ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/can_controller_onchip_memory2_0.v                      ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |CAN_CONTROLLER|altera_reset_controller:rst_controller                                                                                                                         ; c:/users/hamza/desktop/neos_can/project_can/db/ip/can_controller/submodules/altera_reset_controller.v                              ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|read_irq_reg_q                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[0..7]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[0..7]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[0..7]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[0..7]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[0..7]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[0..7]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[0..7]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[0..7]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[0..7]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[0..7]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[0..7]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[0..7]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[0..7]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_LOW|data_out_xhdl1[0..2]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_3|data_out_xhdl1[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_7|data_out_xhdl1[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[7]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[5,6]                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[0..4]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[0..7]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[0..7]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0..31]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[0..31]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_im:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_im:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG12|data_out_xhdl1[0..7]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost_capture_xhdl25[0..4]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[11..28]                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sample[0,1]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[0..3]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[0..7]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[0..7]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[0..7]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[0..7]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[4]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[5..7]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_EXT|data_out_xhdl1[0..2]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|read_error_code_capture_reg_q                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|node_error_passive_q                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0,1]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[16]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[0..7]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|write_data_to_tmp_fifo                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|byte_cnt[0..2]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_request_cnt[0,1]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost_q                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_field_d                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_cnt[0..4]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_blocked                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_capture_code_blocked                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_capture_code_xhdl5[0..7]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][0]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][1]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][2]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][3]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][4]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][5]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][6]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][7]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][0]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][1]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][2]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][3]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][4]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][5]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][6]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][7]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|tx_successful_q                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|transmission_complete                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|overrun_status                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|receive_buffer_status                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_frame_blocked                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|bus_error_irq                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|arbitration_lost_irq                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|error_passive_irq                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG4|data_out_xhdl1[0]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG|data_out_xhdl1[0,1]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG1|data_out_xhdl1[0]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG0|data_out_xhdl1[0]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                      ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                       ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                      ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                  ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                  ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                  ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                       ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                       ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|single_shot_transmission_xhdl12                                                                                                                                                                                                                                                         ; Merged with can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|self_rx_request_xhdl11                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                          ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                          ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                          ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                          ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                       ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                       ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                       ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                  ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                  ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                  ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                        ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                        ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                   ; Merged with CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|need_to_tx_xhdl20                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|self_rx_request_xhdl11                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|transmit_buffer_status                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|transmit_buffer_status_q                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|go_early_tx_latched                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_state_xhdl2                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|transmitter_xhdl8                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|transmit_irq                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_state_q_xhdl3                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|ack_err_latched                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rule3_exc1_1                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_pointer[0..5]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|suspend                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rule3_exc1_2                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|susp_cnt_en                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|susp_cnt[0..2]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|overrun_q                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|data_overrun_irq                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_stuff_cnt_tx[0..2]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_q                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_point_q                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|finish_msg                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][11]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][12]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][13]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][14]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][15]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[6]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[7]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[8]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[9]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[10]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[11]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[12]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[13]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|delay[1..3]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 597                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                         ; Stuck at GND                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|read_irq_reg_q,                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[4],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[5],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[6],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3|data_out_xhdl1[7],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[4],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[5],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[6],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2|data_out_xhdl1[7],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[4],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[5],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[6],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1|data_out_xhdl1[7],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[4],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[5],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[6],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3|data_out_xhdl1[7],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[4],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[5],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[6],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2|data_out_xhdl1[7],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[4],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[5],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[6],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1|data_out_xhdl1[7],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[0],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[4],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[5],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[6],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11|data_out_xhdl1[7],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[0],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[4],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[5],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[6],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10|data_out_xhdl1[7],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9|data_out_xhdl1[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7|data_out_xhdl1[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5|data_out_xhdl1[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3|data_out_xhdl1[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1|data_out_xhdl1[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_LOW|data_out_xhdl1[2],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_LOW|data_out_xhdl1[1],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_LOW|data_out_xhdl1[0],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_3|data_out_xhdl1[0],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_7|data_out_xhdl1[0],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[7],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[6],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[5],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[4],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[3],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[2],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[1],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG|data_out_xhdl1[0],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[0],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[1],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[2],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[3],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[4],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[5],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[6],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG|data_out_xhdl1[7],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[0],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[1],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[2],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[3],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[4],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[5],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[6],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG|data_out_xhdl1[7],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG12|data_out_xhdl1[0],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG12|data_out_xhdl1[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG12|data_out_xhdl1[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[28],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[27],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[26],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[25],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[24],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[23],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[22],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[21],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[20],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[19],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[18],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[17],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[16],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[15],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[14],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[13],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[12],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|id[11],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sample[1],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sample[0],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8|data_out_xhdl1[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4|data_out_xhdl1[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0|data_out_xhdl1[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[4],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[5],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[6],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0|data_out_xhdl1[7],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[5],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[6],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG|data_out_xhdl1[7],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_EXT|data_out_xhdl1[2],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_EXT|data_out_xhdl1[1],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_EXT|data_out_xhdl1[0],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|read_error_code_capture_reg_q,                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|node_error_passive_q,                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_blocked,                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_capture_code_blocked,                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][0],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][1],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][2],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][3],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][4],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][5],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][6],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[1][7],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][0],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][1],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][2],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][3],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][4],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][5],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][6],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_fifo[0][7],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|bus_error_irq,                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|arbitration_lost_irq,                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|error_passive_irq,                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG4|data_out_xhdl1[0],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG|data_out_xhdl1[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG|data_out_xhdl1[0],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG1|data_out_xhdl1[0],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG0|data_out_xhdl1[0],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|self_rx_request_xhdl11,                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|transmit_buffer_status,                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|transmitter_xhdl8,                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|transmit_irq,                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|ack_err_latched,                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rule3_exc1_1,                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|suspend,                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost,                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|susp_cnt_en,                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|susp_cnt[2],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|susp_cnt[0],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|data_overrun_irq,                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_q,                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|finish_msg,                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|delay[1],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|delay[2],                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|delay[3]                                                                                                                                                                                                                                                                                            ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][12],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][13],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][14],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][15],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][12],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][13],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][14],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][15],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[6],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[7],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[8],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[9],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[10],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[11],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[12],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[13]                                                                                                                                                                                                                                            ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                                                                                                                   ; Stuck at GND                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[16],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                   ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[7]                                                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[6],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[5],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[4],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[3],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[2],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[1],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tmp_data[0]                                                                                                                                                                                                                                                                                         ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|need_to_tx_xhdl20                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_pointer[5],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_pointer[4],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_pointer[3],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_pointer[2],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_pointer[1],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_pointer[0]                                                                                                                                                                                                                                                                                       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                       ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                            ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost_capture_xhdl25[4]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost_q,                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_cnt[4]                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                     ; Stuck at GND                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_state_xhdl2                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_state_q_xhdl3,                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rule3_exc1_2                                                                                                                                                                                                                                                                                        ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                             ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                 ; Lost Fanouts                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                 ; Lost Fanouts                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                   ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                ; Lost Fanouts                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                  ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                     ; Lost Fanouts                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost_capture_xhdl25[3]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_cnt[3]                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost_capture_xhdl25[1]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_cnt[1]                                                                                                                                                                                                                                                                                  ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost_capture_xhdl25[0]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_cnt[0]                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_frame_blocked                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_point_q                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_lost_capture_xhdl25[2]                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|arbitration_cnt[2]                                                                                                                                                                                                                                                                                  ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                     ; Stuck at GND                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                ; Stuck at GND                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC                   ; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                             ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1037  ;
; Number of registers using Synchronous Clear  ; 69    ;
; Number of registers using Synchronous Load   ; 152   ;
; Number of registers using Asynchronous Clear ; 657   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 483   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_xhdl29                                                                                                  ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|irq_n_xhdl2                                                                                    ; 1       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:MODE_REG0|data_out_xhdl1[0]                                         ; 41      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_stuff_cnt[0]                                                                                           ; 5       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sampled_bit_xhdl2                                                                                          ; 32      ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sampled_bit_q_xhdl3                                                                                        ; 5       ;
; can_vhdl_top:can_hw_controller_0|rx_sync                                                                                                                           ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|seg1                                                                                                       ; 3       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|passive_cnt[0]                                                                                             ; 4       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|sync_blocked                                                                                               ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                         ; 1       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; 9       ;
; can_vhdl_top:can_hw_controller_0|rx_sync_tmp                                                                                                                       ; 1       ;
; can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|waiting_for_bus_free                                                                                       ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                      ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                         ; 2       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                            ; 37      ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                  ; 4       ;
; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                    ; 4       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                         ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                           ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                       ; 3       ;
; Total number of inverted registers = 31                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|quant_cnt[3]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_cnt[1]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt1[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt1[1]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|error_cnt2[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|overload_cnt2[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|tx_err_cnt_xhdl16[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[2]                                                                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_crc:i_can_crc_rx|crc_xhdl1[13]                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|delayed_dominant_cnt[2]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo|info_cnt_xhdl4[6]                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[2]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[18]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl|delay[0]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|passive_cnt[1]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[21]                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonDReg[1]                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[7]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_writedata[26]                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|sr[16] ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|MonAReg[4]                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|bit_stuff_cnt[2]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[0]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break|break_readreg[4]                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15[3]                                                                                                                                                                                                                                                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|data_out[7]                                                                                                                                                                                                                                                                                                            ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; Yes        ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|data_out[4]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CAN_CONTROLLER|CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|rx_err_cnt_xhdl15                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|E_logic_result[22]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CAN_CONTROLLER|can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|temp_xhdl78[2]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[25]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CAN_CONTROLLER|CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                               ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |CAN_CONTROLLER|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a ;
+----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                                                                                     ;
+----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                                   ;
+----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                                           ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                                                                                 ;
; WIDTHAD_A                          ; 5                                        ; Signed Integer                                                                                                                 ;
; NUMWORDS_A                         ; 32                                       ; Signed Integer                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 32                                       ; Signed Integer                                                                                                                 ;
; WIDTHAD_B                          ; 5                                        ; Signed Integer                                                                                                                 ;
; NUMWORDS_B                         ; 32                                       ; Signed Integer                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                        ;
; INIT_FILE                          ; CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV GX                            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_hrh1                          ; Untyped                                                                                                                        ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b ;
+----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                                                                                     ;
+----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                                   ;
+----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                                                           ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                                                                                 ;
; WIDTHAD_A                          ; 5                                        ; Signed Integer                                                                                                                 ;
; NUMWORDS_A                         ; 32                                       ; Signed Integer                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 32                                       ; Signed Integer                                                                                                                 ;
; WIDTHAD_B                          ; 5                                        ; Signed Integer                                                                                                                 ;
; NUMWORDS_B                         ; 32                                       ; Signed Integer                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                                   ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                                                        ;
; INIT_FILE                          ; CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV GX                            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_irh1                          ; Untyped                                                                                                                        ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram ;
+----------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                   ; Type                                                                                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                                                      ;
+----------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                   ; Type                                                                                                                                                                                                                                                                              ;
+------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped                                                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                                             ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                                                      ; Signed Integer                                                                                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                                                       ; Signed Integer                                                                                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                                                     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                            ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                                                       ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                                                       ; Untyped                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                                                       ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                                                       ; Signed Integer                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Untyped                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                                                       ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                                                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Signed Integer                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped                                                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped                                                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Untyped                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                           ; Untyped                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_42a1                                         ; Untyped                                                                                                                                                                                                                                                                           ;
+------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------------+----------------------------------------+
; Parameter Name ; Value                               ; Type                                   ;
+----------------+-------------------------------------+----------------------------------------+
; INIT_FILE      ; CAN_CONTROLLER_onchip_memory2_0.hex ; String                                 ;
+----------------+-------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                         ;
+------------------------------------+-------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                      ;
; WIDTH_A                            ; 32                                  ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                                  ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                      ;
; WIDTH_B                            ; 1                                   ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                                   ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                   ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                      ;
; INIT_FILE                          ; CAN_CONTROLLER_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 1024                                ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX                       ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_ftd1                     ; Untyped                                      ;
+------------------------------------+-------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:MODE_REG0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                               ;
; reset_value    ; 1     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_BASIC ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                                                ;
; reset_value    ; 0     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_EXT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                              ;
; reset_value    ; 0     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
; reset_value    ; 0     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
; reset_value    ; 0     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                 ;
; reset_value    ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                  ;
; reset_value    ; 0     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_0_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:BUS_TIMING_1_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                   ;
; reset_value    ; 96    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_7 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                     ;
; reset_value    ; 0     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                     ;
; reset_value    ; 0     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_LOW ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                       ;
; reset_value    ; 0     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG6 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG7 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG8 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG10 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG11 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:TX_DATA_REG12 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_CODE_REG3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:ACCEPTANCE_MASK_REG3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                                                    ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                                                    ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                                                    ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                                    ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                                 ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                 ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                 ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                            ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 42    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_H                ; 22    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 27    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 23    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 24    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 25    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_READ            ; 26    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 45    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 44    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 47    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 46    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 34    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 32    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 31    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 29    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 51    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 49    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 57    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 56    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 37    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 35    ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 58    ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 60    ; Signed Integer                                                                                                                                                     ;
; ST_DATA_W                 ; 61    ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                     ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                                                     ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                     ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                     ;
; FIFO_DATA_W               ; 62    ; Signed Integer                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 62    ; Signed Integer                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                ;
; DATA_WIDTH          ; 62    ; Signed Integer                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router|CAN_CONTROLLER_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|CAN_CONTROLLER_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router|CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router_001|CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router_002:id_router_002|CAN_CONTROLLER_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 42    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 22    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 31    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 29    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 34    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 32    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 23    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 25    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 26    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                        ;
; PKT_BURST_TYPE_H          ; 39    ; Signed Integer                                                                                        ;
; PKT_BURST_TYPE_L          ; 38    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 37    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 35    ; Signed Integer                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 61    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                        ;
; OUT_BYTE_CNT_H            ; 29    ; Signed Integer                                                                                        ;
; OUT_BURSTWRAP_H           ; 34    ; Signed Integer                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 31    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L ; 29    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                      ;
; ST_DATA_W      ; 61    ; Signed Integer                                                                                                                                                                                                      ;
; ST_CHANNEL_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                              ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                    ;
; IN_PKT_ADDR_H                 ; 22    ; Signed Integer                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                    ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                    ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                    ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 23    ; Signed Integer                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 29    ; Signed Integer                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 31    ; Signed Integer                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 32    ; Signed Integer                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 34    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 35    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 37    ; Signed Integer                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 56    ; Signed Integer                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 57    ; Signed Integer                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 28    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 38    ; Signed Integer                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 39    ; Signed Integer                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 58    ; Signed Integer                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 60    ; Signed Integer                                                                                    ;
; IN_ST_DATA_W                  ; 61    ; Signed Integer                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                    ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                        ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                        ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                        ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                        ;
; OUT_PKT_ADDR_H                ; 22    ; Signed Integer                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 23    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 29    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 31    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 35    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 37    ; Signed Integer                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 56    ; Signed Integer                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 57    ; Signed Integer                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 28    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 38    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 39    ; Signed Integer                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 58    ; Signed Integer                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 60    ; Signed Integer                                                                                        ;
; OUT_ST_DATA_W                 ; 61    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                     ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                        ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                   ;
+----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router_002:id_router_002|CAN_CONTROLLER_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router|CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|CAN_CONTROLLER_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router|CAN_CONTROLLER_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                  ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                              ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_ibo:i_calculated_crc1" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                 ;
+-------+-------+----------+-----------------------------------------------------------------------------------------+
; di[0] ; Input ; Info     ; Stuck at GND                                                                            ;
+-------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp"                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[1..0]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; not_first_bit_of_inter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_err_cnt             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_err_cnt             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers"                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[1..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; clear_data_overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_pib:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_td_mode:CAN_CONTROLLER_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_itrace:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                            ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_test_bench:the_CAN_CONTROLLER_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                           ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                      ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-----------------------------------+
; Port         ; Type   ; Severity ; Details                           ;
+--------------+--------+----------+-----------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected            ;
+--------------+--------+----------+-----------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:08     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 22 17:20:41 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CAN_CONTROLLER -c CAN_CONTROLLER
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "CAN_CONTROLLER.qsys"
Info (12250): 2016.12.22.17:20:43 Progress: Loading NEOS_CAN/CAN_CONTROLLER.qsys
Info (12250): 2016.12.22.17:20:43 Progress: Reading input file
Info (12250): 2016.12.22.17:20:43 Progress: Adding clk_0 [clock_source 13.1]
Info (12250): 2016.12.22.17:20:44 Progress: Parameterizing module clk_0
Info (12250): 2016.12.22.17:20:44 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Info (12250): 2016.12.22.17:20:44 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2016.12.22.17:20:44 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Info (12250): 2016.12.22.17:20:44 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2016.12.22.17:20:44 Progress: Adding Can_hw_controller_0 [Can_hw_controller 1.0]
Info (12250): 2016.12.22.17:20:44 Progress: Parameterizing module Can_hw_controller_0
Info (12250): 2016.12.22.17:20:44 Progress: Building connections
Info (12250): 2016.12.22.17:20:44 Progress: Parameterizing connections
Info (12250): 2016.12.22.17:20:44 Progress: Validating
Info (12250): 2016.12.22.17:20:45 Progress: Done reading input file
Info (12250): CAN_CONTROLLER: Generating CAN_CONTROLLER "CAN_CONTROLLER" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 4 modules, 14 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 4 modules, 14 connections
Info (12250): Merlin_translator_transform: After transform: 9 modules, 34 connections
Info (12250): Merlin_domain_transform: After transform: 18 modules, 92 connections
Info (12250): Merlin_router_transform: After transform: 23 modules, 112 connections
Info (12250): Merlin_burst_transform: After transform: 24 modules, 116 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 33 modules, 141 connections
Info (12250): Merlin_width_transform: After transform: 35 modules, 149 connections
Info (12250): Merlin_clock_and_reset_bridge_transform: After transform: 37 modules, 185 connections
Info (12250): Merlin_hierarchy_transform: After transform: 5 modules, 17 connections
Info (12250): Merlin_mm_transform: After transform: 5 modules, 17 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 6 modules, 21 connections
Info (12250): Reset_adaptation_transform: After transform: 8 modules, 23 connections
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'CAN_CONTROLLER_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=CAN_CONTROLLER_nios2_qsys_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_2315844057630835262.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Hamza/AppData/Local/Temp/alt7157_2315844057630835262.dir/0001_nios2_qsys_0_gen//CAN_CONTROLLER_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:51 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:51 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:53 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:53 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:53 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:53 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:53 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:53 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:54 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:54 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2016.12.22 17:20:56 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'CAN_CONTROLLER_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "CAN_CONTROLLER" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'CAN_CONTROLLER_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CAN_CONTROLLER_onchip_memory2_0 --dir=C:/Users/Hamza/AppData/Local/Temp/alt7157_2315844057630835262.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Hamza/AppData/Local/Temp/alt7157_2315844057630835262.dir/0002_onchip_memory2_0_gen//CAN_CONTROLLER_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'CAN_CONTROLLER_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "CAN_CONTROLLER" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Can_hw_controller_0: "CAN_CONTROLLER" instantiated Can_hw_controller "Can_hw_controller_0"
Info (12250): Pipeline_bridge_swap_transform: After transform: 33 modules, 105 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 33 modules, 105 connections
Info (12250): Mm_interconnect_0: "CAN_CONTROLLER" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info (12250): Irq_mapper: "CAN_CONTROLLER" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "CAN_CONTROLLER" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info (12250): Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info (12250): Burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info (12250): Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/ip/CAN_CONTROLLER/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info (12250): Rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/ip/CAN_CONTROLLER/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/ip/CAN_CONTROLLER/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/ip/CAN_CONTROLLER/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/db/ip/CAN_CONTROLLER/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): CAN_CONTROLLER: Done "CAN_CONTROLLER" with 25 modules, 50 files, 1131562 bytes
Info (12249): Finished elaborating Qsys system entity "CAN_CONTROLLER.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/can_controller.v
    Info (12023): Found entity 1: CAN_CONTROLLER
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_irq_mapper.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0.v
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: CAN_CONTROLLER_mm_interconnect_0_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: CAN_CONTROLLER_mm_interconnect_0_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: CAN_CONTROLLER_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: CAN_CONTROLLER_mm_interconnect_0_id_router_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/can_controller/submodules/can_controller_nios2_qsys_0.v
    Info (12023): Found entity 1: CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: CAN_CONTROLLER_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: CAN_CONTROLLER_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: CAN_CONTROLLER_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: CAN_CONTROLLER_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: CAN_CONTROLLER_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: CAN_CONTROLLER_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_controller_onchip_memory2_0.v
    Info (12023): Found entity 1: CAN_CONTROLLER_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/can_controller/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/can_controller/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/can_controller/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_acf.vhdl
    Info (12022): Found design unit 1: can_vhdl_acf-RTL
    Info (12023): Found entity 1: can_vhdl_acf
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_bsp.vhdl
    Info (12022): Found design unit 1: can_vhdl_bsp-RTL
    Info (12023): Found entity 1: can_vhdl_bsp
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_btl .vhdl
    Info (12022): Found design unit 1: can_vhdl_btl-RTL
    Info (12023): Found entity 1: can_vhdl_btl
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_crc.vhdl
    Info (12022): Found design unit 1: can_vhdl_crc-RTL
    Info (12023): Found entity 1: can_vhdl_crc
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_fifo.vhdl
    Info (12022): Found design unit 1: can_vhdl_fifo-RTL
    Info (12023): Found entity 1: can_vhdl_fifo
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_ibo.vhdl
    Info (12022): Found design unit 1: can_vhdl_ibo-RTL
    Info (12023): Found entity 1: can_vhdl_ibo
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_register.vhdl
    Info (12022): Found design unit 1: can_vhdl_register-RTL
    Info (12023): Found entity 1: can_vhdl_register
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_register_asyn.vhdl
    Info (12022): Found design unit 1: can_vhdl_register_asyn-RTL
    Info (12023): Found entity 1: can_vhdl_register_asyn
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_register_asyn_syn.vhdl
    Info (12022): Found design unit 1: can_vhdl_register_asyn_syn-RTL
    Info (12023): Found entity 1: can_vhdl_register_asyn_syn
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_registers.vhdl
    Info (12022): Found design unit 1: can_vhdl_registers-RTL
    Info (12023): Found entity 1: can_vhdl_registers
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/can_controller/submodules/can_vhdl_top.vhdl
    Info (12022): Found design unit 1: can_vhdl_top-RTL
    Info (12023): Found entity 1: can_vhdl_top
Warning (10037): Verilog HDL or VHDL warning at can_controller_nios2_qsys_0.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at can_controller_nios2_qsys_0.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at can_controller_nios2_qsys_0.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at can_controller_nios2_qsys_0.v(2587): conditional expression evaluates to a constant
Info (12127): Elaborating entity "CAN_CONTROLLER" for the top level hierarchy
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_test_bench" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_test_bench:the_CAN_CONTROLLER_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CAN_CONTROLLER_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hrh1.tdf
    Info (12023): Found entity 1: altsyncram_hrh1
Info (12128): Elaborating entity "altsyncram_hrh1" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_a_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrh1:auto_generated"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CAN_CONTROLLER_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_irh1.tdf
    Info (12023): Found entity 1: altsyncram_irh1
Info (12128): Elaborating entity "altsyncram_irh1" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_register_bank_b_module:CAN_CONTROLLER_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_irh1:auto_generated"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "CAN_CONTROLLER_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_42a1.tdf
    Info (12023): Found entity 1: altsyncram_42a1
Info (12128): Elaborating entity "altsyncram_42a1" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem:the_CAN_CONTROLLER_nios2_qsys_0_nios2_ocimem|CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram_module:CAN_CONTROLLER_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_42a1:auto_generated"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg:the_CAN_CONTROLLER_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_itrace" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_itrace:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_dtrace|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_td_mode:CAN_CONTROLLER_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_oci_test_bench" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_fifo|CAN_CONTROLLER_nios2_qsys_0_oci_test_bench:the_CAN_CONTROLLER_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_pib" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_pib:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_nios2_oci_im" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_nios2_oci_im:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "CAN_CONTROLLER_nios2_qsys_0:nios2_qsys_0|CAN_CONTROLLER_nios2_qsys_0_nios2_oci:the_CAN_CONTROLLER_nios2_qsys_0_nios2_oci|CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper:the_CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CAN_CONTROLLER_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "CAN_CONTROLLER_onchip_memory2_0" for hierarchy "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "CAN_CONTROLLER_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ftd1.tdf
    Info (12023): Found entity 1: altsyncram_ftd1
Info (12128): Elaborating entity "altsyncram_ftd1" for hierarchy "CAN_CONTROLLER_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ftd1:auto_generated"
Info (12128): Elaborating entity "can_vhdl_top" for hierarchy "can_vhdl_top:can_hw_controller_0"
Warning (10036): Verilog HDL or VHDL warning at can_vhdl_top.vhdl(235): object "cs_can_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at can_vhdl_top.vhdl(319): object "not_first_bit_of_inter" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at can_vhdl_top.vhdl(323): used implicit default value for signal "rx_err_cnt" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at can_vhdl_top.vhdl(324): used implicit default value for signal "tx_err_cnt" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at can_vhdl_top.vhdl(362): object "xhdl_148" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at can_vhdl_top.vhdl(364): object "xhdl_150" assigned a value but never read
Info (12128): Elaborating entity "can_vhdl_registers" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers"
Warning (10492): VHDL Process Statement warning at can_vhdl_registers.vhdl(1265): signal "release_buffer_xhdl8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "can_vhdl_register_asyn_syn" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:MODE_REG0"
Info (12128): Elaborating entity "can_vhdl_register_asyn" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_BASIC"
Info (12128): Elaborating entity "can_vhdl_register_asyn" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:MODE_REG_EXT"
Info (12128): Elaborating entity "can_vhdl_register_asyn_syn" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG0"
Info (12128): Elaborating entity "can_vhdl_register_asyn_syn" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn_syn:COMMAND_REG"
Info (12128): Elaborating entity "can_vhdl_register" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register:IRQ_EN_REG"
Info (12128): Elaborating entity "can_vhdl_register_asyn" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:ERROR_WARNING_REG"
Info (12128): Elaborating entity "can_vhdl_register_asyn" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_registers:i_can_registers|can_vhdl_register_asyn:CLOCK_DIVIDER_REG_7"
Info (12128): Elaborating entity "can_vhdl_btl" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_btl:i_can_btl"
Info (12128): Elaborating entity "can_vhdl_bsp" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp"
Info (12128): Elaborating entity "can_vhdl_crc" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_crc:i_can_crc_rx"
Info (12128): Elaborating entity "can_vhdl_acf" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_acf:i_can_acf"
Info (12128): Elaborating entity "can_vhdl_fifo" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_fifo:i_can_fifo"
Warning (10036): Verilog HDL or VHDL warning at can_vhdl_fifo.vhdl(48): object "read_address" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at can_vhdl_fifo.vhdl(54): object "latch_overrun" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at can_vhdl_fifo.vhdl(56): used implicit default value for signal "length_info" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at can_vhdl_fifo.vhdl(61): used implicit default value for signal "data_out_xhdl1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at can_vhdl_fifo.vhdl(62): used implicit default value for signal "overrun_xhdl2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "can_vhdl_ibo" for hierarchy "can_vhdl_top:can_hw_controller_0|can_vhdl_bsp:i_can_bsp|can_vhdl_ibo:i_ibo_tx_data_0"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:can_hw_controller_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:can_hw_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_addr_router" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_addr_router_default_decode" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router:addr_router|CAN_CONTROLLER_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_addr_router_001" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_addr_router_001:addr_router_001|CAN_CONTROLLER_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_id_router" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router:id_router|CAN_CONTROLLER_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_id_router_002" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_id_router_002_default_decode" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_id_router_002:id_router_002|CAN_CONTROLLER_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|CAN_CONTROLLER_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "CAN_CONTROLLER_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "CAN_CONTROLLER_irq_mapper" for hierarchy "CAN_CONTROLLER_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 164 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/output_files/CAN_CONTROLLER.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2245 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 2105 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 677 megabytes
    Info: Processing ended: Thu Dec 22 17:21:27 2016
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Hamza/Desktop/NEOS_CAN/Project_Can/output_files/CAN_CONTROLLER.map.smsg.


