$date
  Thu Jan 27 01:58:28 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module ram_dual_port_test_bench $end
$var reg 1 ! r $end
$var reg 1 " w $end
$var reg 4 # address_in[3:0] $end
$var reg 4 $ address_out[3:0] $end
$var reg 4 % data_in[3:0] $end
$var reg 4 & data_out[3:0] $end
$scope module dut $end
$var reg 1 ' r $end
$var reg 1 ( w $end
$var reg 4 ) address_in[3:0] $end
$var reg 4 * address_out[3:0] $end
$var reg 4 + data_in[3:0] $end
$var reg 4 , data_out[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b0000 #
b0000 $
b0000 %
bUUUU &
0'
0(
b0000 )
b0000 *
b0000 +
bUUUU ,
#15000000
1!
1"
b0000 &
1'
1(
b0000 ,
#30000000
b0001 #
b1100 %
b0001 )
b1100 +
#45000000
0!
b0001 $
0'
b0001 *
#60000000
1!
b1001 #
b1001 $
b1101 %
b1101 &
1'
b1001 )
b1001 *
b1101 +
b1101 ,
#75000000
