<module name="SMS0_WDTCTRL_0_RTI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="TIFS_RTI_MMR_PID" acronym="TIFS_RTI_MMR_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x19" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="TIFS_RTI_MMR_LOCK0_KICK0" acronym="TIFS_RTI_MMR_LOCK0_KICK0" offset="0x20" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_RTI_MMR_LOCK0_KICK1" acronym="TIFS_RTI_MMR_LOCK0_KICK1" offset="0x24" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_RTI_MMR_WWRTI_CTRL" acronym="TIFS_RTI_MMR_WWRTI_CTRL" offset="0x40" width="32" description="">
		<bitfield id="WWRTI_CLK_SEL" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="WWRTI_WARM_RESET" width="4" begin="7" end="4" resetval="0x10" description="" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="WWRTI_COLD_RESET" width="4" begin="3" end="0" resetval="0x10" description="" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="TIFS_RTI_MMR_WWRTI_CLOCK_CTRL" acronym="TIFS_RTI_MMR_WWRTI_CLOCK_CTRL" offset="0x50" width="32" description="">
		<bitfield id="WWRTI_CLK_CTRL" width="4" begin="3" end="0" resetval="0x10" description="" range="3 - 0" rwaccess="R/W"/>
	</register>
</module>