// SPDX-FileCopyrightText: Â© 2025 Tenstorrent Inc.
//
// SPDX-License-Identifier: Apache-2.0

#include <core_coord.hpp>
#include <device.hpp>
#include <fmt/ranges.h>
#include <kernel.hpp>
#include <kernel_types.hpp>
#include <magic_enum/magic_enum.hpp>
#include <utils.hpp>
#include <algorithm>
#include <cstring>
#include <filesystem>
#include <memory>
#include <set>
#include <string_view>
#include <type_traits>
#include <utility>

#include "assert.hpp"
#include "data_types.hpp"
#include "hal.hpp"
#include "jit_build/build.hpp"
#include "jit_build_options.hpp"
#include "llrt.hpp"
#include "logger.hpp"
#include <tt_stl/span.hpp>
#include "impl/context/metal_context.hpp"
#include "tt_memory.h"
#include "tt_metal/impl/debug/watcher_server.hpp"
#include "tt_metal/jit_build/build_env_manager.hpp"
#include "tt_metal/jit_build/genfiles.hpp"
#include <umd/device/types/arch.h>

namespace tt {

namespace tt_metal {

Kernel::Kernel(
    const KernelSource &kernel_src,
    const CoreRangeSet &core_range_set,
    const std::vector<uint32_t> &compile_args,
    const std::map<std::string, std::string> &defines) :
    kernel_src_(kernel_src),
    core_range_set_(core_range_set),
    max_runtime_args_per_core_(0),
    core_with_max_runtime_args_({0, 0}),
    compile_time_args_(compile_args),
    defines_(defines) {
    this->register_kernel_with_watcher();

    size_t max_x = 0, max_y = 0;
    for (auto core_range : this->core_range_set_.ranges()) {
        auto start = core_range.start_coord;
        auto end = core_range.end_coord;
        for (auto x = start.x; x <= end.x; x++) {
            for (auto y = start.y; y <= end.y; y++) {
                CoreCoord logical_core({x, y});
                this->logical_cores_.insert(logical_core);
                max_x = std::max(max_x, x);
                max_y = std::max(max_y, y);
            }
        }
    }
    this->core_to_runtime_args_ = {max_x + 1, std::vector<std::vector<uint32_t>>(max_y + 1, std::vector<uint32_t>())};
    this->core_to_runtime_args_data_ = {max_x + 1, std::vector<RuntimeArgsData>(max_y + 1, RuntimeArgsData{})};
    for (auto &runtime_args_data_x : this->core_to_runtime_args_data_) {
        for (auto &runtime_args_data : runtime_args_data_x) {
            runtime_args_data.rt_args_data = nullptr;
            runtime_args_data.rt_args_count = 0;
        }
    }
    this->common_runtime_args_count_ = 0;
}

void Kernel::register_kernel_with_watcher() {
    if (this->kernel_src_.source_type_ == KernelSource::FILE_PATH) {
        this->watcher_kernel_id_ = watcher_register_kernel(this->kernel_src_.source_);
    } else {
        TT_FATAL(this->kernel_src_.source_type_ == KernelSource::SOURCE_CODE, "Unsupported kernel source type!");
        this->watcher_kernel_id_ = watcher_register_kernel(this->name());
    }
}

void Kernel::register_kernel_elf_paths_with_watcher(IDevice& device) {
    TT_ASSERT(this->kernel_full_name_.size() > 0, "Kernel full name not set!");
    watcher_register_kernel_elf_paths(this->watcher_kernel_id_, this->file_paths(device));
}

std::string Kernel::name() const { return this->kernel_src_.name(); }

const std::set<CoreCoord> &Kernel::logical_cores() const { return this->logical_cores_; }

std::vector<CoreRange> Kernel::logical_coreranges() const {
    auto crs = this->core_range_set_.ranges();
    return {crs.begin(), crs.end()};
}

bool Kernel::is_on_logical_core(const CoreCoord &logical_core) const {
    return this->core_range_set_.contains(logical_core);
}

HalProgrammableCoreType Kernel::get_kernel_programmable_core_type() const {
    RISCV riscv_processor = this->processor();
    switch (riscv_processor) {
        case RISCV::BRISC:
        case RISCV::NCRISC:
        case RISCV::COMPUTE: return HalProgrammableCoreType::TENSIX;
        case RISCV::ERISC: return this->is_idle_eth() ? HalProgrammableCoreType::IDLE_ETH : HalProgrammableCoreType::ACTIVE_ETH;
        default: TT_ASSERT(false, "Unsupported kernel processor!");
    }
    return HalProgrammableCoreType::TENSIX;
}

CoreType Kernel::get_kernel_core_type() const {
    RISCV riscv_processor = this->processor();
    switch (riscv_processor) {
        case RISCV::BRISC:
        case RISCV::NCRISC:
        case RISCV::COMPUTE: return CoreType::WORKER;
        case RISCV::ERISC: return CoreType::ETH;
        default: TT_ASSERT(false, "Unsupported kernel processor!");
    }
    return CoreType::WORKER;
}

const std::string& Kernel::get_full_kernel_name() const { return this->kernel_full_name_; }

void Kernel::add_defines(const std::map<std::string, std::string>& defines) {
    this->defines_.insert(defines.begin(), defines.end());
}

void Kernel::process_defines(const std::function<void(const string &define, const string &value)> callback) const {
    for (const auto &[define, value] : this->defines_) {
        callback(define, value);
    }
}

void DataMovementKernel::process_defines(
    const std::function<void(const string &define, const string &value)> callback) const {
    Kernel::process_defines(callback);
    callback("NOC_INDEX", std::to_string(this->config_.noc));
    callback("NOC_MODE", std::to_string(this->config_.noc_mode));
}

void ComputeKernel::process_defines(
    const std::function<void(const string &define, const string &value)> callback) const {
    for (const auto &[define, value] : this->defines_) {
        callback(define, value);
    }
    // pass default noc mode as compute does not need it, just for compile to pass
    callback("NOC_MODE", std::to_string(NOC_MODE::DM_DEDICATED_NOC));
}

void EthernetKernel::process_defines(
    const std::function<void(const string &define, const string &value)> callback) const {
    Kernel::process_defines(callback);
    callback("NOC_INDEX", std::to_string(this->config_.noc));
    // pass default noc mode as eth does not need it, just for compile to pass
    callback("NOC_MODE", std::to_string(NOC_MODE::DM_DEDICATED_NOC));
}

std::string_view DataMovementKernel::get_compiler_opt_level() const {
    return magic_enum::enum_name(this->config_.opt_level);
}

std::string_view DataMovementKernel::get_linker_opt_level() const { return this->get_compiler_opt_level(); }

std::string_view ComputeKernel::get_compiler_opt_level() const {
    return magic_enum::enum_name(this->config_.opt_level);
}

std::string_view ComputeKernel::get_linker_opt_level() const { return this->get_compiler_opt_level(); }

std::string_view EthernetKernel::get_compiler_opt_level() const {
    return magic_enum::enum_name(this->config_.opt_level);
}

std::string_view EthernetKernel::get_linker_opt_level() const { return this->get_compiler_opt_level(); }

void Kernel::process_compile_time_args(const std::function<void(const std::vector<uint32_t>& values)> callback) const {
    callback(this->compile_time_args());
}

uint8_t DataMovementKernel::expected_num_binaries() const { return 1; }

uint8_t EthernetKernel::expected_num_binaries() const { return 1; }

uint8_t ComputeKernel::expected_num_binaries() const {
    // Compute kernels generate binaries for all three TRISC processors
    return 3;
}

std::vector<ll_api::memory const*> const& Kernel::binaries(uint32_t build_key) const {
    auto iter = binaries_.find(build_key);
    TT_ASSERT(iter != binaries_.end(), "binary not found");
    if (iter->second.size() != expected_num_binaries()) {
        TT_THROW(
            "Expected {} binaries but have {} for kernel {}",
            expected_num_binaries(),
            iter->second.size(),
            this->name());
    }
    return iter->second;
}

std::string DataMovementKernel::config_hash() const {
    return fmt::format(
        "{}_{}_{}",
        magic_enum::enum_name(this->config_.processor),
        magic_enum::enum_name(this->config_.noc),
        magic_enum::enum_name(this->config_.noc_mode));
}

// Add "eth_" to the hash to differentiate between erisc and brisc.
std::string EthernetKernel::config_hash() const {
    return fmt::format("eth_{}_{}_{}",
        magic_enum::enum_name(this->config_.noc),
        this->config_.eth_mode,
        this->config_.processor);
}

std::string ComputeKernel::config_hash() const {
    return fmt::format(
        "{}_{}_{}_{}",
        magic_enum::enum_name(this->config_.math_fidelity),
        this->config_.fp32_dest_acc_en,
        this->config_.math_approx_mode,
        this->config_.dst_full_sync_en);
}

std::string Kernel::compute_hash() const {
    return fmt::format(
        "{}_{}_{}_{}",
        std::hash<std::string>{}(this->kernel_src_.source_),
        fmt::join(this->compile_time_args_, "_"),
        tt::utils::DefinesHash{}(this->defines_),
        this->config_hash());
}

std::vector<uint32_t> &Kernel::runtime_args(const CoreCoord &logical_core) {
    // TODO (abhullar): Should this check only be enabled in debug mode?
    TT_FATAL(
        logical_core.x < this->core_to_runtime_args_.size() &&
            logical_core.y < this->core_to_runtime_args_[logical_core.x].size(),
        "Cannot get runtime args for kernel {} that is not placed on core {}",
        this->name(),
        logical_core.str());
    return this->core_to_runtime_args_[logical_core.x][logical_core.y];
}

RuntimeArgsData &Kernel::runtime_args_data(const CoreCoord &logical_core) {
    // TODO (abhullar): Should this check only be enabled in debug mode?
    TT_FATAL(
        logical_core.x < this->core_to_runtime_args_.size() &&
            logical_core.y < this->core_to_runtime_args_[logical_core.x].size(),
        "Cannot get runtime args for kernel {} that is not placed on core {}",
        this->name(),
        logical_core.str());
    return this->core_to_runtime_args_data_[logical_core.x][logical_core.y];
}

std::vector<std::vector<std::vector<uint32_t>>> &Kernel::runtime_args() { return this->core_to_runtime_args_; }

std::vector<std::vector<RuntimeArgsData>> &Kernel::runtime_args_data() { return this->core_to_runtime_args_data_; }

std::vector<uint32_t> &Kernel::common_runtime_args() { return this->common_runtime_args_; }

RuntimeArgsData &Kernel::common_runtime_args_data() { return this->common_runtime_args_data_; }

// Ensure that unique and common runtime args do not overflow reserved region in L1.
void Kernel::validate_runtime_args_size(
    size_t num_unique_rt_args, size_t num_common_rt_args, const CoreCoord &logical_core) {
    uint32_t total_rt_args = (num_unique_rt_args + num_common_rt_args);
    auto arch = MetalContext::instance().hal().get_arch();
    uint32_t idle_eth_max_runtime_args =
        (arch == tt::ARCH::GRAYSKULL) ? 0
                                      : MetalContext::instance().hal().get_dev_size(
                                            HalProgrammableCoreType::ACTIVE_ETH, HalL1MemAddrType::KERNEL_CONFIG) /
                                            sizeof(uint32_t);
    uint32_t max_rt_args = is_idle_eth() ? idle_eth_max_runtime_args : max_runtime_args;

    if (total_rt_args > max_rt_args) {
        log_warning(tt::LogMetal, "Too many runtime args, unique: {} common: {} on {}", num_unique_rt_args, num_common_rt_args, this->processor());
        TT_THROW("{} unique+common runtime args targeting kernel {} on {} are too large. Max allowable is {}", total_rt_args, this->name(), logical_core.str(), max_runtime_args);
    }
}

void Kernel::set_runtime_args(const CoreCoord &logical_core, stl::Span<const uint32_t> runtime_args) {
    // TODO (abhullar): If we don't include this check then user can write runtime args to a core that the kernel is not
    // placed on.
    //                  Should this check only be enabled in debug mode?
    TT_ASSERT(
        this->is_on_logical_core(logical_core),
        "Cannot set runtime args for core {} since kernel {} is not placed on it!",
        logical_core.str(),
        this->name());

    // Keep state for validation, to be able to check from both set_runtime_args() and set_common_runtime_args() APIs.

    auto &set_rt_args = this->core_to_runtime_args_[logical_core.x][logical_core.y];
    // TODO: Only allow setting once
    if (set_rt_args.empty()) {
        if (runtime_args.size() > max_runtime_args_per_core_) {
            max_runtime_args_per_core_ = runtime_args.size();
            core_with_max_runtime_args_ = logical_core;
        }
        this->validate_runtime_args_size(runtime_args.size(), this->common_runtime_args_.size(), logical_core);
        set_rt_args.assign(runtime_args.begin(), runtime_args.end());
        this->core_to_runtime_args_data_[logical_core.x][logical_core.y] =
            RuntimeArgsData{set_rt_args.data(), set_rt_args.size()};
        this->core_with_runtime_args_.insert(logical_core);
    } else {
        TT_FATAL(
            set_rt_args.size() == runtime_args.size(),
            "Illegal Runtime Args on {}: Number of runtime args cannot be modified from {} to {}!", logical_core.str(), set_rt_args.size(), runtime_args.size());
        std::memcpy(
            this->core_to_runtime_args_data_[logical_core.x][logical_core.y].rt_args_data,
            runtime_args.data(),
            runtime_args.size() * sizeof(uint32_t));
    }
}

void Kernel::set_common_runtime_args(stl::Span<const uint32_t> common_runtime_args) {
    auto &set_rt_args = this->common_runtime_args_;
    TT_FATAL(
        set_rt_args.empty(),
        "Illegal Common Runtime Args: Can only set common runtime args once. Get and modify args in place instead.");
    this->validate_runtime_args_size(
        max_runtime_args_per_core_, common_runtime_args.size(), core_with_max_runtime_args_);
    set_rt_args.assign(common_runtime_args.begin(), common_runtime_args.end());
    this->common_runtime_args_data_ = RuntimeArgsData{set_rt_args.data(), set_rt_args.size()};
}

// Pads runtime args to count
void Kernel::set_runtime_args_count(CoreRangeSet& core_ranges, uint32_t count) {

    for (const CoreRange &core_range : core_ranges.ranges()) {
        for (auto x = core_range.start_coord.x; x <= core_range.end_coord.x; x++) {
            for (auto y = core_range.start_coord.y; y <= core_range.end_coord.y; y++) {
                auto &set_rt_args = this->core_to_runtime_args_[x][y];
                if (set_rt_args.empty()) continue;

                TT_ASSERT(count >= core_to_runtime_args_data_[x][y].size());
                core_to_runtime_args_data_[x][y].rt_args_count = count;
            }
        }
    }
}

void Kernel::set_common_runtime_args_count(uint32_t count) {
    TT_ASSERT(count >= this->common_runtime_args_.size());

    this->common_runtime_args_count_ = count;
    this->common_runtime_args_data_.rt_args_count = count;
}

bool Kernel::is_idle_eth() const {
    return std::holds_alternative<EthernetConfig>(this->config()) && std::get<EthernetConfig>(this->config()).eth_mode == Eth::IDLE;
}

uint32_t Kernel::get_binary_packed_size(IDevice* device, int index) const {
    // In testing situations we can query the size w/o a binary
    auto iter = binaries_.find(BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_key);
    return iter != this->binaries_.end() ? iter->second[index]->get_packed_size() : 0;
}

uint32_t Kernel::get_binary_text_size(IDevice* device, int index) const {
    // In testing situations we can query the size w/o a binary
    auto iter = binaries_.find(BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_key);
    return iter != this->binaries_.end() ? iter->second[index]->get_text_size() : 0;
}

void ComputeKernel::set_build_options(JitBuildOptions &build_options) const {
    build_options.set_hlk_math_fidelity_all_cores(this->config_.math_fidelity);
    build_options.set_hlk_math_approx_mode_all_cores(this->config_.math_approx_mode);
    build_options.fp32_dest_acc_en = this->config_.fp32_dest_acc_en;
    build_options.dst_full_sync_en = this->config_.dst_full_sync_en;
    build_options.unpack_to_dest_mode = this->config_.unpack_to_dest_mode;
    build_options.bfp8_pack_precise = this->config_.bfp8_pack_precise;
}

void DataMovementKernel::generate_binaries(IDevice* device, JitBuildOptions& /*build_options*/) const {
    jit_build_genfiles_kernel_include(
        BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_env, *this, this->kernel_src_);
    uint32_t tensix_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
    int riscv_id = static_cast<std::underlying_type<DataMovementProcessor>::type>(this->config_.processor);
    jit_build(
        BuildEnvManager::get_instance().get_kernel_build_state(
            device->build_id(), tensix_core_type, dm_class_idx, riscv_id),
        this);
}

void EthernetKernel::generate_binaries(IDevice* device, JitBuildOptions& /*build_options*/) const {
    jit_build_genfiles_kernel_include(
        BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_env, *this, this->kernel_src_);
    uint32_t erisc_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
    int erisc_id = magic_enum::enum_integer(this->config_.processor);
    jit_build(
        BuildEnvManager::get_instance().get_kernel_build_state(
            device->build_id(), erisc_core_type, dm_class_idx, erisc_id),
        this);
}

void ComputeKernel::generate_binaries(IDevice* device, JitBuildOptions& /*build_options*/) const {
    jit_build_genfiles_triscs_src(
        BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_env, *this, this->kernel_src_);
    uint32_t tensix_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t compute_class_idx = magic_enum::enum_integer(HalProcessorClassType::COMPUTE);
    JitBuildStateSubset build_states = BuildEnvManager::get_instance().get_kernel_build_states(
        device->build_id(), tensix_core_type, compute_class_idx);
    jit_build_subset(build_states, this);
}

void Kernel::set_binaries(uint32_t build_key, std::vector<ll_api::memory const*>&& binaries) {
    // Try inserting an empry vector, as that is cheap to construct
    // and avoids an additonal move.
    auto pair = binaries_.insert({build_key, {}});
    if (pair.second)
        pair.first->second = std::move(binaries);
    else
        TT_ASSERT(pair.first->second == binaries);
}

bool DataMovementKernel::binaries_exist_on_disk(const IDevice* device) const {
    const uint32_t tensix_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    const uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
    const int riscv_id = static_cast<std::underlying_type<DataMovementProcessor>::type>(this->config_.processor);
    const JitBuildState& build_state = BuildEnvManager::get_instance().get_kernel_build_state(
        device->build_id(), tensix_core_type, dm_class_idx, riscv_id);
    const string build_success_marker_path =
        build_state.get_out_path() + this->get_full_kernel_name() + SUCCESSFUL_JIT_BUILD_MARKER_FILE_NAME;
    return std::filesystem::exists(build_success_marker_path);
}

void DataMovementKernel::read_binaries(IDevice* device) {
    TT_ASSERT(this->binaries_exist_on_disk(device));
    std::vector<ll_api::memory const*> binaries;

    // TODO(pgk): move the procssor types into the build system.  or just use integer indicies
    // TODO(pgk): consolidate read_binaries where possible
    uint32_t tensix_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
    int riscv_id = static_cast<std::underlying_type<DataMovementProcessor>::type>(this->config_.processor);
    const JitBuildState& build_state = BuildEnvManager::get_instance().get_kernel_build_state(
        device->build_id(), tensix_core_type, dm_class_idx, riscv_id);
    // TODO: from HAL
    auto load_type =
        (riscv_id == 1 && (device->arch() == tt::ARCH::GRAYSKULL || device->arch() == tt::ARCH::WORMHOLE_B0))
            ? ll_api::memory::Loading::CONTIGUOUS
            : ll_api::memory::Loading::CONTIGUOUS_XIP;
    ll_api::memory const& binary_mem = llrt::get_risc_binary(
        build_state.get_target_out_path(this->kernel_full_name_),
        load_type);
    binaries.push_back(&binary_mem);
    uint32_t binary_size = binary_mem.get_packed_size();
    log_debug(LogLoader, "RISC={}, name={}, size={} (bytes)", riscv_id, this->name(), binary_size);
    this->set_binaries(
        BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_key, std::move(binaries));
}

std::vector<std::string> DataMovementKernel::file_paths(IDevice& device) const {
    uint32_t tensix_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
    int riscv_id = static_cast<std::underlying_type<DataMovementProcessor>::type>(this->config_.processor);
    const JitBuildState& build_state = BuildEnvManager::get_instance().get_kernel_build_state(
        device.build_id(), tensix_core_type, dm_class_idx, riscv_id);
    return {build_state.get_target_out_path(this->kernel_full_name_)};
}

bool EthernetKernel::binaries_exist_on_disk(const IDevice* device) const {
    const uint32_t erisc_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    const uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
    const int erisc_id = static_cast<std::underlying_type<DataMovementProcessor>::type>(this->config_.processor);
    const JitBuildState& build_state = BuildEnvManager::get_instance().get_kernel_build_state(
        device->build_id(), erisc_core_type, dm_class_idx, erisc_id);
    const string build_success_marker_path =
        build_state.get_out_path() + this->get_full_kernel_name() + "/" + SUCCESSFUL_JIT_BUILD_MARKER_FILE_NAME;
    return std::filesystem::exists(build_success_marker_path);
}

void EthernetKernel::read_binaries(IDevice* device) {
    // untested
    TT_ASSERT(this->binaries_exist_on_disk(device));
    std::vector<ll_api::memory const*> binaries;
    uint32_t erisc_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
    int erisc_id = magic_enum::enum_integer(this->config_.processor);
    const JitBuildState& build_state = BuildEnvManager::get_instance().get_kernel_build_state(
        device->build_id(), erisc_core_type, dm_class_idx, erisc_id);
    // TODO: fix when active eth supports relo
    auto load_type = (this->config_.eth_mode == Eth::IDLE) ?
        ll_api::memory::Loading::CONTIGUOUS_XIP : ll_api::memory::Loading::DISCRETE;
    ll_api::memory const& binary_mem = llrt::get_risc_binary(
        build_state.get_target_out_path(this->kernel_full_name_),
        load_type);
    if (tt::tt_metal::MetalContext::instance().rtoptions().get_erisc_iram_enabled() &&
        this->config_.eth_mode != Eth::IDLE) {
        // text_addr and some of span's addr point to IRAM base address.
        // However it need to be placed L1 kernel base address for FW to copy it to IRAM then kick off
        // The kernel can run with IRAM base address once it started.
        const_cast<ll_api::memory&>(binary_mem)
            .set_text_addr(tt::tt_metal::MetalContext::instance().hal().erisc_iram_relocate_dev_addr(
                (uint64_t)binary_mem.get_text_addr()));
        std::function<void(uint64_t& addr)> update_callback = [](uint64_t& addr) {
            addr = tt::tt_metal::MetalContext::instance().hal().erisc_iram_relocate_dev_addr(addr);
        };
        const_cast<ll_api::memory&>(binary_mem).update_spans(update_callback);
    }
    binaries.push_back(&binary_mem);
    uint32_t binary_size = binary_mem.get_packed_size();
    log_debug(LogLoader, "ERISC={}, name={}, size={} (bytes)", erisc_id, this->name(), binary_size);
    this->set_binaries(
        BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_key, std::move(binaries));
}

std::vector<std::string> EthernetKernel::file_paths(IDevice& device) const {
    uint32_t erisc_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
    int erisc_id = magic_enum::enum_integer(this->config_.processor);
    const JitBuildState& build_state = BuildEnvManager::get_instance().get_kernel_build_state(
        device.build_id(), erisc_core_type, dm_class_idx, erisc_id);
    return {build_state.get_target_out_path(this->kernel_full_name_)};
}

bool ComputeKernel::binaries_exist_on_disk(const IDevice* device) const {
    const uint32_t tensix_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    const uint32_t compute_class_idx = magic_enum::enum_integer(HalProcessorClassType::COMPUTE);
    const JitBuildStateSubset& build_states = BuildEnvManager::get_instance().get_kernel_build_states(
        device->build_id(), tensix_core_type, compute_class_idx);

    const string output_path = build_states.build_ptr[0]->get_out_path();
    for (uint32_t i = 0; i < build_states.size; i++) {
        TT_ASSERT(build_states.build_ptr[i]->get_out_path() == output_path);
    }

    const string build_success_marker_path =
        output_path + this->get_full_kernel_name() + "/" + SUCCESSFUL_JIT_BUILD_MARKER_FILE_NAME;
    return std::filesystem::exists(build_success_marker_path);
}

void ComputeKernel::read_binaries(IDevice* device) {
    TT_ASSERT(this->binaries_exist_on_disk(device));
    std::vector<ll_api::memory const*> binaries;
    uint32_t tensix_core_type =
        MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t compute_class_idx = magic_enum::enum_integer(HalProcessorClassType::COMPUTE);
    for (int trisc_id = 0; trisc_id <= 2; trisc_id++) {
        const JitBuildState& build_state = BuildEnvManager::get_instance().get_kernel_build_state(
            device->build_id(), tensix_core_type, compute_class_idx, trisc_id);
        ll_api::memory const& binary_mem = llrt::get_risc_binary(
            build_state.get_target_out_path(this->kernel_full_name_),
            ll_api::memory::Loading::CONTIGUOUS_XIP);
        binaries.push_back(&binary_mem);
        uint32_t binary_size = binary_mem.get_packed_size();
    }
    this->set_binaries(
        BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_key, std::move(binaries));
}

std::vector<std::string> ComputeKernel::file_paths(IDevice& device) const {
    std::vector<std::string> file_paths;
    auto& hal = MetalContext::instance().hal();
    uint32_t tensix_core_type = hal.get_programmable_core_type_index(this->get_kernel_programmable_core_type());
    uint32_t compute_class_idx = magic_enum::enum_integer(HalProcessorClassType::COMPUTE);
    uint32_t processor_types_count =
        hal.get_processor_types_count(this->get_kernel_programmable_core_type(), compute_class_idx);
    for (int trisc_id = 0; trisc_id < processor_types_count; trisc_id++) {
        const JitBuildState& build_state = BuildEnvManager::get_instance().get_kernel_build_state(
            device.build_id(), tensix_core_type, compute_class_idx, trisc_id);
        file_paths.push_back(build_state.get_target_out_path(this->kernel_full_name_));
    }
    return file_paths;
}

RISCV DataMovementKernel::processor() const {
    switch (this->config_.processor) {
        case DataMovementProcessor::RISCV_0: return RISCV::BRISC;
        case DataMovementProcessor::RISCV_1: return RISCV::NCRISC;
        default: TT_THROW("Unsupported data movement processor");
    }
    return RISCV::BRISC;
}

RISCV EthernetKernel::processor() const { return RISCV::ERISC; }

RISCV ComputeKernel::processor() const { return RISCV::COMPUTE; }

bool DataMovementKernel::configure(IDevice* device, const CoreCoord &logical_core, uint32_t base_address, const uint32_t offsets[]) const {
    if (not is_on_logical_core(logical_core)) {
        TT_THROW("Cannot configure kernel because it is not on core {}", logical_core.str());
    }
    auto device_id = device->id();
    auto worker_core = device->worker_core_from_logical_core(logical_core);
    const ll_api::memory& binary_mem =
        *this->binaries(BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_key)[0];
    int riscv_id = static_cast<std::underlying_type<DataMovementProcessor>::type>(this->config_.processor);
    llrt::write_binary_to_address(binary_mem, device_id, worker_core, base_address + offsets[riscv_id]);

    return true;
}

bool EthernetKernel::configure(IDevice* device, const CoreCoord &logical_core, uint32_t base_address, const uint32_t offsets[]) const {
    auto device_id = device->id();
    auto ethernet_core = device->ethernet_core_from_logical_core(logical_core);
    const ll_api::memory& binary_mem =
        *this->binaries(BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_key)[0];

    if (this->config_.eth_mode == Eth::IDLE) {
        uint32_t offset_idx = magic_enum::enum_integer(HalProcessorClassType::DM) + magic_enum::enum_integer(this->config_.processor);
        llrt::write_binary_to_address(binary_mem, device_id, ethernet_core, base_address + offsets[offset_idx]);
    } else {
        uint32_t erisc_core_type =
            MetalContext::instance().hal().get_programmable_core_type_index(this->get_kernel_programmable_core_type());
        uint32_t dm_class_idx = magic_enum::enum_integer(HalProcessorClassType::DM);
        int erisc_id = magic_enum::enum_integer(this->config_.processor);
        tt::llrt::test_load_write_read_risc_binary(binary_mem, device_id, ethernet_core, erisc_core_type, dm_class_idx, erisc_id);
    }

    return true;
}

bool ComputeKernel::configure(IDevice* device, const CoreCoord &logical_core, uint32_t base_address, const uint32_t offsets[]) const {
    bool pass = true;
    if (not is_on_logical_core(logical_core)) {
        TT_THROW("Cannot configure kernel because it is not on core {}", logical_core.str());
    }
    auto device_id = device->id();
    auto worker_core = device->worker_core_from_logical_core(logical_core);
    const std::vector<const ll_api::memory*>& binaries =
        this->binaries(BuildEnvManager::get_instance().get_device_build_env(device->build_id()).build_key);
    for (int trisc_id = 0; trisc_id <= 2; trisc_id++) {
        llrt::write_binary_to_address(
            *binaries[trisc_id], device_id, worker_core, base_address + offsets[2 + trisc_id]);
    }

    return pass;
}

std::ostream &operator<<(std::ostream &os, const DataMovementProcessor &processor) {
    switch (processor) {
        case DataMovementProcessor::RISCV_0: os << "RISCV_0"; break;
        case DataMovementProcessor::RISCV_1: os << "RISCV_1"; break;
        default: TT_THROW("Unknown data movement processor");
    }
    return os;
}

}  // namespace tt_metal

}  // namespace tt
