% This file contains the bibliographies for QE report
% Created by Louis
% Date: 24/05/2016

@article{stitt2011field,
  title={Are field-programmable gate arrays ready for the mainstream?},
  author={Stitt, Greg},
  journal={IEEE Micro},
  volume={31},
  number={6},
  pages={58--63},
  year={2011},
  publisher={IEEE}
}

@inproceedings{capalija2013high,
  title={A high-performance overlay architecture for pipelined execution of data flow graphs},
  author={Capalija, Davor and Abdelrahman, Tarek S},
  booktitle={Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on},
  pages={1--8},
  year={2013},
  organization={IEEE}
}

@inproceedings{canis2011legup,
  title={LegUp: high-level synthesis for FPGA-based processor/accelerator systems},
  author={Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H and Brown, Stephen and Czajkowski, Tomasz},
  booktitle={Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={33--36},
  year={2011},
  organization={ACM}
}

@inproceedings{rashid2014comparing,
  title={Comparing performance, productivity and scalability of the TILT overlay processor to OpenCL HLS},
  author={Rashid, Rafat and Steffan, J Gregory and Betz, Vaughn},
  booktitle={Field-Programmable Technology (FPT), 2014 International Conference on},
  pages={20--27},
  year={2014},
  organization={IEEE}
}

@inproceedings{capalija2014tile,
  title={Tile-based bottom-up compilation of custom mesh-of-functional-units FPGA overlays},
  author={Capalija, Davor and Abdelrahman, Tarek S},
  booktitle={Field Programmable Logic and Applications (FPL), 2014 24th International Conference on},
  pages={1--8},
  year={2014},
  organization={IEEE}
}

@inproceedings{govindaraju2011dynamically,
  title={Dynamically specialized datapaths for energy efficient computing},
  author={Govindaraju, Venkatraman and Ho, Chen-Han and Sankaralingam, Karthikeyan},
  booktitle={High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on},
  pages={503--514},
  year={2011},
  organization={IEEE}
}

@inproceedings{benson2012design,
  title={Design, integration and implementation of the DySER hardware accelerator into OpenSPARC},
  author={Benson, Jesse and Cofell, Ryan and Frericks, Chris and Ho, Chen-Han and Govindaraju, Venkatraman and Nowatzki, Tony and Sankaralingam, Karthikeyan},
  booktitle={High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on},
  pages={1--12},
  year={2012},
  organization={IEEE}
}

@article{allan1995software,
  title={Software pipelining},
  author={Allan, Vicki H and Jones, Reese B and Lee, Randall M and Allan, Stephen J},
  journal={ACM Computing Surveys (CSUR)},
  volume={27},
  number={3},
  pages={367--432},
  year={1995},
  publisher={ACM}
}

@inproceedings{coole2015adjustable,
  title={Adjustable-Cost Overlays for Runtime Compilation},
  author={Coole, James and Stitt, Greg},
  booktitle={Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on},
  pages={21--24},
  year={2015},
  organization={IEEE}
}

@inproceedings{paul2012remorph,
  title={{reMORPH}: a runtime reconfigurable architecture},
  author={Paul, Kolin and Dash, Chinmaya and Moghaddam, Mansureh Shahraki},
  booktitle={DSD'12},
  pages={26--33},
  year={2012}
}

@article{feist2012vivado,
  title={Vivado design suite},
  author={Feist, Tom},
  journal={White Paper},
  volume={5},
  year={2012}
}

@inproceedings{czajkowski2012opencl,
  title={From OpenCL to high-performance hardware on FPGAs},
  author={Czajkowski, Tomasz S and Aydonat, Utku and Denisenko, Dmitry and Freeman, John and Kinsner, Michael and Neto, David and Wong, Jason and Yiannacouras, Peter and Singh, Deshanand P},
  booktitle={Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on},
  pages={531--534},
  year={2012},
  organization={IEEE}
}

@inproceedings{yiannacouras2008vespa,
  title={VESPA: portable, scalable, and flexible FPGA-based vector processors},
  author={Yiannacouras, Peter and Steffan, J Gregory and Rose, Jonathan},
  booktitle={Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems},
  pages={61--70},
  year={2008},
  organization={ACM}
}

@inproceedings{yu2008vector,
  title={Vector processing as a soft-core CPU accelerator},
  author={Yu, Jason and Lemieux, Guy and Eagleston, Christpher},
  booktitle={Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays},
  pages={222--232},
  year={2008},
  organization={ACM}
}

@inproceedings{chou2011vegas,
  title={VEGAS: soft vector processor with scratchpad memory},
  author={Chou, Christopher H and Severance, Aaron and Brant, Alex D and Liu, Zhiduo and Sant, Saurabh and Lemieux, Guy GF},
  booktitle={Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays},
  pages={15--24},
  year={2011},
  organization={ACM}
}

@inproceedings{severance2012venice,
  title={VENICE: A compact vector processor for FPGA applications},
  author={Severance, Aaron and Lemieux, George},
  booktitle={Field-Programmable Technology (FPT), 2012 International Conference on},
  pages={261--268},
  year={2012},
  organization={IEEE}
}

@inproceedings{severance2013embedded,
  title={Embedded supercomputing in {FPGAs} with the {VectorBlox MXP} matrix processor},
  author={Severance, Aaron and Lemieux, Guy GF},
  booktitle={CODES+ISSS'13},
  pages={1--10},
  year={2013},
  organization={IEEE}
}

@article{kozyrakis2003overcoming,
  title={Overcoming the limitations of conventional vector processors},
  author={Kozyrakis, Christos and Patterson, David},
  journal={ACM SIGARCH Computer Architecture News},
  volume={31},
  number={2},
  pages={399--409},
  year={2003}
}

@inproceedings{hartenstein2001coarse,
  title={Coarse grain reconfigurable architecture (embedded tutorial)},
  author={Hartenstein, Reiner},
  booktitle={Proceedings of the 2001 Asia and South Pacific Design Automation Conference},
  pages={564--570},
  year={2001},
  organization={ACM}
}

@inproceedings{hartenstein2001decade,
  title={A decade of reconfigurable computing: a visionary retrospective},
  author={Hartenstein, Reiner},
  booktitle={Proceedings of the conference on Design, automation and test in Europe},
  pages={642--649},
  year={2001},
  organization={IEEE Press}
}

@article{bergmann2013quku,
  title={QUKU: A dual-layer reconfigurable architecture},
  author={Bergmann, Neil W and Shukla, Sunil K and Becker, J{\"u}rgen},
  journal={ACM Transactions on Embedded Computing Systems (TECS)},
  volume={12},
  number={1s},
  pages={63},
  year={2013},
  publisher={ACM}
}

@article{jain2014virtualized,
  title={Virtualized execution and management of hardware tasks on a hybrid {ARM-FPGA} platform},
  author={Jain, Abhishek Kumar and Pham, Khoa Dang and Cui, Jin and Fahmy, Suhaib A and Maskell, Douglas L},
  journal={J. Signal Process. Syst.},
  volume={77},
  number={1-2},
  pages={61--76},
  year={2014},
  publisher={Springer}
}

@inproceedings{shukla2006quku,
  title={QUKU: A coarse grained paradigm for FPGAs},
  author={Shukla, Sunil and Bergmann, Neil W and Becker, J{\"u}rgen},
  booktitle={Dagstuhl Seminar Proceedings},
  year={2006},
  organization={Schloss Dagstuhl-Leibniz-Zentrum f{\"u}r Informatik}
}

@inproceedings{laforest2012octavo,
  title={Octavo: an FPGA-centric processor family},
  author={LaForest, Charles Eric and Steffan, John Gregory},
  booktitle={Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays},
  pages={219--228},
  year={2012},
  organization={ACM}
}

@inproceedings{laforest2013maximizing,
  title={Maximizing speed and density of tiled FPGA overlays via partitioning},
  author={LaForest, Charles Eric and Steffan, J Gregory},
  booktitle={Field-Programmable Technology (FPT), 2013 International Conference on},
  pages={238--245},
  year={2013},
  organization={IEEE}
}

@inproceedings{laforest2014approaching,
  title={Approaching overhead-free execution on FPGA soft-processors},
  author={LaForest, Charles Eric and Anderson, Jason and Steffan, J Gregory},
  booktitle={Field-Programmable Technology (FPT), 2014 International Conference on},
  pages={99--106},
  year={2014},
  organization={IEEE}
}

@article{laforest2017microarchitectural,
  title={Microarchitectural Comparison of the {MXP} and {Octavo} Soft-Processor {FPGA} Overlays},
  author={Laforest, Charles Eric and Anderson, Jason H},
  journal={ACM TRETS},
  volume={10},
  number={3},
  pages={19},
  year={2017},
  publisher={ACM}
}

@inproceedings{cheah2012idea,
  title={{iDEA: A DSP} block based {FPGA} soft processor},
  author={Cheah, Hui Yan and Fahmy, Suhaib A and Maskell, Douglas L},
  booktitle={FPT'12},
  pages={151--158},
  year={2012}
}

@article{cheah2014idea,
  title={The iDEA DSP Block-Based Soft Processor for FPGAs},
  author={Cheah, Hui Yan and Brosser, Fredrik and Fahmy, Suhaib A and Maskell, Douglas L},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={7},
  number={3},
  pages={19},
  year={2014},
  publisher={ACM}
}

@inproceedings{hui2015data,
  title={On Data Forwarding in Deeply Pipelined Soft Processors},
  author={Hui Yan, Cheah and Fahmy, Suhaib and Kapre, Nachiket},
  booktitle={Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={181--189},
  year={2015},
  organization={ACM}
}

@mastersthesis{rashid2015dual,
  title={A Dual-Engine Fetch/Compute Overlay Processor for FPGAs},
  author={Rashid, Rafat},
  year={2015},
  school={University of Toronto}
}

@inproceedings{kozyrakis2002vector,
  title={Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks},
  author={Kozyrakis, Christoforos and Patterson, David},
  booktitle={Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture},
  pages={283--293},
  year={2002},
  organization={IEEE Computer Society Press}
}

@inproceedings{yiannacouras2009fine,
  title={Fine-grain performance scaling of soft vector processors},
  author={Yiannacouras, Peter and Steffan, J Gregory and Rose, Jonathan},
  booktitle={Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems},
  pages={97--106},
  year={2009},
  organization={ACM}
}

@article{yu2009vector,
  title={Vector processing as a soft processor accelerator},
  author={Yu, Jason and Eagleston, Christopher and Chou, Christopher Han-Yu and Perreault, Maxime and Lemieux, Guy},
  journal={ACM Transactions on Reconfigurable Technology and Systems (TRETS)},
  volume={2},
  number={2},
  pages={12},
  year={2009},
  publisher={ACM}
}

@inproceedings{severance2014soft,
  title={Soft vector processors with streaming pipelines},
  author={Severance, Aaron and Edwards, Joe and Omidian, Hossein and Lemieux, Guy},
  booktitle={Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays},
  pages={117--126},
  year={2014},
  organization={ACM}
}

@article{butts2007synchronization,
  title={Synchronization through communication in a massively parallel processor array},
  author={Butts, Mike},
  journal={Micro, IEEE},
  volume={27},
  number={5},
  pages={32--40},
  year={2007},
  publisher={IEEE}
}

@inproceedings{liu2013soft,
  title={A soft coarse-grained reconfigurable array based high-level synthesis methodology: Promoting design productivity and exploring extreme {FPGA} frequency},
  author={Liu, Cheng and Yu, Colin Lin and So, Hayden Kwok-Hay},
  booktitle={FCCM'13},
  pages={228--228},
  year={2013}
}


@phdthesis{brant2013coarse,
  title={Coarse and fine grain programmable overlay architectures for FPGAs},
  author={Brant, Alexander Dunlop},
  year={2013},
  school={University of British Columbia}
}

@inproceedings{liu2015quickdough,
  title={{QuickDough}: a rapid {FPGA} loop accelerator design framework using soft {CGRA} overlay},
  author={Liu, Cheng and Ng, Ho-Cheung and So, Hayden Kwok-Hay},
  booktitle={FPT'15},
  pages={56--63},
  year={2015}
}

@inproceedings{kapre2006packet,
  title={Packet switched vs. time multiplexed FPGA overlay networks},
  author={Kapre, Nachiket and Mehta, Nikil and Delorimier, Michael and Rubin, Raphael and Barnor, Henry and Wilson, Michael J and Wrighton, Michael and Dehon, Andr{\'e}},
  booktitle={Field-Programmable Custom Computing Machines, 2006. FCCM'06. 14th Annual IEEE Symposium on},
  pages={205--216},
  year={2006},
  organization={IEEE}
}

@inproceedings{hilton2006pnoc,
  title={PNoC: a flexible circuit-switched NoC for FPGA-based systems},
  author={Hilton, Clint and Nelson, Brent},
  booktitle={Computers and Digital Techniques, IEE Proceedings-},
  volume={153},
  number={3},
  pages={181--188},
  year={2006},
  organization={IET}
}

@inproceedings{coole2010intermediate,
  title={Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing},
  author={Coole, James and Stitt, Greg},
  booktitle={CODES+ISSS'10},
  pages={13--22},
  year={2010}
}

@inproceedings{jain2015efficient,
  title={Efficient overlay architecture based on {DSP} blocks},
  author={Jain, Abhishek Kumar and Fahmy, Suhaib A and Maskell, Douglas L},
  booktitle={FCCM'15},
  pages={25--28},
  year={2015}
}

@inproceedings{jain2016throughput,
  title={Throughput oriented FPGA overlays using DSP blocks},
  author={Jain, Abhishek Kumar and Maskell, Douglas L and Fahmy, Suhaib A},
  booktitle={2016 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={1628--1633},
  year={2016},
  organization={IEEE}
}

@inproceedings{jain2016deco,
  title={DeCO: A {DSP} block based {FPGA} accelerator overlay with low overhead interconnect},
  author={Jain, Abhishek Kumar and Li, Xiangwei and Singhai, Pranjul and Maskell, Douglas L and Fahmy, Suhaib A},
  booktitle={FCCM'16},
  pages={1--8},
  year={2016}
}

@inproceedings{capalija2011towards,
  title={Towards synthesis-free {JIT} compilation to commodity {FPGAs}},
  author={Capalija, Davor and Abdelrahman, Tarek S},
  booktitle={FCCM'11},
  pages={202--205},
  year={2011}
}

@inproceedings{yiannacouras2005microarchitecture,
  title={The microarchitecture of FPGA-based soft processors},
  author={Yiannacouras, Peter and Rose, Jonathan and Steffan, J Gregory},
  booktitle={Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems},
  pages={202--212},
  year={2005},
  organization={ACM}
}

@inproceedings{yiannacouras2006application,
  title={Application-specific customization of soft processor microarchitecture},
  author={Yiannacouras, Peter and Steffan, J Gregory and Rose, Jonathan},
  booktitle={Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays},
  pages={201--210},
  year={2006},
  organization={ACM}
}

@inproceedings{dimond2005custard,
  title={CUSTARD-a customisable threaded FPGA soft processor and tools},
  author={Dimond, Robert and Mencer, Oskar and Luk, Wayne},
  booktitle={Field Programmable Logic and Applications, 2005. International Conference on},
  pages={1--6},
  year={2005},
  organization={IEEE}
}

@inproceedings{dimond2006application,
  title={Application-specific customisation of multi-threaded soft processors},
  author={Dimond, R and Mencer, O and Luk, W},
  booktitle={Computers and Digital Techniques, IEE Proceedings-},
  volume={153},
  number={3},
  pages={173--180},
  year={2006},
  organization={IET}
}

@incollection{mei2003adres,
  title={{ADRES}: An architecture with tightly coupled {VLIW} processor and coarse-grained reconfigurable matrix},
  author={Mei, Bingfeng and Vernalde, Serge and Verkest, Diederik and De Man, Hugo and Lauwereins, Rudy},
  booktitle={FPL'03},
  pages={61--70},
  year={2003}
}

@inproceedings{mei2005mapping,
  title={Mapping an H. 264/AVC decoder onto the ADRES reconfigurable architecture},
  author={Mei, Bingfeng and Veredas, F-J and Masschelein, Bart},
  booktitle={International Conference on Field Programmable Logic and Applications, 2005.},
  pages={622--625},
  year={2005},
  organization={IEEE}
}

@incollection{bouwens2007architectural,
  title={Architectural exploration of the ADRES coarse-grained reconfigurable array},
  author={Bouwens, Frank and Berekovic, Mladen and Kanstein, Andreas and Gaydadjiev, Georgi},
  booktitle={Reconfigurable Computing: Architectures, Tools and Applications},
  pages={1--13},
  year={2007},
  publisher={Springer}
}

@inproceedings{mei2002dresc,
  title={DRESC: A retargetable compiler for coarse-grained reconfigurable architectures},
  author={Mei, Bingfeng and Vernalde, Serge and Verkest, Diederik and De Man, Hugo and Lauwereins, Rudy},
  booktitle={Field-Programmable Technology, 2002.(FPT). Proceedings. 2002 IEEE International Conference on},
  pages={166--173},
  year={2002},
  organization={IEEE}
}

@incollection{bouwens2008architecture,
  title={Architecture enhancements for the ADRES coarse-grained reconfigurable array},
  author={Bouwens, Frank and Berekovic, Mladen and De Sutter, Bjorn and Gaydadjiev, Georgi},
  booktitle={High Performance Embedded Architectures and Compilers},
  pages={66--81},
  year={2008},
  publisher={Springer}
}

@inproceedings{liang2008smartcell,
  title={SmartCell: A power-efficient reconfigurable architecture for data streaming applications},
  author={Liang, Cao and Huang, Xinming},
  booktitle={Signal Processing Systems, 2008. SiPS 2008. IEEE Workshop on},
  pages={257--262},
  year={2008},
  organization={IEEE}
}

@article{liang2009smartcell,
  title={SmartCell: An energy efficient coarse-grained reconfigurable architecture for stream-based applications},
  author={Liang, Cao and Huang, Xinming and Rupp, Markus},
  journal={EURASIP Journal on Embedded Systems},
  volume={2009},
  pages={27},
  year={2009}
}

@article{heysters2004energy,
  title={Energy-efficiency of the MONTIUM reconfigurable tile processor},
  author={Heysters, Paul M and Smit, Gerard JM and Molenkamp, Egbert},
  year={2004},
  publisher={CSREA Press}
}

@inproceedings{cronquist1999architecture,
  title={Architecture design of reconfigurable pipelined datapaths},
  author={Cronquist, Darren C and Fisher, Chris and Figueroa, Miguel and Franklin, Paul and Ebeling, Carl},
  booktitle={Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on},
  pages={23--40},
  year={1999},
  organization={IEEE}
}

@inproceedings{park2009cgra,
  title={CGRA express: accelerating execution using dynamic operation fusion},
  author={Park, Yongjun and Park, Hyunchul and Mahlke, Scott},
  booktitle={Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems},
  pages={271--280},
  year={2009},
  organization={ACM}
}

@inproceedings{ansaloni2008design,
  title={Design and architectural exploration of expression-grained reconfigurable arrays},
  author={Ansaloni, Giovanni and Bonzini, Paolo and Pozzi, Laura},
  booktitle={Application Specific Processors, 2008. SASP 2008. Symposium on},
  pages={26--33},
  year={2008},
  organization={IEEE}
}

@article{ansaloni2011egra,
  title={EGRA: A coarse grained reconfigurable architectural template},
  author={Ansaloni, Giovanni and Bonzini, Paolo and Pozzi, Laura},
  journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  volume={19},
  number={6},
  pages={1062--1074},
  year={2011},
  publisher={IEEE}
}

@article{binipolynomial,
  title={Polynomial test suite, 1996},
  author={Bini, D and Mourrain, B},
  journal={See http://www-sop. inria. fr/saga/POL}
}

@inproceedings{cong2014fully,
  title={A Fully Pipelined and Dynamically Composable Architecture of {CGRA}},
  author={Cong, Jason and Huang, Hui and Ma, Chiyuan and Xiao, Bingjun and Zhou, Peipei},
  booktitle={FCCM'14},
  pages={9--16},
  year={2014}
}

@article{martin2009high,
  title={High-level synthesis: Past, present, and future},
  author={Martin, Grant and Smith, Gary},
  journal={IEEE Design \& Test of Computers},
  number={4},
  pages={18--25},
  year={2009},
  publisher={IEEE}
}

@phdthesis{severance2015broadening,
  title={Broadening the Applicability of FPGA-based Soft Vector Processors},
  author={Severance, Aaron},
  year={2015},
  school={The University of British Columbia (Vancouver}
}

@inproceedings{frangieh2010patis,
  title={PATIS: using partial configuration to improve static FPGA design productivity},
  author={Frangieh, Tannous and Chandrasekharan, Athira and Rajagopalan, Sureshwar and Iskander, Yousef and Craven, Stephen and Patterson, Cameron},
  booktitle={Parallel \& Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on},
  pages={1--8},
  year={2010},
  organization={IEEE}
}

@inproceedings{lavin2011hmflow,
  title={HMFlow: accelerating FPGA compilation with hard macros for rapid prototyping},
  author={Lavin, Christopher and Padilla, Marc and Lamprecht, Jaren and Lundrigan, Philip and Nelson, Brent and Hutchings, Brad},
  booktitle={Field-Programmable Custom Computing Machines (FCCM), 2011 IEEE 19th Annual International Symposium on},
  pages={117--124},
  year={2011},
  organization={IEEE}
}

@inproceedings{brant2012zuma,
  title={ZUMA: An open FPGA overlay architecture},
  author={Brant, Alexander and Lemieux, Guy GF},
  booktitle={Field-Programmable Custom Computing Machines (FCCM), 2012 IEEE 20th Annual International Symposium on},
  pages={93--96},
  year={2012},
  organization={IEEE}
}

@inproceedings{heyse2013efficient,
  title={Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAs},
  author={Heyse, Karel and Davidson, Timothy N and Vansteenkiste, Elias and Bruneel, Karel and Stroobandt, Dirk},
  booktitle={Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on},
  pages={1--8},
  year={2013},
  organization={IEEE}
}

@inproceedings{kapre2015hoplite,
  title={Hoplite: Building austere overlay {NoCs} for {FPGAs}},
  author={Kapre, Nachiket and Gray, Jan},
  booktitle={FPL'15},
  pages={1--8},
  year={2015}
}

@inproceedings{ovtcharov2013tilt,
  title={{TILT}: a multithreaded {VLIW} soft processor family},
  author={Ovtcharov, Kalin and Tili, Ilian and Steffan, J Gregory},
  booktitle={FPL'13},
  pages={1--4},
  year={2013}
}

@article{ebeling1996rapid,
  title={RaPiDâ€”a configurable computing architecture for compute-intensive applications},
  author={Ebeling, Carl and Cronquist, Darren C and Franklin, Paul and Fisher, Chris},
  journal={University of Washington Department of Computer Science \& Engineering Tech Report TR-96-11-03},
  year={1996}
}

@inproceedings{singh1998morphosys,
  title={MorphoSys: A reconfigurable architecture for multimedia applications},
  author={Singh, Hartej and Lee, Ming-Hau and Lu, Guangming and Kurdahi, Fadi J and Bagherzadeh, Nader and others},
  booktitle={Integrated Circuit Design, 1998. Proceedings. XI Brazilian Symposium on},
  pages={134--139},
  year={1998},
  organization={IEEE}
}

@inproceedings{heysters2003mapping,
  title={Mapping of DSP algorithms on the MONTIUM architecture},
  author={Heysters, Paul M and Smit, Gerard JM},
  booktitle={Parallel and Distributed Processing Symposium, 2003. Proceedings. International},
  pages={6--pp},
  year={2003},
  organization={IEEE}
}

@inproceedings{lanuzza2007mora,
  title={MORA: A new coarse-grain reconfigurable array for high throughput multimedia processing},
  author={Lanuzza, Marco and Perri, Stefania and Corsonello, Pasquale},
  booktitle={International Workshop on Embedded Computer Systems},
  pages={159--168},
  year={2007},
  organization={Springer}
}

@inproceedings{campi2009rtl,
  title={RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip},
  author={Campi, Fabio and K{\"o}nig, Ralf and Dreschmann, Michael and Neukirchner, Moritz and Picard, Damien and J{\"u}ttner, Michael and Sch{\"u}ler, Eberhard and Deledda, Antonio and Rossi, Davide and Pasini, Alberto and others},
  booktitle={System-on-Chip, 2009. SOC 2009. International Symposium on},
  pages={110--113},
  year={2009},
  organization={IEEE}
}

@inproceedings{gray2016grvi,
	title={GRVI phalanx: A massively parallel {RISC-V FPGA} accelerator accelerator},
	author={Gray, Jan},
	booktitle={FCCM'16},
	pages={17--20},
	year={2016}
}

@article{gray2016grvi1,
  title={GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator},
  author={Gray, Jan},
  journal={arXiv preprint arXiv:1606.01037},
  year={2016}
}

@inproceedings{kapre2015graphmmu,
  title={GraphMMU: Memory Management Unit for Sparse Graph Accelerators},
  author={Kapre, Nachiket and Jianglei, Han and Bean, Andrew and Moorthy, Pradeep and others},
  booktitle={Parallel and Distributed Processing Symposium Workshop (IPDPSW), 2015 IEEE International},
  pages={113--120},
  year={2015},
  organization={IEEE}
}
 
 @ELECTRONIC{dsp2014,
  author = {Xilinx Ltd.},
  title = {{7 Series DSP48E1 Slice User Guide}},
  url = {www.xilinx.com}
}

@article{li2016area1,
  title={Blinded for peer review},
  author={}
}

@article{li2016area,
  title={An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units},
  author={Li, Xiangwei and Jain, Abhishek and Maskell, Douglas and Fahmy, Suhaib A},
  journal={arXiv preprint arXiv:1606.06460},
  year={2016}
}

@inproceedings{al2016fgpu,
  title={Fgpu: An simt-architecture for fpgas},
  author={Al Kadi, Muhammed and Janssen, Benedikt and Huebner, Michael},
  booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={254--263},
  year={2016},
  organization={ACM}
}

@inproceedings{al2012guppy,
  title={Guppy: A GPU-like soft-core processor},
  author={Al-Dujaili, Abdullah and Deragisch, Florian and Hagiescu, Andrei and Wong, Weng-Fai},
  booktitle={Field-Programmable Technology (FPT), 2012 International Conference on},
  pages={57--60},
  year={2012},
  organization={IEEE}
}

@misc{nios2009processor,
  title={Nios {II} Processor Reference Handbook},
  author={{Altera Corp.}},
  year={2009}
}

@article{oliver2005reconfigurable,
  title={Reconfigurable architectures for bio-sequence database scanning on {FPGAs}},
  author={Oliver, Timothy F and Schmidt, Bertil and Maskell, Douglas L},
  journal={IEEE Trans. Circuits Syst. II, Exp. Briefs},
  volume={52},
  number={12},
  pages={851--855},
  year={2005},
  publisher={IEEE}
}

@article{rau1992register,
  title={Register allocation for software pipelined loops},
  author={Rau, B Ramakrishna and Lee, Meng and Tirumalai, Parthasarathy P and Schlansker, Michael S},
  journal={ACM SIGPLAN Notices},
  volume={27},
  number={7},
  pages={283--299},
  year={1992},
  publisher={ACM}
}

@article{saqib2015pipelined,
  title={Pipelined decision tree classification accelerator implementation in {FPGA} ({DT-CAIF})},
  author={Saqib, Fareena and Dutta, Aindrik and Plusquellic, Jim and Ortiz, Philip and Pattichis, Marios S},
  journal={IEEE Trans. Comput},
  volume={64},
  number={1},
  pages={280--285},
  year={2015},
  publisher={IEEE}
}

@inproceedings{rau1994iterative,
  title={Iterative modulo scheduling: An algorithm for software pipelining loops},
  author={Rau, B Ramakrishna},
  booktitle={MICRO'94},
  pages={63--74},
  year={1994}
}

@inproceedings{kavvadias2013hardware,
  title={Hardware design space exploration using {HercuLeS HLS}},
  author={Kavvadias, Nikolaos and Masselos, Kostas},
  booktitle={PCI'13},
  pages={195--202},
  year={2013}
}