// Seed: 123869870
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri0 id_2
);
  logic id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd54
) (
    output uwire id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor _id_4,
    output uwire id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri1 id_8
);
  wire  id_10;
  wire  id_11;
  logic id_12;
  logic id_13;
  ;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_3
  );
  assign id_13[id_4] = 1;
endmodule
