initSidebarItems({"struct":[["Uartcr","Control Register, UARTCR"],["Uartdmacr","DMA Control Register, UARTDMACR"],["Uartdr","Data Register, UARTDR"],["Uartfbrd","Fractional Baud Rate Register, UARTFBRD"],["Uartfr","Flag Register, UARTFR"],["Uartibrd","Integer Baud Rate Register, UARTIBRD"],["Uarticr","Interrupt Clear Register, UARTICR"],["Uartifls","Interrupt FIFO Level Select Register, UARTIFLS"],["Uartilpr","IrDA Low-Power Counter Register, UARTILPR"],["Uartimsc","Interrupt Mask Set/Clear Register, UARTIMSC"],["UartlcrH","Line Control Register, UARTLCR_H"],["Uartmis","Masked Interrupt Status Register, UARTMIS"],["Uartpcellid0","UARTPCellID0 Register"],["Uartpcellid1","UARTPCellID1 Register"],["Uartpcellid2","UARTPCellID2 Register"],["Uartpcellid3","UARTPCellID3 Register"],["Uartperiphid0","UARTPeriphID0 Register"],["Uartperiphid1","UARTPeriphID1 Register"],["Uartperiphid2","UARTPeriphID2 Register"],["Uartperiphid3","UARTPeriphID3 Register"],["Uartris","Raw Interrupt Status Register, UARTRIS"],["Uartrsr","Receive Status Register/Error Clear Register, UARTRSR/UARTECR"]]});