Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02fa045b48c6445fb62a2ab02205fd21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fft_tb_behav xil_defaultlib.fft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/SSD Dados/Documents/Vivado/trabalho_afinador/simulation/load_mem.sv" Line 1. Module load_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SSD Dados/Documents/Vivado/trabalho_afinador/sources/memory.sv" Line 2. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SSD Dados/Documents/Vivado/trabalho_afinador/sources/fft.sv" Line 2. Module fft doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SSD Dados/Documents/Vivado/trabalho_afinador/sources/find_freq.sv" Line 1. Module find_freq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.load_mem
WARNING: [XSIM 43-3373] "D:/SSD Dados/Documents/Vivado/trabalho_afinador/simulation/load_mem.sv" Line 32. System function $fgets is used as system task. This system function should have a LHS e.g. x=$fgets().
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=204...
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.fft
Compiling module xil_defaultlib.find_freq
Compiling module xil_defaultlib.fft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_tb_behav
