// Seed: 1805654677
module module_0 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    output wire id_6,
    output tri0 id_7
);
  parameter id_9 = 1;
  logic id_10;
  initial begin : LABEL_0
    $unsigned(75);
    ;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd66
) (
    output uwire id_0
    , id_15,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3,
    input tri _id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wire id_13
);
  logic [-1  |  1 'd0 : id_4] id_16, id_17;
  wire id_18, id_19;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_3,
      id_2,
      id_13,
      id_13,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire id_20;
endmodule
