;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit InsMem : 
  module InsMem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip wrAdder : UInt<10>, rData : UInt<32>}
    
    cmem mem : UInt<32>[1024] @[InsMem.scala 12:22]
    infer mport _T_11 = mem[io.wrAdder], clock @[InsMem.scala 13:24]
    io.rData <= _T_11 @[InsMem.scala 13:18]
    
