# Reading D:/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do SingleCycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:33 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 11:28:33 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:33 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:28:33 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:34 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:28:34 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:34 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 11:28:34 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/instructionMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:34 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/instructionMemory.v 
# -- Compiling module instructionMemory
# 
# Top level modules:
# 	instructionMemory
# End time: 11:28:34 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:34 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dataMemory.v 
# -- Compiling module dataMemory
# 
# Top level modules:
# 	dataMemory
# End time: 11:28:34 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/opcodes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:34 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/opcodes.v 
# ** Error: D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/opcodes.v(9): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.
# End time: 11:28:34 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modelsim/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./SingleCycle_run_msim_rtl_verilog.do line 14
# D:/modelsim/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecyc..."
# Load canceled
