

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_85_1'
================================================================
* Date:           Tue May 20 21:00:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      834|      834|  8.340 us|  8.340 us|  352|  352|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_1  |      832|      832|       545|         32|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 545


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 545
* Pipeline : 1
  Pipeline-0 : II = 32, D = 545, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.17>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 548 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln45"   --->   Operation 549 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%hidden_pos_load_29_cast278_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_29_cast278"   --->   Operation 550 'read' 'hidden_pos_load_29_cast278_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%hidden_pos_load_28_cast277_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_28_cast277"   --->   Operation 551 'read' 'hidden_pos_load_28_cast277_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%hidden_pos_load_27_cast276_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_27_cast276"   --->   Operation 552 'read' 'hidden_pos_load_27_cast276_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%hidden_pos_load_26_cast275_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_26_cast275"   --->   Operation 553 'read' 'hidden_pos_load_26_cast275_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%hidden_pos_load_25_cast274_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_25_cast274"   --->   Operation 554 'read' 'hidden_pos_load_25_cast274_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%hidden_pos_load_24_cast273_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_24_cast273"   --->   Operation 555 'read' 'hidden_pos_load_24_cast273_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%hidden_pos_load_23_cast272_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_23_cast272"   --->   Operation 556 'read' 'hidden_pos_load_23_cast272_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%hidden_pos_load_22_cast271_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_22_cast271"   --->   Operation 557 'read' 'hidden_pos_load_22_cast271_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%hidden_pos_load_21_cast270_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_21_cast270"   --->   Operation 558 'read' 'hidden_pos_load_21_cast270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%hidden_pos_load_20_cast269_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_20_cast269"   --->   Operation 559 'read' 'hidden_pos_load_20_cast269_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%hidden_pos_load_19_cast268_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_19_cast268"   --->   Operation 560 'read' 'hidden_pos_load_19_cast268_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%hidden_pos_load_18_cast267_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_18_cast267"   --->   Operation 561 'read' 'hidden_pos_load_18_cast267_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%hidden_pos_load_17_cast266_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_17_cast266"   --->   Operation 562 'read' 'hidden_pos_load_17_cast266_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%hidden_pos_load_16_cast265_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_16_cast265"   --->   Operation 563 'read' 'hidden_pos_load_16_cast265_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%hidden_pos_load_15_cast264_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_15_cast264"   --->   Operation 564 'read' 'hidden_pos_load_15_cast264_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%hidden_pos_load_14_cast263_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_14_cast263"   --->   Operation 565 'read' 'hidden_pos_load_14_cast263_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%hidden_pos_load_13_cast262_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_13_cast262"   --->   Operation 566 'read' 'hidden_pos_load_13_cast262_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%hidden_pos_load_12_cast261_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_12_cast261"   --->   Operation 567 'read' 'hidden_pos_load_12_cast261_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%hidden_pos_load_11_cast260_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_11_cast260"   --->   Operation 568 'read' 'hidden_pos_load_11_cast260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%hidden_pos_load_10_cast259_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_10_cast259"   --->   Operation 569 'read' 'hidden_pos_load_10_cast259_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%hidden_pos_load_9_cast258_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_9_cast258"   --->   Operation 570 'read' 'hidden_pos_load_9_cast258_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%hidden_pos_load_8_cast257_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_8_cast257"   --->   Operation 571 'read' 'hidden_pos_load_8_cast257_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%hidden_pos_load_7_cast256_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_7_cast256"   --->   Operation 572 'read' 'hidden_pos_load_7_cast256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%hidden_pos_load_6_cast255_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_6_cast255"   --->   Operation 573 'read' 'hidden_pos_load_6_cast255_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%hidden_pos_load_5_cast254_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_5_cast254"   --->   Operation 574 'read' 'hidden_pos_load_5_cast254_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%hidden_pos_load_4_cast253_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_4_cast253"   --->   Operation 575 'read' 'hidden_pos_load_4_cast253_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%hidden_pos_load_3_cast252_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_3_cast252"   --->   Operation 576 'read' 'hidden_pos_load_3_cast252_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%hidden_pos_load_2_cast251_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_2_cast251"   --->   Operation 577 'read' 'hidden_pos_load_2_cast251_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%hidden_pos_load_1_cast250_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_1_cast250"   --->   Operation 578 'read' 'hidden_pos_load_1_cast250_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%hidden_pos_load_cast249_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_pos_load_cast249"   --->   Operation 579 'read' 'hidden_pos_load_cast249_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%hidden_load_cast248_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_load_cast248"   --->   Operation 580 'read' 'hidden_load_cast248_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%W2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2"   --->   Operation 581 'read' 'W2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i2 %sext_ln45_read"   --->   Operation 582 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%hidden_pos_load_29_cast278_cast = sext i2 %hidden_pos_load_29_cast278_read"   --->   Operation 583 'sext' 'hidden_pos_load_29_cast278_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%hidden_pos_load_28_cast277_cast = sext i2 %hidden_pos_load_28_cast277_read"   --->   Operation 584 'sext' 'hidden_pos_load_28_cast277_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%hidden_pos_load_27_cast276_cast = sext i2 %hidden_pos_load_27_cast276_read"   --->   Operation 585 'sext' 'hidden_pos_load_27_cast276_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%hidden_pos_load_26_cast275_cast = sext i2 %hidden_pos_load_26_cast275_read"   --->   Operation 586 'sext' 'hidden_pos_load_26_cast275_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%hidden_pos_load_25_cast274_cast = sext i2 %hidden_pos_load_25_cast274_read"   --->   Operation 587 'sext' 'hidden_pos_load_25_cast274_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%hidden_pos_load_24_cast273_cast = sext i2 %hidden_pos_load_24_cast273_read"   --->   Operation 588 'sext' 'hidden_pos_load_24_cast273_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%hidden_pos_load_23_cast272_cast = sext i2 %hidden_pos_load_23_cast272_read"   --->   Operation 589 'sext' 'hidden_pos_load_23_cast272_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%hidden_pos_load_22_cast271_cast = sext i2 %hidden_pos_load_22_cast271_read"   --->   Operation 590 'sext' 'hidden_pos_load_22_cast271_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%hidden_pos_load_21_cast270_cast = sext i2 %hidden_pos_load_21_cast270_read"   --->   Operation 591 'sext' 'hidden_pos_load_21_cast270_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%hidden_pos_load_20_cast269_cast = sext i2 %hidden_pos_load_20_cast269_read"   --->   Operation 592 'sext' 'hidden_pos_load_20_cast269_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%hidden_pos_load_19_cast268_cast = sext i2 %hidden_pos_load_19_cast268_read"   --->   Operation 593 'sext' 'hidden_pos_load_19_cast268_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%hidden_pos_load_18_cast267_cast = sext i2 %hidden_pos_load_18_cast267_read"   --->   Operation 594 'sext' 'hidden_pos_load_18_cast267_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%hidden_pos_load_17_cast266_cast = sext i2 %hidden_pos_load_17_cast266_read"   --->   Operation 595 'sext' 'hidden_pos_load_17_cast266_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%hidden_pos_load_16_cast265_cast = sext i2 %hidden_pos_load_16_cast265_read"   --->   Operation 596 'sext' 'hidden_pos_load_16_cast265_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%hidden_pos_load_15_cast264_cast = sext i2 %hidden_pos_load_15_cast264_read"   --->   Operation 597 'sext' 'hidden_pos_load_15_cast264_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%hidden_pos_load_14_cast263_cast = sext i2 %hidden_pos_load_14_cast263_read"   --->   Operation 598 'sext' 'hidden_pos_load_14_cast263_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%hidden_pos_load_13_cast262_cast = sext i2 %hidden_pos_load_13_cast262_read"   --->   Operation 599 'sext' 'hidden_pos_load_13_cast262_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%hidden_pos_load_12_cast261_cast = sext i2 %hidden_pos_load_12_cast261_read"   --->   Operation 600 'sext' 'hidden_pos_load_12_cast261_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%hidden_pos_load_11_cast260_cast = sext i2 %hidden_pos_load_11_cast260_read"   --->   Operation 601 'sext' 'hidden_pos_load_11_cast260_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%hidden_pos_load_10_cast259_cast = sext i2 %hidden_pos_load_10_cast259_read"   --->   Operation 602 'sext' 'hidden_pos_load_10_cast259_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%hidden_pos_load_9_cast258_cast = sext i2 %hidden_pos_load_9_cast258_read"   --->   Operation 603 'sext' 'hidden_pos_load_9_cast258_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%hidden_pos_load_8_cast257_cast = sext i2 %hidden_pos_load_8_cast257_read"   --->   Operation 604 'sext' 'hidden_pos_load_8_cast257_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%hidden_pos_load_7_cast256_cast = sext i2 %hidden_pos_load_7_cast256_read"   --->   Operation 605 'sext' 'hidden_pos_load_7_cast256_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%hidden_pos_load_6_cast255_cast = sext i2 %hidden_pos_load_6_cast255_read"   --->   Operation 606 'sext' 'hidden_pos_load_6_cast255_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%hidden_pos_load_5_cast254_cast = sext i2 %hidden_pos_load_5_cast254_read"   --->   Operation 607 'sext' 'hidden_pos_load_5_cast254_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%hidden_pos_load_4_cast253_cast = sext i2 %hidden_pos_load_4_cast253_read"   --->   Operation 608 'sext' 'hidden_pos_load_4_cast253_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%hidden_pos_load_3_cast252_cast = sext i2 %hidden_pos_load_3_cast252_read"   --->   Operation 609 'sext' 'hidden_pos_load_3_cast252_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%hidden_pos_load_2_cast251_cast = sext i2 %hidden_pos_load_2_cast251_read"   --->   Operation 610 'sext' 'hidden_pos_load_2_cast251_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%hidden_pos_load_1_cast250_cast = sext i2 %hidden_pos_load_1_cast250_read"   --->   Operation 611 'sext' 'hidden_pos_load_1_cast250_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%hidden_pos_load_cast249_cast = sext i2 %hidden_pos_load_cast249_read"   --->   Operation 612 'sext' 'hidden_pos_load_cast249_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%hidden_load_cast248_cast = sext i2 %hidden_load_cast248_read"   --->   Operation 613 'sext' 'hidden_load_cast248_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 614 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (1.61ns)   --->   "%store_ln85 = store i4 0, i4 %k" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 615 'store' 'store_ln85' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i181"   --->   Operation 616 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 617 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %WEIGHTS"   --->   Operation 618 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (1.77ns)   --->   "%icmp_ln85 = icmp_eq  i4 %k_1, i4 10" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 619 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (1.77ns)   --->   "%add_ln85 = add i4 %k_1, i4 1" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 620 'add' 'add_ln85' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.body.i181.split, void %_Z12updateOutputPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_PA32_S2_.exit.exitStub" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 621 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i4 %k_1" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 622 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%out_pos_addr = getelementptr i2 %out_pos, i64 0, i64 %zext_ln85" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 623 'getelementptr' 'out_pos_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 624 [2/2] (2.15ns)   --->   "%out_pos_load = load i4 %out_pos_addr" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 624 'load' 'out_pos_load' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%out_neg_addr = getelementptr i2 %out_neg, i64 0, i64 %zext_ln85" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 625 'getelementptr' 'out_neg_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 626 [2/2] (2.15ns)   --->   "%out_neg_load = load i4 %out_neg_addr" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 626 'load' 'out_neg_load' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %k_1, i5 0" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 627 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %shl_ln1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 628 'zext' 'zext_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (3.56ns)   --->   "%add_ln88 = add i64 %zext_ln88, i64 %W2_read" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 629 'add' 'add_ln88' <Predicate = (!icmp_ln85)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (1.61ns)   --->   "%store_ln85 = store i4 %add_ln85, i4 %k" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 630 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 631 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_pos_load = load i4 %out_pos_addr" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 631 'load' 'out_pos_load' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i2 %out_pos_load" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 632 'sext' 'sext_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 633 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_neg_load = load i4 %out_neg_addr" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 633 'load' 'out_neg_load' <Predicate = (!icmp_ln85)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i2 %out_neg_load" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 634 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (1.58ns)   --->   "%delta = sub i3 %sext_ln86, i3 %sext_ln86_1" [../src/forward_fw.cpp:86->../src/forward_fw.cpp:137]   --->   Operation 635 'sub' 'delta' <Predicate = (!icmp_ln85)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %add_ln88" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 636 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 637 [8/8] (7.30ns)   --->   "%WEIGHTS_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 637 'readreq' 'WEIGHTS_load_64_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 638 [7/8] (7.30ns)   --->   "%WEIGHTS_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 638 'readreq' 'WEIGHTS_load_64_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 639 [6/8] (7.30ns)   --->   "%WEIGHTS_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 639 'readreq' 'WEIGHTS_load_64_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 640 [5/8] (7.30ns)   --->   "%WEIGHTS_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 640 'readreq' 'WEIGHTS_load_64_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 641 [4/8] (7.30ns)   --->   "%WEIGHTS_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 641 'readreq' 'WEIGHTS_load_64_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 642 [3/8] (7.30ns)   --->   "%WEIGHTS_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 642 'readreq' 'WEIGHTS_load_64_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 643 [2/8] (7.30ns)   --->   "%WEIGHTS_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 643 'readreq' 'WEIGHTS_load_64_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 644 [1/8] (7.30ns)   --->   "%WEIGHTS_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 644 'readreq' 'WEIGHTS_load_64_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i3 %delta" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 645 'sext' 'sext_ln89_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_9 : Operation 646 [3/3] (1.45ns) (grouped into DSP with root node w_new)   --->   "%mul_ln89 = mul i5 %sext_ln89_1, i5 %hidden_load_cast248_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 646 'mul' 'mul_ln89' <Predicate = (!icmp_ln85)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 647 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 647 'read' 'WEIGHTS_addr_read' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 648 [2/3] (1.45ns) (grouped into DSP with root node w_new)   --->   "%mul_ln89 = mul i5 %sext_ln89_1, i5 %hidden_load_cast248_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 648 'mul' 'mul_ln89' <Predicate = (!icmp_ln85)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i8 %WEIGHTS_addr_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 649 'sext' 'sext_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_11 : Operation 650 [1/3] (0.00ns) (grouped into DSP with root node w_new)   --->   "%mul_ln89 = mul i5 %sext_ln89_1, i5 %hidden_load_cast248_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 650 'mul' 'mul_ln89' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 651 [1/1] (0.00ns) (grouped into DSP with root node w_new)   --->   "%sext_ln89_2 = sext i5 %mul_ln89" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 651 'sext' 'sext_ln89_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_11 : Operation 652 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new = add i9 %sext_ln89_2, i9 %sext_ln89" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 652 'add' 'w_new' <Predicate = (!icmp_ln85)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 653 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new = add i9 %sext_ln89_2, i9 %sext_ln89" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 653 'add' 'w_new' <Predicate = (!icmp_ln85)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 654 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 654 'bitselect' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 655 [1/1] (0.99ns)   --->   "%select_ln90 = select i1 %tmp, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 655 'select' 'select_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 656 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_66_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 656 'writereq' 'WEIGHTS_addr_66_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 657 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr, i8 %select_ln90, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 657 'write' 'write_ln90' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 658 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_66_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 658 'writeresp' 'WEIGHTS_addr_66_resp' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 659 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_66_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 659 'writeresp' 'WEIGHTS_addr_66_resp' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 660 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_66_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 660 'writeresp' 'WEIGHTS_addr_66_resp' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 661 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_66_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 661 'writeresp' 'WEIGHTS_addr_66_resp' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 662 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_66_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 662 'writeresp' 'WEIGHTS_addr_66_resp' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 663 [1/1] (3.56ns)   --->   "%add_ln88_1 = add i64 %add_ln88, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 663 'add' 'add_ln88_1' <Predicate = (!icmp_ln85)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 664 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_1 = getelementptr i8 %WEIGHTS, i64 %add_ln88_1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 664 'getelementptr' 'WEIGHTS_addr_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 665 [8/8] (7.30ns)   --->   "%WEIGHTS_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 665 'readreq' 'WEIGHTS_load_65_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 666 [7/8] (7.30ns)   --->   "%WEIGHTS_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 666 'readreq' 'WEIGHTS_load_65_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 667 [6/8] (7.30ns)   --->   "%WEIGHTS_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 667 'readreq' 'WEIGHTS_load_65_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 668 [5/8] (7.30ns)   --->   "%WEIGHTS_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 668 'readreq' 'WEIGHTS_load_65_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 669 [4/8] (7.30ns)   --->   "%WEIGHTS_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 669 'readreq' 'WEIGHTS_load_65_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 670 [3/8] (7.30ns)   --->   "%WEIGHTS_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 670 'readreq' 'WEIGHTS_load_65_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 671 [2/8] (7.30ns)   --->   "%WEIGHTS_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 671 'readreq' 'WEIGHTS_load_65_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 672 [1/8] (7.30ns)   --->   "%WEIGHTS_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 672 'readreq' 'WEIGHTS_load_65_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 673 [3/3] (1.45ns) (grouped into DSP with root node w_new_1)   --->   "%mul_ln89_1 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_cast249_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 673 'mul' 'mul_ln89_1' <Predicate = (!icmp_ln85)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 674 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 674 'read' 'WEIGHTS_addr_1_read' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 675 [2/3] (1.45ns) (grouped into DSP with root node w_new_1)   --->   "%mul_ln89_1 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_cast249_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 675 'mul' 'mul_ln89_1' <Predicate = (!icmp_ln85)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.10>
ST_28 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln89_3 = sext i8 %WEIGHTS_addr_1_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 676 'sext' 'sext_ln89_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_28 : Operation 677 [1/3] (0.00ns) (grouped into DSP with root node w_new_1)   --->   "%mul_ln89_1 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_cast249_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 677 'mul' 'mul_ln89_1' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 678 [1/1] (0.00ns) (grouped into DSP with root node w_new_1)   --->   "%sext_ln89_4 = sext i5 %mul_ln89_1" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 678 'sext' 'sext_ln89_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_28 : Operation 679 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_1 = add i9 %sext_ln89_4, i9 %sext_ln89_3" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 679 'add' 'w_new_1' <Predicate = (!icmp_ln85)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 680 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_1 = add i9 %sext_ln89_4, i9 %sext_ln89_3" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 680 'add' 'w_new_1' <Predicate = (!icmp_ln85)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_1, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 681 'bitselect' 'tmp_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_29 : Operation 682 [1/1] (0.99ns)   --->   "%select_ln90_1 = select i1 %tmp_1, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 682 'select' 'select_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 683 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_67_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 683 'writereq' 'WEIGHTS_addr_67_req' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 684 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_1, i8 %select_ln90_1, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 684 'write' 'write_ln90' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 685 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_67_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 685 'writeresp' 'WEIGHTS_addr_67_resp' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 686 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_67_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 686 'writeresp' 'WEIGHTS_addr_67_resp' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 687 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_67_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 687 'writeresp' 'WEIGHTS_addr_67_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 688 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_67_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 688 'writeresp' 'WEIGHTS_addr_67_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 689 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_67_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 689 'writeresp' 'WEIGHTS_addr_67_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 690 [1/1] (3.56ns)   --->   "%add_ln88_2 = add i64 %add_ln88, i64 2" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 690 'add' 'add_ln88_2' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 691 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_2 = getelementptr i8 %WEIGHTS, i64 %add_ln88_2" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 691 'getelementptr' 'WEIGHTS_addr_2' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 692 [8/8] (7.30ns)   --->   "%WEIGHTS_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 692 'readreq' 'WEIGHTS_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 693 [7/8] (7.30ns)   --->   "%WEIGHTS_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 693 'readreq' 'WEIGHTS_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 694 [6/8] (7.30ns)   --->   "%WEIGHTS_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 694 'readreq' 'WEIGHTS_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 695 [5/8] (7.30ns)   --->   "%WEIGHTS_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 695 'readreq' 'WEIGHTS_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 696 [4/8] (7.30ns)   --->   "%WEIGHTS_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 696 'readreq' 'WEIGHTS_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 697 [3/8] (7.30ns)   --->   "%WEIGHTS_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 697 'readreq' 'WEIGHTS_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 698 [2/8] (7.30ns)   --->   "%WEIGHTS_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 698 'readreq' 'WEIGHTS_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 699 [1/8] (7.30ns)   --->   "%WEIGHTS_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 699 'readreq' 'WEIGHTS_load_66_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 700 [3/3] (1.45ns) (grouped into DSP with root node w_new_2)   --->   "%mul_ln89_2 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_1_cast250_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 700 'mul' 'mul_ln89_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 701 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 701 'read' 'WEIGHTS_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 702 [2/3] (1.45ns) (grouped into DSP with root node w_new_2)   --->   "%mul_ln89_2 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_1_cast250_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 702 'mul' 'mul_ln89_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 2.10>
ST_45 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln89_5 = sext i8 %WEIGHTS_addr_2_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 703 'sext' 'sext_ln89_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 704 [1/3] (0.00ns) (grouped into DSP with root node w_new_2)   --->   "%mul_ln89_2 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_1_cast250_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 704 'mul' 'mul_ln89_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 705 [1/1] (0.00ns) (grouped into DSP with root node w_new_2)   --->   "%sext_ln89_6 = sext i5 %mul_ln89_2" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 705 'sext' 'sext_ln89_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 706 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_2 = add i9 %sext_ln89_6, i9 %sext_ln89_5" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 706 'add' 'w_new_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 707 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_2 = add i9 %sext_ln89_6, i9 %sext_ln89_5" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 707 'add' 'w_new_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_2, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 708 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 709 [1/1] (0.99ns)   --->   "%select_ln90_2 = select i1 %tmp_2, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 709 'select' 'select_ln90_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 710 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_68_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 710 'writereq' 'WEIGHTS_addr_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 711 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i8 %select_ln90_2, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 711 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 712 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_68_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 712 'writeresp' 'WEIGHTS_addr_68_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 713 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_68_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 713 'writeresp' 'WEIGHTS_addr_68_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 714 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_68_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 714 'writeresp' 'WEIGHTS_addr_68_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 715 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_68_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 715 'writeresp' 'WEIGHTS_addr_68_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 716 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_68_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 716 'writeresp' 'WEIGHTS_addr_68_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 717 [1/1] (3.56ns)   --->   "%add_ln88_3 = add i64 %add_ln88, i64 3" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 717 'add' 'add_ln88_3' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 718 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_3 = getelementptr i8 %WEIGHTS, i64 %add_ln88_3" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 718 'getelementptr' 'WEIGHTS_addr_3' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 719 [8/8] (7.30ns)   --->   "%WEIGHTS_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 719 'readreq' 'WEIGHTS_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 720 [7/8] (7.30ns)   --->   "%WEIGHTS_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 720 'readreq' 'WEIGHTS_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 721 [6/8] (7.30ns)   --->   "%WEIGHTS_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 721 'readreq' 'WEIGHTS_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 722 [5/8] (7.30ns)   --->   "%WEIGHTS_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 722 'readreq' 'WEIGHTS_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 723 [4/8] (7.30ns)   --->   "%WEIGHTS_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 723 'readreq' 'WEIGHTS_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 724 [3/8] (7.30ns)   --->   "%WEIGHTS_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 724 'readreq' 'WEIGHTS_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 725 [2/8] (7.30ns)   --->   "%WEIGHTS_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 725 'readreq' 'WEIGHTS_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 726 [1/8] (7.30ns)   --->   "%WEIGHTS_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 726 'readreq' 'WEIGHTS_load_67_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 727 [3/3] (1.45ns) (grouped into DSP with root node w_new_3)   --->   "%mul_ln89_3 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_2_cast251_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 727 'mul' 'mul_ln89_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 728 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_3_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 728 'read' 'WEIGHTS_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 729 [2/3] (1.45ns) (grouped into DSP with root node w_new_3)   --->   "%mul_ln89_3 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_2_cast251_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 729 'mul' 'mul_ln89_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 2.10>
ST_62 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln89_7 = sext i8 %WEIGHTS_addr_3_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 730 'sext' 'sext_ln89_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 731 [1/3] (0.00ns) (grouped into DSP with root node w_new_3)   --->   "%mul_ln89_3 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_2_cast251_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 731 'mul' 'mul_ln89_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 732 [1/1] (0.00ns) (grouped into DSP with root node w_new_3)   --->   "%sext_ln89_8 = sext i5 %mul_ln89_3" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 732 'sext' 'sext_ln89_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 733 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_3 = add i9 %sext_ln89_8, i9 %sext_ln89_7" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 733 'add' 'w_new_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 734 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_3 = add i9 %sext_ln89_8, i9 %sext_ln89_7" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 734 'add' 'w_new_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_3, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 735 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 736 [1/1] (0.99ns)   --->   "%select_ln90_3 = select i1 %tmp_3, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 736 'select' 'select_ln90_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 737 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_69_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 737 'writereq' 'WEIGHTS_addr_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 738 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i8 %select_ln90_3, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 738 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 739 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_69_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 739 'writeresp' 'WEIGHTS_addr_69_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 740 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_69_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 740 'writeresp' 'WEIGHTS_addr_69_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 741 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_69_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 741 'writeresp' 'WEIGHTS_addr_69_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 742 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_69_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 742 'writeresp' 'WEIGHTS_addr_69_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 743 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_69_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 743 'writeresp' 'WEIGHTS_addr_69_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 744 [1/1] (3.56ns)   --->   "%add_ln88_4 = add i64 %add_ln88, i64 4" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 744 'add' 'add_ln88_4' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 745 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_4 = getelementptr i8 %WEIGHTS, i64 %add_ln88_4" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 745 'getelementptr' 'WEIGHTS_addr_4' <Predicate = true> <Delay = 0.00>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 746 [8/8] (7.30ns)   --->   "%WEIGHTS_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 746 'readreq' 'WEIGHTS_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 747 [7/8] (7.30ns)   --->   "%WEIGHTS_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 747 'readreq' 'WEIGHTS_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 748 [6/8] (7.30ns)   --->   "%WEIGHTS_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 748 'readreq' 'WEIGHTS_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 749 [5/8] (7.30ns)   --->   "%WEIGHTS_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 749 'readreq' 'WEIGHTS_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 750 [4/8] (7.30ns)   --->   "%WEIGHTS_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 750 'readreq' 'WEIGHTS_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 751 [3/8] (7.30ns)   --->   "%WEIGHTS_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 751 'readreq' 'WEIGHTS_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 752 [2/8] (7.30ns)   --->   "%WEIGHTS_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 752 'readreq' 'WEIGHTS_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 753 [1/8] (7.30ns)   --->   "%WEIGHTS_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 753 'readreq' 'WEIGHTS_load_68_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 754 [3/3] (1.45ns) (grouped into DSP with root node w_new_4)   --->   "%mul_ln89_4 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_3_cast252_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 754 'mul' 'mul_ln89_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 755 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 755 'read' 'WEIGHTS_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 756 [2/3] (1.45ns) (grouped into DSP with root node w_new_4)   --->   "%mul_ln89_4 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_3_cast252_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 756 'mul' 'mul_ln89_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 2.10>
ST_79 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln89_9 = sext i8 %WEIGHTS_addr_4_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 757 'sext' 'sext_ln89_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 758 [1/3] (0.00ns) (grouped into DSP with root node w_new_4)   --->   "%mul_ln89_4 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_3_cast252_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 758 'mul' 'mul_ln89_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 759 [1/1] (0.00ns) (grouped into DSP with root node w_new_4)   --->   "%sext_ln89_10 = sext i5 %mul_ln89_4" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 759 'sext' 'sext_ln89_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 760 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_4 = add i9 %sext_ln89_10, i9 %sext_ln89_9" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 760 'add' 'w_new_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 761 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_4 = add i9 %sext_ln89_10, i9 %sext_ln89_9" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 761 'add' 'w_new_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_4, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 762 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 763 [1/1] (0.99ns)   --->   "%select_ln90_4 = select i1 %tmp_4, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 763 'select' 'select_ln90_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 764 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_70_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 764 'writereq' 'WEIGHTS_addr_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 765 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i8 %select_ln90_4, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 765 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 766 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_70_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 766 'writeresp' 'WEIGHTS_addr_70_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 767 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_70_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 767 'writeresp' 'WEIGHTS_addr_70_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 768 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_70_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 768 'writeresp' 'WEIGHTS_addr_70_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 769 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_70_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 769 'writeresp' 'WEIGHTS_addr_70_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 770 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_70_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 770 'writeresp' 'WEIGHTS_addr_70_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 771 [1/1] (3.56ns)   --->   "%add_ln88_5 = add i64 %add_ln88, i64 5" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 771 'add' 'add_ln88_5' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 772 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_5 = getelementptr i8 %WEIGHTS, i64 %add_ln88_5" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 772 'getelementptr' 'WEIGHTS_addr_5' <Predicate = true> <Delay = 0.00>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 773 [8/8] (7.30ns)   --->   "%WEIGHTS_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 773 'readreq' 'WEIGHTS_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 774 [7/8] (7.30ns)   --->   "%WEIGHTS_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 774 'readreq' 'WEIGHTS_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 775 [6/8] (7.30ns)   --->   "%WEIGHTS_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 775 'readreq' 'WEIGHTS_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 776 [5/8] (7.30ns)   --->   "%WEIGHTS_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 776 'readreq' 'WEIGHTS_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 777 [4/8] (7.30ns)   --->   "%WEIGHTS_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 777 'readreq' 'WEIGHTS_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 778 [3/8] (7.30ns)   --->   "%WEIGHTS_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 778 'readreq' 'WEIGHTS_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 779 [2/8] (7.30ns)   --->   "%WEIGHTS_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 779 'readreq' 'WEIGHTS_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 780 [1/8] (7.30ns)   --->   "%WEIGHTS_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 780 'readreq' 'WEIGHTS_load_69_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 781 [3/3] (1.45ns) (grouped into DSP with root node w_new_5)   --->   "%mul_ln89_5 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_4_cast253_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 781 'mul' 'mul_ln89_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 782 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 782 'read' 'WEIGHTS_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 783 [2/3] (1.45ns) (grouped into DSP with root node w_new_5)   --->   "%mul_ln89_5 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_4_cast253_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 783 'mul' 'mul_ln89_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 95> <Delay = 2.10>
ST_96 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln89_11 = sext i8 %WEIGHTS_addr_5_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 784 'sext' 'sext_ln89_11' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 785 [1/3] (0.00ns) (grouped into DSP with root node w_new_5)   --->   "%mul_ln89_5 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_4_cast253_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 785 'mul' 'mul_ln89_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 786 [1/1] (0.00ns) (grouped into DSP with root node w_new_5)   --->   "%sext_ln89_12 = sext i5 %mul_ln89_5" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 786 'sext' 'sext_ln89_12' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 787 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_5 = add i9 %sext_ln89_12, i9 %sext_ln89_11" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 787 'add' 'w_new_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 788 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_5 = add i9 %sext_ln89_12, i9 %sext_ln89_11" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 788 'add' 'w_new_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_5, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 789 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 790 [1/1] (0.99ns)   --->   "%select_ln90_5 = select i1 %tmp_5, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 790 'select' 'select_ln90_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 791 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_71_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 791 'writereq' 'WEIGHTS_addr_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 792 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i8 %select_ln90_5, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 792 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 793 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_71_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 793 'writeresp' 'WEIGHTS_addr_71_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 794 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_71_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 794 'writeresp' 'WEIGHTS_addr_71_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 795 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_71_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 795 'writeresp' 'WEIGHTS_addr_71_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 796 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_71_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 796 'writeresp' 'WEIGHTS_addr_71_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 797 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_71_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 797 'writeresp' 'WEIGHTS_addr_71_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 798 [1/1] (3.56ns)   --->   "%add_ln88_6 = add i64 %add_ln88, i64 6" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 798 'add' 'add_ln88_6' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 799 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_6 = getelementptr i8 %WEIGHTS, i64 %add_ln88_6" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 799 'getelementptr' 'WEIGHTS_addr_6' <Predicate = true> <Delay = 0.00>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 800 [8/8] (7.30ns)   --->   "%WEIGHTS_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 800 'readreq' 'WEIGHTS_load_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 801 [7/8] (7.30ns)   --->   "%WEIGHTS_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 801 'readreq' 'WEIGHTS_load_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 802 [6/8] (7.30ns)   --->   "%WEIGHTS_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 802 'readreq' 'WEIGHTS_load_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 803 [5/8] (7.30ns)   --->   "%WEIGHTS_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 803 'readreq' 'WEIGHTS_load_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 804 [4/8] (7.30ns)   --->   "%WEIGHTS_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 804 'readreq' 'WEIGHTS_load_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 805 [3/8] (7.30ns)   --->   "%WEIGHTS_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 805 'readreq' 'WEIGHTS_load_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 806 [2/8] (7.30ns)   --->   "%WEIGHTS_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 806 'readreq' 'WEIGHTS_load_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 807 [1/8] (7.30ns)   --->   "%WEIGHTS_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 807 'readreq' 'WEIGHTS_load_70_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 808 [3/3] (1.45ns) (grouped into DSP with root node w_new_6)   --->   "%mul_ln89_6 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_5_cast254_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 808 'mul' 'mul_ln89_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 809 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 809 'read' 'WEIGHTS_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 810 [2/3] (1.45ns) (grouped into DSP with root node w_new_6)   --->   "%mul_ln89_6 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_5_cast254_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 810 'mul' 'mul_ln89_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 113 <SV = 112> <Delay = 2.10>
ST_113 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln89_13 = sext i8 %WEIGHTS_addr_6_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 811 'sext' 'sext_ln89_13' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 812 [1/3] (0.00ns) (grouped into DSP with root node w_new_6)   --->   "%mul_ln89_6 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_5_cast254_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 812 'mul' 'mul_ln89_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 813 [1/1] (0.00ns) (grouped into DSP with root node w_new_6)   --->   "%sext_ln89_14 = sext i5 %mul_ln89_6" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 813 'sext' 'sext_ln89_14' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 814 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_6 = add i9 %sext_ln89_14, i9 %sext_ln89_13" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 814 'add' 'w_new_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 815 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_6 = add i9 %sext_ln89_14, i9 %sext_ln89_13" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 815 'add' 'w_new_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_6, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 816 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 817 [1/1] (0.99ns)   --->   "%select_ln90_6 = select i1 %tmp_6, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 817 'select' 'select_ln90_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 818 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_72_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 818 'writereq' 'WEIGHTS_addr_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 819 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i8 %select_ln90_6, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 819 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 820 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_72_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 820 'writeresp' 'WEIGHTS_addr_72_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 821 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_72_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 821 'writeresp' 'WEIGHTS_addr_72_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 822 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_72_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 822 'writeresp' 'WEIGHTS_addr_72_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 823 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_72_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 823 'writeresp' 'WEIGHTS_addr_72_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 824 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_72_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 824 'writeresp' 'WEIGHTS_addr_72_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 825 [1/1] (3.56ns)   --->   "%add_ln88_7 = add i64 %add_ln88, i64 7" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 825 'add' 'add_ln88_7' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 826 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_7 = getelementptr i8 %WEIGHTS, i64 %add_ln88_7" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 826 'getelementptr' 'WEIGHTS_addr_7' <Predicate = true> <Delay = 0.00>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 827 [8/8] (7.30ns)   --->   "%WEIGHTS_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 827 'readreq' 'WEIGHTS_load_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 828 [7/8] (7.30ns)   --->   "%WEIGHTS_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 828 'readreq' 'WEIGHTS_load_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 829 [6/8] (7.30ns)   --->   "%WEIGHTS_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 829 'readreq' 'WEIGHTS_load_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 830 [5/8] (7.30ns)   --->   "%WEIGHTS_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 830 'readreq' 'WEIGHTS_load_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 831 [4/8] (7.30ns)   --->   "%WEIGHTS_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 831 'readreq' 'WEIGHTS_load_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 832 [3/8] (7.30ns)   --->   "%WEIGHTS_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 832 'readreq' 'WEIGHTS_load_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 833 [2/8] (7.30ns)   --->   "%WEIGHTS_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 833 'readreq' 'WEIGHTS_load_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 834 [1/8] (7.30ns)   --->   "%WEIGHTS_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 834 'readreq' 'WEIGHTS_load_71_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 835 [3/3] (1.45ns) (grouped into DSP with root node w_new_7)   --->   "%mul_ln89_7 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_6_cast255_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 835 'mul' 'mul_ln89_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 836 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 836 'read' 'WEIGHTS_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 837 [2/3] (1.45ns) (grouped into DSP with root node w_new_7)   --->   "%mul_ln89_7 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_6_cast255_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 837 'mul' 'mul_ln89_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 129> <Delay = 2.10>
ST_130 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln89_15 = sext i8 %WEIGHTS_addr_7_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 838 'sext' 'sext_ln89_15' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 839 [1/3] (0.00ns) (grouped into DSP with root node w_new_7)   --->   "%mul_ln89_7 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_6_cast255_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 839 'mul' 'mul_ln89_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 840 [1/1] (0.00ns) (grouped into DSP with root node w_new_7)   --->   "%sext_ln89_16 = sext i5 %mul_ln89_7" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 840 'sext' 'sext_ln89_16' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 841 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_7 = add i9 %sext_ln89_16, i9 %sext_ln89_15" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 841 'add' 'w_new_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 842 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_7 = add i9 %sext_ln89_16, i9 %sext_ln89_15" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 842 'add' 'w_new_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_7, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 843 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 844 [1/1] (0.99ns)   --->   "%select_ln90_7 = select i1 %tmp_7, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 844 'select' 'select_ln90_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 845 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_73_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 845 'writereq' 'WEIGHTS_addr_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 846 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i8 %select_ln90_7, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 846 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 847 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_73_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 847 'writeresp' 'WEIGHTS_addr_73_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 848 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_73_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 848 'writeresp' 'WEIGHTS_addr_73_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 849 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_73_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 849 'writeresp' 'WEIGHTS_addr_73_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 850 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_73_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 850 'writeresp' 'WEIGHTS_addr_73_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 851 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_73_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 851 'writeresp' 'WEIGHTS_addr_73_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 852 [1/1] (3.56ns)   --->   "%add_ln88_8 = add i64 %add_ln88, i64 8" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 852 'add' 'add_ln88_8' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 853 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_8 = getelementptr i8 %WEIGHTS, i64 %add_ln88_8" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 853 'getelementptr' 'WEIGHTS_addr_8' <Predicate = true> <Delay = 0.00>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 854 [8/8] (7.30ns)   --->   "%WEIGHTS_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 854 'readreq' 'WEIGHTS_load_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 855 [7/8] (7.30ns)   --->   "%WEIGHTS_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 855 'readreq' 'WEIGHTS_load_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 7.30>
ST_140 : Operation 856 [6/8] (7.30ns)   --->   "%WEIGHTS_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 856 'readreq' 'WEIGHTS_load_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 7.30>
ST_141 : Operation 857 [5/8] (7.30ns)   --->   "%WEIGHTS_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 857 'readreq' 'WEIGHTS_load_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 7.30>
ST_142 : Operation 858 [4/8] (7.30ns)   --->   "%WEIGHTS_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 858 'readreq' 'WEIGHTS_load_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 7.30>
ST_143 : Operation 859 [3/8] (7.30ns)   --->   "%WEIGHTS_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 859 'readreq' 'WEIGHTS_load_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 7.30>
ST_144 : Operation 860 [2/8] (7.30ns)   --->   "%WEIGHTS_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 860 'readreq' 'WEIGHTS_load_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 7.30>
ST_145 : Operation 861 [1/8] (7.30ns)   --->   "%WEIGHTS_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 861 'readreq' 'WEIGHTS_load_72_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 862 [3/3] (1.45ns) (grouped into DSP with root node w_new_8)   --->   "%mul_ln89_8 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_7_cast256_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 862 'mul' 'mul_ln89_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 146 <SV = 145> <Delay = 7.30>
ST_146 : Operation 863 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_8_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 863 'read' 'WEIGHTS_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 864 [2/3] (1.45ns) (grouped into DSP with root node w_new_8)   --->   "%mul_ln89_8 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_7_cast256_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 864 'mul' 'mul_ln89_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 147 <SV = 146> <Delay = 2.10>
ST_147 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln89_17 = sext i8 %WEIGHTS_addr_8_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 865 'sext' 'sext_ln89_17' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 866 [1/3] (0.00ns) (grouped into DSP with root node w_new_8)   --->   "%mul_ln89_8 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_7_cast256_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 866 'mul' 'mul_ln89_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 867 [1/1] (0.00ns) (grouped into DSP with root node w_new_8)   --->   "%sext_ln89_18 = sext i5 %mul_ln89_8" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 867 'sext' 'sext_ln89_18' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 868 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_8 = add i9 %sext_ln89_18, i9 %sext_ln89_17" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 868 'add' 'w_new_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 148 <SV = 147> <Delay = 7.30>
ST_148 : Operation 869 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_8 = add i9 %sext_ln89_18, i9 %sext_ln89_17" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 869 'add' 'w_new_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_8, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 870 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 871 [1/1] (0.99ns)   --->   "%select_ln90_8 = select i1 %tmp_8, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 871 'select' 'select_ln90_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 872 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_74_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 872 'writereq' 'WEIGHTS_addr_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 7.30>
ST_149 : Operation 873 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i8 %select_ln90_8, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 873 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 7.30>
ST_150 : Operation 874 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_74_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 874 'writeresp' 'WEIGHTS_addr_74_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 7.30>
ST_151 : Operation 875 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_74_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 875 'writeresp' 'WEIGHTS_addr_74_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 7.30>
ST_152 : Operation 876 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_74_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 876 'writeresp' 'WEIGHTS_addr_74_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 7.30>
ST_153 : Operation 877 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_74_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 877 'writeresp' 'WEIGHTS_addr_74_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 7.30>
ST_154 : Operation 878 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_74_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 878 'writeresp' 'WEIGHTS_addr_74_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 879 [1/1] (3.56ns)   --->   "%add_ln88_9 = add i64 %add_ln88, i64 9" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 879 'add' 'add_ln88_9' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 880 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_9 = getelementptr i8 %WEIGHTS, i64 %add_ln88_9" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 880 'getelementptr' 'WEIGHTS_addr_9' <Predicate = true> <Delay = 0.00>

State 155 <SV = 154> <Delay = 7.30>
ST_155 : Operation 881 [8/8] (7.30ns)   --->   "%WEIGHTS_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 881 'readreq' 'WEIGHTS_load_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 7.30>
ST_156 : Operation 882 [7/8] (7.30ns)   --->   "%WEIGHTS_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 882 'readreq' 'WEIGHTS_load_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 7.30>
ST_157 : Operation 883 [6/8] (7.30ns)   --->   "%WEIGHTS_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 883 'readreq' 'WEIGHTS_load_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 7.30>
ST_158 : Operation 884 [5/8] (7.30ns)   --->   "%WEIGHTS_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 884 'readreq' 'WEIGHTS_load_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 7.30>
ST_159 : Operation 885 [4/8] (7.30ns)   --->   "%WEIGHTS_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 885 'readreq' 'WEIGHTS_load_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 7.30>
ST_160 : Operation 886 [3/8] (7.30ns)   --->   "%WEIGHTS_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 886 'readreq' 'WEIGHTS_load_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 7.30>
ST_161 : Operation 887 [2/8] (7.30ns)   --->   "%WEIGHTS_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 887 'readreq' 'WEIGHTS_load_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 7.30>
ST_162 : Operation 888 [1/8] (7.30ns)   --->   "%WEIGHTS_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 888 'readreq' 'WEIGHTS_load_73_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 889 [3/3] (1.45ns) (grouped into DSP with root node w_new_9)   --->   "%mul_ln89_9 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_8_cast257_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 889 'mul' 'mul_ln89_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 163 <SV = 162> <Delay = 7.30>
ST_163 : Operation 890 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_9_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 890 'read' 'WEIGHTS_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 891 [2/3] (1.45ns) (grouped into DSP with root node w_new_9)   --->   "%mul_ln89_9 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_8_cast257_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 891 'mul' 'mul_ln89_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 164 <SV = 163> <Delay = 2.10>
ST_164 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln89_19 = sext i8 %WEIGHTS_addr_9_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 892 'sext' 'sext_ln89_19' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 893 [1/3] (0.00ns) (grouped into DSP with root node w_new_9)   --->   "%mul_ln89_9 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_8_cast257_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 893 'mul' 'mul_ln89_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 894 [1/1] (0.00ns) (grouped into DSP with root node w_new_9)   --->   "%sext_ln89_20 = sext i5 %mul_ln89_9" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 894 'sext' 'sext_ln89_20' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 895 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_9 = add i9 %sext_ln89_20, i9 %sext_ln89_19" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 895 'add' 'w_new_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 165 <SV = 164> <Delay = 7.30>
ST_165 : Operation 896 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_9 = add i9 %sext_ln89_20, i9 %sext_ln89_19" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 896 'add' 'w_new_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_9, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 897 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 898 [1/1] (0.99ns)   --->   "%select_ln90_9 = select i1 %tmp_9, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 898 'select' 'select_ln90_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 899 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_75_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 899 'writereq' 'WEIGHTS_addr_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 7.30>
ST_166 : Operation 900 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i8 %select_ln90_9, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 900 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 7.30>
ST_167 : Operation 901 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_75_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 901 'writeresp' 'WEIGHTS_addr_75_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 7.30>
ST_168 : Operation 902 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_75_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 902 'writeresp' 'WEIGHTS_addr_75_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 7.30>
ST_169 : Operation 903 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_75_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 903 'writeresp' 'WEIGHTS_addr_75_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 7.30>
ST_170 : Operation 904 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_75_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 904 'writeresp' 'WEIGHTS_addr_75_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 7.30>
ST_171 : Operation 905 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_75_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 905 'writeresp' 'WEIGHTS_addr_75_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 906 [1/1] (3.56ns)   --->   "%add_ln88_10 = add i64 %add_ln88, i64 10" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 906 'add' 'add_ln88_10' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 907 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_10 = getelementptr i8 %WEIGHTS, i64 %add_ln88_10" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 907 'getelementptr' 'WEIGHTS_addr_10' <Predicate = true> <Delay = 0.00>

State 172 <SV = 171> <Delay = 7.30>
ST_172 : Operation 908 [8/8] (7.30ns)   --->   "%WEIGHTS_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 908 'readreq' 'WEIGHTS_load_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 7.30>
ST_173 : Operation 909 [7/8] (7.30ns)   --->   "%WEIGHTS_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 909 'readreq' 'WEIGHTS_load_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 7.30>
ST_174 : Operation 910 [6/8] (7.30ns)   --->   "%WEIGHTS_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 910 'readreq' 'WEIGHTS_load_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 7.30>
ST_175 : Operation 911 [5/8] (7.30ns)   --->   "%WEIGHTS_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 911 'readreq' 'WEIGHTS_load_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 175> <Delay = 7.30>
ST_176 : Operation 912 [4/8] (7.30ns)   --->   "%WEIGHTS_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 912 'readreq' 'WEIGHTS_load_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 176> <Delay = 7.30>
ST_177 : Operation 913 [3/8] (7.30ns)   --->   "%WEIGHTS_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 913 'readreq' 'WEIGHTS_load_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 177> <Delay = 7.30>
ST_178 : Operation 914 [2/8] (7.30ns)   --->   "%WEIGHTS_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 914 'readreq' 'WEIGHTS_load_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 178> <Delay = 7.30>
ST_179 : Operation 915 [1/8] (7.30ns)   --->   "%WEIGHTS_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 915 'readreq' 'WEIGHTS_load_74_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 916 [3/3] (1.45ns) (grouped into DSP with root node w_new_10)   --->   "%mul_ln89_10 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_9_cast258_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 916 'mul' 'mul_ln89_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 180 <SV = 179> <Delay = 7.30>
ST_180 : Operation 917 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_10_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 917 'read' 'WEIGHTS_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 918 [2/3] (1.45ns) (grouped into DSP with root node w_new_10)   --->   "%mul_ln89_10 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_9_cast258_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 918 'mul' 'mul_ln89_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 181 <SV = 180> <Delay = 2.10>
ST_181 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln89_21 = sext i8 %WEIGHTS_addr_10_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 919 'sext' 'sext_ln89_21' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 920 [1/3] (0.00ns) (grouped into DSP with root node w_new_10)   --->   "%mul_ln89_10 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_9_cast258_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 920 'mul' 'mul_ln89_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 921 [1/1] (0.00ns) (grouped into DSP with root node w_new_10)   --->   "%sext_ln89_22 = sext i5 %mul_ln89_10" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 921 'sext' 'sext_ln89_22' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 922 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_10 = add i9 %sext_ln89_22, i9 %sext_ln89_21" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 922 'add' 'w_new_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 182 <SV = 181> <Delay = 7.30>
ST_182 : Operation 923 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_10 = add i9 %sext_ln89_22, i9 %sext_ln89_21" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 923 'add' 'w_new_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_10, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 924 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 925 [1/1] (0.99ns)   --->   "%select_ln90_10 = select i1 %tmp_10, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 925 'select' 'select_ln90_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_182 : Operation 926 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_76_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 926 'writereq' 'WEIGHTS_addr_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 182> <Delay = 7.30>
ST_183 : Operation 927 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i8 %select_ln90_10, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 927 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 183> <Delay = 7.30>
ST_184 : Operation 928 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_76_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 928 'writeresp' 'WEIGHTS_addr_76_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 184> <Delay = 7.30>
ST_185 : Operation 929 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_76_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 929 'writeresp' 'WEIGHTS_addr_76_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 185> <Delay = 7.30>
ST_186 : Operation 930 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_76_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 930 'writeresp' 'WEIGHTS_addr_76_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 186> <Delay = 7.30>
ST_187 : Operation 931 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_76_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 931 'writeresp' 'WEIGHTS_addr_76_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 187> <Delay = 7.30>
ST_188 : Operation 932 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_76_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 932 'writeresp' 'WEIGHTS_addr_76_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 933 [1/1] (3.56ns)   --->   "%add_ln88_11 = add i64 %add_ln88, i64 11" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 933 'add' 'add_ln88_11' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 934 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_11 = getelementptr i8 %WEIGHTS, i64 %add_ln88_11" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 934 'getelementptr' 'WEIGHTS_addr_11' <Predicate = true> <Delay = 0.00>

State 189 <SV = 188> <Delay = 7.30>
ST_189 : Operation 935 [8/8] (7.30ns)   --->   "%WEIGHTS_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 935 'readreq' 'WEIGHTS_load_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 189> <Delay = 7.30>
ST_190 : Operation 936 [7/8] (7.30ns)   --->   "%WEIGHTS_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 936 'readreq' 'WEIGHTS_load_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 190> <Delay = 7.30>
ST_191 : Operation 937 [6/8] (7.30ns)   --->   "%WEIGHTS_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 937 'readreq' 'WEIGHTS_load_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 191> <Delay = 7.30>
ST_192 : Operation 938 [5/8] (7.30ns)   --->   "%WEIGHTS_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 938 'readreq' 'WEIGHTS_load_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 192> <Delay = 7.30>
ST_193 : Operation 939 [4/8] (7.30ns)   --->   "%WEIGHTS_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 939 'readreq' 'WEIGHTS_load_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 7.30>
ST_194 : Operation 940 [3/8] (7.30ns)   --->   "%WEIGHTS_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 940 'readreq' 'WEIGHTS_load_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 7.30>
ST_195 : Operation 941 [2/8] (7.30ns)   --->   "%WEIGHTS_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 941 'readreq' 'WEIGHTS_load_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 7.30>
ST_196 : Operation 942 [1/8] (7.30ns)   --->   "%WEIGHTS_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 942 'readreq' 'WEIGHTS_load_75_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 943 [3/3] (1.45ns) (grouped into DSP with root node w_new_11)   --->   "%mul_ln89_11 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_10_cast259_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 943 'mul' 'mul_ln89_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 197 <SV = 196> <Delay = 7.30>
ST_197 : Operation 944 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_11_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 944 'read' 'WEIGHTS_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 945 [2/3] (1.45ns) (grouped into DSP with root node w_new_11)   --->   "%mul_ln89_11 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_10_cast259_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 945 'mul' 'mul_ln89_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 198 <SV = 197> <Delay = 2.10>
ST_198 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln89_23 = sext i8 %WEIGHTS_addr_11_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 946 'sext' 'sext_ln89_23' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 947 [1/3] (0.00ns) (grouped into DSP with root node w_new_11)   --->   "%mul_ln89_11 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_10_cast259_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 947 'mul' 'mul_ln89_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 948 [1/1] (0.00ns) (grouped into DSP with root node w_new_11)   --->   "%sext_ln89_24 = sext i5 %mul_ln89_11" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 948 'sext' 'sext_ln89_24' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 949 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_11 = add i9 %sext_ln89_24, i9 %sext_ln89_23" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 949 'add' 'w_new_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 199 <SV = 198> <Delay = 7.30>
ST_199 : Operation 950 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_11 = add i9 %sext_ln89_24, i9 %sext_ln89_23" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 950 'add' 'w_new_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_11, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 951 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 952 [1/1] (0.99ns)   --->   "%select_ln90_11 = select i1 %tmp_11, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 952 'select' 'select_ln90_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 953 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_77_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 953 'writereq' 'WEIGHTS_addr_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 7.30>
ST_200 : Operation 954 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i8 %select_ln90_11, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 954 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 7.30>
ST_201 : Operation 955 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_77_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 955 'writeresp' 'WEIGHTS_addr_77_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 7.30>
ST_202 : Operation 956 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_77_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 956 'writeresp' 'WEIGHTS_addr_77_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 7.30>
ST_203 : Operation 957 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_77_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 957 'writeresp' 'WEIGHTS_addr_77_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 7.30>
ST_204 : Operation 958 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_77_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 958 'writeresp' 'WEIGHTS_addr_77_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 7.30>
ST_205 : Operation 959 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_77_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 959 'writeresp' 'WEIGHTS_addr_77_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 960 [1/1] (3.56ns)   --->   "%add_ln88_12 = add i64 %add_ln88, i64 12" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 960 'add' 'add_ln88_12' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 961 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_12 = getelementptr i8 %WEIGHTS, i64 %add_ln88_12" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 961 'getelementptr' 'WEIGHTS_addr_12' <Predicate = true> <Delay = 0.00>

State 206 <SV = 205> <Delay = 7.30>
ST_206 : Operation 962 [8/8] (7.30ns)   --->   "%WEIGHTS_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 962 'readreq' 'WEIGHTS_load_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 7.30>
ST_207 : Operation 963 [7/8] (7.30ns)   --->   "%WEIGHTS_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 963 'readreq' 'WEIGHTS_load_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 207> <Delay = 7.30>
ST_208 : Operation 964 [6/8] (7.30ns)   --->   "%WEIGHTS_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 964 'readreq' 'WEIGHTS_load_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 7.30>
ST_209 : Operation 965 [5/8] (7.30ns)   --->   "%WEIGHTS_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 965 'readreq' 'WEIGHTS_load_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 209> <Delay = 7.30>
ST_210 : Operation 966 [4/8] (7.30ns)   --->   "%WEIGHTS_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 966 'readreq' 'WEIGHTS_load_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 210> <Delay = 7.30>
ST_211 : Operation 967 [3/8] (7.30ns)   --->   "%WEIGHTS_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 967 'readreq' 'WEIGHTS_load_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 211> <Delay = 7.30>
ST_212 : Operation 968 [2/8] (7.30ns)   --->   "%WEIGHTS_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 968 'readreq' 'WEIGHTS_load_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 212> <Delay = 7.30>
ST_213 : Operation 969 [1/8] (7.30ns)   --->   "%WEIGHTS_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 969 'readreq' 'WEIGHTS_load_76_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 970 [3/3] (1.45ns) (grouped into DSP with root node w_new_12)   --->   "%mul_ln89_12 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_11_cast260_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 970 'mul' 'mul_ln89_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 214 <SV = 213> <Delay = 7.30>
ST_214 : Operation 971 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_12_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 971 'read' 'WEIGHTS_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 972 [2/3] (1.45ns) (grouped into DSP with root node w_new_12)   --->   "%mul_ln89_12 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_11_cast260_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 972 'mul' 'mul_ln89_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 215 <SV = 214> <Delay = 2.10>
ST_215 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln89_25 = sext i8 %WEIGHTS_addr_12_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 973 'sext' 'sext_ln89_25' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 974 [1/3] (0.00ns) (grouped into DSP with root node w_new_12)   --->   "%mul_ln89_12 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_11_cast260_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 974 'mul' 'mul_ln89_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 975 [1/1] (0.00ns) (grouped into DSP with root node w_new_12)   --->   "%sext_ln89_26 = sext i5 %mul_ln89_12" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 975 'sext' 'sext_ln89_26' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 976 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_12 = add i9 %sext_ln89_26, i9 %sext_ln89_25" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 976 'add' 'w_new_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 216 <SV = 215> <Delay = 7.30>
ST_216 : Operation 977 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_12 = add i9 %sext_ln89_26, i9 %sext_ln89_25" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 977 'add' 'w_new_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_12, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 978 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 979 [1/1] (0.99ns)   --->   "%select_ln90_12 = select i1 %tmp_12, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 979 'select' 'select_ln90_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_216 : Operation 980 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_78_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 980 'writereq' 'WEIGHTS_addr_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 216> <Delay = 7.30>
ST_217 : Operation 981 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i8 %select_ln90_12, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 981 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 217> <Delay = 7.30>
ST_218 : Operation 982 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_78_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 982 'writeresp' 'WEIGHTS_addr_78_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 218> <Delay = 7.30>
ST_219 : Operation 983 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_78_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 983 'writeresp' 'WEIGHTS_addr_78_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 219> <Delay = 7.30>
ST_220 : Operation 984 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_78_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 984 'writeresp' 'WEIGHTS_addr_78_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 220> <Delay = 7.30>
ST_221 : Operation 985 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_78_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 985 'writeresp' 'WEIGHTS_addr_78_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 221> <Delay = 7.30>
ST_222 : Operation 986 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_78_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 986 'writeresp' 'WEIGHTS_addr_78_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 987 [1/1] (3.56ns)   --->   "%add_ln88_13 = add i64 %add_ln88, i64 13" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 987 'add' 'add_ln88_13' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 988 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_13 = getelementptr i8 %WEIGHTS, i64 %add_ln88_13" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 988 'getelementptr' 'WEIGHTS_addr_13' <Predicate = true> <Delay = 0.00>

State 223 <SV = 222> <Delay = 7.30>
ST_223 : Operation 989 [8/8] (7.30ns)   --->   "%WEIGHTS_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 989 'readreq' 'WEIGHTS_load_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 223> <Delay = 7.30>
ST_224 : Operation 990 [7/8] (7.30ns)   --->   "%WEIGHTS_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 990 'readreq' 'WEIGHTS_load_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 224> <Delay = 7.30>
ST_225 : Operation 991 [6/8] (7.30ns)   --->   "%WEIGHTS_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 991 'readreq' 'WEIGHTS_load_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 225> <Delay = 7.30>
ST_226 : Operation 992 [5/8] (7.30ns)   --->   "%WEIGHTS_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 992 'readreq' 'WEIGHTS_load_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 226> <Delay = 7.30>
ST_227 : Operation 993 [4/8] (7.30ns)   --->   "%WEIGHTS_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 993 'readreq' 'WEIGHTS_load_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 227> <Delay = 7.30>
ST_228 : Operation 994 [3/8] (7.30ns)   --->   "%WEIGHTS_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 994 'readreq' 'WEIGHTS_load_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 228> <Delay = 7.30>
ST_229 : Operation 995 [2/8] (7.30ns)   --->   "%WEIGHTS_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 995 'readreq' 'WEIGHTS_load_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 229> <Delay = 7.30>
ST_230 : Operation 996 [1/8] (7.30ns)   --->   "%WEIGHTS_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 996 'readreq' 'WEIGHTS_load_77_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 997 [3/3] (1.45ns) (grouped into DSP with root node w_new_13)   --->   "%mul_ln89_13 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_12_cast261_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 997 'mul' 'mul_ln89_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 231 <SV = 230> <Delay = 7.30>
ST_231 : Operation 998 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_13_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 998 'read' 'WEIGHTS_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 999 [2/3] (1.45ns) (grouped into DSP with root node w_new_13)   --->   "%mul_ln89_13 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_12_cast261_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 999 'mul' 'mul_ln89_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 232 <SV = 231> <Delay = 2.10>
ST_232 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln89_27 = sext i8 %WEIGHTS_addr_13_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1000 'sext' 'sext_ln89_27' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1001 [1/3] (0.00ns) (grouped into DSP with root node w_new_13)   --->   "%mul_ln89_13 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_12_cast261_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1001 'mul' 'mul_ln89_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1002 [1/1] (0.00ns) (grouped into DSP with root node w_new_13)   --->   "%sext_ln89_28 = sext i5 %mul_ln89_13" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1002 'sext' 'sext_ln89_28' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1003 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_13 = add i9 %sext_ln89_28, i9 %sext_ln89_27" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1003 'add' 'w_new_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 233 <SV = 232> <Delay = 7.30>
ST_233 : Operation 1004 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_13 = add i9 %sext_ln89_28, i9 %sext_ln89_27" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1004 'add' 'w_new_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_13, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1005 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1006 [1/1] (0.99ns)   --->   "%select_ln90_13 = select i1 %tmp_13, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1006 'select' 'select_ln90_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_233 : Operation 1007 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_79_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1007 'writereq' 'WEIGHTS_addr_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 233> <Delay = 7.30>
ST_234 : Operation 1008 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i8 %select_ln90_13, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1008 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 234> <Delay = 7.30>
ST_235 : Operation 1009 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_79_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1009 'writeresp' 'WEIGHTS_addr_79_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 235> <Delay = 7.30>
ST_236 : Operation 1010 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_79_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1010 'writeresp' 'WEIGHTS_addr_79_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 236> <Delay = 7.30>
ST_237 : Operation 1011 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_79_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1011 'writeresp' 'WEIGHTS_addr_79_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 237> <Delay = 7.30>
ST_238 : Operation 1012 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_79_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1012 'writeresp' 'WEIGHTS_addr_79_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 238> <Delay = 7.30>
ST_239 : Operation 1013 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_79_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1013 'writeresp' 'WEIGHTS_addr_79_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 1014 [1/1] (3.56ns)   --->   "%add_ln88_14 = add i64 %add_ln88, i64 14" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1014 'add' 'add_ln88_14' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1015 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_14 = getelementptr i8 %WEIGHTS, i64 %add_ln88_14" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1015 'getelementptr' 'WEIGHTS_addr_14' <Predicate = true> <Delay = 0.00>

State 240 <SV = 239> <Delay = 7.30>
ST_240 : Operation 1016 [8/8] (7.30ns)   --->   "%WEIGHTS_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1016 'readreq' 'WEIGHTS_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 240> <Delay = 7.30>
ST_241 : Operation 1017 [7/8] (7.30ns)   --->   "%WEIGHTS_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1017 'readreq' 'WEIGHTS_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 241> <Delay = 7.30>
ST_242 : Operation 1018 [6/8] (7.30ns)   --->   "%WEIGHTS_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1018 'readreq' 'WEIGHTS_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 242> <Delay = 7.30>
ST_243 : Operation 1019 [5/8] (7.30ns)   --->   "%WEIGHTS_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1019 'readreq' 'WEIGHTS_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 243> <Delay = 7.30>
ST_244 : Operation 1020 [4/8] (7.30ns)   --->   "%WEIGHTS_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1020 'readreq' 'WEIGHTS_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 244> <Delay = 7.30>
ST_245 : Operation 1021 [3/8] (7.30ns)   --->   "%WEIGHTS_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1021 'readreq' 'WEIGHTS_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 245> <Delay = 7.30>
ST_246 : Operation 1022 [2/8] (7.30ns)   --->   "%WEIGHTS_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1022 'readreq' 'WEIGHTS_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 246> <Delay = 7.30>
ST_247 : Operation 1023 [1/8] (7.30ns)   --->   "%WEIGHTS_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1023 'readreq' 'WEIGHTS_load_78_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 1024 [3/3] (1.45ns) (grouped into DSP with root node w_new_14)   --->   "%mul_ln89_14 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_13_cast262_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1024 'mul' 'mul_ln89_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 248 <SV = 247> <Delay = 7.30>
ST_248 : Operation 1025 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_14_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1025 'read' 'WEIGHTS_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 1026 [2/3] (1.45ns) (grouped into DSP with root node w_new_14)   --->   "%mul_ln89_14 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_13_cast262_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1026 'mul' 'mul_ln89_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 249 <SV = 248> <Delay = 2.10>
ST_249 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln89_29 = sext i8 %WEIGHTS_addr_14_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1027 'sext' 'sext_ln89_29' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1028 [1/3] (0.00ns) (grouped into DSP with root node w_new_14)   --->   "%mul_ln89_14 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_13_cast262_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1028 'mul' 'mul_ln89_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 1029 [1/1] (0.00ns) (grouped into DSP with root node w_new_14)   --->   "%sext_ln89_30 = sext i5 %mul_ln89_14" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1029 'sext' 'sext_ln89_30' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1030 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_14 = add i9 %sext_ln89_30, i9 %sext_ln89_29" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1030 'add' 'w_new_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 250 <SV = 249> <Delay = 7.30>
ST_250 : Operation 1031 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_14 = add i9 %sext_ln89_30, i9 %sext_ln89_29" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1031 'add' 'w_new_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_14, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1032 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 1033 [1/1] (0.99ns)   --->   "%select_ln90_14 = select i1 %tmp_14, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1033 'select' 'select_ln90_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1034 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_80_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1034 'writereq' 'WEIGHTS_addr_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 250> <Delay = 7.30>
ST_251 : Operation 1035 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i8 %select_ln90_14, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1035 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 251> <Delay = 7.30>
ST_252 : Operation 1036 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_80_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1036 'writeresp' 'WEIGHTS_addr_80_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 252> <Delay = 7.30>
ST_253 : Operation 1037 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_80_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1037 'writeresp' 'WEIGHTS_addr_80_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 253> <Delay = 7.30>
ST_254 : Operation 1038 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_80_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1038 'writeresp' 'WEIGHTS_addr_80_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 254> <Delay = 7.30>
ST_255 : Operation 1039 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_80_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1039 'writeresp' 'WEIGHTS_addr_80_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 255> <Delay = 7.30>
ST_256 : Operation 1040 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_80_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1040 'writeresp' 'WEIGHTS_addr_80_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 1041 [1/1] (3.56ns)   --->   "%add_ln88_15 = add i64 %add_ln88, i64 15" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1041 'add' 'add_ln88_15' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1042 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_15 = getelementptr i8 %WEIGHTS, i64 %add_ln88_15" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1042 'getelementptr' 'WEIGHTS_addr_15' <Predicate = true> <Delay = 0.00>

State 257 <SV = 256> <Delay = 7.30>
ST_257 : Operation 1043 [8/8] (7.30ns)   --->   "%WEIGHTS_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1043 'readreq' 'WEIGHTS_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 257> <Delay = 7.30>
ST_258 : Operation 1044 [7/8] (7.30ns)   --->   "%WEIGHTS_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1044 'readreq' 'WEIGHTS_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 258> <Delay = 7.30>
ST_259 : Operation 1045 [6/8] (7.30ns)   --->   "%WEIGHTS_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1045 'readreq' 'WEIGHTS_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 259> <Delay = 7.30>
ST_260 : Operation 1046 [5/8] (7.30ns)   --->   "%WEIGHTS_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1046 'readreq' 'WEIGHTS_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 260> <Delay = 7.30>
ST_261 : Operation 1047 [4/8] (7.30ns)   --->   "%WEIGHTS_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1047 'readreq' 'WEIGHTS_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 261> <Delay = 7.30>
ST_262 : Operation 1048 [3/8] (7.30ns)   --->   "%WEIGHTS_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1048 'readreq' 'WEIGHTS_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 262> <Delay = 7.30>
ST_263 : Operation 1049 [2/8] (7.30ns)   --->   "%WEIGHTS_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1049 'readreq' 'WEIGHTS_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 263> <Delay = 7.30>
ST_264 : Operation 1050 [1/8] (7.30ns)   --->   "%WEIGHTS_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1050 'readreq' 'WEIGHTS_load_79_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 1051 [3/3] (1.45ns) (grouped into DSP with root node w_new_15)   --->   "%mul_ln89_15 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_14_cast263_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1051 'mul' 'mul_ln89_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 265 <SV = 264> <Delay = 7.30>
ST_265 : Operation 1052 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_15_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1052 'read' 'WEIGHTS_addr_15_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 1053 [2/3] (1.45ns) (grouped into DSP with root node w_new_15)   --->   "%mul_ln89_15 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_14_cast263_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1053 'mul' 'mul_ln89_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 266 <SV = 265> <Delay = 2.10>
ST_266 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln89_31 = sext i8 %WEIGHTS_addr_15_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1054 'sext' 'sext_ln89_31' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1055 [1/3] (0.00ns) (grouped into DSP with root node w_new_15)   --->   "%mul_ln89_15 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_14_cast263_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1055 'mul' 'mul_ln89_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 1056 [1/1] (0.00ns) (grouped into DSP with root node w_new_15)   --->   "%sext_ln89_32 = sext i5 %mul_ln89_15" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1056 'sext' 'sext_ln89_32' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1057 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_15 = add i9 %sext_ln89_32, i9 %sext_ln89_31" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1057 'add' 'w_new_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 267 <SV = 266> <Delay = 7.30>
ST_267 : Operation 1058 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_15 = add i9 %sext_ln89_32, i9 %sext_ln89_31" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1058 'add' 'w_new_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_15, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1059 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 1060 [1/1] (0.99ns)   --->   "%select_ln90_15 = select i1 %tmp_15, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1060 'select' 'select_ln90_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_267 : Operation 1061 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_81_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1061 'writereq' 'WEIGHTS_addr_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 267> <Delay = 7.30>
ST_268 : Operation 1062 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i8 %select_ln90_15, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1062 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 268> <Delay = 7.30>
ST_269 : Operation 1063 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_81_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1063 'writeresp' 'WEIGHTS_addr_81_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 269> <Delay = 7.30>
ST_270 : Operation 1064 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_81_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1064 'writeresp' 'WEIGHTS_addr_81_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 270> <Delay = 7.30>
ST_271 : Operation 1065 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_81_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1065 'writeresp' 'WEIGHTS_addr_81_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 271> <Delay = 7.30>
ST_272 : Operation 1066 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_81_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1066 'writeresp' 'WEIGHTS_addr_81_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 272> <Delay = 7.30>
ST_273 : Operation 1067 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_81_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1067 'writeresp' 'WEIGHTS_addr_81_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 1068 [1/1] (3.56ns)   --->   "%add_ln88_16 = add i64 %add_ln88, i64 16" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1068 'add' 'add_ln88_16' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1069 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_16 = getelementptr i8 %WEIGHTS, i64 %add_ln88_16" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1069 'getelementptr' 'WEIGHTS_addr_16' <Predicate = true> <Delay = 0.00>

State 274 <SV = 273> <Delay = 7.30>
ST_274 : Operation 1070 [8/8] (7.30ns)   --->   "%WEIGHTS_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1070 'readreq' 'WEIGHTS_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 274> <Delay = 7.30>
ST_275 : Operation 1071 [7/8] (7.30ns)   --->   "%WEIGHTS_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1071 'readreq' 'WEIGHTS_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 275> <Delay = 7.30>
ST_276 : Operation 1072 [6/8] (7.30ns)   --->   "%WEIGHTS_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1072 'readreq' 'WEIGHTS_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 276> <Delay = 7.30>
ST_277 : Operation 1073 [5/8] (7.30ns)   --->   "%WEIGHTS_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1073 'readreq' 'WEIGHTS_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 277> <Delay = 7.30>
ST_278 : Operation 1074 [4/8] (7.30ns)   --->   "%WEIGHTS_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1074 'readreq' 'WEIGHTS_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 278> <Delay = 7.30>
ST_279 : Operation 1075 [3/8] (7.30ns)   --->   "%WEIGHTS_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1075 'readreq' 'WEIGHTS_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 279> <Delay = 7.30>
ST_280 : Operation 1076 [2/8] (7.30ns)   --->   "%WEIGHTS_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1076 'readreq' 'WEIGHTS_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 280> <Delay = 7.30>
ST_281 : Operation 1077 [1/8] (7.30ns)   --->   "%WEIGHTS_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1077 'readreq' 'WEIGHTS_load_80_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 1078 [3/3] (1.45ns) (grouped into DSP with root node w_new_16)   --->   "%mul_ln89_16 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_15_cast264_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1078 'mul' 'mul_ln89_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 282 <SV = 281> <Delay = 7.30>
ST_282 : Operation 1079 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_16_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1079 'read' 'WEIGHTS_addr_16_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 1080 [2/3] (1.45ns) (grouped into DSP with root node w_new_16)   --->   "%mul_ln89_16 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_15_cast264_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1080 'mul' 'mul_ln89_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 283 <SV = 282> <Delay = 2.10>
ST_283 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln89_33 = sext i8 %WEIGHTS_addr_16_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1081 'sext' 'sext_ln89_33' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1082 [1/3] (0.00ns) (grouped into DSP with root node w_new_16)   --->   "%mul_ln89_16 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_15_cast264_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1082 'mul' 'mul_ln89_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 1083 [1/1] (0.00ns) (grouped into DSP with root node w_new_16)   --->   "%sext_ln89_34 = sext i5 %mul_ln89_16" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1083 'sext' 'sext_ln89_34' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1084 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_16 = add i9 %sext_ln89_34, i9 %sext_ln89_33" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1084 'add' 'w_new_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 284 <SV = 283> <Delay = 7.30>
ST_284 : Operation 1085 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_16 = add i9 %sext_ln89_34, i9 %sext_ln89_33" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1085 'add' 'w_new_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_16, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1086 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1087 [1/1] (0.99ns)   --->   "%select_ln90_16 = select i1 %tmp_16, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1087 'select' 'select_ln90_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_284 : Operation 1088 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_82_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1088 'writereq' 'WEIGHTS_addr_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 284> <Delay = 7.30>
ST_285 : Operation 1089 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i8 %select_ln90_16, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1089 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 285> <Delay = 7.30>
ST_286 : Operation 1090 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_82_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1090 'writeresp' 'WEIGHTS_addr_82_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 286> <Delay = 7.30>
ST_287 : Operation 1091 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_82_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1091 'writeresp' 'WEIGHTS_addr_82_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 287> <Delay = 7.30>
ST_288 : Operation 1092 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_82_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1092 'writeresp' 'WEIGHTS_addr_82_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 288> <Delay = 7.30>
ST_289 : Operation 1093 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_82_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1093 'writeresp' 'WEIGHTS_addr_82_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 289> <Delay = 7.30>
ST_290 : Operation 1094 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_82_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1094 'writeresp' 'WEIGHTS_addr_82_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 1095 [1/1] (3.56ns)   --->   "%add_ln88_17 = add i64 %add_ln88, i64 17" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1095 'add' 'add_ln88_17' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1096 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_17 = getelementptr i8 %WEIGHTS, i64 %add_ln88_17" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1096 'getelementptr' 'WEIGHTS_addr_17' <Predicate = true> <Delay = 0.00>

State 291 <SV = 290> <Delay = 7.30>
ST_291 : Operation 1097 [8/8] (7.30ns)   --->   "%WEIGHTS_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1097 'readreq' 'WEIGHTS_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 291> <Delay = 7.30>
ST_292 : Operation 1098 [7/8] (7.30ns)   --->   "%WEIGHTS_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1098 'readreq' 'WEIGHTS_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 292> <Delay = 7.30>
ST_293 : Operation 1099 [6/8] (7.30ns)   --->   "%WEIGHTS_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1099 'readreq' 'WEIGHTS_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 293> <Delay = 7.30>
ST_294 : Operation 1100 [5/8] (7.30ns)   --->   "%WEIGHTS_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1100 'readreq' 'WEIGHTS_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 294> <Delay = 7.30>
ST_295 : Operation 1101 [4/8] (7.30ns)   --->   "%WEIGHTS_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1101 'readreq' 'WEIGHTS_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 295> <Delay = 7.30>
ST_296 : Operation 1102 [3/8] (7.30ns)   --->   "%WEIGHTS_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1102 'readreq' 'WEIGHTS_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 296> <Delay = 7.30>
ST_297 : Operation 1103 [2/8] (7.30ns)   --->   "%WEIGHTS_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1103 'readreq' 'WEIGHTS_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 297> <Delay = 7.30>
ST_298 : Operation 1104 [1/8] (7.30ns)   --->   "%WEIGHTS_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1104 'readreq' 'WEIGHTS_load_81_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 1105 [3/3] (1.45ns) (grouped into DSP with root node w_new_17)   --->   "%mul_ln89_17 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_16_cast265_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1105 'mul' 'mul_ln89_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 299 <SV = 298> <Delay = 7.30>
ST_299 : Operation 1106 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_17_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1106 'read' 'WEIGHTS_addr_17_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 1107 [2/3] (1.45ns) (grouped into DSP with root node w_new_17)   --->   "%mul_ln89_17 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_16_cast265_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1107 'mul' 'mul_ln89_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 300 <SV = 299> <Delay = 2.10>
ST_300 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln89_35 = sext i8 %WEIGHTS_addr_17_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1108 'sext' 'sext_ln89_35' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1109 [1/3] (0.00ns) (grouped into DSP with root node w_new_17)   --->   "%mul_ln89_17 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_16_cast265_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1109 'mul' 'mul_ln89_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1110 [1/1] (0.00ns) (grouped into DSP with root node w_new_17)   --->   "%sext_ln89_36 = sext i5 %mul_ln89_17" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1110 'sext' 'sext_ln89_36' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1111 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_17 = add i9 %sext_ln89_36, i9 %sext_ln89_35" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1111 'add' 'w_new_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 301 <SV = 300> <Delay = 7.30>
ST_301 : Operation 1112 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_17 = add i9 %sext_ln89_36, i9 %sext_ln89_35" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1112 'add' 'w_new_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_301 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_17, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1113 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1114 [1/1] (0.99ns)   --->   "%select_ln90_17 = select i1 %tmp_17, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1114 'select' 'select_ln90_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_301 : Operation 1115 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_83_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1115 'writereq' 'WEIGHTS_addr_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 301> <Delay = 7.30>
ST_302 : Operation 1116 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i8 %select_ln90_17, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1116 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 302> <Delay = 7.30>
ST_303 : Operation 1117 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_83_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1117 'writeresp' 'WEIGHTS_addr_83_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 303> <Delay = 7.30>
ST_304 : Operation 1118 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_83_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1118 'writeresp' 'WEIGHTS_addr_83_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 304> <Delay = 7.30>
ST_305 : Operation 1119 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_83_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1119 'writeresp' 'WEIGHTS_addr_83_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 305> <Delay = 7.30>
ST_306 : Operation 1120 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_83_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1120 'writeresp' 'WEIGHTS_addr_83_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 306> <Delay = 7.30>
ST_307 : Operation 1121 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_83_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1121 'writeresp' 'WEIGHTS_addr_83_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 1122 [1/1] (3.56ns)   --->   "%add_ln88_18 = add i64 %add_ln88, i64 18" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1122 'add' 'add_ln88_18' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1123 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_18 = getelementptr i8 %WEIGHTS, i64 %add_ln88_18" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1123 'getelementptr' 'WEIGHTS_addr_18' <Predicate = true> <Delay = 0.00>

State 308 <SV = 307> <Delay = 7.30>
ST_308 : Operation 1124 [8/8] (7.30ns)   --->   "%WEIGHTS_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1124 'readreq' 'WEIGHTS_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 308> <Delay = 7.30>
ST_309 : Operation 1125 [7/8] (7.30ns)   --->   "%WEIGHTS_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1125 'readreq' 'WEIGHTS_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 309> <Delay = 7.30>
ST_310 : Operation 1126 [6/8] (7.30ns)   --->   "%WEIGHTS_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1126 'readreq' 'WEIGHTS_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 310> <Delay = 7.30>
ST_311 : Operation 1127 [5/8] (7.30ns)   --->   "%WEIGHTS_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1127 'readreq' 'WEIGHTS_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 311> <Delay = 7.30>
ST_312 : Operation 1128 [4/8] (7.30ns)   --->   "%WEIGHTS_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1128 'readreq' 'WEIGHTS_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 312> <Delay = 7.30>
ST_313 : Operation 1129 [3/8] (7.30ns)   --->   "%WEIGHTS_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1129 'readreq' 'WEIGHTS_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 313> <Delay = 7.30>
ST_314 : Operation 1130 [2/8] (7.30ns)   --->   "%WEIGHTS_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1130 'readreq' 'WEIGHTS_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 314> <Delay = 7.30>
ST_315 : Operation 1131 [1/8] (7.30ns)   --->   "%WEIGHTS_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1131 'readreq' 'WEIGHTS_load_82_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 1132 [3/3] (1.45ns) (grouped into DSP with root node w_new_18)   --->   "%mul_ln89_18 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_17_cast266_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1132 'mul' 'mul_ln89_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 316 <SV = 315> <Delay = 7.30>
ST_316 : Operation 1133 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_18_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1133 'read' 'WEIGHTS_addr_18_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 1134 [2/3] (1.45ns) (grouped into DSP with root node w_new_18)   --->   "%mul_ln89_18 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_17_cast266_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1134 'mul' 'mul_ln89_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 317 <SV = 316> <Delay = 2.10>
ST_317 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln89_37 = sext i8 %WEIGHTS_addr_18_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1135 'sext' 'sext_ln89_37' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1136 [1/3] (0.00ns) (grouped into DSP with root node w_new_18)   --->   "%mul_ln89_18 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_17_cast266_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1136 'mul' 'mul_ln89_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_317 : Operation 1137 [1/1] (0.00ns) (grouped into DSP with root node w_new_18)   --->   "%sext_ln89_38 = sext i5 %mul_ln89_18" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1137 'sext' 'sext_ln89_38' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1138 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_18 = add i9 %sext_ln89_38, i9 %sext_ln89_37" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1138 'add' 'w_new_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 318 <SV = 317> <Delay = 7.30>
ST_318 : Operation 1139 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_18 = add i9 %sext_ln89_38, i9 %sext_ln89_37" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1139 'add' 'w_new_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_318 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_18, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1140 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 1141 [1/1] (0.99ns)   --->   "%select_ln90_18 = select i1 %tmp_18, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1141 'select' 'select_ln90_18' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_318 : Operation 1142 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_84_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1142 'writereq' 'WEIGHTS_addr_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 318> <Delay = 7.30>
ST_319 : Operation 1143 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i8 %select_ln90_18, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1143 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 319> <Delay = 7.30>
ST_320 : Operation 1144 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_84_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1144 'writeresp' 'WEIGHTS_addr_84_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 320> <Delay = 7.30>
ST_321 : Operation 1145 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_84_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1145 'writeresp' 'WEIGHTS_addr_84_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 321> <Delay = 7.30>
ST_322 : Operation 1146 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_84_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1146 'writeresp' 'WEIGHTS_addr_84_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 322> <Delay = 7.30>
ST_323 : Operation 1147 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_84_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1147 'writeresp' 'WEIGHTS_addr_84_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 323> <Delay = 7.30>
ST_324 : Operation 1148 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_84_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1148 'writeresp' 'WEIGHTS_addr_84_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_324 : Operation 1149 [1/1] (3.56ns)   --->   "%add_ln88_19 = add i64 %add_ln88, i64 19" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1149 'add' 'add_ln88_19' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1150 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_19 = getelementptr i8 %WEIGHTS, i64 %add_ln88_19" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1150 'getelementptr' 'WEIGHTS_addr_19' <Predicate = true> <Delay = 0.00>

State 325 <SV = 324> <Delay = 7.30>
ST_325 : Operation 1151 [8/8] (7.30ns)   --->   "%WEIGHTS_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1151 'readreq' 'WEIGHTS_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 325> <Delay = 7.30>
ST_326 : Operation 1152 [7/8] (7.30ns)   --->   "%WEIGHTS_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1152 'readreq' 'WEIGHTS_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 326> <Delay = 7.30>
ST_327 : Operation 1153 [6/8] (7.30ns)   --->   "%WEIGHTS_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1153 'readreq' 'WEIGHTS_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 327> <Delay = 7.30>
ST_328 : Operation 1154 [5/8] (7.30ns)   --->   "%WEIGHTS_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1154 'readreq' 'WEIGHTS_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 328> <Delay = 7.30>
ST_329 : Operation 1155 [4/8] (7.30ns)   --->   "%WEIGHTS_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1155 'readreq' 'WEIGHTS_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 329> <Delay = 7.30>
ST_330 : Operation 1156 [3/8] (7.30ns)   --->   "%WEIGHTS_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1156 'readreq' 'WEIGHTS_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 330> <Delay = 7.30>
ST_331 : Operation 1157 [2/8] (7.30ns)   --->   "%WEIGHTS_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1157 'readreq' 'WEIGHTS_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 331> <Delay = 7.30>
ST_332 : Operation 1158 [1/8] (7.30ns)   --->   "%WEIGHTS_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1158 'readreq' 'WEIGHTS_load_83_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_332 : Operation 1159 [3/3] (1.45ns) (grouped into DSP with root node w_new_19)   --->   "%mul_ln89_19 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_18_cast267_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1159 'mul' 'mul_ln89_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 333 <SV = 332> <Delay = 7.30>
ST_333 : Operation 1160 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_19_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1160 'read' 'WEIGHTS_addr_19_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_333 : Operation 1161 [2/3] (1.45ns) (grouped into DSP with root node w_new_19)   --->   "%mul_ln89_19 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_18_cast267_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1161 'mul' 'mul_ln89_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 334 <SV = 333> <Delay = 2.10>
ST_334 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln89_39 = sext i8 %WEIGHTS_addr_19_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1162 'sext' 'sext_ln89_39' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 1163 [1/3] (0.00ns) (grouped into DSP with root node w_new_19)   --->   "%mul_ln89_19 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_18_cast267_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1163 'mul' 'mul_ln89_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_334 : Operation 1164 [1/1] (0.00ns) (grouped into DSP with root node w_new_19)   --->   "%sext_ln89_40 = sext i5 %mul_ln89_19" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1164 'sext' 'sext_ln89_40' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 1165 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_19 = add i9 %sext_ln89_40, i9 %sext_ln89_39" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1165 'add' 'w_new_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 335 <SV = 334> <Delay = 7.30>
ST_335 : Operation 1166 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_19 = add i9 %sext_ln89_40, i9 %sext_ln89_39" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1166 'add' 'w_new_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_19, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1167 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1168 [1/1] (0.99ns)   --->   "%select_ln90_19 = select i1 %tmp_19, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1168 'select' 'select_ln90_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_335 : Operation 1169 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_85_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1169 'writereq' 'WEIGHTS_addr_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 335> <Delay = 7.30>
ST_336 : Operation 1170 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i8 %select_ln90_19, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1170 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 336> <Delay = 7.30>
ST_337 : Operation 1171 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_85_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1171 'writeresp' 'WEIGHTS_addr_85_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 337> <Delay = 7.30>
ST_338 : Operation 1172 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_85_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1172 'writeresp' 'WEIGHTS_addr_85_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 338> <Delay = 7.30>
ST_339 : Operation 1173 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_85_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1173 'writeresp' 'WEIGHTS_addr_85_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 339> <Delay = 7.30>
ST_340 : Operation 1174 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_85_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1174 'writeresp' 'WEIGHTS_addr_85_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 340> <Delay = 7.30>
ST_341 : Operation 1175 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_85_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1175 'writeresp' 'WEIGHTS_addr_85_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_341 : Operation 1176 [1/1] (3.56ns)   --->   "%add_ln88_20 = add i64 %add_ln88, i64 20" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1176 'add' 'add_ln88_20' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1177 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_20 = getelementptr i8 %WEIGHTS, i64 %add_ln88_20" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1177 'getelementptr' 'WEIGHTS_addr_20' <Predicate = true> <Delay = 0.00>

State 342 <SV = 341> <Delay = 7.30>
ST_342 : Operation 1178 [8/8] (7.30ns)   --->   "%WEIGHTS_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1178 'readreq' 'WEIGHTS_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 342> <Delay = 7.30>
ST_343 : Operation 1179 [7/8] (7.30ns)   --->   "%WEIGHTS_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1179 'readreq' 'WEIGHTS_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 343> <Delay = 7.30>
ST_344 : Operation 1180 [6/8] (7.30ns)   --->   "%WEIGHTS_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1180 'readreq' 'WEIGHTS_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 344> <Delay = 7.30>
ST_345 : Operation 1181 [5/8] (7.30ns)   --->   "%WEIGHTS_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1181 'readreq' 'WEIGHTS_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 346 <SV = 345> <Delay = 7.30>
ST_346 : Operation 1182 [4/8] (7.30ns)   --->   "%WEIGHTS_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1182 'readreq' 'WEIGHTS_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 347 <SV = 346> <Delay = 7.30>
ST_347 : Operation 1183 [3/8] (7.30ns)   --->   "%WEIGHTS_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1183 'readreq' 'WEIGHTS_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 347> <Delay = 7.30>
ST_348 : Operation 1184 [2/8] (7.30ns)   --->   "%WEIGHTS_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1184 'readreq' 'WEIGHTS_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 349 <SV = 348> <Delay = 7.30>
ST_349 : Operation 1185 [1/8] (7.30ns)   --->   "%WEIGHTS_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1185 'readreq' 'WEIGHTS_load_84_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_349 : Operation 1186 [3/3] (1.45ns) (grouped into DSP with root node w_new_20)   --->   "%mul_ln89_20 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_19_cast268_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1186 'mul' 'mul_ln89_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 350 <SV = 349> <Delay = 7.30>
ST_350 : Operation 1187 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_20_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1187 'read' 'WEIGHTS_addr_20_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_350 : Operation 1188 [2/3] (1.45ns) (grouped into DSP with root node w_new_20)   --->   "%mul_ln89_20 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_19_cast268_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1188 'mul' 'mul_ln89_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 351 <SV = 350> <Delay = 2.10>
ST_351 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln89_41 = sext i8 %WEIGHTS_addr_20_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1189 'sext' 'sext_ln89_41' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1190 [1/3] (0.00ns) (grouped into DSP with root node w_new_20)   --->   "%mul_ln89_20 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_19_cast268_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1190 'mul' 'mul_ln89_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_351 : Operation 1191 [1/1] (0.00ns) (grouped into DSP with root node w_new_20)   --->   "%sext_ln89_42 = sext i5 %mul_ln89_20" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1191 'sext' 'sext_ln89_42' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1192 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_20 = add i9 %sext_ln89_42, i9 %sext_ln89_41" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1192 'add' 'w_new_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 352 <SV = 351> <Delay = 7.30>
ST_352 : Operation 1193 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_20 = add i9 %sext_ln89_42, i9 %sext_ln89_41" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1193 'add' 'w_new_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_352 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_20, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1194 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 1195 [1/1] (0.99ns)   --->   "%select_ln90_20 = select i1 %tmp_20, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1195 'select' 'select_ln90_20' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_352 : Operation 1196 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_86_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1196 'writereq' 'WEIGHTS_addr_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 353 <SV = 352> <Delay = 7.30>
ST_353 : Operation 1197 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i8 %select_ln90_20, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1197 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 354 <SV = 353> <Delay = 7.30>
ST_354 : Operation 1198 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_86_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1198 'writeresp' 'WEIGHTS_addr_86_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 354> <Delay = 7.30>
ST_355 : Operation 1199 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_86_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1199 'writeresp' 'WEIGHTS_addr_86_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 355> <Delay = 7.30>
ST_356 : Operation 1200 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_86_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1200 'writeresp' 'WEIGHTS_addr_86_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 357 <SV = 356> <Delay = 7.30>
ST_357 : Operation 1201 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_86_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1201 'writeresp' 'WEIGHTS_addr_86_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 358 <SV = 357> <Delay = 7.30>
ST_358 : Operation 1202 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_86_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1202 'writeresp' 'WEIGHTS_addr_86_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_358 : Operation 1203 [1/1] (3.56ns)   --->   "%add_ln88_21 = add i64 %add_ln88, i64 21" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1203 'add' 'add_ln88_21' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 1204 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_21 = getelementptr i8 %WEIGHTS, i64 %add_ln88_21" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1204 'getelementptr' 'WEIGHTS_addr_21' <Predicate = true> <Delay = 0.00>

State 359 <SV = 358> <Delay = 7.30>
ST_359 : Operation 1205 [8/8] (7.30ns)   --->   "%WEIGHTS_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1205 'readreq' 'WEIGHTS_load_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 360 <SV = 359> <Delay = 7.30>
ST_360 : Operation 1206 [7/8] (7.30ns)   --->   "%WEIGHTS_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1206 'readreq' 'WEIGHTS_load_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 361 <SV = 360> <Delay = 7.30>
ST_361 : Operation 1207 [6/8] (7.30ns)   --->   "%WEIGHTS_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1207 'readreq' 'WEIGHTS_load_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 362 <SV = 361> <Delay = 7.30>
ST_362 : Operation 1208 [5/8] (7.30ns)   --->   "%WEIGHTS_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1208 'readreq' 'WEIGHTS_load_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 363 <SV = 362> <Delay = 7.30>
ST_363 : Operation 1209 [4/8] (7.30ns)   --->   "%WEIGHTS_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1209 'readreq' 'WEIGHTS_load_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 364 <SV = 363> <Delay = 7.30>
ST_364 : Operation 1210 [3/8] (7.30ns)   --->   "%WEIGHTS_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1210 'readreq' 'WEIGHTS_load_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 364> <Delay = 7.30>
ST_365 : Operation 1211 [2/8] (7.30ns)   --->   "%WEIGHTS_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1211 'readreq' 'WEIGHTS_load_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 365> <Delay = 7.30>
ST_366 : Operation 1212 [1/8] (7.30ns)   --->   "%WEIGHTS_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1212 'readreq' 'WEIGHTS_load_85_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_366 : Operation 1213 [3/3] (1.45ns) (grouped into DSP with root node w_new_21)   --->   "%mul_ln89_21 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_20_cast269_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1213 'mul' 'mul_ln89_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 367 <SV = 366> <Delay = 7.30>
ST_367 : Operation 1214 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_21_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1214 'read' 'WEIGHTS_addr_21_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_367 : Operation 1215 [2/3] (1.45ns) (grouped into DSP with root node w_new_21)   --->   "%mul_ln89_21 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_20_cast269_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1215 'mul' 'mul_ln89_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 368 <SV = 367> <Delay = 2.10>
ST_368 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln89_43 = sext i8 %WEIGHTS_addr_21_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1216 'sext' 'sext_ln89_43' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 1217 [1/3] (0.00ns) (grouped into DSP with root node w_new_21)   --->   "%mul_ln89_21 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_20_cast269_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1217 'mul' 'mul_ln89_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_368 : Operation 1218 [1/1] (0.00ns) (grouped into DSP with root node w_new_21)   --->   "%sext_ln89_44 = sext i5 %mul_ln89_21" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1218 'sext' 'sext_ln89_44' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 1219 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_21 = add i9 %sext_ln89_44, i9 %sext_ln89_43" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1219 'add' 'w_new_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 369 <SV = 368> <Delay = 7.30>
ST_369 : Operation 1220 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_21 = add i9 %sext_ln89_44, i9 %sext_ln89_43" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1220 'add' 'w_new_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_369 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_21, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1221 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 1222 [1/1] (0.99ns)   --->   "%select_ln90_21 = select i1 %tmp_21, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1222 'select' 'select_ln90_21' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_369 : Operation 1223 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_87_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1223 'writereq' 'WEIGHTS_addr_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 369> <Delay = 7.30>
ST_370 : Operation 1224 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i8 %select_ln90_21, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1224 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 370> <Delay = 7.30>
ST_371 : Operation 1225 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_87_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1225 'writeresp' 'WEIGHTS_addr_87_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 371> <Delay = 7.30>
ST_372 : Operation 1226 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_87_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1226 'writeresp' 'WEIGHTS_addr_87_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 372> <Delay = 7.30>
ST_373 : Operation 1227 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_87_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1227 'writeresp' 'WEIGHTS_addr_87_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 374 <SV = 373> <Delay = 7.30>
ST_374 : Operation 1228 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_87_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1228 'writeresp' 'WEIGHTS_addr_87_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 375 <SV = 374> <Delay = 7.30>
ST_375 : Operation 1229 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_87_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1229 'writeresp' 'WEIGHTS_addr_87_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_375 : Operation 1230 [1/1] (3.56ns)   --->   "%add_ln88_22 = add i64 %add_ln88, i64 22" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1230 'add' 'add_ln88_22' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1231 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_22 = getelementptr i8 %WEIGHTS, i64 %add_ln88_22" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1231 'getelementptr' 'WEIGHTS_addr_22' <Predicate = true> <Delay = 0.00>

State 376 <SV = 375> <Delay = 7.30>
ST_376 : Operation 1232 [8/8] (7.30ns)   --->   "%WEIGHTS_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1232 'readreq' 'WEIGHTS_load_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 377 <SV = 376> <Delay = 7.30>
ST_377 : Operation 1233 [7/8] (7.30ns)   --->   "%WEIGHTS_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1233 'readreq' 'WEIGHTS_load_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 378 <SV = 377> <Delay = 7.30>
ST_378 : Operation 1234 [6/8] (7.30ns)   --->   "%WEIGHTS_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1234 'readreq' 'WEIGHTS_load_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 379 <SV = 378> <Delay = 7.30>
ST_379 : Operation 1235 [5/8] (7.30ns)   --->   "%WEIGHTS_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1235 'readreq' 'WEIGHTS_load_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 380 <SV = 379> <Delay = 7.30>
ST_380 : Operation 1236 [4/8] (7.30ns)   --->   "%WEIGHTS_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1236 'readreq' 'WEIGHTS_load_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 381 <SV = 380> <Delay = 7.30>
ST_381 : Operation 1237 [3/8] (7.30ns)   --->   "%WEIGHTS_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1237 'readreq' 'WEIGHTS_load_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 382 <SV = 381> <Delay = 7.30>
ST_382 : Operation 1238 [2/8] (7.30ns)   --->   "%WEIGHTS_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1238 'readreq' 'WEIGHTS_load_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 383 <SV = 382> <Delay = 7.30>
ST_383 : Operation 1239 [1/8] (7.30ns)   --->   "%WEIGHTS_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1239 'readreq' 'WEIGHTS_load_86_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_383 : Operation 1240 [3/3] (1.45ns) (grouped into DSP with root node w_new_22)   --->   "%mul_ln89_22 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_21_cast270_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1240 'mul' 'mul_ln89_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 384 <SV = 383> <Delay = 7.30>
ST_384 : Operation 1241 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_22_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1241 'read' 'WEIGHTS_addr_22_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_384 : Operation 1242 [2/3] (1.45ns) (grouped into DSP with root node w_new_22)   --->   "%mul_ln89_22 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_21_cast270_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1242 'mul' 'mul_ln89_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 385 <SV = 384> <Delay = 2.10>
ST_385 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln89_45 = sext i8 %WEIGHTS_addr_22_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1243 'sext' 'sext_ln89_45' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1244 [1/3] (0.00ns) (grouped into DSP with root node w_new_22)   --->   "%mul_ln89_22 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_21_cast270_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1244 'mul' 'mul_ln89_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_385 : Operation 1245 [1/1] (0.00ns) (grouped into DSP with root node w_new_22)   --->   "%sext_ln89_46 = sext i5 %mul_ln89_22" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1245 'sext' 'sext_ln89_46' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1246 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_22 = add i9 %sext_ln89_46, i9 %sext_ln89_45" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1246 'add' 'w_new_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 386 <SV = 385> <Delay = 7.30>
ST_386 : Operation 1247 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_22 = add i9 %sext_ln89_46, i9 %sext_ln89_45" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1247 'add' 'w_new_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_386 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_22, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1248 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1249 [1/1] (0.99ns)   --->   "%select_ln90_22 = select i1 %tmp_22, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1249 'select' 'select_ln90_22' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_386 : Operation 1250 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_88_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1250 'writereq' 'WEIGHTS_addr_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 386> <Delay = 7.30>
ST_387 : Operation 1251 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i8 %select_ln90_22, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1251 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 387> <Delay = 7.30>
ST_388 : Operation 1252 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_88_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1252 'writeresp' 'WEIGHTS_addr_88_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 388> <Delay = 7.30>
ST_389 : Operation 1253 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_88_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1253 'writeresp' 'WEIGHTS_addr_88_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 389> <Delay = 7.30>
ST_390 : Operation 1254 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_88_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1254 'writeresp' 'WEIGHTS_addr_88_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 391 <SV = 390> <Delay = 7.30>
ST_391 : Operation 1255 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_88_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1255 'writeresp' 'WEIGHTS_addr_88_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 392 <SV = 391> <Delay = 7.30>
ST_392 : Operation 1256 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_88_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1256 'writeresp' 'WEIGHTS_addr_88_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_392 : Operation 1257 [1/1] (3.56ns)   --->   "%add_ln88_23 = add i64 %add_ln88, i64 23" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1257 'add' 'add_ln88_23' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1258 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_23 = getelementptr i8 %WEIGHTS, i64 %add_ln88_23" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1258 'getelementptr' 'WEIGHTS_addr_23' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1259 [1/1] (3.56ns)   --->   "%add_ln88_24 = add i64 %add_ln88, i64 24" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1259 'add' 'add_ln88_24' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1260 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_24 = getelementptr i8 %WEIGHTS, i64 %add_ln88_24" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1260 'getelementptr' 'WEIGHTS_addr_24' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1261 [1/1] (3.56ns)   --->   "%add_ln88_25 = add i64 %add_ln88, i64 25" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1261 'add' 'add_ln88_25' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1262 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_25 = getelementptr i8 %WEIGHTS, i64 %add_ln88_25" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1262 'getelementptr' 'WEIGHTS_addr_25' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1263 [1/1] (3.56ns)   --->   "%add_ln88_26 = add i64 %add_ln88, i64 26" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1263 'add' 'add_ln88_26' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1264 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_26 = getelementptr i8 %WEIGHTS, i64 %add_ln88_26" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1264 'getelementptr' 'WEIGHTS_addr_26' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1265 [1/1] (3.56ns)   --->   "%add_ln88_27 = add i64 %add_ln88, i64 27" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1265 'add' 'add_ln88_27' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1266 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_27 = getelementptr i8 %WEIGHTS, i64 %add_ln88_27" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1266 'getelementptr' 'WEIGHTS_addr_27' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1267 [1/1] (3.56ns)   --->   "%add_ln88_28 = add i64 %add_ln88, i64 28" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1267 'add' 'add_ln88_28' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1268 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_28 = getelementptr i8 %WEIGHTS, i64 %add_ln88_28" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1268 'getelementptr' 'WEIGHTS_addr_28' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1269 [1/1] (3.56ns)   --->   "%add_ln88_29 = add i64 %add_ln88, i64 29" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1269 'add' 'add_ln88_29' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1270 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_29 = getelementptr i8 %WEIGHTS, i64 %add_ln88_29" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1270 'getelementptr' 'WEIGHTS_addr_29' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1271 [1/1] (3.56ns)   --->   "%add_ln88_30 = add i64 %add_ln88, i64 30" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1271 'add' 'add_ln88_30' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1272 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_30 = getelementptr i8 %WEIGHTS, i64 %add_ln88_30" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1272 'getelementptr' 'WEIGHTS_addr_30' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 1273 [1/1] (3.56ns)   --->   "%add_ln88_31 = add i64 %add_ln88, i64 31" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1273 'add' 'add_ln88_31' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1274 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_31 = getelementptr i8 %WEIGHTS, i64 %add_ln88_31" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1274 'getelementptr' 'WEIGHTS_addr_31' <Predicate = true> <Delay = 0.00>

State 393 <SV = 392> <Delay = 7.30>
ST_393 : Operation 1275 [8/8] (7.30ns)   --->   "%WEIGHTS_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1275 'readreq' 'WEIGHTS_load_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 394 <SV = 393> <Delay = 7.30>
ST_394 : Operation 1276 [7/8] (7.30ns)   --->   "%WEIGHTS_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1276 'readreq' 'WEIGHTS_load_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 395 <SV = 394> <Delay = 7.30>
ST_395 : Operation 1277 [6/8] (7.30ns)   --->   "%WEIGHTS_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1277 'readreq' 'WEIGHTS_load_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 395> <Delay = 7.30>
ST_396 : Operation 1278 [5/8] (7.30ns)   --->   "%WEIGHTS_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1278 'readreq' 'WEIGHTS_load_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 396> <Delay = 7.30>
ST_397 : Operation 1279 [4/8] (7.30ns)   --->   "%WEIGHTS_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1279 'readreq' 'WEIGHTS_load_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 397> <Delay = 7.30>
ST_398 : Operation 1280 [3/8] (7.30ns)   --->   "%WEIGHTS_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1280 'readreq' 'WEIGHTS_load_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 399 <SV = 398> <Delay = 7.30>
ST_399 : Operation 1281 [2/8] (7.30ns)   --->   "%WEIGHTS_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1281 'readreq' 'WEIGHTS_load_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 400 <SV = 399> <Delay = 7.30>
ST_400 : Operation 1282 [1/8] (7.30ns)   --->   "%WEIGHTS_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1282 'readreq' 'WEIGHTS_load_87_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_400 : Operation 1283 [3/3] (1.45ns) (grouped into DSP with root node w_new_23)   --->   "%mul_ln89_23 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_22_cast271_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1283 'mul' 'mul_ln89_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 401 <SV = 400> <Delay = 7.30>
ST_401 : Operation 1284 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_23_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1284 'read' 'WEIGHTS_addr_23_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_401 : Operation 1285 [2/3] (1.45ns) (grouped into DSP with root node w_new_23)   --->   "%mul_ln89_23 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_22_cast271_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1285 'mul' 'mul_ln89_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 402 <SV = 401> <Delay = 2.10>
ST_402 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln89_47 = sext i8 %WEIGHTS_addr_23_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1286 'sext' 'sext_ln89_47' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 1287 [1/3] (0.00ns) (grouped into DSP with root node w_new_23)   --->   "%mul_ln89_23 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_22_cast271_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1287 'mul' 'mul_ln89_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_402 : Operation 1288 [1/1] (0.00ns) (grouped into DSP with root node w_new_23)   --->   "%sext_ln89_48 = sext i5 %mul_ln89_23" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1288 'sext' 'sext_ln89_48' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 1289 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_23 = add i9 %sext_ln89_48, i9 %sext_ln89_47" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1289 'add' 'w_new_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 403 <SV = 402> <Delay = 7.30>
ST_403 : Operation 1290 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_23 = add i9 %sext_ln89_48, i9 %sext_ln89_47" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1290 'add' 'w_new_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_403 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_23, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1291 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 1292 [1/1] (0.99ns)   --->   "%select_ln90_23 = select i1 %tmp_23, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1292 'select' 'select_ln90_23' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_403 : Operation 1293 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_89_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1293 'writereq' 'WEIGHTS_addr_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 404 <SV = 403> <Delay = 7.30>
ST_404 : Operation 1294 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i8 %select_ln90_23, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1294 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 404> <Delay = 7.30>
ST_405 : Operation 1295 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_89_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1295 'writeresp' 'WEIGHTS_addr_89_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 405> <Delay = 7.30>
ST_406 : Operation 1296 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_89_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1296 'writeresp' 'WEIGHTS_addr_89_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 406> <Delay = 7.30>
ST_407 : Operation 1297 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_89_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1297 'writeresp' 'WEIGHTS_addr_89_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 407> <Delay = 7.30>
ST_408 : Operation 1298 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_89_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1298 'writeresp' 'WEIGHTS_addr_89_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 408> <Delay = 7.30>
ST_409 : Operation 1299 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_89_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1299 'writeresp' 'WEIGHTS_addr_89_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 409> <Delay = 7.30>
ST_410 : Operation 1300 [8/8] (7.30ns)   --->   "%WEIGHTS_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1300 'readreq' 'WEIGHTS_load_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 411 <SV = 410> <Delay = 7.30>
ST_411 : Operation 1301 [7/8] (7.30ns)   --->   "%WEIGHTS_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1301 'readreq' 'WEIGHTS_load_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 411> <Delay = 7.30>
ST_412 : Operation 1302 [6/8] (7.30ns)   --->   "%WEIGHTS_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1302 'readreq' 'WEIGHTS_load_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 413 <SV = 412> <Delay = 7.30>
ST_413 : Operation 1303 [5/8] (7.30ns)   --->   "%WEIGHTS_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1303 'readreq' 'WEIGHTS_load_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 414 <SV = 413> <Delay = 7.30>
ST_414 : Operation 1304 [4/8] (7.30ns)   --->   "%WEIGHTS_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1304 'readreq' 'WEIGHTS_load_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 415 <SV = 414> <Delay = 7.30>
ST_415 : Operation 1305 [3/8] (7.30ns)   --->   "%WEIGHTS_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1305 'readreq' 'WEIGHTS_load_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 416 <SV = 415> <Delay = 7.30>
ST_416 : Operation 1306 [2/8] (7.30ns)   --->   "%WEIGHTS_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1306 'readreq' 'WEIGHTS_load_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 417 <SV = 416> <Delay = 7.30>
ST_417 : Operation 1307 [1/8] (7.30ns)   --->   "%WEIGHTS_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1307 'readreq' 'WEIGHTS_load_88_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_417 : Operation 1308 [3/3] (1.45ns) (grouped into DSP with root node w_new_24)   --->   "%mul_ln89_24 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_23_cast272_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1308 'mul' 'mul_ln89_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 418 <SV = 417> <Delay = 7.30>
ST_418 : Operation 1309 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_24_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1309 'read' 'WEIGHTS_addr_24_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_418 : Operation 1310 [2/3] (1.45ns) (grouped into DSP with root node w_new_24)   --->   "%mul_ln89_24 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_23_cast272_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1310 'mul' 'mul_ln89_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 419 <SV = 418> <Delay = 2.10>
ST_419 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln89_49 = sext i8 %WEIGHTS_addr_24_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1311 'sext' 'sext_ln89_49' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1312 [1/3] (0.00ns) (grouped into DSP with root node w_new_24)   --->   "%mul_ln89_24 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_23_cast272_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1312 'mul' 'mul_ln89_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_419 : Operation 1313 [1/1] (0.00ns) (grouped into DSP with root node w_new_24)   --->   "%sext_ln89_50 = sext i5 %mul_ln89_24" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1313 'sext' 'sext_ln89_50' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1314 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_24 = add i9 %sext_ln89_50, i9 %sext_ln89_49" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1314 'add' 'w_new_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 420 <SV = 419> <Delay = 7.30>
ST_420 : Operation 1315 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_24 = add i9 %sext_ln89_50, i9 %sext_ln89_49" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1315 'add' 'w_new_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_420 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_24, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1316 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 1317 [1/1] (0.99ns)   --->   "%select_ln90_24 = select i1 %tmp_24, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1317 'select' 'select_ln90_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_420 : Operation 1318 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_90_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1318 'writereq' 'WEIGHTS_addr_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 421 <SV = 420> <Delay = 7.30>
ST_421 : Operation 1319 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i8 %select_ln90_24, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1319 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 422 <SV = 421> <Delay = 7.30>
ST_422 : Operation 1320 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_90_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1320 'writeresp' 'WEIGHTS_addr_90_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 423 <SV = 422> <Delay = 7.30>
ST_423 : Operation 1321 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_90_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1321 'writeresp' 'WEIGHTS_addr_90_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 424 <SV = 423> <Delay = 7.30>
ST_424 : Operation 1322 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_90_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1322 'writeresp' 'WEIGHTS_addr_90_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 425 <SV = 424> <Delay = 7.30>
ST_425 : Operation 1323 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_90_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1323 'writeresp' 'WEIGHTS_addr_90_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 426 <SV = 425> <Delay = 7.30>
ST_426 : Operation 1324 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_90_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1324 'writeresp' 'WEIGHTS_addr_90_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 427 <SV = 426> <Delay = 7.30>
ST_427 : Operation 1325 [8/8] (7.30ns)   --->   "%WEIGHTS_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1325 'readreq' 'WEIGHTS_load_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 428 <SV = 427> <Delay = 7.30>
ST_428 : Operation 1326 [7/8] (7.30ns)   --->   "%WEIGHTS_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1326 'readreq' 'WEIGHTS_load_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 429 <SV = 428> <Delay = 7.30>
ST_429 : Operation 1327 [6/8] (7.30ns)   --->   "%WEIGHTS_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1327 'readreq' 'WEIGHTS_load_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 430 <SV = 429> <Delay = 7.30>
ST_430 : Operation 1328 [5/8] (7.30ns)   --->   "%WEIGHTS_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1328 'readreq' 'WEIGHTS_load_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 431 <SV = 430> <Delay = 7.30>
ST_431 : Operation 1329 [4/8] (7.30ns)   --->   "%WEIGHTS_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1329 'readreq' 'WEIGHTS_load_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 432 <SV = 431> <Delay = 7.30>
ST_432 : Operation 1330 [3/8] (7.30ns)   --->   "%WEIGHTS_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1330 'readreq' 'WEIGHTS_load_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 433 <SV = 432> <Delay = 7.30>
ST_433 : Operation 1331 [2/8] (7.30ns)   --->   "%WEIGHTS_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1331 'readreq' 'WEIGHTS_load_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 434 <SV = 433> <Delay = 7.30>
ST_434 : Operation 1332 [1/8] (7.30ns)   --->   "%WEIGHTS_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1332 'readreq' 'WEIGHTS_load_89_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_434 : Operation 1333 [3/3] (1.45ns) (grouped into DSP with root node w_new_25)   --->   "%mul_ln89_25 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_24_cast273_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1333 'mul' 'mul_ln89_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 435 <SV = 434> <Delay = 7.30>
ST_435 : Operation 1334 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_25_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1334 'read' 'WEIGHTS_addr_25_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_435 : Operation 1335 [2/3] (1.45ns) (grouped into DSP with root node w_new_25)   --->   "%mul_ln89_25 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_24_cast273_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1335 'mul' 'mul_ln89_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 436 <SV = 435> <Delay = 2.10>
ST_436 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln89_51 = sext i8 %WEIGHTS_addr_25_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1336 'sext' 'sext_ln89_51' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 1337 [1/3] (0.00ns) (grouped into DSP with root node w_new_25)   --->   "%mul_ln89_25 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_24_cast273_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1337 'mul' 'mul_ln89_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_436 : Operation 1338 [1/1] (0.00ns) (grouped into DSP with root node w_new_25)   --->   "%sext_ln89_52 = sext i5 %mul_ln89_25" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1338 'sext' 'sext_ln89_52' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 1339 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_25 = add i9 %sext_ln89_52, i9 %sext_ln89_51" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1339 'add' 'w_new_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 437 <SV = 436> <Delay = 7.30>
ST_437 : Operation 1340 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_25 = add i9 %sext_ln89_52, i9 %sext_ln89_51" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1340 'add' 'w_new_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_437 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_25, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1341 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 1342 [1/1] (0.99ns)   --->   "%select_ln90_25 = select i1 %tmp_25, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1342 'select' 'select_ln90_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_437 : Operation 1343 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_91_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1343 'writereq' 'WEIGHTS_addr_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 438 <SV = 437> <Delay = 7.30>
ST_438 : Operation 1344 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i8 %select_ln90_25, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1344 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 439 <SV = 438> <Delay = 7.30>
ST_439 : Operation 1345 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_91_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1345 'writeresp' 'WEIGHTS_addr_91_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 440 <SV = 439> <Delay = 7.30>
ST_440 : Operation 1346 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_91_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1346 'writeresp' 'WEIGHTS_addr_91_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 441 <SV = 440> <Delay = 7.30>
ST_441 : Operation 1347 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_91_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1347 'writeresp' 'WEIGHTS_addr_91_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 442 <SV = 441> <Delay = 7.30>
ST_442 : Operation 1348 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_91_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1348 'writeresp' 'WEIGHTS_addr_91_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 443 <SV = 442> <Delay = 7.30>
ST_443 : Operation 1349 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_91_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1349 'writeresp' 'WEIGHTS_addr_91_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 444 <SV = 443> <Delay = 7.30>
ST_444 : Operation 1350 [8/8] (7.30ns)   --->   "%WEIGHTS_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1350 'readreq' 'WEIGHTS_load_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 445 <SV = 444> <Delay = 7.30>
ST_445 : Operation 1351 [7/8] (7.30ns)   --->   "%WEIGHTS_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1351 'readreq' 'WEIGHTS_load_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 446 <SV = 445> <Delay = 7.30>
ST_446 : Operation 1352 [6/8] (7.30ns)   --->   "%WEIGHTS_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1352 'readreq' 'WEIGHTS_load_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 447 <SV = 446> <Delay = 7.30>
ST_447 : Operation 1353 [5/8] (7.30ns)   --->   "%WEIGHTS_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1353 'readreq' 'WEIGHTS_load_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 448 <SV = 447> <Delay = 7.30>
ST_448 : Operation 1354 [4/8] (7.30ns)   --->   "%WEIGHTS_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1354 'readreq' 'WEIGHTS_load_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 449 <SV = 448> <Delay = 7.30>
ST_449 : Operation 1355 [3/8] (7.30ns)   --->   "%WEIGHTS_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1355 'readreq' 'WEIGHTS_load_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 450 <SV = 449> <Delay = 7.30>
ST_450 : Operation 1356 [2/8] (7.30ns)   --->   "%WEIGHTS_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1356 'readreq' 'WEIGHTS_load_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 451 <SV = 450> <Delay = 7.30>
ST_451 : Operation 1357 [1/8] (7.30ns)   --->   "%WEIGHTS_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1357 'readreq' 'WEIGHTS_load_90_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_451 : Operation 1358 [3/3] (1.45ns) (grouped into DSP with root node w_new_26)   --->   "%mul_ln89_26 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_25_cast274_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1358 'mul' 'mul_ln89_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 452 <SV = 451> <Delay = 7.30>
ST_452 : Operation 1359 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_26_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1359 'read' 'WEIGHTS_addr_26_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_452 : Operation 1360 [2/3] (1.45ns) (grouped into DSP with root node w_new_26)   --->   "%mul_ln89_26 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_25_cast274_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1360 'mul' 'mul_ln89_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 453 <SV = 452> <Delay = 2.10>
ST_453 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln89_53 = sext i8 %WEIGHTS_addr_26_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1361 'sext' 'sext_ln89_53' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 1362 [1/3] (0.00ns) (grouped into DSP with root node w_new_26)   --->   "%mul_ln89_26 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_25_cast274_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1362 'mul' 'mul_ln89_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_453 : Operation 1363 [1/1] (0.00ns) (grouped into DSP with root node w_new_26)   --->   "%sext_ln89_54 = sext i5 %mul_ln89_26" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1363 'sext' 'sext_ln89_54' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 1364 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_26 = add i9 %sext_ln89_54, i9 %sext_ln89_53" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1364 'add' 'w_new_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 454 <SV = 453> <Delay = 7.30>
ST_454 : Operation 1365 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_26 = add i9 %sext_ln89_54, i9 %sext_ln89_53" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1365 'add' 'w_new_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_454 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_26, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1366 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 1367 [1/1] (0.99ns)   --->   "%select_ln90_26 = select i1 %tmp_26, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1367 'select' 'select_ln90_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_454 : Operation 1368 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_92_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1368 'writereq' 'WEIGHTS_addr_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 455 <SV = 454> <Delay = 7.30>
ST_455 : Operation 1369 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i8 %select_ln90_26, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1369 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 456 <SV = 455> <Delay = 7.30>
ST_456 : Operation 1370 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_92_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1370 'writeresp' 'WEIGHTS_addr_92_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 457 <SV = 456> <Delay = 7.30>
ST_457 : Operation 1371 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_92_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1371 'writeresp' 'WEIGHTS_addr_92_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 458 <SV = 457> <Delay = 7.30>
ST_458 : Operation 1372 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_92_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1372 'writeresp' 'WEIGHTS_addr_92_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 459 <SV = 458> <Delay = 7.30>
ST_459 : Operation 1373 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_92_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1373 'writeresp' 'WEIGHTS_addr_92_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 460 <SV = 459> <Delay = 7.30>
ST_460 : Operation 1374 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_92_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1374 'writeresp' 'WEIGHTS_addr_92_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 461 <SV = 460> <Delay = 7.30>
ST_461 : Operation 1375 [8/8] (7.30ns)   --->   "%WEIGHTS_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1375 'readreq' 'WEIGHTS_load_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 462 <SV = 461> <Delay = 7.30>
ST_462 : Operation 1376 [7/8] (7.30ns)   --->   "%WEIGHTS_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1376 'readreq' 'WEIGHTS_load_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 463 <SV = 462> <Delay = 7.30>
ST_463 : Operation 1377 [6/8] (7.30ns)   --->   "%WEIGHTS_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1377 'readreq' 'WEIGHTS_load_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 464 <SV = 463> <Delay = 7.30>
ST_464 : Operation 1378 [5/8] (7.30ns)   --->   "%WEIGHTS_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1378 'readreq' 'WEIGHTS_load_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 465 <SV = 464> <Delay = 7.30>
ST_465 : Operation 1379 [4/8] (7.30ns)   --->   "%WEIGHTS_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1379 'readreq' 'WEIGHTS_load_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 466 <SV = 465> <Delay = 7.30>
ST_466 : Operation 1380 [3/8] (7.30ns)   --->   "%WEIGHTS_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1380 'readreq' 'WEIGHTS_load_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 467 <SV = 466> <Delay = 7.30>
ST_467 : Operation 1381 [2/8] (7.30ns)   --->   "%WEIGHTS_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1381 'readreq' 'WEIGHTS_load_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 468 <SV = 467> <Delay = 7.30>
ST_468 : Operation 1382 [1/8] (7.30ns)   --->   "%WEIGHTS_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1382 'readreq' 'WEIGHTS_load_91_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_468 : Operation 1383 [3/3] (1.45ns) (grouped into DSP with root node w_new_27)   --->   "%mul_ln89_27 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_26_cast275_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1383 'mul' 'mul_ln89_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 469 <SV = 468> <Delay = 7.30>
ST_469 : Operation 1384 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_27_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1384 'read' 'WEIGHTS_addr_27_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_469 : Operation 1385 [2/3] (1.45ns) (grouped into DSP with root node w_new_27)   --->   "%mul_ln89_27 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_26_cast275_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1385 'mul' 'mul_ln89_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 470 <SV = 469> <Delay = 2.10>
ST_470 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln89_55 = sext i8 %WEIGHTS_addr_27_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1386 'sext' 'sext_ln89_55' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 1387 [1/3] (0.00ns) (grouped into DSP with root node w_new_27)   --->   "%mul_ln89_27 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_26_cast275_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1387 'mul' 'mul_ln89_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_470 : Operation 1388 [1/1] (0.00ns) (grouped into DSP with root node w_new_27)   --->   "%sext_ln89_56 = sext i5 %mul_ln89_27" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1388 'sext' 'sext_ln89_56' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 1389 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_27 = add i9 %sext_ln89_56, i9 %sext_ln89_55" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1389 'add' 'w_new_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 471 <SV = 470> <Delay = 7.30>
ST_471 : Operation 1390 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_27 = add i9 %sext_ln89_56, i9 %sext_ln89_55" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1390 'add' 'w_new_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_471 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_27, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1391 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 1392 [1/1] (0.99ns)   --->   "%select_ln90_27 = select i1 %tmp_27, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1392 'select' 'select_ln90_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_471 : Operation 1393 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_93_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1393 'writereq' 'WEIGHTS_addr_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 472 <SV = 471> <Delay = 7.30>
ST_472 : Operation 1394 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i8 %select_ln90_27, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1394 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 473 <SV = 472> <Delay = 7.30>
ST_473 : Operation 1395 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_93_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1395 'writeresp' 'WEIGHTS_addr_93_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 474 <SV = 473> <Delay = 7.30>
ST_474 : Operation 1396 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_93_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1396 'writeresp' 'WEIGHTS_addr_93_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 475 <SV = 474> <Delay = 7.30>
ST_475 : Operation 1397 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_93_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1397 'writeresp' 'WEIGHTS_addr_93_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 476 <SV = 475> <Delay = 7.30>
ST_476 : Operation 1398 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_93_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1398 'writeresp' 'WEIGHTS_addr_93_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 477 <SV = 476> <Delay = 7.30>
ST_477 : Operation 1399 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_93_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1399 'writeresp' 'WEIGHTS_addr_93_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 478 <SV = 477> <Delay = 7.30>
ST_478 : Operation 1400 [8/8] (7.30ns)   --->   "%WEIGHTS_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1400 'readreq' 'WEIGHTS_load_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 479 <SV = 478> <Delay = 7.30>
ST_479 : Operation 1401 [7/8] (7.30ns)   --->   "%WEIGHTS_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1401 'readreq' 'WEIGHTS_load_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 480 <SV = 479> <Delay = 7.30>
ST_480 : Operation 1402 [6/8] (7.30ns)   --->   "%WEIGHTS_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1402 'readreq' 'WEIGHTS_load_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 481 <SV = 480> <Delay = 7.30>
ST_481 : Operation 1403 [5/8] (7.30ns)   --->   "%WEIGHTS_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1403 'readreq' 'WEIGHTS_load_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 482 <SV = 481> <Delay = 7.30>
ST_482 : Operation 1404 [4/8] (7.30ns)   --->   "%WEIGHTS_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1404 'readreq' 'WEIGHTS_load_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 483 <SV = 482> <Delay = 7.30>
ST_483 : Operation 1405 [3/8] (7.30ns)   --->   "%WEIGHTS_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1405 'readreq' 'WEIGHTS_load_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 484 <SV = 483> <Delay = 7.30>
ST_484 : Operation 1406 [2/8] (7.30ns)   --->   "%WEIGHTS_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1406 'readreq' 'WEIGHTS_load_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 485 <SV = 484> <Delay = 7.30>
ST_485 : Operation 1407 [1/8] (7.30ns)   --->   "%WEIGHTS_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1407 'readreq' 'WEIGHTS_load_92_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_485 : Operation 1408 [3/3] (1.45ns) (grouped into DSP with root node w_new_28)   --->   "%mul_ln89_28 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_27_cast276_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1408 'mul' 'mul_ln89_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 486 <SV = 485> <Delay = 7.30>
ST_486 : Operation 1409 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_28_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1409 'read' 'WEIGHTS_addr_28_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_486 : Operation 1410 [2/3] (1.45ns) (grouped into DSP with root node w_new_28)   --->   "%mul_ln89_28 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_27_cast276_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1410 'mul' 'mul_ln89_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 487 <SV = 486> <Delay = 2.10>
ST_487 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln89_57 = sext i8 %WEIGHTS_addr_28_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1411 'sext' 'sext_ln89_57' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 1412 [1/3] (0.00ns) (grouped into DSP with root node w_new_28)   --->   "%mul_ln89_28 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_27_cast276_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1412 'mul' 'mul_ln89_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_487 : Operation 1413 [1/1] (0.00ns) (grouped into DSP with root node w_new_28)   --->   "%sext_ln89_58 = sext i5 %mul_ln89_28" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1413 'sext' 'sext_ln89_58' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 1414 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_28 = add i9 %sext_ln89_58, i9 %sext_ln89_57" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1414 'add' 'w_new_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 488 <SV = 487> <Delay = 7.30>
ST_488 : Operation 1415 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_28 = add i9 %sext_ln89_58, i9 %sext_ln89_57" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1415 'add' 'w_new_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_488 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_28, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1416 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 1417 [1/1] (0.99ns)   --->   "%select_ln90_28 = select i1 %tmp_28, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1417 'select' 'select_ln90_28' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_488 : Operation 1418 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_94_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1418 'writereq' 'WEIGHTS_addr_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 489 <SV = 488> <Delay = 7.30>
ST_489 : Operation 1419 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i8 %select_ln90_28, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1419 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 490 <SV = 489> <Delay = 7.30>
ST_490 : Operation 1420 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_94_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1420 'writeresp' 'WEIGHTS_addr_94_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 491 <SV = 490> <Delay = 7.30>
ST_491 : Operation 1421 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_94_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1421 'writeresp' 'WEIGHTS_addr_94_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 492 <SV = 491> <Delay = 7.30>
ST_492 : Operation 1422 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_94_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1422 'writeresp' 'WEIGHTS_addr_94_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 493 <SV = 492> <Delay = 7.30>
ST_493 : Operation 1423 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_94_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1423 'writeresp' 'WEIGHTS_addr_94_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 494 <SV = 493> <Delay = 7.30>
ST_494 : Operation 1424 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_94_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1424 'writeresp' 'WEIGHTS_addr_94_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 495 <SV = 494> <Delay = 7.30>
ST_495 : Operation 1425 [8/8] (7.30ns)   --->   "%WEIGHTS_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1425 'readreq' 'WEIGHTS_load_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 496 <SV = 495> <Delay = 7.30>
ST_496 : Operation 1426 [7/8] (7.30ns)   --->   "%WEIGHTS_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1426 'readreq' 'WEIGHTS_load_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 497 <SV = 496> <Delay = 7.30>
ST_497 : Operation 1427 [6/8] (7.30ns)   --->   "%WEIGHTS_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1427 'readreq' 'WEIGHTS_load_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 498 <SV = 497> <Delay = 7.30>
ST_498 : Operation 1428 [5/8] (7.30ns)   --->   "%WEIGHTS_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1428 'readreq' 'WEIGHTS_load_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 499 <SV = 498> <Delay = 7.30>
ST_499 : Operation 1429 [4/8] (7.30ns)   --->   "%WEIGHTS_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1429 'readreq' 'WEIGHTS_load_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 500 <SV = 499> <Delay = 7.30>
ST_500 : Operation 1430 [3/8] (7.30ns)   --->   "%WEIGHTS_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1430 'readreq' 'WEIGHTS_load_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 501 <SV = 500> <Delay = 7.30>
ST_501 : Operation 1431 [2/8] (7.30ns)   --->   "%WEIGHTS_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1431 'readreq' 'WEIGHTS_load_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 502 <SV = 501> <Delay = 7.30>
ST_502 : Operation 1432 [1/8] (7.30ns)   --->   "%WEIGHTS_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1432 'readreq' 'WEIGHTS_load_93_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_502 : Operation 1433 [3/3] (1.45ns) (grouped into DSP with root node w_new_29)   --->   "%mul_ln89_29 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_28_cast277_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1433 'mul' 'mul_ln89_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 503 <SV = 502> <Delay = 7.30>
ST_503 : Operation 1434 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_29_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1434 'read' 'WEIGHTS_addr_29_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_503 : Operation 1435 [2/3] (1.45ns) (grouped into DSP with root node w_new_29)   --->   "%mul_ln89_29 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_28_cast277_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1435 'mul' 'mul_ln89_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 504 <SV = 503> <Delay = 2.10>
ST_504 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln89_59 = sext i8 %WEIGHTS_addr_29_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1436 'sext' 'sext_ln89_59' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 1437 [1/3] (0.00ns) (grouped into DSP with root node w_new_29)   --->   "%mul_ln89_29 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_28_cast277_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1437 'mul' 'mul_ln89_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_504 : Operation 1438 [1/1] (0.00ns) (grouped into DSP with root node w_new_29)   --->   "%sext_ln89_60 = sext i5 %mul_ln89_29" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1438 'sext' 'sext_ln89_60' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 1439 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_29 = add i9 %sext_ln89_60, i9 %sext_ln89_59" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1439 'add' 'w_new_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 505 <SV = 504> <Delay = 7.30>
ST_505 : Operation 1440 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_29 = add i9 %sext_ln89_60, i9 %sext_ln89_59" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1440 'add' 'w_new_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_505 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_29, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1441 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 1442 [1/1] (0.99ns)   --->   "%select_ln90_29 = select i1 %tmp_29, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1442 'select' 'select_ln90_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_505 : Operation 1443 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_95_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1443 'writereq' 'WEIGHTS_addr_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 506 <SV = 505> <Delay = 7.30>
ST_506 : Operation 1444 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i8 %select_ln90_29, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1444 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 507 <SV = 506> <Delay = 7.30>
ST_507 : Operation 1445 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_95_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1445 'writeresp' 'WEIGHTS_addr_95_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 508 <SV = 507> <Delay = 7.30>
ST_508 : Operation 1446 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_95_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1446 'writeresp' 'WEIGHTS_addr_95_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 509 <SV = 508> <Delay = 7.30>
ST_509 : Operation 1447 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_95_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1447 'writeresp' 'WEIGHTS_addr_95_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 510 <SV = 509> <Delay = 7.30>
ST_510 : Operation 1448 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_95_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1448 'writeresp' 'WEIGHTS_addr_95_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 511 <SV = 510> <Delay = 7.30>
ST_511 : Operation 1449 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_95_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1449 'writeresp' 'WEIGHTS_addr_95_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 512 <SV = 511> <Delay = 7.30>
ST_512 : Operation 1450 [8/8] (7.30ns)   --->   "%WEIGHTS_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1450 'readreq' 'WEIGHTS_load_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 513 <SV = 512> <Delay = 7.30>
ST_513 : Operation 1451 [7/8] (7.30ns)   --->   "%WEIGHTS_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1451 'readreq' 'WEIGHTS_load_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_513 : Operation 1504 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 1504 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 1.61>

State 514 <SV = 513> <Delay = 7.30>
ST_514 : Operation 1452 [6/8] (7.30ns)   --->   "%WEIGHTS_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1452 'readreq' 'WEIGHTS_load_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 515 <SV = 514> <Delay = 7.30>
ST_515 : Operation 1453 [5/8] (7.30ns)   --->   "%WEIGHTS_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1453 'readreq' 'WEIGHTS_load_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 516 <SV = 515> <Delay = 7.30>
ST_516 : Operation 1454 [4/8] (7.30ns)   --->   "%WEIGHTS_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1454 'readreq' 'WEIGHTS_load_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 517 <SV = 516> <Delay = 7.30>
ST_517 : Operation 1455 [3/8] (7.30ns)   --->   "%WEIGHTS_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1455 'readreq' 'WEIGHTS_load_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 518 <SV = 517> <Delay = 7.30>
ST_518 : Operation 1456 [2/8] (7.30ns)   --->   "%WEIGHTS_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1456 'readreq' 'WEIGHTS_load_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 519 <SV = 518> <Delay = 7.30>
ST_519 : Operation 1457 [1/8] (7.30ns)   --->   "%WEIGHTS_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1457 'readreq' 'WEIGHTS_load_94_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_519 : Operation 1458 [3/3] (1.45ns) (grouped into DSP with root node w_new_30)   --->   "%mul_ln89_30 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_29_cast278_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1458 'mul' 'mul_ln89_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 520 <SV = 519> <Delay = 7.30>
ST_520 : Operation 1459 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_30_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1459 'read' 'WEIGHTS_addr_30_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_520 : Operation 1460 [2/3] (1.45ns) (grouped into DSP with root node w_new_30)   --->   "%mul_ln89_30 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_29_cast278_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1460 'mul' 'mul_ln89_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 521 <SV = 520> <Delay = 2.10>
ST_521 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln89_61 = sext i8 %WEIGHTS_addr_30_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1461 'sext' 'sext_ln89_61' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 1462 [1/3] (0.00ns) (grouped into DSP with root node w_new_30)   --->   "%mul_ln89_30 = mul i5 %sext_ln89_1, i5 %hidden_pos_load_29_cast278_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1462 'mul' 'mul_ln89_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_521 : Operation 1463 [1/1] (0.00ns) (grouped into DSP with root node w_new_30)   --->   "%sext_ln89_62 = sext i5 %mul_ln89_30" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1463 'sext' 'sext_ln89_62' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 1464 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_30 = add i9 %sext_ln89_62, i9 %sext_ln89_61" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1464 'add' 'w_new_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 522 <SV = 521> <Delay = 7.30>
ST_522 : Operation 1465 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_30 = add i9 %sext_ln89_62, i9 %sext_ln89_61" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1465 'add' 'w_new_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_522 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_30, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1466 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 1467 [1/1] (0.99ns)   --->   "%select_ln90_30 = select i1 %tmp_30, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1467 'select' 'select_ln90_30' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_522 : Operation 1468 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_96_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1468 'writereq' 'WEIGHTS_addr_96_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 523 <SV = 522> <Delay = 7.30>
ST_523 : Operation 1469 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i8 %select_ln90_30, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1469 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 524 <SV = 523> <Delay = 7.30>
ST_524 : Operation 1470 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_96_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1470 'writeresp' 'WEIGHTS_addr_96_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 525 <SV = 524> <Delay = 7.30>
ST_525 : Operation 1471 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_96_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1471 'writeresp' 'WEIGHTS_addr_96_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 526 <SV = 525> <Delay = 7.30>
ST_526 : Operation 1472 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_96_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1472 'writeresp' 'WEIGHTS_addr_96_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 527 <SV = 526> <Delay = 7.30>
ST_527 : Operation 1473 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_96_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1473 'writeresp' 'WEIGHTS_addr_96_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 528 <SV = 527> <Delay = 7.30>
ST_528 : Operation 1474 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_96_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1474 'writeresp' 'WEIGHTS_addr_96_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 529 <SV = 528> <Delay = 7.30>
ST_529 : Operation 1475 [8/8] (7.30ns)   --->   "%WEIGHTS_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1475 'readreq' 'WEIGHTS_load_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 530 <SV = 529> <Delay = 7.30>
ST_530 : Operation 1476 [7/8] (7.30ns)   --->   "%WEIGHTS_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1476 'readreq' 'WEIGHTS_load_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 531 <SV = 530> <Delay = 7.30>
ST_531 : Operation 1477 [6/8] (7.30ns)   --->   "%WEIGHTS_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1477 'readreq' 'WEIGHTS_load_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 532 <SV = 531> <Delay = 7.30>
ST_532 : Operation 1478 [5/8] (7.30ns)   --->   "%WEIGHTS_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1478 'readreq' 'WEIGHTS_load_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 533 <SV = 532> <Delay = 7.30>
ST_533 : Operation 1479 [4/8] (7.30ns)   --->   "%WEIGHTS_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1479 'readreq' 'WEIGHTS_load_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 534 <SV = 533> <Delay = 7.30>
ST_534 : Operation 1480 [3/8] (7.30ns)   --->   "%WEIGHTS_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1480 'readreq' 'WEIGHTS_load_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 535 <SV = 534> <Delay = 7.30>
ST_535 : Operation 1481 [2/8] (7.30ns)   --->   "%WEIGHTS_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1481 'readreq' 'WEIGHTS_load_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 536 <SV = 535> <Delay = 7.30>
ST_536 : Operation 1482 [1/8] (7.30ns)   --->   "%WEIGHTS_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1482 'readreq' 'WEIGHTS_load_95_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_536 : Operation 1483 [3/3] (1.45ns) (grouped into DSP with root node w_new_31)   --->   "%mul_ln89_31 = mul i5 %sext_ln89_1, i5 %sext_ln45_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1483 'mul' 'mul_ln89_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 537 <SV = 536> <Delay = 7.30>
ST_537 : Operation 1484 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_31_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:88->../src/forward_fw.cpp:137]   --->   Operation 1484 'read' 'WEIGHTS_addr_31_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_537 : Operation 1485 [2/3] (1.45ns) (grouped into DSP with root node w_new_31)   --->   "%mul_ln89_31 = mul i5 %sext_ln89_1, i5 %sext_ln45_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1485 'mul' 'mul_ln89_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 538 <SV = 537> <Delay = 2.10>
ST_538 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln89_63 = sext i8 %WEIGHTS_addr_31_read" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1486 'sext' 'sext_ln89_63' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 1487 [1/3] (0.00ns) (grouped into DSP with root node w_new_31)   --->   "%mul_ln89_31 = mul i5 %sext_ln89_1, i5 %sext_ln45_cast" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1487 'mul' 'mul_ln89_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_538 : Operation 1488 [1/1] (0.00ns) (grouped into DSP with root node w_new_31)   --->   "%sext_ln89_64 = sext i5 %mul_ln89_31" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1488 'sext' 'sext_ln89_64' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 1489 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_31 = add i9 %sext_ln89_64, i9 %sext_ln89_63" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1489 'add' 'w_new_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 539 <SV = 538> <Delay = 7.30>
ST_539 : Operation 1490 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_31 = add i9 %sext_ln89_64, i9 %sext_ln89_63" [../src/forward_fw.cpp:89->../src/forward_fw.cpp:137]   --->   Operation 1490 'add' 'w_new_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_539 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_31, i32 8" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1491 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 1492 [1/1] (0.99ns)   --->   "%select_ln90_31 = select i1 %tmp_31, i8 255, i8 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1492 'select' 'select_ln90_31' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_539 : Operation 1493 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_97_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1493 'writereq' 'WEIGHTS_addr_97_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 540 <SV = 539> <Delay = 7.30>
ST_540 : Operation 1494 [1/1] (7.30ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i8 %select_ln90_31, i1 1" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1494 'write' 'write_ln90' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 541 <SV = 540> <Delay = 7.30>
ST_541 : Operation 1495 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_97_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1495 'writeresp' 'WEIGHTS_addr_97_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 542 <SV = 541> <Delay = 7.30>
ST_542 : Operation 1496 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_97_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1496 'writeresp' 'WEIGHTS_addr_97_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 543 <SV = 542> <Delay = 7.30>
ST_543 : Operation 1497 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_97_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1497 'writeresp' 'WEIGHTS_addr_97_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 544 <SV = 543> <Delay = 7.30>
ST_544 : Operation 1498 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_97_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1498 'writeresp' 'WEIGHTS_addr_97_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 545 <SV = 544> <Delay = 7.30>
ST_545 : Operation 1499 [1/1] (0.00ns)   --->   "%specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 1499 'specpipeline' 'specpipeline_ln85' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 1500 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 1500 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 1501 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 1501 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 1502 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_97_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:90->../src/forward_fw.cpp:137]   --->   Operation 1502 'writeresp' 'WEIGHTS_addr_97_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_545 : Operation 1503 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.body.i181" [../src/forward_fw.cpp:85->../src/forward_fw.cpp:137]   --->   Operation 1503 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.170ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln85', ../src/forward_fw.cpp:85->../src/forward_fw.cpp:137) of constant 0 on local variable 'k', ../src/forward_fw.cpp:85->../src/forward_fw.cpp:137 [104]  (1.610 ns)
	'load' operation 4 bit ('k', ../src/forward_fw.cpp:85->../src/forward_fw.cpp:137) on local variable 'k', ../src/forward_fw.cpp:85->../src/forward_fw.cpp:137 [107]  (0.000 ns)
	'add' operation 64 bit ('add_ln88', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [126]  (3.560 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('WEIGHTS_addr', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [127]  (0.000 ns)
	bus request operation ('WEIGHTS_load_64_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [128]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_64_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [128]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_64_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [128]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_64_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [128]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_64_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [128]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_64_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [128]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_64_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [128]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_64_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [128]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [129]  (7.300 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[134] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [134]  (2.100 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_66_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [137]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [138]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_66_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [139]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_66_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [139]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_66_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [139]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_66_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [139]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_66_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [139]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [142]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [142]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [142]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [142]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [142]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [142]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [142]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_65_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [142]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_1_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [143]  (7.300 ns)

 <State 28>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[147] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [147]  (2.100 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_67_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [150]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [151]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_67_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [152]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_67_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [152]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_67_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [152]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_67_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [152]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_67_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [152]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [155]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [155]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [155]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [155]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [155]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [155]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [155]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_66_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [155]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_2_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [156]  (7.300 ns)

 <State 45>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[160] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [160]  (2.100 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_68_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [163]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [164]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_68_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [165]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_68_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [165]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_68_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [165]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_68_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [165]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_68_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [165]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [168]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [168]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [168]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [168]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [168]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [168]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [168]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_67_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [168]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_3_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [169]  (7.300 ns)

 <State 62>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[173] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [173]  (2.100 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_69_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [176]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [177]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_69_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [178]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_69_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [178]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_69_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [178]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_69_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [178]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_69_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [178]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [181]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [181]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [181]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [181]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [181]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [181]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [181]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_68_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [181]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_4_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [182]  (7.300 ns)

 <State 79>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[186] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [186]  (2.100 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_70_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [189]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [190]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_70_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [191]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_70_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [191]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_70_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [191]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_70_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [191]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_70_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [191]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_69_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [194]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_69_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [194]  (7.300 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_69_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [194]  (7.300 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_69_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [194]  (7.300 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_69_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [194]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_69_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [194]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_69_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [194]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_69_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [194]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_5_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [195]  (7.300 ns)

 <State 96>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[199] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [199]  (2.100 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_71_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [202]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [203]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_71_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [204]  (7.300 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_71_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [204]  (7.300 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_71_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [204]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_71_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [204]  (7.300 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_71_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [204]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_70_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [207]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_70_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [207]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_70_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [207]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_70_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [207]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_70_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [207]  (7.300 ns)

 <State 109>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_70_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [207]  (7.300 ns)

 <State 110>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_70_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [207]  (7.300 ns)

 <State 111>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_70_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [207]  (7.300 ns)

 <State 112>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_6_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [208]  (7.300 ns)

 <State 113>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[212] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [212]  (2.100 ns)

 <State 114>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_72_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [215]  (7.300 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [216]  (7.300 ns)

 <State 116>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_72_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [217]  (7.300 ns)

 <State 117>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_72_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [217]  (7.300 ns)

 <State 118>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_72_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [217]  (7.300 ns)

 <State 119>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_72_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [217]  (7.300 ns)

 <State 120>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_72_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [217]  (7.300 ns)

 <State 121>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_71_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [220]  (7.300 ns)

 <State 122>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_71_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [220]  (7.300 ns)

 <State 123>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_71_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [220]  (7.300 ns)

 <State 124>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_71_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [220]  (7.300 ns)

 <State 125>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_71_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [220]  (7.300 ns)

 <State 126>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_71_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [220]  (7.300 ns)

 <State 127>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_71_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [220]  (7.300 ns)

 <State 128>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_71_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [220]  (7.300 ns)

 <State 129>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_7_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [221]  (7.300 ns)

 <State 130>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[225] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [225]  (2.100 ns)

 <State 131>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_73_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [228]  (7.300 ns)

 <State 132>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [229]  (7.300 ns)

 <State 133>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_73_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [230]  (7.300 ns)

 <State 134>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_73_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [230]  (7.300 ns)

 <State 135>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_73_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [230]  (7.300 ns)

 <State 136>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_73_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [230]  (7.300 ns)

 <State 137>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_73_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [230]  (7.300 ns)

 <State 138>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_72_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [233]  (7.300 ns)

 <State 139>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_72_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [233]  (7.300 ns)

 <State 140>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_72_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [233]  (7.300 ns)

 <State 141>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_72_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [233]  (7.300 ns)

 <State 142>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_72_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [233]  (7.300 ns)

 <State 143>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_72_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [233]  (7.300 ns)

 <State 144>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_72_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [233]  (7.300 ns)

 <State 145>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_72_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [233]  (7.300 ns)

 <State 146>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_8_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [234]  (7.300 ns)

 <State 147>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[238] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [238]  (2.100 ns)

 <State 148>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_74_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [241]  (7.300 ns)

 <State 149>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [242]  (7.300 ns)

 <State 150>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_74_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [243]  (7.300 ns)

 <State 151>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_74_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [243]  (7.300 ns)

 <State 152>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_74_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [243]  (7.300 ns)

 <State 153>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_74_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [243]  (7.300 ns)

 <State 154>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_74_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [243]  (7.300 ns)

 <State 155>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_73_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [246]  (7.300 ns)

 <State 156>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_73_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [246]  (7.300 ns)

 <State 157>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_73_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [246]  (7.300 ns)

 <State 158>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_73_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [246]  (7.300 ns)

 <State 159>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_73_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [246]  (7.300 ns)

 <State 160>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_73_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [246]  (7.300 ns)

 <State 161>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_73_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [246]  (7.300 ns)

 <State 162>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_73_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [246]  (7.300 ns)

 <State 163>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_9_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [247]  (7.300 ns)

 <State 164>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[251] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [251]  (2.100 ns)

 <State 165>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_75_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [254]  (7.300 ns)

 <State 166>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [255]  (7.300 ns)

 <State 167>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_75_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [256]  (7.300 ns)

 <State 168>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_75_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [256]  (7.300 ns)

 <State 169>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_75_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [256]  (7.300 ns)

 <State 170>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_75_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [256]  (7.300 ns)

 <State 171>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_75_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [256]  (7.300 ns)

 <State 172>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_74_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [259]  (7.300 ns)

 <State 173>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_74_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [259]  (7.300 ns)

 <State 174>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_74_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [259]  (7.300 ns)

 <State 175>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_74_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [259]  (7.300 ns)

 <State 176>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_74_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [259]  (7.300 ns)

 <State 177>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_74_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [259]  (7.300 ns)

 <State 178>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_74_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [259]  (7.300 ns)

 <State 179>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_74_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [259]  (7.300 ns)

 <State 180>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_10_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [260]  (7.300 ns)

 <State 181>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[264] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [264]  (2.100 ns)

 <State 182>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_76_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [267]  (7.300 ns)

 <State 183>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [268]  (7.300 ns)

 <State 184>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_76_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [269]  (7.300 ns)

 <State 185>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_76_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [269]  (7.300 ns)

 <State 186>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_76_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [269]  (7.300 ns)

 <State 187>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_76_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [269]  (7.300 ns)

 <State 188>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_76_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [269]  (7.300 ns)

 <State 189>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_75_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [272]  (7.300 ns)

 <State 190>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_75_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [272]  (7.300 ns)

 <State 191>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_75_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [272]  (7.300 ns)

 <State 192>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_75_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [272]  (7.300 ns)

 <State 193>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_75_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [272]  (7.300 ns)

 <State 194>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_75_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [272]  (7.300 ns)

 <State 195>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_75_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [272]  (7.300 ns)

 <State 196>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_75_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [272]  (7.300 ns)

 <State 197>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_11_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [273]  (7.300 ns)

 <State 198>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[277] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [277]  (2.100 ns)

 <State 199>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_77_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [280]  (7.300 ns)

 <State 200>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [281]  (7.300 ns)

 <State 201>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_77_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [282]  (7.300 ns)

 <State 202>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_77_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [282]  (7.300 ns)

 <State 203>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_77_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [282]  (7.300 ns)

 <State 204>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_77_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [282]  (7.300 ns)

 <State 205>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_77_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [282]  (7.300 ns)

 <State 206>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_76_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [285]  (7.300 ns)

 <State 207>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_76_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [285]  (7.300 ns)

 <State 208>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_76_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [285]  (7.300 ns)

 <State 209>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_76_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [285]  (7.300 ns)

 <State 210>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_76_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [285]  (7.300 ns)

 <State 211>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_76_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [285]  (7.300 ns)

 <State 212>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_76_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [285]  (7.300 ns)

 <State 213>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_76_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [285]  (7.300 ns)

 <State 214>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_12_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [286]  (7.300 ns)

 <State 215>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[290] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [290]  (2.100 ns)

 <State 216>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_78_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [293]  (7.300 ns)

 <State 217>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [294]  (7.300 ns)

 <State 218>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_78_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [295]  (7.300 ns)

 <State 219>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_78_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [295]  (7.300 ns)

 <State 220>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_78_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [295]  (7.300 ns)

 <State 221>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_78_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [295]  (7.300 ns)

 <State 222>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_78_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [295]  (7.300 ns)

 <State 223>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_77_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [298]  (7.300 ns)

 <State 224>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_77_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [298]  (7.300 ns)

 <State 225>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_77_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [298]  (7.300 ns)

 <State 226>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_77_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [298]  (7.300 ns)

 <State 227>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_77_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [298]  (7.300 ns)

 <State 228>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_77_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [298]  (7.300 ns)

 <State 229>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_77_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [298]  (7.300 ns)

 <State 230>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_77_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [298]  (7.300 ns)

 <State 231>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_13_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [299]  (7.300 ns)

 <State 232>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[303] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [303]  (2.100 ns)

 <State 233>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_79_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [306]  (7.300 ns)

 <State 234>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [307]  (7.300 ns)

 <State 235>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_79_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [308]  (7.300 ns)

 <State 236>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_79_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [308]  (7.300 ns)

 <State 237>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_79_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [308]  (7.300 ns)

 <State 238>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_79_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [308]  (7.300 ns)

 <State 239>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_79_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [308]  (7.300 ns)

 <State 240>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_78_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [311]  (7.300 ns)

 <State 241>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_78_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [311]  (7.300 ns)

 <State 242>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_78_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [311]  (7.300 ns)

 <State 243>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_78_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [311]  (7.300 ns)

 <State 244>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_78_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [311]  (7.300 ns)

 <State 245>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_78_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [311]  (7.300 ns)

 <State 246>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_78_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [311]  (7.300 ns)

 <State 247>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_78_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [311]  (7.300 ns)

 <State 248>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_14_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [312]  (7.300 ns)

 <State 249>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[316] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [316]  (2.100 ns)

 <State 250>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_80_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [319]  (7.300 ns)

 <State 251>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [320]  (7.300 ns)

 <State 252>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_80_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [321]  (7.300 ns)

 <State 253>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_80_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [321]  (7.300 ns)

 <State 254>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_80_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [321]  (7.300 ns)

 <State 255>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_80_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [321]  (7.300 ns)

 <State 256>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_80_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [321]  (7.300 ns)

 <State 257>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_79_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [324]  (7.300 ns)

 <State 258>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_79_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [324]  (7.300 ns)

 <State 259>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_79_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [324]  (7.300 ns)

 <State 260>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_79_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [324]  (7.300 ns)

 <State 261>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_79_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [324]  (7.300 ns)

 <State 262>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_79_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [324]  (7.300 ns)

 <State 263>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_79_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [324]  (7.300 ns)

 <State 264>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_79_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [324]  (7.300 ns)

 <State 265>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_15_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [325]  (7.300 ns)

 <State 266>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[329] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [329]  (2.100 ns)

 <State 267>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_81_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [332]  (7.300 ns)

 <State 268>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [333]  (7.300 ns)

 <State 269>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_81_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [334]  (7.300 ns)

 <State 270>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_81_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [334]  (7.300 ns)

 <State 271>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_81_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [334]  (7.300 ns)

 <State 272>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_81_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [334]  (7.300 ns)

 <State 273>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_81_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [334]  (7.300 ns)

 <State 274>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_80_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [337]  (7.300 ns)

 <State 275>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_80_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [337]  (7.300 ns)

 <State 276>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_80_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [337]  (7.300 ns)

 <State 277>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_80_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [337]  (7.300 ns)

 <State 278>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_80_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [337]  (7.300 ns)

 <State 279>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_80_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [337]  (7.300 ns)

 <State 280>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_80_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [337]  (7.300 ns)

 <State 281>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_80_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [337]  (7.300 ns)

 <State 282>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_16_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [338]  (7.300 ns)

 <State 283>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[342] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [342]  (2.100 ns)

 <State 284>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_82_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [345]  (7.300 ns)

 <State 285>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [346]  (7.300 ns)

 <State 286>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_82_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [347]  (7.300 ns)

 <State 287>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_82_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [347]  (7.300 ns)

 <State 288>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_82_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [347]  (7.300 ns)

 <State 289>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_82_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [347]  (7.300 ns)

 <State 290>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_82_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [347]  (7.300 ns)

 <State 291>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_81_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [350]  (7.300 ns)

 <State 292>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_81_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [350]  (7.300 ns)

 <State 293>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_81_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [350]  (7.300 ns)

 <State 294>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_81_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [350]  (7.300 ns)

 <State 295>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_81_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [350]  (7.300 ns)

 <State 296>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_81_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [350]  (7.300 ns)

 <State 297>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_81_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [350]  (7.300 ns)

 <State 298>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_81_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [350]  (7.300 ns)

 <State 299>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_17_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [351]  (7.300 ns)

 <State 300>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[355] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [355]  (2.100 ns)

 <State 301>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_83_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [358]  (7.300 ns)

 <State 302>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [359]  (7.300 ns)

 <State 303>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_83_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [360]  (7.300 ns)

 <State 304>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_83_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [360]  (7.300 ns)

 <State 305>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_83_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [360]  (7.300 ns)

 <State 306>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_83_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [360]  (7.300 ns)

 <State 307>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_83_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [360]  (7.300 ns)

 <State 308>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_82_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [363]  (7.300 ns)

 <State 309>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_82_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [363]  (7.300 ns)

 <State 310>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_82_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [363]  (7.300 ns)

 <State 311>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_82_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [363]  (7.300 ns)

 <State 312>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_82_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [363]  (7.300 ns)

 <State 313>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_82_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [363]  (7.300 ns)

 <State 314>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_82_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [363]  (7.300 ns)

 <State 315>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_82_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [363]  (7.300 ns)

 <State 316>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_18_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [364]  (7.300 ns)

 <State 317>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[368] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [368]  (2.100 ns)

 <State 318>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_84_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [371]  (7.300 ns)

 <State 319>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [372]  (7.300 ns)

 <State 320>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_84_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [373]  (7.300 ns)

 <State 321>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_84_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [373]  (7.300 ns)

 <State 322>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_84_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [373]  (7.300 ns)

 <State 323>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_84_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [373]  (7.300 ns)

 <State 324>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_84_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [373]  (7.300 ns)

 <State 325>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [376]  (7.300 ns)

 <State 326>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [376]  (7.300 ns)

 <State 327>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [376]  (7.300 ns)

 <State 328>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [376]  (7.300 ns)

 <State 329>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [376]  (7.300 ns)

 <State 330>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [376]  (7.300 ns)

 <State 331>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [376]  (7.300 ns)

 <State 332>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_83_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [376]  (7.300 ns)

 <State 333>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_19_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [377]  (7.300 ns)

 <State 334>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[381] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [381]  (2.100 ns)

 <State 335>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_85_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [384]  (7.300 ns)

 <State 336>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [385]  (7.300 ns)

 <State 337>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_85_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [386]  (7.300 ns)

 <State 338>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_85_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [386]  (7.300 ns)

 <State 339>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_85_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [386]  (7.300 ns)

 <State 340>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_85_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [386]  (7.300 ns)

 <State 341>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_85_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [386]  (7.300 ns)

 <State 342>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_84_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [389]  (7.300 ns)

 <State 343>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_84_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [389]  (7.300 ns)

 <State 344>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_84_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [389]  (7.300 ns)

 <State 345>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_84_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [389]  (7.300 ns)

 <State 346>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_84_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [389]  (7.300 ns)

 <State 347>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_84_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [389]  (7.300 ns)

 <State 348>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_84_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [389]  (7.300 ns)

 <State 349>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_84_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [389]  (7.300 ns)

 <State 350>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_20_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [390]  (7.300 ns)

 <State 351>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[394] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [394]  (2.100 ns)

 <State 352>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_86_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [397]  (7.300 ns)

 <State 353>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [398]  (7.300 ns)

 <State 354>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_86_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [399]  (7.300 ns)

 <State 355>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_86_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [399]  (7.300 ns)

 <State 356>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_86_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [399]  (7.300 ns)

 <State 357>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_86_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [399]  (7.300 ns)

 <State 358>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_86_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [399]  (7.300 ns)

 <State 359>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_85_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [402]  (7.300 ns)

 <State 360>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_85_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [402]  (7.300 ns)

 <State 361>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_85_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [402]  (7.300 ns)

 <State 362>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_85_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [402]  (7.300 ns)

 <State 363>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_85_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [402]  (7.300 ns)

 <State 364>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_85_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [402]  (7.300 ns)

 <State 365>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_85_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [402]  (7.300 ns)

 <State 366>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_85_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [402]  (7.300 ns)

 <State 367>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_21_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [403]  (7.300 ns)

 <State 368>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[407] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [407]  (2.100 ns)

 <State 369>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_87_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [410]  (7.300 ns)

 <State 370>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [411]  (7.300 ns)

 <State 371>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_87_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [412]  (7.300 ns)

 <State 372>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_87_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [412]  (7.300 ns)

 <State 373>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_87_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [412]  (7.300 ns)

 <State 374>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_87_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [412]  (7.300 ns)

 <State 375>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_87_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [412]  (7.300 ns)

 <State 376>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_86_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [415]  (7.300 ns)

 <State 377>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_86_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [415]  (7.300 ns)

 <State 378>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_86_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [415]  (7.300 ns)

 <State 379>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_86_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [415]  (7.300 ns)

 <State 380>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_86_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [415]  (7.300 ns)

 <State 381>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_86_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [415]  (7.300 ns)

 <State 382>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_86_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [415]  (7.300 ns)

 <State 383>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_86_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [415]  (7.300 ns)

 <State 384>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_22_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [416]  (7.300 ns)

 <State 385>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[420] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [420]  (2.100 ns)

 <State 386>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_88_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [423]  (7.300 ns)

 <State 387>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [424]  (7.300 ns)

 <State 388>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_88_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [425]  (7.300 ns)

 <State 389>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_88_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [425]  (7.300 ns)

 <State 390>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_88_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [425]  (7.300 ns)

 <State 391>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_88_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [425]  (7.300 ns)

 <State 392>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_88_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [425]  (7.300 ns)

 <State 393>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_87_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [428]  (7.300 ns)

 <State 394>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_87_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [428]  (7.300 ns)

 <State 395>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_87_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [428]  (7.300 ns)

 <State 396>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_87_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [428]  (7.300 ns)

 <State 397>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_87_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [428]  (7.300 ns)

 <State 398>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_87_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [428]  (7.300 ns)

 <State 399>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_87_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [428]  (7.300 ns)

 <State 400>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_87_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [428]  (7.300 ns)

 <State 401>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_23_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [429]  (7.300 ns)

 <State 402>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[433] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [433]  (2.100 ns)

 <State 403>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_89_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [436]  (7.300 ns)

 <State 404>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [437]  (7.300 ns)

 <State 405>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_89_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [438]  (7.300 ns)

 <State 406>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_89_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [438]  (7.300 ns)

 <State 407>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_89_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [438]  (7.300 ns)

 <State 408>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_89_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [438]  (7.300 ns)

 <State 409>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_89_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [438]  (7.300 ns)

 <State 410>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_88_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [441]  (7.300 ns)

 <State 411>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_88_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [441]  (7.300 ns)

 <State 412>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_88_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [441]  (7.300 ns)

 <State 413>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_88_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [441]  (7.300 ns)

 <State 414>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_88_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [441]  (7.300 ns)

 <State 415>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_88_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [441]  (7.300 ns)

 <State 416>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_88_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [441]  (7.300 ns)

 <State 417>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_88_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [441]  (7.300 ns)

 <State 418>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_24_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [442]  (7.300 ns)

 <State 419>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[446] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [446]  (2.100 ns)

 <State 420>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_90_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [449]  (7.300 ns)

 <State 421>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [450]  (7.300 ns)

 <State 422>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_90_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [451]  (7.300 ns)

 <State 423>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_90_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [451]  (7.300 ns)

 <State 424>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_90_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [451]  (7.300 ns)

 <State 425>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_90_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [451]  (7.300 ns)

 <State 426>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_90_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [451]  (7.300 ns)

 <State 427>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_89_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [454]  (7.300 ns)

 <State 428>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_89_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [454]  (7.300 ns)

 <State 429>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_89_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [454]  (7.300 ns)

 <State 430>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_89_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [454]  (7.300 ns)

 <State 431>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_89_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [454]  (7.300 ns)

 <State 432>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_89_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [454]  (7.300 ns)

 <State 433>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_89_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [454]  (7.300 ns)

 <State 434>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_89_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [454]  (7.300 ns)

 <State 435>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_25_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [455]  (7.300 ns)

 <State 436>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[459] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [459]  (2.100 ns)

 <State 437>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_91_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [462]  (7.300 ns)

 <State 438>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [463]  (7.300 ns)

 <State 439>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_91_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [464]  (7.300 ns)

 <State 440>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_91_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [464]  (7.300 ns)

 <State 441>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_91_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [464]  (7.300 ns)

 <State 442>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_91_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [464]  (7.300 ns)

 <State 443>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_91_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [464]  (7.300 ns)

 <State 444>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_90_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [467]  (7.300 ns)

 <State 445>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_90_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [467]  (7.300 ns)

 <State 446>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_90_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [467]  (7.300 ns)

 <State 447>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_90_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [467]  (7.300 ns)

 <State 448>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_90_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [467]  (7.300 ns)

 <State 449>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_90_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [467]  (7.300 ns)

 <State 450>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_90_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [467]  (7.300 ns)

 <State 451>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_90_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [467]  (7.300 ns)

 <State 452>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_26_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [468]  (7.300 ns)

 <State 453>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[472] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [472]  (2.100 ns)

 <State 454>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_92_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [475]  (7.300 ns)

 <State 455>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [476]  (7.300 ns)

 <State 456>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_92_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [477]  (7.300 ns)

 <State 457>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_92_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [477]  (7.300 ns)

 <State 458>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_92_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [477]  (7.300 ns)

 <State 459>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_92_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [477]  (7.300 ns)

 <State 460>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_92_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [477]  (7.300 ns)

 <State 461>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [480]  (7.300 ns)

 <State 462>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [480]  (7.300 ns)

 <State 463>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [480]  (7.300 ns)

 <State 464>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [480]  (7.300 ns)

 <State 465>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [480]  (7.300 ns)

 <State 466>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [480]  (7.300 ns)

 <State 467>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [480]  (7.300 ns)

 <State 468>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_91_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [480]  (7.300 ns)

 <State 469>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_27_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [481]  (7.300 ns)

 <State 470>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[485] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [485]  (2.100 ns)

 <State 471>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_93_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [488]  (7.300 ns)

 <State 472>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [489]  (7.300 ns)

 <State 473>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_93_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [490]  (7.300 ns)

 <State 474>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_93_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [490]  (7.300 ns)

 <State 475>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_93_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [490]  (7.300 ns)

 <State 476>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_93_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [490]  (7.300 ns)

 <State 477>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_93_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [490]  (7.300 ns)

 <State 478>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_92_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [493]  (7.300 ns)

 <State 479>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_92_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [493]  (7.300 ns)

 <State 480>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_92_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [493]  (7.300 ns)

 <State 481>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_92_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [493]  (7.300 ns)

 <State 482>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_92_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [493]  (7.300 ns)

 <State 483>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_92_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [493]  (7.300 ns)

 <State 484>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_92_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [493]  (7.300 ns)

 <State 485>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_92_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [493]  (7.300 ns)

 <State 486>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_28_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [494]  (7.300 ns)

 <State 487>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[498] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [498]  (2.100 ns)

 <State 488>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_94_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [501]  (7.300 ns)

 <State 489>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [502]  (7.300 ns)

 <State 490>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_94_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [503]  (7.300 ns)

 <State 491>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_94_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [503]  (7.300 ns)

 <State 492>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_94_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [503]  (7.300 ns)

 <State 493>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_94_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [503]  (7.300 ns)

 <State 494>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_94_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [503]  (7.300 ns)

 <State 495>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_93_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [506]  (7.300 ns)

 <State 496>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_93_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [506]  (7.300 ns)

 <State 497>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_93_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [506]  (7.300 ns)

 <State 498>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_93_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [506]  (7.300 ns)

 <State 499>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_93_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [506]  (7.300 ns)

 <State 500>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_93_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [506]  (7.300 ns)

 <State 501>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_93_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [506]  (7.300 ns)

 <State 502>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_93_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [506]  (7.300 ns)

 <State 503>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_29_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [507]  (7.300 ns)

 <State 504>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[511] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [511]  (2.100 ns)

 <State 505>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_95_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [514]  (7.300 ns)

 <State 506>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [515]  (7.300 ns)

 <State 507>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_95_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [516]  (7.300 ns)

 <State 508>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_95_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [516]  (7.300 ns)

 <State 509>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_95_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [516]  (7.300 ns)

 <State 510>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_95_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [516]  (7.300 ns)

 <State 511>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_95_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [516]  (7.300 ns)

 <State 512>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_94_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [519]  (7.300 ns)

 <State 513>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_94_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [519]  (7.300 ns)

 <State 514>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_94_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [519]  (7.300 ns)

 <State 515>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_94_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [519]  (7.300 ns)

 <State 516>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_94_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [519]  (7.300 ns)

 <State 517>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_94_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [519]  (7.300 ns)

 <State 518>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_94_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [519]  (7.300 ns)

 <State 519>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_94_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [519]  (7.300 ns)

 <State 520>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_30_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [520]  (7.300 ns)

 <State 521>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[524] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [524]  (2.100 ns)

 <State 522>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_96_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [527]  (7.300 ns)

 <State 523>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [528]  (7.300 ns)

 <State 524>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_96_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [529]  (7.300 ns)

 <State 525>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_96_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [529]  (7.300 ns)

 <State 526>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_96_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [529]  (7.300 ns)

 <State 527>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_96_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [529]  (7.300 ns)

 <State 528>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_96_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [529]  (7.300 ns)

 <State 529>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [532]  (7.300 ns)

 <State 530>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [532]  (7.300 ns)

 <State 531>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [532]  (7.300 ns)

 <State 532>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [532]  (7.300 ns)

 <State 533>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [532]  (7.300 ns)

 <State 534>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [532]  (7.300 ns)

 <State 535>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [532]  (7.300 ns)

 <State 536>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_95_req', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [532]  (7.300 ns)

 <State 537>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_31_read', ../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:88->../src/forward_fw.cpp:137) [533]  (7.300 ns)

 <State 538>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[537] ('w_new', ../src/forward_fw.cpp:89->../src/forward_fw.cpp:137) [537]  (2.100 ns)

 <State 539>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_97_req', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [540]  (7.300 ns)

 <State 540>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln90', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [541]  (7.300 ns)

 <State 541>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_97_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [542]  (7.300 ns)

 <State 542>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_97_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [542]  (7.300 ns)

 <State 543>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_97_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [542]  (7.300 ns)

 <State 544>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_97_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [542]  (7.300 ns)

 <State 545>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_97_resp', ../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) on port 'WEIGHTS' (../src/forward_fw.cpp:90->../src/forward_fw.cpp:137) [542]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
