<def f='tvm/src/target/llvm/intrin_rule_llvm.h' l='38' ll='50' type='tvm::PrimExpr tvm::codegen::DispatchLLVMPureIntrin(const tvm::PrimExpr &amp; e)'/>
<use f='tvm/src/target/llvm/intrin_rule_hexagon.cc' l='80' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_hexagon.cc' l='83' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_hexagon.cc' l='87' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_hexagon.cc' l='91' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_hexagon.cc' l='95' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_hexagon.cc' l='99' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_hexagon.cc' l='166' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='42' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='46' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='49' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='52' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='56' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='60' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='64' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='68' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='72' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='76' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='80' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='84' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='88' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='91' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='95' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='98' u='a'/>
<use f='tvm/src/target/llvm/intrin_rule_llvm.cc' l='101' u='a'/>
