INFO: [VRFC 10-2263] Analyzing Verilog file "E:/mandelbrot/scalp_user_design/scalp_user_design.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.sim/sim_1/synth/func/xsim/scalp_user_design_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram'
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-3107] analyzing entity 'mandelbrot_seq'
INFO: [VRFC 10-3107] analyzing entity 'calc_complex'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/mandelbrot/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_axi_pkg.vhd" into library scalp_lib
ERROR: [VRFC 10-2989] 't_axi_read_ctrl_regfile_m2s' is not declared [E:/mandelbrot/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_axi_pkg.vhd:288]
ERROR: [VRFC 10-9458] unit 'scalp_axi_pkg' is ignored due to previous errors [E:/mandelbrot/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_axi_pkg.vhd:32]
INFO: [VRFC 10-8704] VHDL file 'E:/mandelbrot/scalp_user_design/scalp_user_design.srcs/sources_1/imports/files/scalp_axi_pkg.vhd' is ignored due to errors
