# References

-   For more information about PolarFire FPGA GPIO and HSIO performance specifications, see [PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-FPGA-Datasheet-DS00003831.pdf).
-   For more information about RT PolarFire FPGA GPIO and HSIO performance specifications, see [RT PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/RT-PolarFire-FPGA-Datasheet-00004122A.pdf).
-   For more information about PolarFire SoC FPGA GPIO and HSIO performance specifications, see [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).
-   For more information about RT PolarFire SoC FPGA GPIO and HSIO performance specifications, see [RT PolarFire SoC Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).
-   For more information about PolarFire SoC FPGA MSS, see [PolarFire SoC FPGA MSS Technical Reference Manual](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/ReferenceManuals/PolarFire_SoC_FPGA_MSS_Technical_Reference_Manual_VC.pdf).
-   For information about clock conditioning circuitry \(CCC\), see [PolarFire Family Clocking Resources User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_PolarFire_FPGA_and_PolarFire_SoC_FPGA_Clocking_Resources_User_Guide_VB.pdf).
-   For information about transceiver, see [PolarFire Family Transceiver User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_FPGA_and_PolarFire_SoC_FPGA_Transceiver_User_Guide_VB.pdf).
-   For information about external reference inputs, unused conditions of supply pins, cold sparing, and hot socketing, see respective [PolarFire FPGA Board Design User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_FPGA_Board_Design_UG0726_V11.pdf), [RT PolarFire FPGA Board Design User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/RT_PolarFire_Board_Design_User_Guide_VA.pdf), or [PolarFire SoC FPGA Board Design Guidelines User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_SoC_FPGA_Board_Design_Guidelines_User_Guide_VB.pdf).
-   For information about programming and I/O states, see [PolarFire FPGA and PolarFire SoC FPGA Programming User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_FPGA_and_PolarFire_SoC_FPGA_Programming_User_Guide_VB.pdf) or [RT PolarFire FPGA Programming User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/RT_PolarFire_FPGA_Programming_User_Guide_VB.pdf).
-   For information about MSS Configurator, see [Standalone MSS Configurator User Guide for PolarFire SoC](https://coredocs.s3.amazonaws.com/Libero/2025_1/pfsoc_mss_configurator_ug.pdf).

**Parent topic:**[Introduction](GUID-7BB6FC21-BA4E-4A83-8D50-DF9325B51DC8.md)

