
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
  **** SW Build 5096458 on Sep  5 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Mar 11 18:12:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'awanna3' on host 'chao-srv1.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.40.1.el8_10.x86_64) on Tue Mar 11 18:12:07 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1'.
INFO: [HLS 200-1510] Running: set_top top 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_top.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb top.h 
INFO: [HLS 200-10] Adding test bench file 'top.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb DRAM_1.txt 
INFO: [HLS 200-10] Adding test bench file 'DRAM_1.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb DRAM_2.txt 
INFO: [HLS 200-10] Adding test bench file 'DRAM_2.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb DRAM_3.txt 
INFO: [HLS 200-10] Adding test bench file 'DRAM_3.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb DRAM_4.txt 
INFO: [HLS 200-10] Adding test bench file 'DRAM_4.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb DRAM_5.txt 
INFO: [HLS 200-10] Adding test bench file 'DRAM_5.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb DRAM_10.txt 
INFO: [HLS 200-10] Adding test bench file 'DRAM_10.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb DRAM_11.txt 
INFO: [HLS 200-10] Adding test bench file 'DRAM_11.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb DRAM_12.txt 
INFO: [HLS 200-10] Adding test bench file 'DRAM_12.txt' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb_top.cpp in debug mode
   Compiling ../../../../top.cpp in debug mode
   Generating csim.exe
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:14; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.43 seconds. CPU system time: 2.04 seconds. Elapsed time: 29.68 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 997 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 674 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 674 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 674 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 676 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 679 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load_16_8_ap_fixed_16_5_(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' into 'top(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (top.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'load_8_32_ap_fixed_16_5_(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'top(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (top.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'load_16_32_ap_fixed_16_5_(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'top(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (top.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'store_16_32_ap_fixed_16_5_(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32])' into 'top(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (top.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'store_1_ap_fixed_16_5_(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'top(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (top.cpp:133:0)
INFO: [HLS 214-241] Aggregating maxi variable 'DRAM_4' with compact=none mode in 16-bits (top.cpp:133:0)
INFO: [HLS 214-241] Aggregating maxi variable 'DRAM_3' with compact=none mode in 16-bits (top.cpp:133:0)
INFO: [HLS 214-241] Aggregating maxi variable 'DRAM_2' with compact=none mode in 16-bits (top.cpp:133:0)
INFO: [HLS 214-241] Aggregating maxi variable 'DRAM_1' with compact=none mode in 16-bits (top.cpp:133:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_31_2> at top.cpp:31:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_2> at top.cpp:40:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_49_2> at top.cpp:49:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_151_3> at top.cpp:151:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_5> at top.cpp:159:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_93_2> at top.cpp:93:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_160_6' is marked as complete unroll implied by the pipeline pragma (top.cpp:160:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_6' (top.cpp:160:19) in function 'top' completely with a factor of 32 (top.cpp:133:0)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'VITIS_LOOP_30_1'(top.cpp:30:22) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:30:22)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 16 in loop 'VITIS_LOOP_39_1'(top.cpp:39:22) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:39:22)
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 16 in loop 'VITIS_LOOP_48_1'(top.cpp:48:22) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:48:22)
INFO: [HLS 214-115] Multiple burst writes of length 512 and bit width 16 in loop 'VITIS_LOOP_92_1'(top.cpp:92:22) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:92:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.09 seconds. CPU system time: 0.88 seconds. Elapsed time: 10.3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_1'(top.cpp:30:22) and 'VITIS_LOOP_31_2'(top.cpp:31:26) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(top.cpp:39:22) and 'VITIS_LOOP_40_2'(top.cpp:40:26) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_48_1'(top.cpp:48:22) and 'VITIS_LOOP_49_2'(top.cpp:49:26) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_149_1'(top.cpp:149:19) and 'VITIS_LOOP_150_2'(top.cpp:150:19) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_158_4'(top.cpp:158:19) and 'VITIS_LOOP_159_5'(top.cpp:159:19) in function 'top' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_92_1'(top.cpp:92:22) and 'VITIS_LOOP_93_2'(top.cpp:93:26) in function 'top' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (top.cpp:30:22) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (top.cpp:39:22) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (top.cpp:48:22) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_2' (top.cpp:150:19) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (top.cpp:149:19) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_4' (top.cpp:158:19) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_1' (top.cpp:92:22) in function 'top'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln161) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'.
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' (loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'): Unable to schedule 'load' operation 16 bit ('BRAM_2_load_1', top.cpp:161) on array 'BRAM_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'BRAM_2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' (loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'): Unable to schedule 'load' operation 16 bit ('BRAM_2_load_3', top.cpp:161) on array 'BRAM_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'BRAM_2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' (loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'): Unable to schedule 'load' operation 16 bit ('BRAM_2_load_5', top.cpp:161) on array 'BRAM_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'BRAM_2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' (loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'): Unable to schedule 'load' operation 16 bit ('BRAM_2_load_7', top.cpp:161) on array 'BRAM_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'BRAM_2'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' (loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'): Unable to schedule 'store' operation 0 bit ('BRAM_4_addr_5_write_ln161', top.cpp:161) of variable 'trunc_ln161_5', top.cpp:161 on array 'BRAM_4' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'BRAM_4'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' (loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'): Unable to schedule 'store' operation 0 bit ('BRAM_4_addr_21_write_ln161', top.cpp:161) of variable 'trunc_ln161_20', top.cpp:161 on array 'BRAM_4' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'BRAM_4'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' (loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'): Unable to schedule 'store' operation 0 bit ('BRAM_4_addr_29_write_ln161', top.cpp:161) of variable 'trunc_ln161_28', top.cpp:161 on array 'BRAM_4' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'BRAM_4'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 49, loop 'VITIS_LOOP_158_4_VITIS_LOOP_159_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 34.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 34.92 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1_VITIS_LOOP_93_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_92_1_VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_31_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2/m_axi_mem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' pipeline 'VITIS_LOOP_48_1_VITIS_LOOP_49_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2/m_axi_mem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5' pipeline 'VITIS_LOOP_158_4_VITIS_LOOP_159_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2' pipeline 'VITIS_LOOP_92_1_VITIS_LOOP_93_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2/m_axi_mem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/DRAM_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/DRAM_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/DRAM_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/DRAM_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/DRAM_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/DRAM_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/DRAM_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/DRAM_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'DRAM_1', 'DRAM_2', 'DRAM_3', 'DRAM_4', 'DRAM_5', 'DRAM_10', 'DRAM_11' and 'DRAM_12' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [RTMG 210-278] Implementing memory 'top_BRAM_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_BRAM_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_BRAM_3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_BRAM_4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 0.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:20; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling tb_top.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top.cpp
   Compiling apatb_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_top glbl -Oenable_linking_all_libraries -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_18 -L floating_point_v7_0_23 --lib ieee_proposed=./ieee_proposed -s top 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/AESL_axi_master_mem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/AESL_axi_master_mem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_150_2_VITIS_LOOP_151_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_158_4_VITIS_LOOP_159_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_93_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_mac_muladd_16s_16s_27ns_27_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module top_mac_muladd_16s_16s_27ns_27_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_BRAM_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_BRAM_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_BRAM_2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_BRAM_2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_BRAM_3_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_BRAM_3_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_BRAM_4_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_BRAM_4_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_mem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_load
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_store
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_read
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_write
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_mem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_mem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_load
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_store
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_read
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_write
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_mem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_BRAM_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_BRAM_2_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_BRAM_3_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_BRAM_4_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_30_1...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_39_1...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_48_1...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_149_...
Compiling module xil_defaultlib.top_mac_muladd_16s_16s_27ns_27_4...
Compiling module xil_defaultlib.top_mac_muladd_16s_16s_27ns_27_4...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_158_...
Compiling module xil_defaultlib.top_top_Pipeline_VITIS_LOOP_92_1...
Compiling module xil_defaultlib.top_control_s_axi
Compiling module xil_defaultlib.top_mem1_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.top_mem1_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.top_mem1_m_axi_srl(ADDR_WIDTH=0,...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(ADDR_WIDTH=0...
Compiling module xil_defaultlib.top_mem1_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_mem1_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_mem1_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.top_mem1_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.top_mem1_m_axi_srl(DATA_WIDTH=2,...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(DATA_WIDTH=2...
Compiling module xil_defaultlib.top_mem1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.top_mem1_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.top_mem1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.top_mem1_m_axi_burst_converter(A...
Compiling module xil_defaultlib.top_mem1_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.top_mem1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.top_mem1_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.top_mem1_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.top_mem1_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.top_mem1_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.top_mem1_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.top_mem1_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.top_mem1_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_mem1_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.top_mem1_m_axi(CONSERVATIVE=1,C_...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.top_mem2_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(ADDR_WIDTH=4,...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(ADDR_WIDTH=4...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_mem2_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.top_mem2_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(DATA_WIDTH=2,...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(DATA_WIDTH=2...
Compiling module xil_defaultlib.top_mem2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.top_mem2_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.top_mem2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.top_mem2_m_axi_burst_converter(A...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.top_mem2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.top_mem2_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.top_mem2_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.top_mem2_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.top_mem2_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.top_mem2_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_mem2_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.top_mem2_m_axi(CONSERVATIVE=1,C_...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.AESL_axi_master_mem1
Compiling module xil_defaultlib.AESL_axi_master_mem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=32)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top

****** xsim v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Mar 11 18:14:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {top.tcl}
Time resolution is 1 ps
source top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "97625000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 97685 ns : File "/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/sim/verilog/top.autotb.v" Line 660
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 11 18:14:48 2025...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:02; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Mar 11 18:14:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/solution1_data.json outdir=/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/impl/ip srcdir=/export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/impl/ip/misc
INFO: Copied 20 verilog file(s) to /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/impl/ip/hdl/verilog
INFO: Copied 16 vhdl file(s) to /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 140610 ; free virtual = 333433
INFO: Import ports from HDL: /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/impl/ip/hdl/vhdl/top.vhd (top)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add axi4full interface m_axi_mem1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_mem2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/impl/ip/component.xml
INFO: Created IP archive /export/hdd/scratch/awanna3/HLS_ML_benchmark/gemm/hls_files/testing_impl/project_1/solution1/impl/ip/xilinx_com_hls_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 18:15:28 2025...
INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:49; Allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 178.24 seconds. Total CPU system time: 12.26 seconds. Total elapsed time: 214.13 seconds; peak allocated memory: 0.000 MB.
