module counter_VCFSM (clk, en, count);

input clk;
input en;
output count;

reg [19:0] MID;
reg count;


parameter N = 20'b1310000;

initial MID = 0;

always @ (posedge clk)
   begin
	   if(en == 1'b1) begin
		   if(MID == N) begin
			   MID <= 0;
				count <= 1'b1;
				end
			else begin
		      MID <= MID+1'b1;
				count <= 1'b0;
				end
		   end
		else begin
		   MID <= 0;
			count <= 1'b0;
			end
	end
endmodule
			