#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Sep 15 20:15:22 2024
# Process ID: 1697090
# Current directory: /media/user/data/cwz/reduce/shift/t5/995/vivado_995/p2
# Command line: vivado
# Log file: /media/user/data/cwz/reduce/shift/t5/995/vivado_995/p2/vivado.log
# Journal file: /media/user/data/cwz/reduce/shift/t5/995/vivado_995/p2/vivado.jou
# Running On: user-Super-Server, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 28, Host memory: 270050 MB
#-----------------------------------------------------------
start_gui
create_project project_2 /media/user/data/cwz/reduce/shift/t5/995/vivado_995/p2/project_2 -part xc7vx485tffg1157-1
add_files -norecurse /media/user/data/cwz/reduce/shift/t5/995/vivado_995/p2/rtl.v
update_compile_order -fileset sources_1
synth_design -part xc7k70t -top top
write_verilog -force /media/user/data/cwz/reduce/shift/t5/995/vivado_995/p2/syn_vivado.v
close_design
add_files -norecurse /media/user/data/cwz/reduce/shift/t5/995/vivado_995/p2/syn_vivado.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /media/user/data/cwz/reduce/shift/t5/995/simulation_vivado/vivado_testbench.v
update_compile_order -fileset sim_1
set_property is_global_include true [get_files syn_vivado.v]
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source testbench.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
