|XM23
clk_in => clk_in.IN2
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => PC_force.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => counter.OUTPUTSELECT
init => clk.OUTPUTSELECT
init => led.OUTPUTSELECT
init => program_counter:program_counter_inst.init
init => pipeline_registers:pipeline_registers_inst.reset_gprc
init => global_clock_count[0].ACLR
init => global_clock_count[1].ACLR
init => global_clock_count[2].ACLR
init => global_clock_count[3].ACLR
init => global_clock_count[4].ACLR
init => global_clock_count[5].ACLR
init => global_clock_count[6].ACLR
init => global_clock_count[7].ACLR
init => global_clock_count[8].ACLR
init => global_clock_count[9].ACLR
init => global_clock_count[10].ACLR
init => global_clock_count[11].ACLR
init => global_clock_count[12].ACLR
init => global_clock_count[13].ACLR
init => global_clock_count[14].ACLR
init => global_clock_count[15].ACLR
init => global_clock_count[16].ACLR
init => global_clock_count[17].ACLR
init => global_clock_count[18].ACLR
init => global_clock_count[19].ACLR
init => global_clock_count[20].ACLR
init => global_clock_count[21].ACLR
init => global_clock_count[22].ACLR
init => global_clock_count[23].ACLR
init => global_clock_count[24].ACLR
init => global_clock_count[25].ACLR
init => global_clock_count[26].ACLR
init => global_clock_count[27].ACLR
init => global_clock_count[28].ACLR
init => global_clock_count[29].ACLR
init => global_clock_count[30].ACLR
init => global_clock_count[31].ACLR
init => global_clock_count[32].ACLR
init => global_clock_count[33].ACLR
init => global_clock_count[34].ACLR
init => global_clock_count[35].ACLR
init => global_clock_count[36].ACLR
init => global_clock_count[37].ACLR
init => global_clock_count[38].ACLR
init => global_clock_count[39].ACLR
init => global_clock_count[40].ACLR
init => global_clock_count[41].ACLR
init => global_clock_count[42].ACLR
init => global_clock_count[43].ACLR
init => global_clock_count[44].ACLR
init => global_clock_count[45].ACLR
init => global_clock_count[46].ACLR
init => global_clock_count[47].ACLR
init => global_clock_count[48].ACLR
init => global_clock_count[49].ACLR
init => global_clock_count[50].ACLR
init => global_clock_count[51].ACLR
init => global_clock_count[52].ACLR
init => global_clock_count[53].ACLR
init => global_clock_count[54].ACLR
init => global_clock_count[55].ACLR
init => global_clock_count[56].ACLR
init => global_clock_count[57].ACLR
init => global_clock_count[58].ACLR
init => global_clock_count[59].ACLR
init => global_clock_count[60].ACLR
init => global_clock_count[61].ACLR
init => global_clock_count[62].ACLR
init => global_clock_count[63].ACLR
speed[0] => Decoder0.IN1
speed[0] => Add0.IN51
speed[0] => Add0.IN53
speed[0] => Add0.IN55
speed[1] => Decoder0.IN0
speed[1] => Add0.IN46
speed[1] => Add0.IN49
speed[1] => Add0.IN54
led <= led~reg0.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[0][0] <= seven_segment_display_driver:comb_608.segments[0][0]
seven_seg_display[0][1] <= seven_segment_display_driver:comb_608.segments[0][1]
seven_seg_display[0][2] <= seven_segment_display_driver:comb_608.segments[0][2]
seven_seg_display[0][3] <= seven_segment_display_driver:comb_608.segments[0][3]
seven_seg_display[0][4] <= seven_segment_display_driver:comb_608.segments[0][4]
seven_seg_display[0][5] <= seven_segment_display_driver:comb_608.segments[0][5]
seven_seg_display[0][6] <= seven_segment_display_driver:comb_608.segments[0][6]
seven_seg_display[1][0] <= seven_segment_display_driver:comb_608.segments[1][0]
seven_seg_display[1][1] <= seven_segment_display_driver:comb_608.segments[1][1]
seven_seg_display[1][2] <= seven_segment_display_driver:comb_608.segments[1][2]
seven_seg_display[1][3] <= seven_segment_display_driver:comb_608.segments[1][3]
seven_seg_display[1][4] <= seven_segment_display_driver:comb_608.segments[1][4]
seven_seg_display[1][5] <= seven_segment_display_driver:comb_608.segments[1][5]
seven_seg_display[1][6] <= seven_segment_display_driver:comb_608.segments[1][6]
seven_seg_display[2][0] <= seven_segment_display_driver:comb_608.segments[2][0]
seven_seg_display[2][1] <= seven_segment_display_driver:comb_608.segments[2][1]
seven_seg_display[2][2] <= seven_segment_display_driver:comb_608.segments[2][2]
seven_seg_display[2][3] <= seven_segment_display_driver:comb_608.segments[2][3]
seven_seg_display[2][4] <= seven_segment_display_driver:comb_608.segments[2][4]
seven_seg_display[2][5] <= seven_segment_display_driver:comb_608.segments[2][5]
seven_seg_display[2][6] <= seven_segment_display_driver:comb_608.segments[2][6]
seven_seg_display[3][0] <= seven_segment_display_driver:comb_608.segments[3][0]
seven_seg_display[3][1] <= seven_segment_display_driver:comb_608.segments[3][1]
seven_seg_display[3][2] <= seven_segment_display_driver:comb_608.segments[3][2]
seven_seg_display[3][3] <= seven_segment_display_driver:comb_608.segments[3][3]
seven_seg_display[3][4] <= seven_segment_display_driver:comb_608.segments[3][4]
seven_seg_display[3][5] <= seven_segment_display_driver:comb_608.segments[3][5]
seven_seg_display[3][6] <= seven_segment_display_driver:comb_608.segments[3][6]
seven_seg_display[4][0] <= seven_segment_display_driver:comb_608.segments[4][0]
seven_seg_display[4][1] <= seven_segment_display_driver:comb_608.segments[4][1]
seven_seg_display[4][2] <= seven_segment_display_driver:comb_608.segments[4][2]
seven_seg_display[4][3] <= seven_segment_display_driver:comb_608.segments[4][3]
seven_seg_display[4][4] <= seven_segment_display_driver:comb_608.segments[4][4]
seven_seg_display[4][5] <= seven_segment_display_driver:comb_608.segments[4][5]
seven_seg_display[4][6] <= seven_segment_display_driver:comb_608.segments[4][6]
seven_seg_display[5][0] <= seven_segment_display_driver:comb_608.segments[5][0]
seven_seg_display[5][1] <= seven_segment_display_driver:comb_608.segments[5][1]
seven_seg_display[5][2] <= seven_segment_display_driver:comb_608.segments[5][2]
seven_seg_display[5][3] <= seven_segment_display_driver:comb_608.segments[5][3]
seven_seg_display[5][4] <= seven_segment_display_driver:comb_608.segments[5][4]
seven_seg_display[5][5] <= seven_segment_display_driver:comb_608.segments[5][5]
seven_seg_display[5][6] <= seven_segment_display_driver:comb_608.segments[5][6]
seven_seg_display[6][0] <= seven_segment_display_driver:comb_608.segments[6][0]
seven_seg_display[6][1] <= seven_segment_display_driver:comb_608.segments[6][1]
seven_seg_display[6][2] <= seven_segment_display_driver:comb_608.segments[6][2]
seven_seg_display[6][3] <= seven_segment_display_driver:comb_608.segments[6][3]
seven_seg_display[6][4] <= seven_segment_display_driver:comb_608.segments[6][4]
seven_seg_display[6][5] <= seven_segment_display_driver:comb_608.segments[6][5]
seven_seg_display[6][6] <= seven_segment_display_driver:comb_608.segments[6][6]
seven_seg_display[7][0] <= seven_segment_display_driver:comb_608.segments[7][0]
seven_seg_display[7][1] <= seven_segment_display_driver:comb_608.segments[7][1]
seven_seg_display[7][2] <= seven_segment_display_driver:comb_608.segments[7][2]
seven_seg_display[7][3] <= seven_segment_display_driver:comb_608.segments[7][3]
seven_seg_display[7][4] <= seven_segment_display_driver:comb_608.segments[7][4]
seven_seg_display[7][5] <= seven_segment_display_driver:comb_608.segments[7][5]
seven_seg_display[7][6] <= seven_segment_display_driver:comb_608.segments[7][6]


|XM23|program_counter:program_counter_inst
init => internal_clock.IN0
init => init_state.OUTPUTSELECT
init => init_state.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
init => true_PC.OUTPUTSELECT
PC_init[0] => true_PC.DATAB
PC_init[1] => true_PC.DATAB
PC_init[2] => true_PC.DATAB
PC_init[3] => true_PC.DATAB
PC_init[4] => true_PC.DATAB
PC_init[5] => true_PC.DATAB
PC_init[6] => true_PC.DATAB
PC_init[7] => true_PC.DATAB
PC_init[8] => true_PC.DATAB
PC_init[9] => true_PC.DATAB
PC_init[10] => true_PC.DATAB
PC_init[11] => true_PC.DATAB
PC_init[12] => true_PC.DATAB
PC_init[13] => true_PC.DATAB
PC_init[14] => true_PC.DATAB
PC_init[15] => true_PC.DATAB
init_clk => internal_clock.IN1
PC_next[0] => true_PC.DATAA
PC_next[1] => true_PC.DATAA
PC_next[2] => true_PC.DATAA
PC_next[3] => true_PC.DATAA
PC_next[4] => true_PC.DATAA
PC_next[5] => true_PC.DATAA
PC_next[6] => true_PC.DATAA
PC_next[7] => true_PC.DATAA
PC_next[8] => true_PC.DATAA
PC_next[9] => true_PC.DATAA
PC_next[10] => true_PC.DATAA
PC_next[11] => true_PC.DATAA
PC_next[12] => true_PC.DATAA
PC_next[13] => true_PC.DATAA
PC_next[14] => true_PC.DATAA
PC_next[15] => true_PC.DATAA
LBPC[0] => true_PC.DATAB
LBPC[1] => true_PC.DATAB
LBPC[2] => true_PC.DATAB
LBPC[3] => true_PC.DATAB
LBPC[4] => true_PC.DATAB
LBPC[5] => true_PC.DATAB
LBPC[6] => true_PC.DATAB
LBPC[7] => true_PC.DATAB
LBPC[8] => true_PC.DATAB
LBPC[9] => true_PC.DATAB
LBPC[10] => true_PC.DATAB
LBPC[11] => true_PC.DATAB
LBPC[12] => true_PC.DATAB
LBPC[13] => true_PC.DATAB
LBPC[14] => true_PC.DATAB
LBPC[15] => true_PC.DATAB
LR[0] => true_PC.DATAB
LR[1] => true_PC.DATAB
LR[2] => true_PC.DATAB
LR[3] => true_PC.DATAB
LR[4] => true_PC.DATAB
LR[5] => true_PC.DATAB
LR[6] => true_PC.DATAB
LR[7] => true_PC.DATAB
LR[8] => true_PC.DATAB
LR[9] => true_PC.DATAB
LR[10] => true_PC.DATAB
LR[11] => true_PC.DATAB
LR[12] => true_PC.DATAB
LR[13] => true_PC.DATAB
LR[14] => true_PC.DATAB
LR[15] => true_PC.DATAB
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
link_back => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
branch_fail => true_PC.OUTPUTSELECT
clk => internal_clock.IN1
stall_in[0] => WideOr0.IN0
stall_in[1] => WideOr0.IN1
stall_in[2] => WideOr0.IN2
stall_in[3] => WideOr0.IN3
stall_in[4] => WideOr0.IN4
stall_in[5] => WideOr0.IN5
stall_in[6] => WideOr0.IN6
stall_in[7] => WideOr0.IN7
true_PC[0] <= true_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[1] <= true_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[2] <= true_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[3] <= true_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[4] <= true_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[5] <= true_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[6] <= true_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[7] <= true_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[8] <= true_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[9] <= true_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[10] <= true_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[11] <= true_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[12] <= true_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[13] <= true_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[14] <= true_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
true_PC[15] <= true_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_disable <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE


|XM23|p_ram:pram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|XM23|p_ram:pram|altsyncram:altsyncram_component
wren_a => altsyncram_q6k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q6k1:auto_generated.data_a[0]
data_a[1] => altsyncram_q6k1:auto_generated.data_a[1]
data_a[2] => altsyncram_q6k1:auto_generated.data_a[2]
data_a[3] => altsyncram_q6k1:auto_generated.data_a[3]
data_a[4] => altsyncram_q6k1:auto_generated.data_a[4]
data_a[5] => altsyncram_q6k1:auto_generated.data_a[5]
data_a[6] => altsyncram_q6k1:auto_generated.data_a[6]
data_a[7] => altsyncram_q6k1:auto_generated.data_a[7]
data_a[8] => altsyncram_q6k1:auto_generated.data_a[8]
data_a[9] => altsyncram_q6k1:auto_generated.data_a[9]
data_a[10] => altsyncram_q6k1:auto_generated.data_a[10]
data_a[11] => altsyncram_q6k1:auto_generated.data_a[11]
data_a[12] => altsyncram_q6k1:auto_generated.data_a[12]
data_a[13] => altsyncram_q6k1:auto_generated.data_a[13]
data_a[14] => altsyncram_q6k1:auto_generated.data_a[14]
data_a[15] => altsyncram_q6k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q6k1:auto_generated.address_a[0]
address_a[1] => altsyncram_q6k1:auto_generated.address_a[1]
address_a[2] => altsyncram_q6k1:auto_generated.address_a[2]
address_a[3] => altsyncram_q6k1:auto_generated.address_a[3]
address_a[4] => altsyncram_q6k1:auto_generated.address_a[4]
address_a[5] => altsyncram_q6k1:auto_generated.address_a[5]
address_a[6] => altsyncram_q6k1:auto_generated.address_a[6]
address_a[7] => altsyncram_q6k1:auto_generated.address_a[7]
address_a[8] => altsyncram_q6k1:auto_generated.address_a[8]
address_a[9] => altsyncram_q6k1:auto_generated.address_a[9]
address_a[10] => altsyncram_q6k1:auto_generated.address_a[10]
address_a[11] => altsyncram_q6k1:auto_generated.address_a[11]
address_a[12] => altsyncram_q6k1:auto_generated.address_a[12]
address_a[13] => altsyncram_q6k1:auto_generated.address_a[13]
address_a[14] => altsyncram_q6k1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q6k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q6k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q6k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q6k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q6k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q6k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q6k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q6k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q6k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_q6k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_q6k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_q6k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_q6k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_q6k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_q6k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_q6k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_q6k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated
address_a[0] => altsyncram_hlb2:altsyncram1.address_a[0]
address_a[1] => altsyncram_hlb2:altsyncram1.address_a[1]
address_a[2] => altsyncram_hlb2:altsyncram1.address_a[2]
address_a[3] => altsyncram_hlb2:altsyncram1.address_a[3]
address_a[4] => altsyncram_hlb2:altsyncram1.address_a[4]
address_a[5] => altsyncram_hlb2:altsyncram1.address_a[5]
address_a[6] => altsyncram_hlb2:altsyncram1.address_a[6]
address_a[7] => altsyncram_hlb2:altsyncram1.address_a[7]
address_a[8] => altsyncram_hlb2:altsyncram1.address_a[8]
address_a[9] => altsyncram_hlb2:altsyncram1.address_a[9]
address_a[10] => altsyncram_hlb2:altsyncram1.address_a[10]
address_a[11] => altsyncram_hlb2:altsyncram1.address_a[11]
address_a[12] => altsyncram_hlb2:altsyncram1.address_a[12]
address_a[13] => altsyncram_hlb2:altsyncram1.address_a[13]
address_a[14] => altsyncram_hlb2:altsyncram1.address_a[14]
clock0 => altsyncram_hlb2:altsyncram1.clock0
data_a[0] => altsyncram_hlb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_hlb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_hlb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_hlb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_hlb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_hlb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_hlb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_hlb2:altsyncram1.data_a[7]
data_a[8] => altsyncram_hlb2:altsyncram1.data_a[8]
data_a[9] => altsyncram_hlb2:altsyncram1.data_a[9]
data_a[10] => altsyncram_hlb2:altsyncram1.data_a[10]
data_a[11] => altsyncram_hlb2:altsyncram1.data_a[11]
data_a[12] => altsyncram_hlb2:altsyncram1.data_a[12]
data_a[13] => altsyncram_hlb2:altsyncram1.data_a[13]
data_a[14] => altsyncram_hlb2:altsyncram1.data_a[14]
data_a[15] => altsyncram_hlb2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_hlb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_hlb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_hlb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_hlb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_hlb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_hlb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_hlb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_hlb2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_hlb2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_hlb2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_hlb2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_hlb2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_hlb2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_hlb2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_hlb2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_hlb2:altsyncram1.q_a[15]
wren_a => altsyncram_hlb2:altsyncram1.wren_a


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode4.data[0]
address_a[13] => decode_f8a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode4.data[1]
address_a[14] => decode_f8a:rden_decode_a.data[1]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_msa:decode5.data[0]
address_b[13] => decode_f8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_msa:decode5.data[1]
address_b[14] => decode_f8a:rden_decode_b.data[1]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[0] => ram_block3a32.PORTADATAIN
data_a[0] => ram_block3a48.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[1] => ram_block3a33.PORTADATAIN
data_a[1] => ram_block3a49.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[2] => ram_block3a34.PORTADATAIN
data_a[2] => ram_block3a50.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[3] => ram_block3a35.PORTADATAIN
data_a[3] => ram_block3a51.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[4] => ram_block3a36.PORTADATAIN
data_a[4] => ram_block3a52.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[5] => ram_block3a37.PORTADATAIN
data_a[5] => ram_block3a53.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[6] => ram_block3a38.PORTADATAIN
data_a[6] => ram_block3a54.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[7] => ram_block3a39.PORTADATAIN
data_a[7] => ram_block3a55.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[8] => ram_block3a24.PORTADATAIN
data_a[8] => ram_block3a40.PORTADATAIN
data_a[8] => ram_block3a56.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[9] => ram_block3a25.PORTADATAIN
data_a[9] => ram_block3a41.PORTADATAIN
data_a[9] => ram_block3a57.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[10] => ram_block3a26.PORTADATAIN
data_a[10] => ram_block3a42.PORTADATAIN
data_a[10] => ram_block3a58.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[11] => ram_block3a27.PORTADATAIN
data_a[11] => ram_block3a43.PORTADATAIN
data_a[11] => ram_block3a59.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[12] => ram_block3a28.PORTADATAIN
data_a[12] => ram_block3a44.PORTADATAIN
data_a[12] => ram_block3a60.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[13] => ram_block3a29.PORTADATAIN
data_a[13] => ram_block3a45.PORTADATAIN
data_a[13] => ram_block3a61.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[14] => ram_block3a30.PORTADATAIN
data_a[14] => ram_block3a46.PORTADATAIN
data_a[14] => ram_block3a62.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[15] => ram_block3a31.PORTADATAIN
data_a[15] => ram_block3a47.PORTADATAIN
data_a[15] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[4] => ram_block3a52.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[5] => ram_block3a53.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[6] => ram_block3a54.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[7] => ram_block3a55.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[8] => ram_block3a40.PORTBDATAIN
data_b[8] => ram_block3a56.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[9] => ram_block3a41.PORTBDATAIN
data_b[9] => ram_block3a57.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[10] => ram_block3a42.PORTBDATAIN
data_b[10] => ram_block3a58.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[11] => ram_block3a43.PORTBDATAIN
data_b[11] => ram_block3a59.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[12] => ram_block3a44.PORTBDATAIN
data_b[12] => ram_block3a60.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[13] => ram_block3a45.PORTBDATAIN
data_b[13] => ram_block3a61.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[14] => ram_block3a46.PORTBDATAIN
data_b[14] => ram_block3a62.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
data_b[15] => ram_block3a47.PORTBDATAIN
data_b[15] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_lob:mux6.result[0]
q_a[1] <= mux_lob:mux6.result[1]
q_a[2] <= mux_lob:mux6.result[2]
q_a[3] <= mux_lob:mux6.result[3]
q_a[4] <= mux_lob:mux6.result[4]
q_a[5] <= mux_lob:mux6.result[5]
q_a[6] <= mux_lob:mux6.result[6]
q_a[7] <= mux_lob:mux6.result[7]
q_a[8] <= mux_lob:mux6.result[8]
q_a[9] <= mux_lob:mux6.result[9]
q_a[10] <= mux_lob:mux6.result[10]
q_a[11] <= mux_lob:mux6.result[11]
q_a[12] <= mux_lob:mux6.result[12]
q_a[13] <= mux_lob:mux6.result[13]
q_a[14] <= mux_lob:mux6.result[14]
q_a[15] <= mux_lob:mux6.result[15]
q_b[0] <= mux_lob:mux7.result[0]
q_b[1] <= mux_lob:mux7.result[1]
q_b[2] <= mux_lob:mux7.result[2]
q_b[3] <= mux_lob:mux7.result[3]
q_b[4] <= mux_lob:mux7.result[4]
q_b[5] <= mux_lob:mux7.result[5]
q_b[6] <= mux_lob:mux7.result[6]
q_b[7] <= mux_lob:mux7.result[7]
q_b[8] <= mux_lob:mux7.result[8]
q_b[9] <= mux_lob:mux7.result[9]
q_b[10] <= mux_lob:mux7.result[10]
q_b[11] <= mux_lob:mux7.result[11]
q_b[12] <= mux_lob:mux7.result[12]
q_b[13] <= mux_lob:mux7.result[13]
q_b[14] <= mux_lob:mux7.result[14]
q_b[15] <= mux_lob:mux7.result[15]
wren_a => decode_msa:decode4.enable
wren_b => decode_msa:decode5.enable


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_msa:decode4
data[0] => w_anode845w[1].IN0
data[0] => w_anode858w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode874w[1].IN1
data[1] => w_anode845w[2].IN0
data[1] => w_anode858w[2].IN0
data[1] => w_anode866w[2].IN1
data[1] => w_anode874w[2].IN1
enable => w_anode845w[1].IN0
enable => w_anode858w[1].IN0
enable => w_anode866w[1].IN0
enable => w_anode874w[1].IN0
eq[0] <= w_anode845w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode858w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode866w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode874w[2].DB_MAX_OUTPUT_PORT_TYPE


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_msa:decode5
data[0] => w_anode845w[1].IN0
data[0] => w_anode858w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode874w[1].IN1
data[1] => w_anode845w[2].IN0
data[1] => w_anode858w[2].IN0
data[1] => w_anode866w[2].IN1
data[1] => w_anode874w[2].IN1
enable => w_anode845w[1].IN0
enable => w_anode858w[1].IN0
enable => w_anode866w[1].IN0
enable => w_anode874w[1].IN0
eq[0] <= w_anode845w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode858w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode866w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode874w[2].DB_MAX_OUTPUT_PORT_TYPE


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_f8a:rden_decode_a
data[0] => w_anode883w[1].IN0
data[0] => w_anode897w[1].IN1
data[0] => w_anode906w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode883w[2].IN0
data[1] => w_anode897w[2].IN0
data[1] => w_anode906w[2].IN1
data[1] => w_anode915w[2].IN1
eq[0] <= w_anode883w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode897w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode906w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode915w[2].DB_MAX_OUTPUT_PORT_TYPE


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_f8a:rden_decode_b
data[0] => w_anode883w[1].IN0
data[0] => w_anode897w[1].IN1
data[0] => w_anode906w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode883w[2].IN0
data[1] => w_anode897w[2].IN0
data[1] => w_anode906w[2].IN1
data[1] => w_anode915w[2].IN1
eq[0] <= w_anode883w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode897w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode906w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode915w[2].DB_MAX_OUTPUT_PORT_TYPE


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|mux_lob:mux6
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|mux_lob:mux7
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|XM23|memory_access_d_ram:memory_access_d_ram_inst
enable[0][0] => ~NO_FANOUT~
enable[0][1] => ~NO_FANOUT~
enable[0][2] => ~NO_FANOUT~
enable[0][3] => ~NO_FANOUT~
enable[0][4] => ~NO_FANOUT~
enable[0][5] => ~NO_FANOUT~
enable[0][6] => ~NO_FANOUT~
enable[0][7] => ~NO_FANOUT~
enable[0][8] => ~NO_FANOUT~
enable[0][9] => ~NO_FANOUT~
enable[0][10] => ~NO_FANOUT~
enable[0][11] => ~NO_FANOUT~
enable[0][12] => ~NO_FANOUT~
enable[0][13] => ~NO_FANOUT~
enable[0][14] => ~NO_FANOUT~
enable[0][15] => ~NO_FANOUT~
enable[0][16] => ~NO_FANOUT~
enable[0][17] => ~NO_FANOUT~
enable[0][18] => ~NO_FANOUT~
enable[0][19] => ~NO_FANOUT~
enable[0][20] => ~NO_FANOUT~
enable[0][21] => ~NO_FANOUT~
enable[0][22] => ~NO_FANOUT~
enable[0][23] => ~NO_FANOUT~
enable[0][24] => ~NO_FANOUT~
enable[0][25] => ~NO_FANOUT~
enable[0][26] => ~NO_FANOUT~
enable[0][27] => ~NO_FANOUT~
enable[0][28] => ~NO_FANOUT~
enable[0][29] => ~NO_FANOUT~
enable[0][30] => ~NO_FANOUT~
enable[0][31] => ~NO_FANOUT~
enable[0][32] => ~NO_FANOUT~
enable[0][33] => ~NO_FANOUT~
enable[0][34] => ~NO_FANOUT~
enable[0][35] => ~NO_FANOUT~
enable[0][36] => ~NO_FANOUT~
enable[0][37] => ~NO_FANOUT~
enable[0][38] => ~NO_FANOUT~
enable[0][39] => ~NO_FANOUT~
enable[0][40] => ~NO_FANOUT~
enable[1][0] => ~NO_FANOUT~
enable[1][1] => ~NO_FANOUT~
enable[1][2] => ~NO_FANOUT~
enable[1][3] => ~NO_FANOUT~
enable[1][4] => ~NO_FANOUT~
enable[1][5] => ~NO_FANOUT~
enable[1][6] => ~NO_FANOUT~
enable[1][7] => ~NO_FANOUT~
enable[1][8] => ~NO_FANOUT~
enable[1][9] => ~NO_FANOUT~
enable[1][10] => ~NO_FANOUT~
enable[1][11] => ~NO_FANOUT~
enable[1][12] => ~NO_FANOUT~
enable[1][13] => ~NO_FANOUT~
enable[1][14] => ~NO_FANOUT~
enable[1][15] => ~NO_FANOUT~
enable[1][16] => ~NO_FANOUT~
enable[1][17] => ~NO_FANOUT~
enable[1][18] => ~NO_FANOUT~
enable[1][19] => ~NO_FANOUT~
enable[1][20] => ~NO_FANOUT~
enable[1][21] => ~NO_FANOUT~
enable[1][22] => ~NO_FANOUT~
enable[1][23] => ~NO_FANOUT~
enable[1][24] => ~NO_FANOUT~
enable[1][25] => ~NO_FANOUT~
enable[1][26] => ~NO_FANOUT~
enable[1][27] => ~NO_FANOUT~
enable[1][28] => ~NO_FANOUT~
enable[1][29] => ~NO_FANOUT~
enable[1][30] => ~NO_FANOUT~
enable[1][31] => ~NO_FANOUT~
enable[1][32] => ~NO_FANOUT~
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => output_address.OUTPUTSELECT
enable[1][33] => write_enable.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][33] => output_data.OUTPUTSELECT
enable[1][34] => always0.IN0
enable[1][35] => ~NO_FANOUT~
enable[1][36] => ~NO_FANOUT~
enable[1][37] => ~NO_FANOUT~
enable[1][38] => ~NO_FANOUT~
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => output_address.OUTPUTSELECT
enable[1][39] => write_enable.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][39] => output_data.OUTPUTSELECT
enable[1][40] => always0.IN1
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_data.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => output_address.OUTPUTSELECT
enable[1][40] => write_enable.DATAA
enable[2][0] => ~NO_FANOUT~
enable[2][1] => ~NO_FANOUT~
enable[2][2] => ~NO_FANOUT~
enable[2][3] => ~NO_FANOUT~
enable[2][4] => ~NO_FANOUT~
enable[2][5] => ~NO_FANOUT~
enable[2][6] => ~NO_FANOUT~
enable[2][7] => ~NO_FANOUT~
enable[2][8] => ~NO_FANOUT~
enable[2][9] => ~NO_FANOUT~
enable[2][10] => ~NO_FANOUT~
enable[2][11] => ~NO_FANOUT~
enable[2][12] => ~NO_FANOUT~
enable[2][13] => ~NO_FANOUT~
enable[2][14] => ~NO_FANOUT~
enable[2][15] => ~NO_FANOUT~
enable[2][16] => ~NO_FANOUT~
enable[2][17] => ~NO_FANOUT~
enable[2][18] => ~NO_FANOUT~
enable[2][19] => ~NO_FANOUT~
enable[2][20] => ~NO_FANOUT~
enable[2][21] => ~NO_FANOUT~
enable[2][22] => ~NO_FANOUT~
enable[2][23] => ~NO_FANOUT~
enable[2][24] => ~NO_FANOUT~
enable[2][25] => ~NO_FANOUT~
enable[2][26] => ~NO_FANOUT~
enable[2][27] => ~NO_FANOUT~
enable[2][28] => ~NO_FANOUT~
enable[2][29] => ~NO_FANOUT~
enable[2][30] => ~NO_FANOUT~
enable[2][31] => ~NO_FANOUT~
enable[2][32] => ~NO_FANOUT~
enable[2][33] => ~NO_FANOUT~
enable[2][34] => ~NO_FANOUT~
enable[2][35] => ~NO_FANOUT~
enable[2][36] => ~NO_FANOUT~
enable[2][37] => ~NO_FANOUT~
enable[2][38] => ~NO_FANOUT~
enable[2][39] => ~NO_FANOUT~
enable[2][40] => ~NO_FANOUT~
gprc[0][0][0] => Mux15.IN7
gprc[0][0][1] => Mux14.IN7
gprc[0][0][1] => Mux30.IN7
gprc[0][0][2] => Mux13.IN7
gprc[0][0][2] => Mux29.IN7
gprc[0][0][3] => Mux12.IN7
gprc[0][0][3] => Mux28.IN7
gprc[0][0][4] => Mux11.IN7
gprc[0][0][4] => Mux27.IN7
gprc[0][0][5] => Mux10.IN7
gprc[0][0][5] => Mux26.IN7
gprc[0][0][6] => Mux9.IN7
gprc[0][0][6] => Mux25.IN7
gprc[0][0][7] => Mux8.IN7
gprc[0][0][7] => Mux24.IN7
gprc[0][0][8] => Mux7.IN7
gprc[0][0][8] => Mux23.IN7
gprc[0][0][9] => Mux6.IN7
gprc[0][0][9] => Mux22.IN7
gprc[0][0][10] => Mux5.IN7
gprc[0][0][10] => Mux21.IN7
gprc[0][0][11] => Mux4.IN7
gprc[0][0][11] => Mux20.IN7
gprc[0][0][12] => Mux3.IN7
gprc[0][0][12] => Mux19.IN7
gprc[0][0][13] => Mux2.IN7
gprc[0][0][13] => Mux18.IN7
gprc[0][0][14] => Mux1.IN7
gprc[0][0][14] => Mux17.IN7
gprc[0][0][15] => Mux0.IN7
gprc[0][0][15] => Mux16.IN7
gprc[0][1][0] => Mux15.IN6
gprc[0][1][1] => Mux14.IN6
gprc[0][1][1] => Mux30.IN6
gprc[0][1][2] => Mux13.IN6
gprc[0][1][2] => Mux29.IN6
gprc[0][1][3] => Mux12.IN6
gprc[0][1][3] => Mux28.IN6
gprc[0][1][4] => Mux11.IN6
gprc[0][1][4] => Mux27.IN6
gprc[0][1][5] => Mux10.IN6
gprc[0][1][5] => Mux26.IN6
gprc[0][1][6] => Mux9.IN6
gprc[0][1][6] => Mux25.IN6
gprc[0][1][7] => Mux8.IN6
gprc[0][1][7] => Mux24.IN6
gprc[0][1][8] => Mux7.IN6
gprc[0][1][8] => Mux23.IN6
gprc[0][1][9] => Mux6.IN6
gprc[0][1][9] => Mux22.IN6
gprc[0][1][10] => Mux5.IN6
gprc[0][1][10] => Mux21.IN6
gprc[0][1][11] => Mux4.IN6
gprc[0][1][11] => Mux20.IN6
gprc[0][1][12] => Mux3.IN6
gprc[0][1][12] => Mux19.IN6
gprc[0][1][13] => Mux2.IN6
gprc[0][1][13] => Mux18.IN6
gprc[0][1][14] => Mux1.IN6
gprc[0][1][14] => Mux17.IN6
gprc[0][1][15] => Mux0.IN6
gprc[0][1][15] => Mux16.IN6
gprc[0][2][0] => Mux15.IN5
gprc[0][2][1] => Mux14.IN5
gprc[0][2][1] => Mux30.IN5
gprc[0][2][2] => Mux13.IN5
gprc[0][2][2] => Mux29.IN5
gprc[0][2][3] => Mux12.IN5
gprc[0][2][3] => Mux28.IN5
gprc[0][2][4] => Mux11.IN5
gprc[0][2][4] => Mux27.IN5
gprc[0][2][5] => Mux10.IN5
gprc[0][2][5] => Mux26.IN5
gprc[0][2][6] => Mux9.IN5
gprc[0][2][6] => Mux25.IN5
gprc[0][2][7] => Mux8.IN5
gprc[0][2][7] => Mux24.IN5
gprc[0][2][8] => Mux7.IN5
gprc[0][2][8] => Mux23.IN5
gprc[0][2][9] => Mux6.IN5
gprc[0][2][9] => Mux22.IN5
gprc[0][2][10] => Mux5.IN5
gprc[0][2][10] => Mux21.IN5
gprc[0][2][11] => Mux4.IN5
gprc[0][2][11] => Mux20.IN5
gprc[0][2][12] => Mux3.IN5
gprc[0][2][12] => Mux19.IN5
gprc[0][2][13] => Mux2.IN5
gprc[0][2][13] => Mux18.IN5
gprc[0][2][14] => Mux1.IN5
gprc[0][2][14] => Mux17.IN5
gprc[0][2][15] => Mux0.IN5
gprc[0][2][15] => Mux16.IN5
gprc[0][3][0] => Mux15.IN4
gprc[0][3][1] => Mux14.IN4
gprc[0][3][1] => Mux30.IN4
gprc[0][3][2] => Mux13.IN4
gprc[0][3][2] => Mux29.IN4
gprc[0][3][3] => Mux12.IN4
gprc[0][3][3] => Mux28.IN4
gprc[0][3][4] => Mux11.IN4
gprc[0][3][4] => Mux27.IN4
gprc[0][3][5] => Mux10.IN4
gprc[0][3][5] => Mux26.IN4
gprc[0][3][6] => Mux9.IN4
gprc[0][3][6] => Mux25.IN4
gprc[0][3][7] => Mux8.IN4
gprc[0][3][7] => Mux24.IN4
gprc[0][3][8] => Mux7.IN4
gprc[0][3][8] => Mux23.IN4
gprc[0][3][9] => Mux6.IN4
gprc[0][3][9] => Mux22.IN4
gprc[0][3][10] => Mux5.IN4
gprc[0][3][10] => Mux21.IN4
gprc[0][3][11] => Mux4.IN4
gprc[0][3][11] => Mux20.IN4
gprc[0][3][12] => Mux3.IN4
gprc[0][3][12] => Mux19.IN4
gprc[0][3][13] => Mux2.IN4
gprc[0][3][13] => Mux18.IN4
gprc[0][3][14] => Mux1.IN4
gprc[0][3][14] => Mux17.IN4
gprc[0][3][15] => Mux0.IN4
gprc[0][3][15] => Mux16.IN4
gprc[0][4][0] => Mux15.IN3
gprc[0][4][1] => Mux14.IN3
gprc[0][4][1] => Mux30.IN3
gprc[0][4][2] => Mux13.IN3
gprc[0][4][2] => Mux29.IN3
gprc[0][4][3] => Mux12.IN3
gprc[0][4][3] => Mux28.IN3
gprc[0][4][4] => Mux11.IN3
gprc[0][4][4] => Mux27.IN3
gprc[0][4][5] => Mux10.IN3
gprc[0][4][5] => Mux26.IN3
gprc[0][4][6] => Mux9.IN3
gprc[0][4][6] => Mux25.IN3
gprc[0][4][7] => Mux8.IN3
gprc[0][4][7] => Mux24.IN3
gprc[0][4][8] => Mux7.IN3
gprc[0][4][8] => Mux23.IN3
gprc[0][4][9] => Mux6.IN3
gprc[0][4][9] => Mux22.IN3
gprc[0][4][10] => Mux5.IN3
gprc[0][4][10] => Mux21.IN3
gprc[0][4][11] => Mux4.IN3
gprc[0][4][11] => Mux20.IN3
gprc[0][4][12] => Mux3.IN3
gprc[0][4][12] => Mux19.IN3
gprc[0][4][13] => Mux2.IN3
gprc[0][4][13] => Mux18.IN3
gprc[0][4][14] => Mux1.IN3
gprc[0][4][14] => Mux17.IN3
gprc[0][4][15] => Mux0.IN3
gprc[0][4][15] => Mux16.IN3
gprc[0][5][0] => Mux15.IN2
gprc[0][5][1] => Mux14.IN2
gprc[0][5][1] => Mux30.IN2
gprc[0][5][2] => Mux13.IN2
gprc[0][5][2] => Mux29.IN2
gprc[0][5][3] => Mux12.IN2
gprc[0][5][3] => Mux28.IN2
gprc[0][5][4] => Mux11.IN2
gprc[0][5][4] => Mux27.IN2
gprc[0][5][5] => Mux10.IN2
gprc[0][5][5] => Mux26.IN2
gprc[0][5][6] => Mux9.IN2
gprc[0][5][6] => Mux25.IN2
gprc[0][5][7] => Mux8.IN2
gprc[0][5][7] => Mux24.IN2
gprc[0][5][8] => Mux7.IN2
gprc[0][5][8] => Mux23.IN2
gprc[0][5][9] => Mux6.IN2
gprc[0][5][9] => Mux22.IN2
gprc[0][5][10] => Mux5.IN2
gprc[0][5][10] => Mux21.IN2
gprc[0][5][11] => Mux4.IN2
gprc[0][5][11] => Mux20.IN2
gprc[0][5][12] => Mux3.IN2
gprc[0][5][12] => Mux19.IN2
gprc[0][5][13] => Mux2.IN2
gprc[0][5][13] => Mux18.IN2
gprc[0][5][14] => Mux1.IN2
gprc[0][5][14] => Mux17.IN2
gprc[0][5][15] => Mux0.IN2
gprc[0][5][15] => Mux16.IN2
gprc[0][6][0] => Mux15.IN1
gprc[0][6][1] => Mux14.IN1
gprc[0][6][1] => Mux30.IN1
gprc[0][6][2] => Mux13.IN1
gprc[0][6][2] => Mux29.IN1
gprc[0][6][3] => Mux12.IN1
gprc[0][6][3] => Mux28.IN1
gprc[0][6][4] => Mux11.IN1
gprc[0][6][4] => Mux27.IN1
gprc[0][6][5] => Mux10.IN1
gprc[0][6][5] => Mux26.IN1
gprc[0][6][6] => Mux9.IN1
gprc[0][6][6] => Mux25.IN1
gprc[0][6][7] => Mux8.IN1
gprc[0][6][7] => Mux24.IN1
gprc[0][6][8] => Mux7.IN1
gprc[0][6][8] => Mux23.IN1
gprc[0][6][9] => Mux6.IN1
gprc[0][6][9] => Mux22.IN1
gprc[0][6][10] => Mux5.IN1
gprc[0][6][10] => Mux21.IN1
gprc[0][6][11] => Mux4.IN1
gprc[0][6][11] => Mux20.IN1
gprc[0][6][12] => Mux3.IN1
gprc[0][6][12] => Mux19.IN1
gprc[0][6][13] => Mux2.IN1
gprc[0][6][13] => Mux18.IN1
gprc[0][6][14] => Mux1.IN1
gprc[0][6][14] => Mux17.IN1
gprc[0][6][15] => Mux0.IN1
gprc[0][6][15] => Mux16.IN1
gprc[0][7][0] => Mux15.IN0
gprc[0][7][1] => Mux14.IN0
gprc[0][7][1] => Mux30.IN0
gprc[0][7][2] => Mux13.IN0
gprc[0][7][2] => Mux29.IN0
gprc[0][7][3] => Mux12.IN0
gprc[0][7][3] => Mux28.IN0
gprc[0][7][4] => Mux11.IN0
gprc[0][7][4] => Mux27.IN0
gprc[0][7][5] => Mux10.IN0
gprc[0][7][5] => Mux26.IN0
gprc[0][7][6] => Mux9.IN0
gprc[0][7][6] => Mux25.IN0
gprc[0][7][7] => Mux8.IN0
gprc[0][7][7] => Mux24.IN0
gprc[0][7][8] => Mux7.IN0
gprc[0][7][8] => Mux23.IN0
gprc[0][7][9] => Mux6.IN0
gprc[0][7][9] => Mux22.IN0
gprc[0][7][10] => Mux5.IN0
gprc[0][7][10] => Mux21.IN0
gprc[0][7][11] => Mux4.IN0
gprc[0][7][11] => Mux20.IN0
gprc[0][7][12] => Mux3.IN0
gprc[0][7][12] => Mux19.IN0
gprc[0][7][13] => Mux2.IN0
gprc[0][7][13] => Mux18.IN0
gprc[0][7][14] => Mux1.IN0
gprc[0][7][14] => Mux17.IN0
gprc[0][7][15] => Mux0.IN0
gprc[0][7][15] => Mux16.IN0
gprc[1][0][0] => ~NO_FANOUT~
gprc[1][0][1] => ~NO_FANOUT~
gprc[1][0][2] => ~NO_FANOUT~
gprc[1][0][3] => ~NO_FANOUT~
gprc[1][0][4] => ~NO_FANOUT~
gprc[1][0][5] => ~NO_FANOUT~
gprc[1][0][6] => ~NO_FANOUT~
gprc[1][0][7] => ~NO_FANOUT~
gprc[1][0][8] => ~NO_FANOUT~
gprc[1][0][9] => ~NO_FANOUT~
gprc[1][0][10] => ~NO_FANOUT~
gprc[1][0][11] => ~NO_FANOUT~
gprc[1][0][12] => ~NO_FANOUT~
gprc[1][0][13] => ~NO_FANOUT~
gprc[1][0][14] => ~NO_FANOUT~
gprc[1][0][15] => ~NO_FANOUT~
gprc[1][1][0] => ~NO_FANOUT~
gprc[1][1][1] => ~NO_FANOUT~
gprc[1][1][2] => ~NO_FANOUT~
gprc[1][1][3] => ~NO_FANOUT~
gprc[1][1][4] => ~NO_FANOUT~
gprc[1][1][5] => ~NO_FANOUT~
gprc[1][1][6] => ~NO_FANOUT~
gprc[1][1][7] => ~NO_FANOUT~
gprc[1][1][8] => ~NO_FANOUT~
gprc[1][1][9] => ~NO_FANOUT~
gprc[1][1][10] => ~NO_FANOUT~
gprc[1][1][11] => ~NO_FANOUT~
gprc[1][1][12] => ~NO_FANOUT~
gprc[1][1][13] => ~NO_FANOUT~
gprc[1][1][14] => ~NO_FANOUT~
gprc[1][1][15] => ~NO_FANOUT~
gprc[1][2][0] => ~NO_FANOUT~
gprc[1][2][1] => ~NO_FANOUT~
gprc[1][2][2] => ~NO_FANOUT~
gprc[1][2][3] => ~NO_FANOUT~
gprc[1][2][4] => ~NO_FANOUT~
gprc[1][2][5] => ~NO_FANOUT~
gprc[1][2][6] => ~NO_FANOUT~
gprc[1][2][7] => ~NO_FANOUT~
gprc[1][2][8] => ~NO_FANOUT~
gprc[1][2][9] => ~NO_FANOUT~
gprc[1][2][10] => ~NO_FANOUT~
gprc[1][2][11] => ~NO_FANOUT~
gprc[1][2][12] => ~NO_FANOUT~
gprc[1][2][13] => ~NO_FANOUT~
gprc[1][2][14] => ~NO_FANOUT~
gprc[1][2][15] => ~NO_FANOUT~
gprc[1][3][0] => ~NO_FANOUT~
gprc[1][3][1] => ~NO_FANOUT~
gprc[1][3][2] => ~NO_FANOUT~
gprc[1][3][3] => ~NO_FANOUT~
gprc[1][3][4] => ~NO_FANOUT~
gprc[1][3][5] => ~NO_FANOUT~
gprc[1][3][6] => ~NO_FANOUT~
gprc[1][3][7] => ~NO_FANOUT~
gprc[1][3][8] => ~NO_FANOUT~
gprc[1][3][9] => ~NO_FANOUT~
gprc[1][3][10] => ~NO_FANOUT~
gprc[1][3][11] => ~NO_FANOUT~
gprc[1][3][12] => ~NO_FANOUT~
gprc[1][3][13] => ~NO_FANOUT~
gprc[1][3][14] => ~NO_FANOUT~
gprc[1][3][15] => ~NO_FANOUT~
gprc[1][4][0] => ~NO_FANOUT~
gprc[1][4][1] => ~NO_FANOUT~
gprc[1][4][2] => ~NO_FANOUT~
gprc[1][4][3] => ~NO_FANOUT~
gprc[1][4][4] => ~NO_FANOUT~
gprc[1][4][5] => ~NO_FANOUT~
gprc[1][4][6] => ~NO_FANOUT~
gprc[1][4][7] => ~NO_FANOUT~
gprc[1][4][8] => ~NO_FANOUT~
gprc[1][4][9] => ~NO_FANOUT~
gprc[1][4][10] => ~NO_FANOUT~
gprc[1][4][11] => ~NO_FANOUT~
gprc[1][4][12] => ~NO_FANOUT~
gprc[1][4][13] => ~NO_FANOUT~
gprc[1][4][14] => ~NO_FANOUT~
gprc[1][4][15] => ~NO_FANOUT~
gprc[1][5][0] => ~NO_FANOUT~
gprc[1][5][1] => ~NO_FANOUT~
gprc[1][5][2] => ~NO_FANOUT~
gprc[1][5][3] => ~NO_FANOUT~
gprc[1][5][4] => ~NO_FANOUT~
gprc[1][5][5] => ~NO_FANOUT~
gprc[1][5][6] => ~NO_FANOUT~
gprc[1][5][7] => ~NO_FANOUT~
gprc[1][5][8] => ~NO_FANOUT~
gprc[1][5][9] => ~NO_FANOUT~
gprc[1][5][10] => ~NO_FANOUT~
gprc[1][5][11] => ~NO_FANOUT~
gprc[1][5][12] => ~NO_FANOUT~
gprc[1][5][13] => ~NO_FANOUT~
gprc[1][5][14] => ~NO_FANOUT~
gprc[1][5][15] => ~NO_FANOUT~
gprc[1][6][0] => ~NO_FANOUT~
gprc[1][6][1] => ~NO_FANOUT~
gprc[1][6][2] => ~NO_FANOUT~
gprc[1][6][3] => ~NO_FANOUT~
gprc[1][6][4] => ~NO_FANOUT~
gprc[1][6][5] => ~NO_FANOUT~
gprc[1][6][6] => ~NO_FANOUT~
gprc[1][6][7] => ~NO_FANOUT~
gprc[1][6][8] => ~NO_FANOUT~
gprc[1][6][9] => ~NO_FANOUT~
gprc[1][6][10] => ~NO_FANOUT~
gprc[1][6][11] => ~NO_FANOUT~
gprc[1][6][12] => ~NO_FANOUT~
gprc[1][6][13] => ~NO_FANOUT~
gprc[1][6][14] => ~NO_FANOUT~
gprc[1][6][15] => ~NO_FANOUT~
gprc[1][7][0] => ~NO_FANOUT~
gprc[1][7][1] => ~NO_FANOUT~
gprc[1][7][2] => ~NO_FANOUT~
gprc[1][7][3] => ~NO_FANOUT~
gprc[1][7][4] => ~NO_FANOUT~
gprc[1][7][5] => ~NO_FANOUT~
gprc[1][7][6] => ~NO_FANOUT~
gprc[1][7][7] => ~NO_FANOUT~
gprc[1][7][8] => ~NO_FANOUT~
gprc[1][7][9] => ~NO_FANOUT~
gprc[1][7][10] => ~NO_FANOUT~
gprc[1][7][11] => ~NO_FANOUT~
gprc[1][7][12] => ~NO_FANOUT~
gprc[1][7][13] => ~NO_FANOUT~
gprc[1][7][14] => ~NO_FANOUT~
gprc[1][7][15] => ~NO_FANOUT~
off[0][0] => ~NO_FANOUT~
off[0][1] => ~NO_FANOUT~
off[0][2] => ~NO_FANOUT~
off[0][3] => ~NO_FANOUT~
off[0][4] => ~NO_FANOUT~
off[0][5] => ~NO_FANOUT~
off[0][6] => ~NO_FANOUT~
off[0][7] => ~NO_FANOUT~
off[0][8] => ~NO_FANOUT~
off[0][9] => ~NO_FANOUT~
off[0][10] => ~NO_FANOUT~
off[0][11] => ~NO_FANOUT~
off[0][12] => ~NO_FANOUT~
off[1][0] => Add4.IN30
off[1][0] => Add5.IN30
off[1][1] => Add4.IN29
off[1][1] => Add5.IN29
off[1][2] => Add4.IN28
off[1][2] => Add5.IN28
off[1][3] => Add4.IN27
off[1][3] => Add5.IN27
off[1][4] => Add4.IN26
off[1][4] => Add5.IN26
off[1][5] => Add4.IN25
off[1][5] => Add5.IN25
off[1][6] => Add4.IN16
off[1][6] => Add4.IN17
off[1][6] => Add4.IN18
off[1][6] => Add4.IN19
off[1][6] => Add4.IN20
off[1][6] => Add4.IN21
off[1][6] => Add4.IN22
off[1][6] => Add4.IN23
off[1][6] => Add4.IN24
off[1][6] => Add5.IN16
off[1][6] => Add5.IN17
off[1][6] => Add5.IN18
off[1][6] => Add5.IN19
off[1][6] => Add5.IN20
off[1][6] => Add5.IN21
off[1][6] => Add5.IN22
off[1][6] => Add5.IN23
off[1][6] => Add5.IN24
off[1][7] => ~NO_FANOUT~
off[1][8] => ~NO_FANOUT~
off[1][9] => ~NO_FANOUT~
off[1][10] => ~NO_FANOUT~
off[1][11] => ~NO_FANOUT~
off[1][12] => ~NO_FANOUT~
off[2][0] => ~NO_FANOUT~
off[2][1] => ~NO_FANOUT~
off[2][2] => ~NO_FANOUT~
off[2][3] => ~NO_FANOUT~
off[2][4] => ~NO_FANOUT~
off[2][5] => ~NO_FANOUT~
off[2][6] => ~NO_FANOUT~
off[2][7] => ~NO_FANOUT~
off[2][8] => ~NO_FANOUT~
off[2][9] => ~NO_FANOUT~
off[2][10] => ~NO_FANOUT~
off[2][11] => ~NO_FANOUT~
off[2][12] => ~NO_FANOUT~
pre[0] => ~NO_FANOUT~
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[1] => output_address.OUTPUTSELECT
pre[2] => ~NO_FANOUT~
inc[0] => ~NO_FANOUT~
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[1] => output_address.OUTPUTSELECT
inc[2] => ~NO_FANOUT~
dec[0] => ~NO_FANOUT~
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[1] => output_address.OUTPUTSELECT
dec[2] => ~NO_FANOUT~
src_i[0][0] => ~NO_FANOUT~
src_i[0][1] => ~NO_FANOUT~
src_i[0][2] => ~NO_FANOUT~
src_i[1][0] => Mux0.IN10
src_i[1][0] => Mux1.IN10
src_i[1][0] => Mux2.IN10
src_i[1][0] => Mux3.IN10
src_i[1][0] => Mux4.IN10
src_i[1][0] => Mux5.IN10
src_i[1][0] => Mux6.IN10
src_i[1][0] => Mux7.IN10
src_i[1][0] => Mux8.IN10
src_i[1][0] => Mux9.IN10
src_i[1][0] => Mux10.IN10
src_i[1][0] => Mux11.IN10
src_i[1][0] => Mux12.IN10
src_i[1][0] => Mux13.IN10
src_i[1][0] => Mux14.IN10
src_i[1][0] => Mux15.IN10
src_i[1][1] => Mux0.IN9
src_i[1][1] => Mux1.IN9
src_i[1][1] => Mux2.IN9
src_i[1][1] => Mux3.IN9
src_i[1][1] => Mux4.IN9
src_i[1][1] => Mux5.IN9
src_i[1][1] => Mux6.IN9
src_i[1][1] => Mux7.IN9
src_i[1][1] => Mux8.IN9
src_i[1][1] => Mux9.IN9
src_i[1][1] => Mux10.IN9
src_i[1][1] => Mux11.IN9
src_i[1][1] => Mux12.IN9
src_i[1][1] => Mux13.IN9
src_i[1][1] => Mux14.IN9
src_i[1][1] => Mux15.IN9
src_i[1][2] => Mux0.IN8
src_i[1][2] => Mux1.IN8
src_i[1][2] => Mux2.IN8
src_i[1][2] => Mux3.IN8
src_i[1][2] => Mux4.IN8
src_i[1][2] => Mux5.IN8
src_i[1][2] => Mux6.IN8
src_i[1][2] => Mux7.IN8
src_i[1][2] => Mux8.IN8
src_i[1][2] => Mux9.IN8
src_i[1][2] => Mux10.IN8
src_i[1][2] => Mux11.IN8
src_i[1][2] => Mux12.IN8
src_i[1][2] => Mux13.IN8
src_i[1][2] => Mux14.IN8
src_i[1][2] => Mux15.IN8
src_i[2][0] => ~NO_FANOUT~
src_i[2][1] => ~NO_FANOUT~
src_i[2][2] => ~NO_FANOUT~
dst_i[0][0] => ~NO_FANOUT~
dst_i[0][1] => ~NO_FANOUT~
dst_i[0][2] => ~NO_FANOUT~
dst_i[1][0] => Mux16.IN10
dst_i[1][0] => Mux17.IN10
dst_i[1][0] => Mux18.IN10
dst_i[1][0] => Mux19.IN10
dst_i[1][0] => Mux20.IN10
dst_i[1][0] => Mux21.IN10
dst_i[1][0] => Mux22.IN10
dst_i[1][0] => Mux23.IN10
dst_i[1][0] => Mux24.IN10
dst_i[1][0] => Mux25.IN10
dst_i[1][0] => Mux26.IN10
dst_i[1][0] => Mux27.IN10
dst_i[1][0] => Mux28.IN10
dst_i[1][0] => Mux29.IN10
dst_i[1][0] => Mux30.IN10
dst_i[1][1] => Mux16.IN9
dst_i[1][1] => Mux17.IN9
dst_i[1][1] => Mux18.IN9
dst_i[1][1] => Mux19.IN9
dst_i[1][1] => Mux20.IN9
dst_i[1][1] => Mux21.IN9
dst_i[1][1] => Mux22.IN9
dst_i[1][1] => Mux23.IN9
dst_i[1][1] => Mux24.IN9
dst_i[1][1] => Mux25.IN9
dst_i[1][1] => Mux26.IN9
dst_i[1][1] => Mux27.IN9
dst_i[1][1] => Mux28.IN9
dst_i[1][1] => Mux29.IN9
dst_i[1][1] => Mux30.IN9
dst_i[1][2] => Mux16.IN8
dst_i[1][2] => Mux17.IN8
dst_i[1][2] => Mux18.IN8
dst_i[1][2] => Mux19.IN8
dst_i[1][2] => Mux20.IN8
dst_i[1][2] => Mux21.IN8
dst_i[1][2] => Mux22.IN8
dst_i[1][2] => Mux23.IN8
dst_i[1][2] => Mux24.IN8
dst_i[1][2] => Mux25.IN8
dst_i[1][2] => Mux26.IN8
dst_i[1][2] => Mux27.IN8
dst_i[1][2] => Mux28.IN8
dst_i[1][2] => Mux29.IN8
dst_i[1][2] => Mux30.IN8
dst_i[2][0] => ~NO_FANOUT~
dst_i[2][1] => ~NO_FANOUT~
dst_i[2][2] => ~NO_FANOUT~
write_enable <= write_enable.DB_MAX_OUTPUT_PORT_TYPE
output_address[0] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[1] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[2] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[3] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[4] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[5] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[6] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[7] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[8] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[9] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[10] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[11] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[12] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[13] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_address[14] <= output_address.DB_MAX_OUTPUT_PORT_TYPE
output_data[0] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[8] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[9] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[10] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[11] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[12] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[13] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[14] <= output_data.DB_MAX_OUTPUT_PORT_TYPE
output_data[15] <= output_data.DB_MAX_OUTPUT_PORT_TYPE


|XM23|d_ram:dram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|XM23|d_ram:dram|altsyncram:altsyncram_component
wren_a => altsyncram_grj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_grj1:auto_generated.data_a[0]
data_a[1] => altsyncram_grj1:auto_generated.data_a[1]
data_a[2] => altsyncram_grj1:auto_generated.data_a[2]
data_a[3] => altsyncram_grj1:auto_generated.data_a[3]
data_a[4] => altsyncram_grj1:auto_generated.data_a[4]
data_a[5] => altsyncram_grj1:auto_generated.data_a[5]
data_a[6] => altsyncram_grj1:auto_generated.data_a[6]
data_a[7] => altsyncram_grj1:auto_generated.data_a[7]
data_a[8] => altsyncram_grj1:auto_generated.data_a[8]
data_a[9] => altsyncram_grj1:auto_generated.data_a[9]
data_a[10] => altsyncram_grj1:auto_generated.data_a[10]
data_a[11] => altsyncram_grj1:auto_generated.data_a[11]
data_a[12] => altsyncram_grj1:auto_generated.data_a[12]
data_a[13] => altsyncram_grj1:auto_generated.data_a[13]
data_a[14] => altsyncram_grj1:auto_generated.data_a[14]
data_a[15] => altsyncram_grj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_grj1:auto_generated.address_a[0]
address_a[1] => altsyncram_grj1:auto_generated.address_a[1]
address_a[2] => altsyncram_grj1:auto_generated.address_a[2]
address_a[3] => altsyncram_grj1:auto_generated.address_a[3]
address_a[4] => altsyncram_grj1:auto_generated.address_a[4]
address_a[5] => altsyncram_grj1:auto_generated.address_a[5]
address_a[6] => altsyncram_grj1:auto_generated.address_a[6]
address_a[7] => altsyncram_grj1:auto_generated.address_a[7]
address_a[8] => altsyncram_grj1:auto_generated.address_a[8]
address_a[9] => altsyncram_grj1:auto_generated.address_a[9]
address_a[10] => altsyncram_grj1:auto_generated.address_a[10]
address_a[11] => altsyncram_grj1:auto_generated.address_a[11]
address_a[12] => altsyncram_grj1:auto_generated.address_a[12]
address_a[13] => altsyncram_grj1:auto_generated.address_a[13]
address_a[14] => altsyncram_grj1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_grj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_grj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_grj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_grj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_grj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_grj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_grj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_grj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_grj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_grj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_grj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_grj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_grj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_grj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_grj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_grj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_grj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated
address_a[0] => altsyncram_jab2:altsyncram1.address_a[0]
address_a[1] => altsyncram_jab2:altsyncram1.address_a[1]
address_a[2] => altsyncram_jab2:altsyncram1.address_a[2]
address_a[3] => altsyncram_jab2:altsyncram1.address_a[3]
address_a[4] => altsyncram_jab2:altsyncram1.address_a[4]
address_a[5] => altsyncram_jab2:altsyncram1.address_a[5]
address_a[6] => altsyncram_jab2:altsyncram1.address_a[6]
address_a[7] => altsyncram_jab2:altsyncram1.address_a[7]
address_a[8] => altsyncram_jab2:altsyncram1.address_a[8]
address_a[9] => altsyncram_jab2:altsyncram1.address_a[9]
address_a[10] => altsyncram_jab2:altsyncram1.address_a[10]
address_a[11] => altsyncram_jab2:altsyncram1.address_a[11]
address_a[12] => altsyncram_jab2:altsyncram1.address_a[12]
address_a[13] => altsyncram_jab2:altsyncram1.address_a[13]
address_a[14] => altsyncram_jab2:altsyncram1.address_a[14]
clock0 => altsyncram_jab2:altsyncram1.clock0
data_a[0] => altsyncram_jab2:altsyncram1.data_a[0]
data_a[1] => altsyncram_jab2:altsyncram1.data_a[1]
data_a[2] => altsyncram_jab2:altsyncram1.data_a[2]
data_a[3] => altsyncram_jab2:altsyncram1.data_a[3]
data_a[4] => altsyncram_jab2:altsyncram1.data_a[4]
data_a[5] => altsyncram_jab2:altsyncram1.data_a[5]
data_a[6] => altsyncram_jab2:altsyncram1.data_a[6]
data_a[7] => altsyncram_jab2:altsyncram1.data_a[7]
data_a[8] => altsyncram_jab2:altsyncram1.data_a[8]
data_a[9] => altsyncram_jab2:altsyncram1.data_a[9]
data_a[10] => altsyncram_jab2:altsyncram1.data_a[10]
data_a[11] => altsyncram_jab2:altsyncram1.data_a[11]
data_a[12] => altsyncram_jab2:altsyncram1.data_a[12]
data_a[13] => altsyncram_jab2:altsyncram1.data_a[13]
data_a[14] => altsyncram_jab2:altsyncram1.data_a[14]
data_a[15] => altsyncram_jab2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_jab2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_jab2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_jab2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_jab2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_jab2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_jab2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_jab2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_jab2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_jab2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_jab2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_jab2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_jab2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_jab2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_jab2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_jab2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_jab2:altsyncram1.q_a[15]
wren_a => altsyncram_jab2:altsyncram1.wren_a


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode4.data[0]
address_a[13] => decode_f8a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode4.data[1]
address_a[14] => decode_f8a:rden_decode_a.data[1]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_msa:decode5.data[0]
address_b[13] => decode_f8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_msa:decode5.data[1]
address_b[14] => decode_f8a:rden_decode_b.data[1]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[0] => ram_block3a32.PORTADATAIN
data_a[0] => ram_block3a48.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[1] => ram_block3a33.PORTADATAIN
data_a[1] => ram_block3a49.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[2] => ram_block3a34.PORTADATAIN
data_a[2] => ram_block3a50.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[3] => ram_block3a35.PORTADATAIN
data_a[3] => ram_block3a51.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[4] => ram_block3a36.PORTADATAIN
data_a[4] => ram_block3a52.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[5] => ram_block3a37.PORTADATAIN
data_a[5] => ram_block3a53.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[6] => ram_block3a38.PORTADATAIN
data_a[6] => ram_block3a54.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[7] => ram_block3a39.PORTADATAIN
data_a[7] => ram_block3a55.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[8] => ram_block3a24.PORTADATAIN
data_a[8] => ram_block3a40.PORTADATAIN
data_a[8] => ram_block3a56.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[9] => ram_block3a25.PORTADATAIN
data_a[9] => ram_block3a41.PORTADATAIN
data_a[9] => ram_block3a57.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[10] => ram_block3a26.PORTADATAIN
data_a[10] => ram_block3a42.PORTADATAIN
data_a[10] => ram_block3a58.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[11] => ram_block3a27.PORTADATAIN
data_a[11] => ram_block3a43.PORTADATAIN
data_a[11] => ram_block3a59.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[12] => ram_block3a28.PORTADATAIN
data_a[12] => ram_block3a44.PORTADATAIN
data_a[12] => ram_block3a60.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[13] => ram_block3a29.PORTADATAIN
data_a[13] => ram_block3a45.PORTADATAIN
data_a[13] => ram_block3a61.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[14] => ram_block3a30.PORTADATAIN
data_a[14] => ram_block3a46.PORTADATAIN
data_a[14] => ram_block3a62.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[15] => ram_block3a31.PORTADATAIN
data_a[15] => ram_block3a47.PORTADATAIN
data_a[15] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[4] => ram_block3a52.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[5] => ram_block3a53.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[6] => ram_block3a54.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[7] => ram_block3a55.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[8] => ram_block3a40.PORTBDATAIN
data_b[8] => ram_block3a56.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[9] => ram_block3a41.PORTBDATAIN
data_b[9] => ram_block3a57.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[10] => ram_block3a42.PORTBDATAIN
data_b[10] => ram_block3a58.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[11] => ram_block3a43.PORTBDATAIN
data_b[11] => ram_block3a59.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[12] => ram_block3a44.PORTBDATAIN
data_b[12] => ram_block3a60.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[13] => ram_block3a45.PORTBDATAIN
data_b[13] => ram_block3a61.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[14] => ram_block3a46.PORTBDATAIN
data_b[14] => ram_block3a62.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
data_b[15] => ram_block3a47.PORTBDATAIN
data_b[15] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_lob:mux6.result[0]
q_a[1] <= mux_lob:mux6.result[1]
q_a[2] <= mux_lob:mux6.result[2]
q_a[3] <= mux_lob:mux6.result[3]
q_a[4] <= mux_lob:mux6.result[4]
q_a[5] <= mux_lob:mux6.result[5]
q_a[6] <= mux_lob:mux6.result[6]
q_a[7] <= mux_lob:mux6.result[7]
q_a[8] <= mux_lob:mux6.result[8]
q_a[9] <= mux_lob:mux6.result[9]
q_a[10] <= mux_lob:mux6.result[10]
q_a[11] <= mux_lob:mux6.result[11]
q_a[12] <= mux_lob:mux6.result[12]
q_a[13] <= mux_lob:mux6.result[13]
q_a[14] <= mux_lob:mux6.result[14]
q_a[15] <= mux_lob:mux6.result[15]
q_b[0] <= mux_lob:mux7.result[0]
q_b[1] <= mux_lob:mux7.result[1]
q_b[2] <= mux_lob:mux7.result[2]
q_b[3] <= mux_lob:mux7.result[3]
q_b[4] <= mux_lob:mux7.result[4]
q_b[5] <= mux_lob:mux7.result[5]
q_b[6] <= mux_lob:mux7.result[6]
q_b[7] <= mux_lob:mux7.result[7]
q_b[8] <= mux_lob:mux7.result[8]
q_b[9] <= mux_lob:mux7.result[9]
q_b[10] <= mux_lob:mux7.result[10]
q_b[11] <= mux_lob:mux7.result[11]
q_b[12] <= mux_lob:mux7.result[12]
q_b[13] <= mux_lob:mux7.result[13]
q_b[14] <= mux_lob:mux7.result[14]
q_b[15] <= mux_lob:mux7.result[15]
wren_a => decode_msa:decode4.enable
wren_b => decode_msa:decode5.enable


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|decode_msa:decode4
data[0] => w_anode845w[1].IN0
data[0] => w_anode858w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode874w[1].IN1
data[1] => w_anode845w[2].IN0
data[1] => w_anode858w[2].IN0
data[1] => w_anode866w[2].IN1
data[1] => w_anode874w[2].IN1
enable => w_anode845w[1].IN0
enable => w_anode858w[1].IN0
enable => w_anode866w[1].IN0
enable => w_anode874w[1].IN0
eq[0] <= w_anode845w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode858w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode866w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode874w[2].DB_MAX_OUTPUT_PORT_TYPE


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|decode_msa:decode5
data[0] => w_anode845w[1].IN0
data[0] => w_anode858w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode874w[1].IN1
data[1] => w_anode845w[2].IN0
data[1] => w_anode858w[2].IN0
data[1] => w_anode866w[2].IN1
data[1] => w_anode874w[2].IN1
enable => w_anode845w[1].IN0
enable => w_anode858w[1].IN0
enable => w_anode866w[1].IN0
enable => w_anode874w[1].IN0
eq[0] <= w_anode845w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode858w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode866w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode874w[2].DB_MAX_OUTPUT_PORT_TYPE


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|decode_f8a:rden_decode_a
data[0] => w_anode883w[1].IN0
data[0] => w_anode897w[1].IN1
data[0] => w_anode906w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode883w[2].IN0
data[1] => w_anode897w[2].IN0
data[1] => w_anode906w[2].IN1
data[1] => w_anode915w[2].IN1
eq[0] <= w_anode883w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode897w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode906w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode915w[2].DB_MAX_OUTPUT_PORT_TYPE


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|decode_f8a:rden_decode_b
data[0] => w_anode883w[1].IN0
data[0] => w_anode897w[1].IN1
data[0] => w_anode906w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode883w[2].IN0
data[1] => w_anode897w[2].IN0
data[1] => w_anode906w[2].IN1
data[1] => w_anode915w[2].IN1
eq[0] <= w_anode883w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode897w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode906w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode915w[2].DB_MAX_OUTPUT_PORT_TYPE


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|mux_lob:mux6
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|mux_lob:mux7
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|XM23|decode_stage:decode_stage_inst
inst[0] => Decoder1.IN2
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => F.DATAB
inst[0] => C.DATAB
inst[0] => C.DATAB
inst[0] => SA.DATAB
inst[0] => PR.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => D.DATAB
inst[0] => OFF.DATAB
inst[0] => OFF.DATAB
inst[0] => OFF.DATAB
inst[0] => OFF.DATAB
inst[0] => OFF.DATAB
inst[0] => OFF.DATAB
inst[0] => OFF.DATAB
inst[0] => OFF.DATAB
inst[0] => OFF.DATAB
inst[1] => Decoder1.IN1
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => F.DATAB
inst[1] => Z.DATAB
inst[1] => Z.DATAB
inst[1] => SA.DATAB
inst[1] => PR.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => D.DATAB
inst[1] => OFF.DATAB
inst[1] => OFF.DATAB
inst[1] => OFF.DATAB
inst[1] => OFF.DATAB
inst[1] => OFF.DATAB
inst[1] => OFF.DATAB
inst[1] => OFF.DATAB
inst[1] => OFF.DATAB
inst[1] => OFF.DATAB
inst[2] => Decoder1.IN0
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => F.DATAB
inst[2] => N.DATAB
inst[2] => N.DATAB
inst[2] => SA.DATAB
inst[2] => PR.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => D.DATAB
inst[2] => OFF.DATAB
inst[2] => OFF.DATAB
inst[2] => OFF.DATAB
inst[2] => OFF.DATAB
inst[2] => OFF.DATAB
inst[2] => OFF.DATAB
inst[2] => OFF.DATAB
inst[2] => OFF.DATAB
inst[2] => OFF.DATAB
inst[3] => Decoder0.IN2
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => B.DATAB
inst[3] => B.DATAB
inst[3] => B.DATAB
inst[3] => B.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => T.DATAB
inst[3] => SLP.DATAB
inst[3] => SLP.DATAB
inst[3] => SA.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => S.DATAB
inst[3] => OFF.DATAB
inst[3] => OFF.DATAB
inst[3] => OFF.DATAB
inst[3] => OFF.DATAB
inst[3] => OFF.DATAB
inst[3] => OFF.DATAB
inst[3] => OFF.DATAB
inst[3] => OFF.DATAB
inst[3] => OFF.DATAB
inst[3] => Equal22.IN12
inst[3] => Equal23.IN4
inst[3] => Equal24.IN12
inst[3] => Equal25.IN5
inst[3] => Equal26.IN12
inst[4] => Decoder0.IN1
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => B.DATAB
inst[4] => B.DATAB
inst[4] => B.DATAB
inst[4] => B.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => T.DATAB
inst[4] => V.DATAB
inst[4] => V.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => S.DATAB
inst[4] => OFF.DATAB
inst[4] => OFF.DATAB
inst[4] => OFF.DATAB
inst[4] => OFF.DATAB
inst[4] => OFF.DATAB
inst[4] => OFF.DATAB
inst[4] => OFF.DATAB
inst[4] => OFF.DATAB
inst[4] => OFF.DATAB
inst[4] => Equal22.IN11
inst[4] => Equal23.IN12
inst[4] => Equal24.IN4
inst[4] => Equal25.IN4
inst[4] => Equal26.IN11
inst[4] => Equal27.IN11
inst[4] => Equal28.IN5
inst[5] => Decoder0.IN0
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => B.DATAB
inst[5] => B.DATAB
inst[5] => B.DATAB
inst[5] => B.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => T.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => S.DATAB
inst[5] => OFF.DATAB
inst[5] => OFF.DATAB
inst[5] => OFF.DATAB
inst[5] => OFF.DATAB
inst[5] => OFF.DATAB
inst[5] => OFF.DATAB
inst[5] => OFF.DATAB
inst[5] => OFF.DATAB
inst[5] => OFF.DATAB
inst[5] => Equal22.IN10
inst[5] => Equal23.IN11
inst[5] => Equal24.IN11
inst[5] => Equal25.IN12
inst[5] => Equal26.IN4
inst[5] => Equal27.IN10
inst[5] => Equal28.IN11
inst[5] => Equal29.IN5
inst[5] => Equal30.IN10
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => B.DATAB
inst[6] => B.DATAB
inst[6] => B.DATAB
inst[6] => B.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => C.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => WB.DATAB
inst[6] => OFF.DATAB
inst[6] => OFF.DATAB
inst[6] => OFF.DATAB
inst[6] => OFF.DATAB
inst[6] => OFF.DATAB
inst[6] => OFF.DATAB
inst[6] => OFF.DATAB
inst[6] => OFF.DATAB
inst[6] => OFF.DATAB
inst[6] => Equal27.IN9
inst[6] => Equal28.IN10
inst[6] => Equal29.IN10
inst[6] => Equal30.IN5
inst[7] => always0.IN0
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => B.DATAB
inst[7] => B.DATAB
inst[7] => B.DATAB
inst[7] => B.DATAB
inst[7] => INC.DATAB
inst[7] => INC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => RC.DATAB
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => OFF.DATAB
inst[7] => async_dep.OUTPUTSELECT
inst[7] => async_dep.OUTPUTSELECT
inst[7] => async_dep.OUTPUTSELECT
inst[7] => async_dep.OUTPUTSELECT
inst[7] => async_dep.OUTPUTSELECT
inst[7] => async_dep.OUTPUTSELECT
inst[7] => async_dep.OUTPUTSELECT
inst[7] => async_dep.OUTPUTSELECT
inst[7] => Equal20.IN8
inst[7] => Equal21.IN3
inst[7] => Equal22.IN8
inst[7] => Equal23.IN9
inst[7] => Equal24.IN9
inst[7] => Equal25.IN10
inst[7] => Equal26.IN9
inst[7] => Equal27.IN4
inst[7] => Equal28.IN4
inst[7] => Equal29.IN4
inst[7] => Equal30.IN4
inst[8] => always0.IN1
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => B.DATAB
inst[8] => B.DATAB
inst[8] => B.DATAB
inst[8] => B.DATAB
inst[8] => DEC.DATAB
inst[8] => DEC.DATAB
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => OFF.DATAB
inst[8] => Equal9.IN7
inst[8] => Equal10.IN1
inst[8] => Equal11.IN7
inst[8] => Equal12.IN2
inst[8] => Equal13.IN7
inst[8] => Equal14.IN2
inst[8] => Equal15.IN7
inst[8] => Equal16.IN3
inst[8] => Equal17.IN7
inst[8] => Equal18.IN7
inst[8] => Equal19.IN3
inst[8] => Equal20.IN7
inst[8] => Equal21.IN8
inst[8] => Equal22.IN7
inst[8] => Equal23.IN3
inst[8] => Equal24.IN3
inst[8] => Equal25.IN3
inst[8] => Equal26.IN3
inst[8] => Equal27.IN3
inst[8] => Equal28.IN3
inst[8] => Equal29.IN3
inst[8] => Equal30.IN3
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => B.DATAB
inst[9] => B.DATAB
inst[9] => B.DATAB
inst[9] => B.DATAB
inst[9] => PRPO.DATAB
inst[9] => PRPO.DATAB
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => OFF.DATAB
inst[9] => Equal9.IN6
inst[9] => Equal10.IN7
inst[9] => Equal11.IN1
inst[9] => Equal12.IN1
inst[9] => Equal13.IN6
inst[9] => Equal14.IN7
inst[9] => Equal15.IN2
inst[9] => Equal16.IN2
inst[9] => Equal17.IN6
inst[9] => Equal18.IN2
inst[9] => Equal19.IN2
inst[9] => Equal20.IN6
inst[9] => Equal21.IN7
inst[9] => Equal22.IN3
inst[9] => Equal23.IN8
inst[9] => Equal24.IN8
inst[9] => Equal25.IN9
inst[9] => Equal26.IN8
inst[9] => Equal27.IN8
inst[9] => Equal28.IN9
inst[9] => Equal29.IN9
inst[9] => Equal30.IN9
inst[10] => OFF.DATAB
inst[10] => OFF.DATAB
inst[10] => B.DATAB
inst[10] => B.DATAB
inst[10] => B.DATAB
inst[10] => B.DATAB
inst[10] => OFF.DATAB
inst[10] => Equal1.IN5
inst[10] => Equal2.IN1
inst[10] => Equal3.IN5
inst[10] => Equal4.IN2
inst[10] => Equal5.IN5
inst[10] => Equal6.IN2
inst[10] => Equal7.IN5
inst[10] => Equal8.IN3
inst[10] => Equal9.IN5
inst[10] => Equal10.IN6
inst[10] => Equal11.IN6
inst[10] => Equal12.IN7
inst[10] => Equal13.IN1
inst[10] => Equal14.IN1
inst[10] => Equal15.IN1
inst[10] => Equal16.IN1
inst[10] => Equal17.IN5
inst[10] => Equal18.IN6
inst[10] => Equal19.IN7
inst[10] => Equal20.IN2
inst[10] => Equal21.IN2
inst[10] => Equal22.IN6
inst[10] => Equal23.IN2
inst[10] => Equal24.IN2
inst[10] => Equal25.IN2
inst[10] => Equal26.IN2
inst[10] => Equal27.IN2
inst[10] => Equal28.IN2
inst[10] => Equal29.IN2
inst[10] => Equal30.IN2
inst[10] => Equal31.IN5
inst[10] => Equal32.IN5
inst[10] => Equal33.IN3
inst[11] => OFF.DATAB
inst[11] => OFF.DATAB
inst[11] => OFF.DATAB
inst[11] => Equal1.IN4
inst[11] => Equal2.IN5
inst[11] => Equal3.IN1
inst[11] => Equal4.IN1
inst[11] => Equal5.IN4
inst[11] => Equal6.IN5
inst[11] => Equal7.IN2
inst[11] => Equal8.IN2
inst[11] => Equal9.IN4
inst[11] => Equal10.IN5
inst[11] => Equal11.IN5
inst[11] => Equal12.IN6
inst[11] => Equal13.IN5
inst[11] => Equal14.IN6
inst[11] => Equal15.IN6
inst[11] => Equal16.IN7
inst[11] => Equal17.IN1
inst[11] => Equal18.IN1
inst[11] => Equal19.IN1
inst[11] => Equal20.IN1
inst[11] => Equal21.IN1
inst[11] => Equal22.IN2
inst[11] => Equal23.IN1
inst[11] => Equal24.IN1
inst[11] => Equal25.IN1
inst[11] => Equal26.IN1
inst[11] => Equal27.IN1
inst[11] => Equal28.IN1
inst[11] => Equal29.IN1
inst[11] => Equal30.IN1
inst[11] => Equal31.IN4
inst[11] => Equal32.IN2
inst[11] => Equal33.IN2
inst[11] => Equal34.IN4
inst[11] => Equal35.IN2
inst[11] => Equal36.IN4
inst[11] => Equal37.IN3
inst[12] => OFF.DATAB
inst[12] => OFF.DATAB
inst[12] => OFF.DATAB
inst[12] => Equal1.IN3
inst[12] => Equal2.IN4
inst[12] => Equal3.IN4
inst[12] => Equal4.IN5
inst[12] => Equal5.IN1
inst[12] => Equal6.IN1
inst[12] => Equal7.IN1
inst[12] => Equal8.IN1
inst[12] => Equal9.IN3
inst[12] => Equal10.IN4
inst[12] => Equal11.IN4
inst[12] => Equal12.IN5
inst[12] => Equal13.IN4
inst[12] => Equal14.IN5
inst[12] => Equal15.IN5
inst[12] => Equal16.IN6
inst[12] => Equal17.IN4
inst[12] => Equal18.IN5
inst[12] => Equal19.IN6
inst[12] => Equal20.IN5
inst[12] => Equal21.IN6
inst[12] => Equal22.IN1
inst[12] => Equal23.IN7
inst[12] => Equal24.IN7
inst[12] => Equal25.IN8
inst[12] => Equal26.IN7
inst[12] => Equal27.IN7
inst[12] => Equal28.IN8
inst[12] => Equal29.IN8
inst[12] => Equal30.IN8
inst[12] => Equal31.IN1
inst[12] => Equal32.IN1
inst[12] => Equal33.IN1
inst[12] => Equal34.IN3
inst[12] => Equal35.IN4
inst[12] => Equal36.IN2
inst[12] => Equal37.IN2
inst[13] => OFF.DATAB
inst[13] => OFF.DATAB
inst[13] => Equal0.IN2
inst[13] => Equal1.IN0
inst[13] => Equal2.IN0
inst[13] => Equal3.IN0
inst[13] => Equal4.IN0
inst[13] => Equal5.IN0
inst[13] => Equal6.IN0
inst[13] => Equal7.IN0
inst[13] => Equal8.IN0
inst[13] => Equal9.IN2
inst[13] => Equal10.IN3
inst[13] => Equal11.IN3
inst[13] => Equal12.IN4
inst[13] => Equal13.IN3
inst[13] => Equal14.IN4
inst[13] => Equal15.IN4
inst[13] => Equal16.IN5
inst[13] => Equal17.IN3
inst[13] => Equal18.IN4
inst[13] => Equal19.IN5
inst[13] => Equal20.IN4
inst[13] => Equal21.IN5
inst[13] => Equal22.IN5
inst[13] => Equal23.IN6
inst[13] => Equal24.IN6
inst[13] => Equal25.IN7
inst[13] => Equal26.IN6
inst[13] => Equal27.IN6
inst[13] => Equal28.IN7
inst[13] => Equal29.IN7
inst[13] => Equal30.IN7
inst[13] => Equal31.IN3
inst[13] => Equal32.IN4
inst[13] => Equal33.IN5
inst[13] => Equal34.IN1
inst[13] => Equal35.IN1
inst[13] => Equal36.IN1
inst[13] => Equal37.IN1
inst[14] => Equal0.IN1
inst[14] => Equal1.IN2
inst[14] => Equal2.IN3
inst[14] => Equal3.IN3
inst[14] => Equal4.IN4
inst[14] => Equal5.IN3
inst[14] => Equal6.IN4
inst[14] => Equal7.IN4
inst[14] => Equal8.IN5
inst[14] => Equal9.IN0
inst[14] => Equal10.IN0
inst[14] => Equal11.IN0
inst[14] => Equal12.IN0
inst[14] => Equal13.IN0
inst[14] => Equal14.IN0
inst[14] => Equal15.IN0
inst[14] => Equal16.IN0
inst[14] => Equal17.IN0
inst[14] => Equal18.IN0
inst[14] => Equal19.IN0
inst[14] => Equal20.IN0
inst[14] => Equal21.IN0
inst[14] => Equal22.IN4
inst[14] => Equal23.IN0
inst[14] => Equal24.IN0
inst[14] => Equal25.IN0
inst[14] => Equal26.IN0
inst[14] => Equal27.IN0
inst[14] => Equal28.IN0
inst[14] => Equal29.IN0
inst[14] => Equal30.IN0
inst[14] => Equal31.IN0
inst[14] => Equal32.IN0
inst[14] => Equal33.IN0
inst[14] => Equal34.IN0
inst[14] => Equal35.IN0
inst[14] => Equal36.IN0
inst[14] => Equal37.IN0
inst[14] => Equal38.IN1
inst[14] => Equal39.IN1
inst[15] => Equal0.IN0
inst[15] => Equal1.IN1
inst[15] => Equal2.IN2
inst[15] => Equal3.IN2
inst[15] => Equal4.IN3
inst[15] => Equal5.IN2
inst[15] => Equal6.IN3
inst[15] => Equal7.IN3
inst[15] => Equal8.IN4
inst[15] => Equal9.IN1
inst[15] => Equal10.IN2
inst[15] => Equal11.IN2
inst[15] => Equal12.IN3
inst[15] => Equal13.IN2
inst[15] => Equal14.IN3
inst[15] => Equal15.IN3
inst[15] => Equal16.IN4
inst[15] => Equal17.IN2
inst[15] => Equal18.IN3
inst[15] => Equal19.IN4
inst[15] => Equal20.IN3
inst[15] => Equal21.IN4
inst[15] => Equal22.IN0
inst[15] => Equal23.IN5
inst[15] => Equal24.IN5
inst[15] => Equal25.IN6
inst[15] => Equal26.IN5
inst[15] => Equal27.IN5
inst[15] => Equal28.IN6
inst[15] => Equal29.IN6
inst[15] => Equal30.IN6
inst[15] => Equal31.IN2
inst[15] => Equal32.IN3
inst[15] => Equal33.IN4
inst[15] => Equal34.IN2
inst[15] => Equal35.IN3
inst[15] => Equal36.IN3
inst[15] => Equal37.IN4
inst[15] => Equal38.IN0
inst[15] => Equal39.IN0
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => OFF.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => enable.OUTPUTSELECT
decode_disable => RC.OUTPUTSELECT
decode_disable => WB.OUTPUTSELECT
decode_disable => S.OUTPUTSELECT
decode_disable => S.OUTPUTSELECT
decode_disable => S.OUTPUTSELECT
decode_disable => D.OUTPUTSELECT
decode_disable => D.OUTPUTSELECT
decode_disable => D.OUTPUTSELECT
decode_disable => async_dep.OUTPUTSELECT
decode_disable => async_dep.OUTPUTSELECT
decode_disable => async_dep.OUTPUTSELECT
decode_disable => async_dep.OUTPUTSELECT
decode_disable => async_dep.OUTPUTSELECT
decode_disable => async_dep.OUTPUTSELECT
decode_disable => async_dep.OUTPUTSELECT
decode_disable => async_dep.OUTPUTSELECT
decode_disable => async_set.OUTPUTSELECT
decode_disable => async_set.OUTPUTSELECT
decode_disable => async_set.OUTPUTSELECT
decode_disable => async_set.OUTPUTSELECT
decode_disable => async_set.OUTPUTSELECT
decode_disable => async_set.OUTPUTSELECT
decode_disable => async_set.OUTPUTSELECT
decode_disable => async_set.OUTPUTSELECT
decode_disable => PR.OUTPUTSELECT
decode_disable => PR.OUTPUTSELECT
decode_disable => PR.OUTPUTSELECT
decode_disable => SA.OUTPUTSELECT
decode_disable => SA.OUTPUTSELECT
decode_disable => SA.OUTPUTSELECT
decode_disable => SA.OUTPUTSELECT
decode_disable => V.OUTPUTSELECT
decode_disable => SLP.OUTPUTSELECT
decode_disable => N.OUTPUTSELECT
decode_disable => Z.OUTPUTSELECT
decode_disable => C.OUTPUTSELECT
decode_disable => T.OUTPUTSELECT
decode_disable => T.OUTPUTSELECT
decode_disable => T.OUTPUTSELECT
decode_disable => F.OUTPUTSELECT
decode_disable => F.OUTPUTSELECT
decode_disable => F.OUTPUTSELECT
decode_disable => PRPO.OUTPUTSELECT
decode_disable => DEC.OUTPUTSELECT
decode_disable => INC.OUTPUTSELECT
decode_disable => B.OUTPUTSELECT
decode_disable => B.OUTPUTSELECT
decode_disable => B.OUTPUTSELECT
decode_disable => B.OUTPUTSELECT
decode_disable => B.OUTPUTSELECT
decode_disable => B.OUTPUTSELECT
decode_disable => B.OUTPUTSELECT
decode_disable => B.OUTPUTSELECT
WB <= WB.DB_MAX_OUTPUT_PORT_TYPE
SLP <= SLP.DB_MAX_OUTPUT_PORT_TYPE
N <= N.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE
PRPO <= PRPO.DB_MAX_OUTPUT_PORT_TYPE
DEC <= DEC.DB_MAX_OUTPUT_PORT_TYPE
INC <= INC.DB_MAX_OUTPUT_PORT_TYPE
RC <= RC.DB_MAX_OUTPUT_PORT_TYPE
D[0] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= D.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
PR[0] <= PR.DB_MAX_OUTPUT_PORT_TYPE
PR[1] <= PR.DB_MAX_OUTPUT_PORT_TYPE
PR[2] <= PR.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA.DB_MAX_OUTPUT_PORT_TYPE
OFF[0] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[1] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[2] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[3] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[4] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[5] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[6] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[7] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[8] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[9] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[10] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[11] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
OFF[12] <= OFF.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
enable[0] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[1] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[2] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[3] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[4] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[5] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[6] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[7] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[8] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[9] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[10] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[11] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[12] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[13] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[14] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[15] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[16] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[17] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[18] <= <GND>
enable[19] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[20] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[21] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[22] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[23] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[24] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[25] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[26] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[27] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[28] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[29] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[30] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[31] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[32] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[33] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[34] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[35] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[36] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[37] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[38] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[39] <= enable.DB_MAX_OUTPUT_PORT_TYPE
enable[40] <= enable.DB_MAX_OUTPUT_PORT_TYPE
async_set[0] <= async_set.DB_MAX_OUTPUT_PORT_TYPE
async_set[1] <= async_set.DB_MAX_OUTPUT_PORT_TYPE
async_set[2] <= async_set.DB_MAX_OUTPUT_PORT_TYPE
async_set[3] <= async_set.DB_MAX_OUTPUT_PORT_TYPE
async_set[4] <= async_set.DB_MAX_OUTPUT_PORT_TYPE
async_set[5] <= async_set.DB_MAX_OUTPUT_PORT_TYPE
async_set[6] <= async_set.DB_MAX_OUTPUT_PORT_TYPE
async_set[7] <= async_set.DB_MAX_OUTPUT_PORT_TYPE
async_dep[0] <= async_dep.DB_MAX_OUTPUT_PORT_TYPE
async_dep[1] <= async_dep.DB_MAX_OUTPUT_PORT_TYPE
async_dep[2] <= async_dep.DB_MAX_OUTPUT_PORT_TYPE
async_dep[3] <= async_dep.DB_MAX_OUTPUT_PORT_TYPE
async_dep[4] <= async_dep.DB_MAX_OUTPUT_PORT_TYPE
async_dep[5] <= async_dep.DB_MAX_OUTPUT_PORT_TYPE
async_dep[6] <= async_dep.DB_MAX_OUTPUT_PORT_TYPE
async_dep[7] <= async_dep.DB_MAX_OUTPUT_PORT_TYPE


|XM23|pipeline_registers:pipeline_registers_inst
clk => PSW_i[0].CLK
clk => PSW_i[1].CLK
clk => PSW_i[2].CLK
clk => PSW_i[3].CLK
clk => PSW_i[4].CLK
clk => PSW_i[5].CLK
clk => PSW_i[6].CLK
clk => PSW_i[7].CLK
clk => PSW_i[8].CLK
clk => PSW_i[9].CLK
clk => PSW_i[10].CLK
clk => PSW_i[11].CLK
clk => PSW_i[12].CLK
clk => PSW_i[13].CLK
clk => PSW_i[14].CLK
clk => PSW_i[15].CLK
clk => mem_access_result_i[0].CLK
clk => mem_access_result_i[1].CLK
clk => mem_access_result_i[2].CLK
clk => mem_access_result_i[3].CLK
clk => mem_access_result_i[4].CLK
clk => mem_access_result_i[5].CLK
clk => mem_access_result_i[6].CLK
clk => mem_access_result_i[7].CLK
clk => mem_access_result_i[8].CLK
clk => mem_access_result_i[9].CLK
clk => mem_access_result_i[10].CLK
clk => mem_access_result_i[11].CLK
clk => mem_access_result_i[12].CLK
clk => mem_access_result_i[13].CLK
clk => mem_access_result_i[14].CLK
clk => mem_access_result_i[15].CLK
clk => exec_result_i[0][0].CLK
clk => exec_result_i[0][1].CLK
clk => exec_result_i[0][2].CLK
clk => exec_result_i[0][3].CLK
clk => exec_result_i[0][4].CLK
clk => exec_result_i[0][5].CLK
clk => exec_result_i[0][6].CLK
clk => exec_result_i[0][7].CLK
clk => exec_result_i[0][8].CLK
clk => exec_result_i[0][9].CLK
clk => exec_result_i[0][10].CLK
clk => exec_result_i[0][11].CLK
clk => exec_result_i[0][12].CLK
clk => exec_result_i[0][13].CLK
clk => exec_result_i[0][14].CLK
clk => exec_result_i[0][15].CLK
clk => exec_result_i[1][0].CLK
clk => exec_result_i[1][1].CLK
clk => exec_result_i[1][2].CLK
clk => exec_result_i[1][3].CLK
clk => exec_result_i[1][4].CLK
clk => exec_result_i[1][5].CLK
clk => exec_result_i[1][6].CLK
clk => exec_result_i[1][7].CLK
clk => exec_result_i[1][8].CLK
clk => exec_result_i[1][9].CLK
clk => exec_result_i[1][10].CLK
clk => exec_result_i[1][11].CLK
clk => exec_result_i[1][12].CLK
clk => exec_result_i[1][13].CLK
clk => exec_result_i[1][14].CLK
clk => exec_result_i[1][15].CLK
clk => B_i[0][0].CLK
clk => B_i[0][1].CLK
clk => B_i[0][2].CLK
clk => B_i[0][3].CLK
clk => B_i[0][4].CLK
clk => B_i[0][5].CLK
clk => B_i[0][6].CLK
clk => B_i[0][7].CLK
clk => B_i[1][0].CLK
clk => B_i[1][1].CLK
clk => B_i[1][2].CLK
clk => B_i[1][3].CLK
clk => B_i[1][4].CLK
clk => B_i[1][5].CLK
clk => B_i[1][6].CLK
clk => B_i[1][7].CLK
clk => B_i[2][0].CLK
clk => B_i[2][1].CLK
clk => B_i[2][2].CLK
clk => B_i[2][3].CLK
clk => B_i[2][4].CLK
clk => B_i[2][5].CLK
clk => B_i[2][6].CLK
clk => B_i[2][7].CLK
clk => OFF_i[0][0].CLK
clk => OFF_i[0][1].CLK
clk => OFF_i[0][2].CLK
clk => OFF_i[0][3].CLK
clk => OFF_i[0][4].CLK
clk => OFF_i[0][5].CLK
clk => OFF_i[0][6].CLK
clk => OFF_i[0][7].CLK
clk => OFF_i[0][8].CLK
clk => OFF_i[0][9].CLK
clk => OFF_i[0][10].CLK
clk => OFF_i[0][11].CLK
clk => OFF_i[0][12].CLK
clk => OFF_i[1][0].CLK
clk => OFF_i[1][1].CLK
clk => OFF_i[1][2].CLK
clk => OFF_i[1][3].CLK
clk => OFF_i[1][4].CLK
clk => OFF_i[1][5].CLK
clk => OFF_i[1][6].CLK
clk => OFF_i[1][7].CLK
clk => OFF_i[1][8].CLK
clk => OFF_i[1][9].CLK
clk => OFF_i[1][10].CLK
clk => OFF_i[1][11].CLK
clk => OFF_i[1][12].CLK
clk => OFF_i[2][0].CLK
clk => OFF_i[2][1].CLK
clk => OFF_i[2][2].CLK
clk => OFF_i[2][3].CLK
clk => OFF_i[2][4].CLK
clk => OFF_i[2][5].CLK
clk => OFF_i[2][6].CLK
clk => OFF_i[2][7].CLK
clk => OFF_i[2][8].CLK
clk => OFF_i[2][9].CLK
clk => OFF_i[2][10].CLK
clk => OFF_i[2][11].CLK
clk => OFF_i[2][12].CLK
clk => SA_i[0][0].CLK
clk => SA_i[0][1].CLK
clk => SA_i[0][2].CLK
clk => SA_i[0][3].CLK
clk => SA_i[1][0].CLK
clk => SA_i[1][1].CLK
clk => SA_i[1][2].CLK
clk => SA_i[1][3].CLK
clk => SA_i[2][0].CLK
clk => SA_i[2][1].CLK
clk => SA_i[2][2].CLK
clk => SA_i[2][3].CLK
clk => T_i[0][0].CLK
clk => T_i[0][1].CLK
clk => T_i[0][2].CLK
clk => T_i[1][0].CLK
clk => T_i[1][1].CLK
clk => T_i[1][2].CLK
clk => T_i[2][0].CLK
clk => T_i[2][1].CLK
clk => T_i[2][2].CLK
clk => F_i[0][0].CLK
clk => F_i[0][1].CLK
clk => F_i[0][2].CLK
clk => F_i[1][0].CLK
clk => F_i[1][1].CLK
clk => F_i[1][2].CLK
clk => F_i[2][0].CLK
clk => F_i[2][1].CLK
clk => F_i[2][2].CLK
clk => PR_i[0][0].CLK
clk => PR_i[0][1].CLK
clk => PR_i[0][2].CLK
clk => PR_i[1][0].CLK
clk => PR_i[1][1].CLK
clk => PR_i[1][2].CLK
clk => PR_i[2][0].CLK
clk => PR_i[2][1].CLK
clk => PR_i[2][2].CLK
clk => S_i[0][0].CLK
clk => S_i[0][1].CLK
clk => S_i[0][2].CLK
clk => S_i[1][0].CLK
clk => S_i[1][1].CLK
clk => S_i[1][2].CLK
clk => S_i[2][0].CLK
clk => S_i[2][1].CLK
clk => S_i[2][2].CLK
clk => D_i[0][0].CLK
clk => D_i[0][1].CLK
clk => D_i[0][2].CLK
clk => D_i[1][0].CLK
clk => D_i[1][1].CLK
clk => D_i[1][2].CLK
clk => D_i[2][0].CLK
clk => D_i[2][1].CLK
clk => D_i[2][2].CLK
clk => RC_i[0].CLK
clk => RC_i[1].CLK
clk => RC_i[2].CLK
clk => INC_i[0].CLK
clk => INC_i[1].CLK
clk => INC_i[2].CLK
clk => DEC_i[0].CLK
clk => DEC_i[1].CLK
clk => DEC_i[2].CLK
clk => PRPO_i[0].CLK
clk => PRPO_i[1].CLK
clk => PRPO_i[2].CLK
clk => V_i[0].CLK
clk => V_i[1].CLK
clk => V_i[2].CLK
clk => C_i[0].CLK
clk => C_i[1].CLK
clk => C_i[2].CLK
clk => Z_i[0].CLK
clk => Z_i[1].CLK
clk => Z_i[2].CLK
clk => N_i[0].CLK
clk => N_i[1].CLK
clk => N_i[2].CLK
clk => SLP_i[0].CLK
clk => SLP_i[1].CLK
clk => SLP_i[2].CLK
clk => WB_i[0].CLK
clk => WB_i[1].CLK
clk => WB_i[2].CLK
clk => enable_i[0][0].CLK
clk => enable_i[0][1].CLK
clk => enable_i[0][2].CLK
clk => enable_i[0][3].CLK
clk => enable_i[0][4].CLK
clk => enable_i[0][5].CLK
clk => enable_i[0][6].CLK
clk => enable_i[0][7].CLK
clk => enable_i[0][8].CLK
clk => enable_i[0][9].CLK
clk => enable_i[0][10].CLK
clk => enable_i[0][11].CLK
clk => enable_i[0][12].CLK
clk => enable_i[0][13].CLK
clk => enable_i[0][14].CLK
clk => enable_i[0][15].CLK
clk => enable_i[0][16].CLK
clk => enable_i[0][17].CLK
clk => enable_i[0][18].CLK
clk => enable_i[0][19].CLK
clk => enable_i[0][20].CLK
clk => enable_i[0][21].CLK
clk => enable_i[0][22].CLK
clk => enable_i[0][23].CLK
clk => enable_i[0][24].CLK
clk => enable_i[0][25].CLK
clk => enable_i[0][26].CLK
clk => enable_i[0][27].CLK
clk => enable_i[0][28].CLK
clk => enable_i[0][29].CLK
clk => enable_i[0][30].CLK
clk => enable_i[0][31].CLK
clk => enable_i[0][32].CLK
clk => enable_i[0][33].CLK
clk => enable_i[0][34].CLK
clk => enable_i[0][35].CLK
clk => enable_i[0][36].CLK
clk => enable_i[0][37].CLK
clk => enable_i[0][38].CLK
clk => enable_i[0][39].CLK
clk => enable_i[0][40].CLK
clk => enable_i[1][0].CLK
clk => enable_i[1][1].CLK
clk => enable_i[1][2].CLK
clk => enable_i[1][3].CLK
clk => enable_i[1][4].CLK
clk => enable_i[1][5].CLK
clk => enable_i[1][6].CLK
clk => enable_i[1][7].CLK
clk => enable_i[1][8].CLK
clk => enable_i[1][9].CLK
clk => enable_i[1][10].CLK
clk => enable_i[1][11].CLK
clk => enable_i[1][12].CLK
clk => enable_i[1][13].CLK
clk => enable_i[1][14].CLK
clk => enable_i[1][15].CLK
clk => enable_i[1][16].CLK
clk => enable_i[1][17].CLK
clk => enable_i[1][18].CLK
clk => enable_i[1][19].CLK
clk => enable_i[1][20].CLK
clk => enable_i[1][21].CLK
clk => enable_i[1][22].CLK
clk => enable_i[1][23].CLK
clk => enable_i[1][24].CLK
clk => enable_i[1][25].CLK
clk => enable_i[1][26].CLK
clk => enable_i[1][27].CLK
clk => enable_i[1][28].CLK
clk => enable_i[1][29].CLK
clk => enable_i[1][30].CLK
clk => enable_i[1][31].CLK
clk => enable_i[1][32].CLK
clk => enable_i[1][33].CLK
clk => enable_i[1][34].CLK
clk => enable_i[1][35].CLK
clk => enable_i[1][36].CLK
clk => enable_i[1][37].CLK
clk => enable_i[1][38].CLK
clk => enable_i[1][39].CLK
clk => enable_i[1][40].CLK
clk => enable_i[2][0].CLK
clk => enable_i[2][1].CLK
clk => enable_i[2][2].CLK
clk => enable_i[2][3].CLK
clk => enable_i[2][4].CLK
clk => enable_i[2][5].CLK
clk => enable_i[2][6].CLK
clk => enable_i[2][7].CLK
clk => enable_i[2][8].CLK
clk => enable_i[2][9].CLK
clk => enable_i[2][10].CLK
clk => enable_i[2][11].CLK
clk => enable_i[2][12].CLK
clk => enable_i[2][13].CLK
clk => enable_i[2][14].CLK
clk => enable_i[2][15].CLK
clk => enable_i[2][16].CLK
clk => enable_i[2][17].CLK
clk => enable_i[2][18].CLK
clk => enable_i[2][19].CLK
clk => enable_i[2][20].CLK
clk => enable_i[2][21].CLK
clk => enable_i[2][22].CLK
clk => enable_i[2][23].CLK
clk => enable_i[2][24].CLK
clk => enable_i[2][25].CLK
clk => enable_i[2][26].CLK
clk => enable_i[2][27].CLK
clk => enable_i[2][28].CLK
clk => enable_i[2][29].CLK
clk => enable_i[2][30].CLK
clk => enable_i[2][31].CLK
clk => enable_i[2][32].CLK
clk => enable_i[2][33].CLK
clk => enable_i[2][34].CLK
clk => enable_i[2][35].CLK
clk => enable_i[2][36].CLK
clk => enable_i[2][37].CLK
clk => enable_i[2][38].CLK
clk => enable_i[2][39].CLK
clk => enable_i[2][40].CLK
clk => gprc_i[0][0][0].CLK
clk => gprc_i[0][0][1].CLK
clk => gprc_i[0][0][2].CLK
clk => gprc_i[0][0][3].CLK
clk => gprc_i[0][0][4].CLK
clk => gprc_i[0][0][5].CLK
clk => gprc_i[0][0][6].CLK
clk => gprc_i[0][0][7].CLK
clk => gprc_i[0][0][8].CLK
clk => gprc_i[0][0][9].CLK
clk => gprc_i[0][0][10].CLK
clk => gprc_i[0][0][11].CLK
clk => gprc_i[0][0][12].CLK
clk => gprc_i[0][0][13].CLK
clk => gprc_i[0][0][14].CLK
clk => gprc_i[0][0][15].CLK
clk => gprc_i[0][1][0].CLK
clk => gprc_i[0][1][1].CLK
clk => gprc_i[0][1][2].CLK
clk => gprc_i[0][1][3].CLK
clk => gprc_i[0][1][4].CLK
clk => gprc_i[0][1][5].CLK
clk => gprc_i[0][1][6].CLK
clk => gprc_i[0][1][7].CLK
clk => gprc_i[0][1][8].CLK
clk => gprc_i[0][1][9].CLK
clk => gprc_i[0][1][10].CLK
clk => gprc_i[0][1][11].CLK
clk => gprc_i[0][1][12].CLK
clk => gprc_i[0][1][13].CLK
clk => gprc_i[0][1][14].CLK
clk => gprc_i[0][1][15].CLK
clk => gprc_i[0][2][0].CLK
clk => gprc_i[0][2][1].CLK
clk => gprc_i[0][2][2].CLK
clk => gprc_i[0][2][3].CLK
clk => gprc_i[0][2][4].CLK
clk => gprc_i[0][2][5].CLK
clk => gprc_i[0][2][6].CLK
clk => gprc_i[0][2][7].CLK
clk => gprc_i[0][2][8].CLK
clk => gprc_i[0][2][9].CLK
clk => gprc_i[0][2][10].CLK
clk => gprc_i[0][2][11].CLK
clk => gprc_i[0][2][12].CLK
clk => gprc_i[0][2][13].CLK
clk => gprc_i[0][2][14].CLK
clk => gprc_i[0][2][15].CLK
clk => gprc_i[0][3][0].CLK
clk => gprc_i[0][3][1].CLK
clk => gprc_i[0][3][2].CLK
clk => gprc_i[0][3][3].CLK
clk => gprc_i[0][3][4].CLK
clk => gprc_i[0][3][5].CLK
clk => gprc_i[0][3][6].CLK
clk => gprc_i[0][3][7].CLK
clk => gprc_i[0][3][8].CLK
clk => gprc_i[0][3][9].CLK
clk => gprc_i[0][3][10].CLK
clk => gprc_i[0][3][11].CLK
clk => gprc_i[0][3][12].CLK
clk => gprc_i[0][3][13].CLK
clk => gprc_i[0][3][14].CLK
clk => gprc_i[0][3][15].CLK
clk => gprc_i[0][4][0].CLK
clk => gprc_i[0][4][1].CLK
clk => gprc_i[0][4][2].CLK
clk => gprc_i[0][4][3].CLK
clk => gprc_i[0][4][4].CLK
clk => gprc_i[0][4][5].CLK
clk => gprc_i[0][4][6].CLK
clk => gprc_i[0][4][7].CLK
clk => gprc_i[0][4][8].CLK
clk => gprc_i[0][4][9].CLK
clk => gprc_i[0][4][10].CLK
clk => gprc_i[0][4][11].CLK
clk => gprc_i[0][4][12].CLK
clk => gprc_i[0][4][13].CLK
clk => gprc_i[0][4][14].CLK
clk => gprc_i[0][4][15].CLK
clk => gprc_i[0][5][0].CLK
clk => gprc_i[0][5][1].CLK
clk => gprc_i[0][5][2].CLK
clk => gprc_i[0][5][3].CLK
clk => gprc_i[0][5][4].CLK
clk => gprc_i[0][5][5].CLK
clk => gprc_i[0][5][6].CLK
clk => gprc_i[0][5][7].CLK
clk => gprc_i[0][5][8].CLK
clk => gprc_i[0][5][9].CLK
clk => gprc_i[0][5][10].CLK
clk => gprc_i[0][5][11].CLK
clk => gprc_i[0][5][12].CLK
clk => gprc_i[0][5][13].CLK
clk => gprc_i[0][5][14].CLK
clk => gprc_i[0][5][15].CLK
clk => gprc_i[0][6][0].CLK
clk => gprc_i[0][6][1].CLK
clk => gprc_i[0][6][2].CLK
clk => gprc_i[0][6][3].CLK
clk => gprc_i[0][6][4].CLK
clk => gprc_i[0][6][5].CLK
clk => gprc_i[0][6][6].CLK
clk => gprc_i[0][6][7].CLK
clk => gprc_i[0][6][8].CLK
clk => gprc_i[0][6][9].CLK
clk => gprc_i[0][6][10].CLK
clk => gprc_i[0][6][11].CLK
clk => gprc_i[0][6][12].CLK
clk => gprc_i[0][6][13].CLK
clk => gprc_i[0][6][14].CLK
clk => gprc_i[0][6][15].CLK
clk => gprc_i[0][7][0].CLK
clk => gprc_i[0][7][1].CLK
clk => gprc_i[0][7][2].CLK
clk => gprc_i[0][7][3].CLK
clk => gprc_i[0][7][4].CLK
clk => gprc_i[0][7][5].CLK
clk => gprc_i[0][7][6].CLK
clk => gprc_i[0][7][7].CLK
clk => gprc_i[0][7][8].CLK
clk => gprc_i[0][7][9].CLK
clk => gprc_i[0][7][10].CLK
clk => gprc_i[0][7][11].CLK
clk => gprc_i[0][7][12].CLK
clk => gprc_i[0][7][13].CLK
clk => gprc_i[0][7][14].CLK
clk => gprc_i[0][7][15].CLK
reset_gprc => gprc_i[0][0][0].ACLR
reset_gprc => gprc_i[0][0][1].ACLR
reset_gprc => gprc_i[0][0][2].ACLR
reset_gprc => gprc_i[0][0][3].ACLR
reset_gprc => gprc_i[0][0][4].ACLR
reset_gprc => gprc_i[0][0][5].ACLR
reset_gprc => gprc_i[0][0][6].ACLR
reset_gprc => gprc_i[0][0][7].ACLR
reset_gprc => gprc_i[0][0][8].ACLR
reset_gprc => gprc_i[0][0][9].ACLR
reset_gprc => gprc_i[0][0][10].ACLR
reset_gprc => gprc_i[0][0][11].ACLR
reset_gprc => gprc_i[0][0][12].ACLR
reset_gprc => gprc_i[0][0][13].ACLR
reset_gprc => gprc_i[0][0][14].ACLR
reset_gprc => gprc_i[0][0][15].ACLR
reset_gprc => gprc_i[0][1][0].ACLR
reset_gprc => gprc_i[0][1][1].ACLR
reset_gprc => gprc_i[0][1][2].ACLR
reset_gprc => gprc_i[0][1][3].ACLR
reset_gprc => gprc_i[0][1][4].ACLR
reset_gprc => gprc_i[0][1][5].ACLR
reset_gprc => gprc_i[0][1][6].ACLR
reset_gprc => gprc_i[0][1][7].ACLR
reset_gprc => gprc_i[0][1][8].ACLR
reset_gprc => gprc_i[0][1][9].ACLR
reset_gprc => gprc_i[0][1][10].ACLR
reset_gprc => gprc_i[0][1][11].ACLR
reset_gprc => gprc_i[0][1][12].ACLR
reset_gprc => gprc_i[0][1][13].ACLR
reset_gprc => gprc_i[0][1][14].ACLR
reset_gprc => gprc_i[0][1][15].ACLR
reset_gprc => gprc_i[0][2][0].ACLR
reset_gprc => gprc_i[0][2][1].ACLR
reset_gprc => gprc_i[0][2][2].ACLR
reset_gprc => gprc_i[0][2][3].ACLR
reset_gprc => gprc_i[0][2][4].ACLR
reset_gprc => gprc_i[0][2][5].ACLR
reset_gprc => gprc_i[0][2][6].ACLR
reset_gprc => gprc_i[0][2][7].ACLR
reset_gprc => gprc_i[0][2][8].ACLR
reset_gprc => gprc_i[0][2][9].ACLR
reset_gprc => gprc_i[0][2][10].ACLR
reset_gprc => gprc_i[0][2][11].ACLR
reset_gprc => gprc_i[0][2][12].ACLR
reset_gprc => gprc_i[0][2][13].ACLR
reset_gprc => gprc_i[0][2][14].ACLR
reset_gprc => gprc_i[0][2][15].ACLR
reset_gprc => gprc_i[0][3][0].ACLR
reset_gprc => gprc_i[0][3][1].ACLR
reset_gprc => gprc_i[0][3][2].ACLR
reset_gprc => gprc_i[0][3][3].ACLR
reset_gprc => gprc_i[0][3][4].ACLR
reset_gprc => gprc_i[0][3][5].ACLR
reset_gprc => gprc_i[0][3][6].ACLR
reset_gprc => gprc_i[0][3][7].ACLR
reset_gprc => gprc_i[0][3][8].ACLR
reset_gprc => gprc_i[0][3][9].ACLR
reset_gprc => gprc_i[0][3][10].ACLR
reset_gprc => gprc_i[0][3][11].ACLR
reset_gprc => gprc_i[0][3][12].ACLR
reset_gprc => gprc_i[0][3][13].ACLR
reset_gprc => gprc_i[0][3][14].ACLR
reset_gprc => gprc_i[0][3][15].ACLR
reset_gprc => gprc_i[0][4][0].ACLR
reset_gprc => gprc_i[0][4][1].ACLR
reset_gprc => gprc_i[0][4][2].ACLR
reset_gprc => gprc_i[0][4][3].ACLR
reset_gprc => gprc_i[0][4][4].ACLR
reset_gprc => gprc_i[0][4][5].ACLR
reset_gprc => gprc_i[0][4][6].ACLR
reset_gprc => gprc_i[0][4][7].ACLR
reset_gprc => gprc_i[0][4][8].ACLR
reset_gprc => gprc_i[0][4][9].ACLR
reset_gprc => gprc_i[0][4][10].ACLR
reset_gprc => gprc_i[0][4][11].ACLR
reset_gprc => gprc_i[0][4][12].ACLR
reset_gprc => gprc_i[0][4][13].ACLR
reset_gprc => gprc_i[0][4][14].ACLR
reset_gprc => gprc_i[0][4][15].ACLR
reset_gprc => gprc_i[0][5][0].ACLR
reset_gprc => gprc_i[0][5][1].ACLR
reset_gprc => gprc_i[0][5][2].ACLR
reset_gprc => gprc_i[0][5][3].ACLR
reset_gprc => gprc_i[0][5][4].ACLR
reset_gprc => gprc_i[0][5][5].ACLR
reset_gprc => gprc_i[0][5][6].ACLR
reset_gprc => gprc_i[0][5][7].ACLR
reset_gprc => gprc_i[0][5][8].ACLR
reset_gprc => gprc_i[0][5][9].ACLR
reset_gprc => gprc_i[0][5][10].ACLR
reset_gprc => gprc_i[0][5][11].ACLR
reset_gprc => gprc_i[0][5][12].ACLR
reset_gprc => gprc_i[0][5][13].ACLR
reset_gprc => gprc_i[0][5][14].ACLR
reset_gprc => gprc_i[0][5][15].ACLR
reset_gprc => gprc_i[0][6][0].ACLR
reset_gprc => gprc_i[0][6][1].ACLR
reset_gprc => gprc_i[0][6][2].ACLR
reset_gprc => gprc_i[0][6][3].ACLR
reset_gprc => gprc_i[0][6][4].ACLR
reset_gprc => gprc_i[0][6][5].ACLR
reset_gprc => gprc_i[0][6][6].ACLR
reset_gprc => gprc_i[0][6][7].ACLR
reset_gprc => gprc_i[0][6][8].ACLR
reset_gprc => gprc_i[0][6][9].ACLR
reset_gprc => gprc_i[0][6][10].ACLR
reset_gprc => gprc_i[0][6][11].ACLR
reset_gprc => gprc_i[0][6][12].ACLR
reset_gprc => gprc_i[0][6][13].ACLR
reset_gprc => gprc_i[0][6][14].ACLR
reset_gprc => gprc_i[0][6][15].ACLR
reset_gprc => gprc_i[0][7][0].ACLR
reset_gprc => gprc_i[0][7][1].ACLR
reset_gprc => gprc_i[0][7][2].ACLR
reset_gprc => gprc_i[0][7][3].ACLR
reset_gprc => gprc_i[0][7][4].ACLR
reset_gprc => gprc_i[0][7][5].ACLR
reset_gprc => gprc_i[0][7][6].ACLR
reset_gprc => gprc_i[0][7][7].ACLR
reset_gprc => gprc_i[0][7][8].ACLR
reset_gprc => gprc_i[0][7][9].ACLR
reset_gprc => gprc_i[0][7][10].ACLR
reset_gprc => gprc_i[0][7][11].ACLR
reset_gprc => gprc_i[0][7][12].ACLR
reset_gprc => gprc_i[0][7][13].ACLR
reset_gprc => gprc_i[0][7][14].ACLR
reset_gprc => gprc_i[0][7][15].ACLR
reset_gprc => PSW_i[0].ENA
reset_gprc => enable_i[2][40].ENA
reset_gprc => enable_i[2][39].ENA
reset_gprc => enable_i[2][38].ENA
reset_gprc => enable_i[2][37].ENA
reset_gprc => enable_i[2][36].ENA
reset_gprc => enable_i[2][35].ENA
reset_gprc => enable_i[2][34].ENA
reset_gprc => enable_i[2][33].ENA
reset_gprc => enable_i[2][32].ENA
reset_gprc => enable_i[2][31].ENA
reset_gprc => enable_i[2][30].ENA
reset_gprc => enable_i[2][29].ENA
reset_gprc => enable_i[2][28].ENA
reset_gprc => enable_i[2][27].ENA
reset_gprc => enable_i[2][26].ENA
reset_gprc => enable_i[2][25].ENA
reset_gprc => enable_i[2][24].ENA
reset_gprc => enable_i[2][23].ENA
reset_gprc => enable_i[2][22].ENA
reset_gprc => enable_i[2][21].ENA
reset_gprc => enable_i[2][20].ENA
reset_gprc => enable_i[2][19].ENA
reset_gprc => enable_i[2][18].ENA
reset_gprc => enable_i[2][17].ENA
reset_gprc => enable_i[2][16].ENA
reset_gprc => enable_i[2][15].ENA
reset_gprc => enable_i[2][14].ENA
reset_gprc => enable_i[2][13].ENA
reset_gprc => enable_i[2][12].ENA
reset_gprc => enable_i[2][11].ENA
reset_gprc => enable_i[2][10].ENA
reset_gprc => enable_i[2][9].ENA
reset_gprc => enable_i[2][8].ENA
reset_gprc => enable_i[2][7].ENA
reset_gprc => enable_i[2][6].ENA
reset_gprc => enable_i[2][5].ENA
reset_gprc => enable_i[2][4].ENA
reset_gprc => enable_i[2][3].ENA
reset_gprc => enable_i[2][2].ENA
reset_gprc => enable_i[2][1].ENA
reset_gprc => enable_i[2][0].ENA
reset_gprc => enable_i[1][40].ENA
reset_gprc => enable_i[1][39].ENA
reset_gprc => enable_i[1][38].ENA
reset_gprc => enable_i[1][37].ENA
reset_gprc => enable_i[1][36].ENA
reset_gprc => enable_i[1][35].ENA
reset_gprc => enable_i[1][34].ENA
reset_gprc => enable_i[1][33].ENA
reset_gprc => enable_i[1][32].ENA
reset_gprc => enable_i[1][31].ENA
reset_gprc => enable_i[1][30].ENA
reset_gprc => enable_i[1][29].ENA
reset_gprc => enable_i[1][28].ENA
reset_gprc => enable_i[1][27].ENA
reset_gprc => enable_i[1][26].ENA
reset_gprc => enable_i[1][25].ENA
reset_gprc => enable_i[1][24].ENA
reset_gprc => enable_i[1][23].ENA
reset_gprc => enable_i[1][22].ENA
reset_gprc => enable_i[1][21].ENA
reset_gprc => enable_i[1][20].ENA
reset_gprc => enable_i[1][19].ENA
reset_gprc => enable_i[1][18].ENA
reset_gprc => enable_i[1][17].ENA
reset_gprc => enable_i[1][16].ENA
reset_gprc => enable_i[1][15].ENA
reset_gprc => enable_i[1][14].ENA
reset_gprc => enable_i[1][13].ENA
reset_gprc => enable_i[1][12].ENA
reset_gprc => enable_i[1][11].ENA
reset_gprc => enable_i[1][10].ENA
reset_gprc => enable_i[1][9].ENA
reset_gprc => enable_i[1][8].ENA
reset_gprc => enable_i[1][7].ENA
reset_gprc => enable_i[1][6].ENA
reset_gprc => enable_i[1][5].ENA
reset_gprc => enable_i[1][4].ENA
reset_gprc => enable_i[1][3].ENA
reset_gprc => enable_i[1][2].ENA
reset_gprc => enable_i[1][1].ENA
reset_gprc => enable_i[1][0].ENA
reset_gprc => enable_i[0][40].ENA
reset_gprc => enable_i[0][39].ENA
reset_gprc => enable_i[0][38].ENA
reset_gprc => enable_i[0][37].ENA
reset_gprc => enable_i[0][36].ENA
reset_gprc => enable_i[0][35].ENA
reset_gprc => enable_i[0][34].ENA
reset_gprc => enable_i[0][33].ENA
reset_gprc => enable_i[0][32].ENA
reset_gprc => enable_i[0][31].ENA
reset_gprc => enable_i[0][30].ENA
reset_gprc => enable_i[0][29].ENA
reset_gprc => enable_i[0][28].ENA
reset_gprc => enable_i[0][27].ENA
reset_gprc => enable_i[0][26].ENA
reset_gprc => enable_i[0][25].ENA
reset_gprc => enable_i[0][24].ENA
reset_gprc => enable_i[0][23].ENA
reset_gprc => enable_i[0][22].ENA
reset_gprc => enable_i[0][21].ENA
reset_gprc => enable_i[0][20].ENA
reset_gprc => enable_i[0][19].ENA
reset_gprc => enable_i[0][18].ENA
reset_gprc => enable_i[0][17].ENA
reset_gprc => enable_i[0][16].ENA
reset_gprc => enable_i[0][15].ENA
reset_gprc => enable_i[0][14].ENA
reset_gprc => enable_i[0][13].ENA
reset_gprc => enable_i[0][12].ENA
reset_gprc => enable_i[0][11].ENA
reset_gprc => enable_i[0][10].ENA
reset_gprc => enable_i[0][9].ENA
reset_gprc => enable_i[0][8].ENA
reset_gprc => enable_i[0][7].ENA
reset_gprc => enable_i[0][6].ENA
reset_gprc => enable_i[0][5].ENA
reset_gprc => enable_i[0][4].ENA
reset_gprc => enable_i[0][3].ENA
reset_gprc => enable_i[0][2].ENA
reset_gprc => enable_i[0][1].ENA
reset_gprc => enable_i[0][0].ENA
reset_gprc => WB_i[2].ENA
reset_gprc => WB_i[1].ENA
reset_gprc => WB_i[0].ENA
reset_gprc => SLP_i[2].ENA
reset_gprc => SLP_i[1].ENA
reset_gprc => SLP_i[0].ENA
reset_gprc => N_i[2].ENA
reset_gprc => N_i[1].ENA
reset_gprc => N_i[0].ENA
reset_gprc => Z_i[2].ENA
reset_gprc => Z_i[1].ENA
reset_gprc => Z_i[0].ENA
reset_gprc => C_i[2].ENA
reset_gprc => C_i[1].ENA
reset_gprc => C_i[0].ENA
reset_gprc => V_i[2].ENA
reset_gprc => V_i[1].ENA
reset_gprc => V_i[0].ENA
reset_gprc => PRPO_i[2].ENA
reset_gprc => PRPO_i[1].ENA
reset_gprc => PRPO_i[0].ENA
reset_gprc => DEC_i[2].ENA
reset_gprc => DEC_i[1].ENA
reset_gprc => DEC_i[0].ENA
reset_gprc => INC_i[2].ENA
reset_gprc => INC_i[1].ENA
reset_gprc => INC_i[0].ENA
reset_gprc => RC_i[2].ENA
reset_gprc => RC_i[1].ENA
reset_gprc => RC_i[0].ENA
reset_gprc => D_i[2][2].ENA
reset_gprc => D_i[2][1].ENA
reset_gprc => D_i[2][0].ENA
reset_gprc => D_i[1][2].ENA
reset_gprc => D_i[1][1].ENA
reset_gprc => D_i[1][0].ENA
reset_gprc => D_i[0][2].ENA
reset_gprc => D_i[0][1].ENA
reset_gprc => D_i[0][0].ENA
reset_gprc => S_i[2][2].ENA
reset_gprc => S_i[2][1].ENA
reset_gprc => S_i[2][0].ENA
reset_gprc => S_i[1][2].ENA
reset_gprc => S_i[1][1].ENA
reset_gprc => S_i[1][0].ENA
reset_gprc => S_i[0][2].ENA
reset_gprc => S_i[0][1].ENA
reset_gprc => S_i[0][0].ENA
reset_gprc => PR_i[2][2].ENA
reset_gprc => PR_i[2][1].ENA
reset_gprc => PR_i[2][0].ENA
reset_gprc => PR_i[1][2].ENA
reset_gprc => PR_i[1][1].ENA
reset_gprc => PR_i[1][0].ENA
reset_gprc => PR_i[0][2].ENA
reset_gprc => PR_i[0][1].ENA
reset_gprc => PR_i[0][0].ENA
reset_gprc => F_i[2][2].ENA
reset_gprc => F_i[2][1].ENA
reset_gprc => F_i[2][0].ENA
reset_gprc => F_i[1][2].ENA
reset_gprc => F_i[1][1].ENA
reset_gprc => F_i[1][0].ENA
reset_gprc => F_i[0][2].ENA
reset_gprc => F_i[0][1].ENA
reset_gprc => F_i[0][0].ENA
reset_gprc => T_i[2][2].ENA
reset_gprc => T_i[2][1].ENA
reset_gprc => T_i[2][0].ENA
reset_gprc => T_i[1][2].ENA
reset_gprc => T_i[1][1].ENA
reset_gprc => T_i[1][0].ENA
reset_gprc => T_i[0][2].ENA
reset_gprc => T_i[0][1].ENA
reset_gprc => T_i[0][0].ENA
reset_gprc => SA_i[2][3].ENA
reset_gprc => SA_i[2][2].ENA
reset_gprc => SA_i[2][1].ENA
reset_gprc => SA_i[2][0].ENA
reset_gprc => SA_i[1][3].ENA
reset_gprc => SA_i[1][2].ENA
reset_gprc => SA_i[1][1].ENA
reset_gprc => SA_i[1][0].ENA
reset_gprc => SA_i[0][3].ENA
reset_gprc => SA_i[0][2].ENA
reset_gprc => SA_i[0][1].ENA
reset_gprc => SA_i[0][0].ENA
reset_gprc => OFF_i[2][12].ENA
reset_gprc => OFF_i[2][11].ENA
reset_gprc => OFF_i[2][10].ENA
reset_gprc => OFF_i[2][9].ENA
reset_gprc => OFF_i[2][8].ENA
reset_gprc => OFF_i[2][7].ENA
reset_gprc => OFF_i[2][6].ENA
reset_gprc => OFF_i[2][5].ENA
reset_gprc => OFF_i[2][4].ENA
reset_gprc => OFF_i[2][3].ENA
reset_gprc => OFF_i[2][2].ENA
reset_gprc => OFF_i[2][1].ENA
reset_gprc => OFF_i[2][0].ENA
reset_gprc => OFF_i[1][12].ENA
reset_gprc => OFF_i[1][11].ENA
reset_gprc => OFF_i[1][10].ENA
reset_gprc => OFF_i[1][9].ENA
reset_gprc => OFF_i[1][8].ENA
reset_gprc => OFF_i[1][7].ENA
reset_gprc => OFF_i[1][6].ENA
reset_gprc => OFF_i[1][5].ENA
reset_gprc => OFF_i[1][4].ENA
reset_gprc => OFF_i[1][3].ENA
reset_gprc => OFF_i[1][2].ENA
reset_gprc => OFF_i[1][1].ENA
reset_gprc => OFF_i[1][0].ENA
reset_gprc => OFF_i[0][12].ENA
reset_gprc => OFF_i[0][11].ENA
reset_gprc => OFF_i[0][10].ENA
reset_gprc => OFF_i[0][9].ENA
reset_gprc => OFF_i[0][8].ENA
reset_gprc => OFF_i[0][7].ENA
reset_gprc => OFF_i[0][6].ENA
reset_gprc => OFF_i[0][5].ENA
reset_gprc => OFF_i[0][4].ENA
reset_gprc => OFF_i[0][3].ENA
reset_gprc => OFF_i[0][2].ENA
reset_gprc => OFF_i[0][1].ENA
reset_gprc => OFF_i[0][0].ENA
reset_gprc => B_i[2][7].ENA
reset_gprc => B_i[2][6].ENA
reset_gprc => B_i[2][5].ENA
reset_gprc => B_i[2][4].ENA
reset_gprc => B_i[2][3].ENA
reset_gprc => B_i[2][2].ENA
reset_gprc => B_i[2][1].ENA
reset_gprc => B_i[2][0].ENA
reset_gprc => B_i[1][7].ENA
reset_gprc => B_i[1][6].ENA
reset_gprc => B_i[1][5].ENA
reset_gprc => B_i[1][4].ENA
reset_gprc => B_i[1][3].ENA
reset_gprc => B_i[1][2].ENA
reset_gprc => B_i[1][1].ENA
reset_gprc => B_i[1][0].ENA
reset_gprc => B_i[0][7].ENA
reset_gprc => B_i[0][6].ENA
reset_gprc => B_i[0][5].ENA
reset_gprc => B_i[0][4].ENA
reset_gprc => B_i[0][3].ENA
reset_gprc => B_i[0][2].ENA
reset_gprc => B_i[0][1].ENA
reset_gprc => B_i[0][0].ENA
reset_gprc => exec_result_i[1][15].ENA
reset_gprc => exec_result_i[1][14].ENA
reset_gprc => exec_result_i[1][13].ENA
reset_gprc => exec_result_i[1][12].ENA
reset_gprc => exec_result_i[1][11].ENA
reset_gprc => exec_result_i[1][10].ENA
reset_gprc => exec_result_i[1][9].ENA
reset_gprc => exec_result_i[1][8].ENA
reset_gprc => exec_result_i[1][7].ENA
reset_gprc => exec_result_i[1][6].ENA
reset_gprc => exec_result_i[1][5].ENA
reset_gprc => exec_result_i[1][4].ENA
reset_gprc => exec_result_i[1][3].ENA
reset_gprc => exec_result_i[1][2].ENA
reset_gprc => exec_result_i[1][1].ENA
reset_gprc => exec_result_i[1][0].ENA
reset_gprc => exec_result_i[0][15].ENA
reset_gprc => exec_result_i[0][14].ENA
reset_gprc => exec_result_i[0][13].ENA
reset_gprc => exec_result_i[0][12].ENA
reset_gprc => exec_result_i[0][11].ENA
reset_gprc => exec_result_i[0][10].ENA
reset_gprc => exec_result_i[0][9].ENA
reset_gprc => exec_result_i[0][8].ENA
reset_gprc => exec_result_i[0][7].ENA
reset_gprc => exec_result_i[0][6].ENA
reset_gprc => exec_result_i[0][5].ENA
reset_gprc => exec_result_i[0][4].ENA
reset_gprc => exec_result_i[0][3].ENA
reset_gprc => exec_result_i[0][2].ENA
reset_gprc => exec_result_i[0][1].ENA
reset_gprc => exec_result_i[0][0].ENA
reset_gprc => mem_access_result_i[15].ENA
reset_gprc => mem_access_result_i[14].ENA
reset_gprc => mem_access_result_i[13].ENA
reset_gprc => mem_access_result_i[12].ENA
reset_gprc => mem_access_result_i[11].ENA
reset_gprc => mem_access_result_i[10].ENA
reset_gprc => mem_access_result_i[9].ENA
reset_gprc => mem_access_result_i[8].ENA
reset_gprc => mem_access_result_i[7].ENA
reset_gprc => mem_access_result_i[6].ENA
reset_gprc => mem_access_result_i[5].ENA
reset_gprc => mem_access_result_i[4].ENA
reset_gprc => mem_access_result_i[3].ENA
reset_gprc => mem_access_result_i[2].ENA
reset_gprc => mem_access_result_i[1].ENA
reset_gprc => mem_access_result_i[0].ENA
reset_gprc => PSW_i[15].ENA
reset_gprc => PSW_i[14].ENA
reset_gprc => PSW_i[13].ENA
reset_gprc => PSW_i[12].ENA
reset_gprc => PSW_i[11].ENA
reset_gprc => PSW_i[10].ENA
reset_gprc => PSW_i[9].ENA
reset_gprc => PSW_i[8].ENA
reset_gprc => PSW_i[7].ENA
reset_gprc => PSW_i[6].ENA
reset_gprc => PSW_i[5].ENA
reset_gprc => PSW_i[4].ENA
reset_gprc => PSW_i[3].ENA
reset_gprc => PSW_i[2].ENA
reset_gprc => PSW_i[1].ENA
stall_in[0] => WideOr0.IN0
stall_in[1] => WideOr0.IN1
stall_in[2] => WideOr0.IN2
stall_in[3] => WideOr0.IN3
stall_in[4] => WideOr0.IN4
stall_in[5] => WideOr0.IN5
stall_in[6] => WideOr0.IN6
stall_in[7] => WideOr0.IN7
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => enable_i.OUTPUTSELECT
clear_in => WB_i.OUTPUTSELECT
clear_in => SLP_i.OUTPUTSELECT
clear_in => N_i.OUTPUTSELECT
clear_in => Z_i.OUTPUTSELECT
clear_in => C_i.OUTPUTSELECT
clear_in => V_i.OUTPUTSELECT
clear_in => PRPO_i.OUTPUTSELECT
clear_in => DEC_i.OUTPUTSELECT
clear_in => INC_i.OUTPUTSELECT
clear_in => RC_i.OUTPUTSELECT
clear_in => D_i.OUTPUTSELECT
clear_in => D_i.OUTPUTSELECT
clear_in => D_i.OUTPUTSELECT
clear_in => S_i.OUTPUTSELECT
clear_in => S_i.OUTPUTSELECT
clear_in => S_i.OUTPUTSELECT
clear_in => PR_i.OUTPUTSELECT
clear_in => PR_i.OUTPUTSELECT
clear_in => PR_i.OUTPUTSELECT
clear_in => F_i.OUTPUTSELECT
clear_in => F_i.OUTPUTSELECT
clear_in => F_i.OUTPUTSELECT
clear_in => T_i.OUTPUTSELECT
clear_in => T_i.OUTPUTSELECT
clear_in => T_i.OUTPUTSELECT
clear_in => SA_i.OUTPUTSELECT
clear_in => SA_i.OUTPUTSELECT
clear_in => SA_i.OUTPUTSELECT
clear_in => SA_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => OFF_i.OUTPUTSELECT
clear_in => B_i.OUTPUTSELECT
clear_in => B_i.OUTPUTSELECT
clear_in => B_i.OUTPUTSELECT
clear_in => B_i.OUTPUTSELECT
clear_in => B_i.OUTPUTSELECT
clear_in => B_i.OUTPUTSELECT
clear_in => B_i.OUTPUTSELECT
clear_in => B_i.OUTPUTSELECT
fetch_in[0] => ~NO_FANOUT~
fetch_in[1] => ~NO_FANOUT~
fetch_in[2] => ~NO_FANOUT~
fetch_in[3] => ~NO_FANOUT~
fetch_in[4] => ~NO_FANOUT~
fetch_in[5] => ~NO_FANOUT~
fetch_in[6] => ~NO_FANOUT~
fetch_in[7] => ~NO_FANOUT~
fetch_in[8] => ~NO_FANOUT~
fetch_in[9] => ~NO_FANOUT~
fetch_in[10] => ~NO_FANOUT~
fetch_in[11] => ~NO_FANOUT~
fetch_in[12] => ~NO_FANOUT~
fetch_in[13] => ~NO_FANOUT~
fetch_in[14] => ~NO_FANOUT~
fetch_in[15] => ~NO_FANOUT~
WB => WB_i.DATAB
SLP => SLP_i.DATAB
N => N_i.DATAB
Z => Z_i.DATAB
C => C_i.DATAB
V => V_i.DATAB
PRPO => PRPO_i.DATAB
DEC => DEC_i.DATAB
INC => INC_i.DATAB
RC => RC_i.DATAB
D[0] => D_i.DATAB
D[1] => D_i.DATAB
D[2] => D_i.DATAB
S[0] => S_i.DATAB
S[1] => S_i.DATAB
S[2] => S_i.DATAB
PR[0] => PR_i.DATAB
PR[1] => PR_i.DATAB
PR[2] => PR_i.DATAB
F[0] => F_i.DATAB
F[1] => F_i.DATAB
F[2] => F_i.DATAB
T[0] => T_i.DATAB
T[1] => T_i.DATAB
T[2] => T_i.DATAB
SA[0] => SA_i.DATAB
SA[1] => SA_i.DATAB
SA[2] => SA_i.DATAB
SA[3] => SA_i.DATAB
OFF[0] => OFF_i.DATAB
OFF[1] => OFF_i.DATAB
OFF[2] => OFF_i.DATAB
OFF[3] => OFF_i.DATAB
OFF[4] => OFF_i.DATAB
OFF[5] => OFF_i.DATAB
OFF[6] => OFF_i.DATAB
OFF[7] => OFF_i.DATAB
OFF[8] => OFF_i.DATAB
OFF[9] => OFF_i.DATAB
OFF[10] => OFF_i.DATAB
OFF[11] => OFF_i.DATAB
OFF[12] => OFF_i.DATAB
B[0] => B_i.DATAB
B[1] => B_i.DATAB
B[2] => B_i.DATAB
B[3] => B_i.DATAB
B[4] => B_i.DATAB
B[5] => B_i.DATAB
B[6] => B_i.DATAB
B[7] => B_i.DATAB
enable[0] => enable_i.DATAB
enable[1] => enable_i.DATAB
enable[2] => enable_i.DATAB
enable[3] => enable_i.DATAB
enable[4] => enable_i.DATAB
enable[5] => enable_i.DATAB
enable[6] => enable_i.DATAB
enable[7] => enable_i.DATAB
enable[8] => enable_i.DATAB
enable[9] => enable_i.DATAB
enable[10] => enable_i.DATAB
enable[11] => enable_i.DATAB
enable[12] => enable_i.DATAB
enable[13] => enable_i.DATAB
enable[14] => enable_i.DATAB
enable[15] => enable_i.DATAB
enable[16] => enable_i.DATAB
enable[17] => enable_i.DATAB
enable[18] => enable_i.DATAB
enable[19] => enable_i.DATAB
enable[20] => enable_i.DATAB
enable[21] => enable_i.DATAB
enable[22] => enable_i.DATAB
enable[23] => enable_i.DATAB
enable[24] => enable_i.DATAB
enable[25] => enable_i.DATAB
enable[26] => enable_i.DATAB
enable[27] => enable_i.DATAB
enable[28] => enable_i.DATAB
enable[29] => enable_i.DATAB
enable[30] => enable_i.DATAB
enable[31] => enable_i.DATAB
enable[32] => enable_i.DATAB
enable[33] => enable_i.DATAB
enable[34] => enable_i.DATAB
enable[35] => enable_i.DATAB
enable[36] => enable_i.DATAB
enable[37] => enable_i.DATAB
enable[38] => enable_i.DATAB
enable[39] => enable_i.DATAB
enable[40] => enable_i.DATAB
PSW_mask[0] => PSW_i.IN0
PSW_mask[0] => PSW_i.IN1
PSW_mask[1] => PSW_i.IN0
PSW_mask[1] => PSW_i.IN1
PSW_mask[2] => PSW_i.IN0
PSW_mask[2] => PSW_i.IN1
PSW_mask[3] => PSW_i.IN0
PSW_mask[3] => PSW_i.IN1
PSW_mask[4] => PSW_i.IN0
PSW_mask[4] => PSW_i.IN1
PSW_mask[5] => PSW_i.IN0
PSW_mask[5] => PSW_i.IN1
PSW_mask[6] => PSW_i.IN0
PSW_mask[6] => PSW_i.IN1
PSW_mask[7] => PSW_i.IN0
PSW_mask[7] => PSW_i.IN1
PSW_mask[8] => PSW_i.IN0
PSW_mask[8] => PSW_i.IN1
PSW_mask[9] => PSW_i.IN0
PSW_mask[9] => PSW_i.IN1
PSW_mask[10] => PSW_i.IN0
PSW_mask[10] => PSW_i.IN1
PSW_mask[11] => PSW_i.IN0
PSW_mask[11] => PSW_i.IN1
PSW_mask[12] => PSW_i.IN0
PSW_mask[12] => PSW_i.IN1
PSW_mask[13] => PSW_i.IN0
PSW_mask[13] => PSW_i.IN1
PSW_mask[14] => PSW_i.IN0
PSW_mask[14] => PSW_i.IN1
PSW_mask[15] => PSW_i.IN0
PSW_mask[15] => PSW_i.IN1
PSW[0] => PSW_i.IN1
PSW[1] => PSW_i.IN1
PSW[2] => PSW_i.IN1
PSW[3] => PSW_i.IN1
PSW[4] => PSW_i.IN1
PSW[5] => PSW_i.IN1
PSW[6] => PSW_i.IN1
PSW[7] => PSW_i.IN1
PSW[8] => PSW_i.IN1
PSW[9] => PSW_i.IN1
PSW[10] => PSW_i.IN1
PSW[11] => PSW_i.IN1
PSW[12] => PSW_i.IN1
PSW[13] => PSW_i.IN1
PSW[14] => PSW_i.IN1
PSW[15] => PSW_i.IN1
CEX[0] => ~NO_FANOUT~
CEX[1] => ~NO_FANOUT~
CEX[2] => ~NO_FANOUT~
CEX[3] => ~NO_FANOUT~
CEX[4] => ~NO_FANOUT~
CEX[5] => ~NO_FANOUT~
CEX[6] => ~NO_FANOUT~
CEX[7] => ~NO_FANOUT~
CEX[8] => ~NO_FANOUT~
CEX[9] => ~NO_FANOUT~
CEX[10] => ~NO_FANOUT~
CEX[11] => ~NO_FANOUT~
CEX[12] => ~NO_FANOUT~
CEX[13] => ~NO_FANOUT~
CEX[14] => ~NO_FANOUT~
CEX[15] => ~NO_FANOUT~
alu_result[0] => exec_result_i.DATAB
alu_result[1] => exec_result_i.DATAB
alu_result[2] => exec_result_i.DATAB
alu_result[3] => exec_result_i.DATAB
alu_result[4] => exec_result_i.DATAB
alu_result[5] => exec_result_i.DATAB
alu_result[6] => exec_result_i.DATAB
alu_result[7] => exec_result_i.DATAB
alu_result[8] => exec_result_i.DATAB
alu_result[9] => exec_result_i.DATAB
alu_result[10] => exec_result_i.DATAB
alu_result[11] => exec_result_i.DATAB
alu_result[12] => exec_result_i.DATAB
alu_result[13] => exec_result_i.DATAB
alu_result[14] => exec_result_i.DATAB
alu_result[15] => exec_result_i.DATAB
moves_result[0] => exec_result_i.DATAA
moves_result[1] => exec_result_i.DATAA
moves_result[2] => exec_result_i.DATAA
moves_result[3] => exec_result_i.DATAA
moves_result[4] => exec_result_i.DATAA
moves_result[5] => exec_result_i.DATAA
moves_result[6] => exec_result_i.DATAA
moves_result[7] => exec_result_i.DATAA
moves_result[8] => exec_result_i.DATAA
moves_result[9] => exec_result_i.DATAA
moves_result[10] => exec_result_i.DATAA
moves_result[11] => exec_result_i.DATAA
moves_result[12] => exec_result_i.DATAA
moves_result[13] => exec_result_i.DATAA
moves_result[14] => exec_result_i.DATAA
moves_result[15] => exec_result_i.DATAA
mem_access_result[0] => mem_access_result_i[0].DATAIN
mem_access_result[1] => mem_access_result_i[1].DATAIN
mem_access_result[2] => mem_access_result_i[2].DATAIN
mem_access_result[3] => mem_access_result_i[3].DATAIN
mem_access_result[4] => mem_access_result_i[4].DATAIN
mem_access_result[5] => mem_access_result_i[5].DATAIN
mem_access_result[6] => mem_access_result_i[6].DATAIN
mem_access_result[7] => mem_access_result_i[7].DATAIN
mem_access_result[8] => mem_access_result_i[8].DATAIN
mem_access_result[9] => mem_access_result_i[9].DATAIN
mem_access_result[10] => mem_access_result_i[10].DATAIN
mem_access_result[11] => mem_access_result_i[11].DATAIN
mem_access_result[12] => mem_access_result_i[12].DATAIN
mem_access_result[13] => mem_access_result_i[13].DATAIN
mem_access_result[14] => mem_access_result_i[14].DATAIN
mem_access_result[15] => mem_access_result_i[15].DATAIN
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
branch_fail => PSW_i.OUTPUTSELECT
LBPSW[0] => PSW_i.DATAB
LBPSW[1] => PSW_i.DATAB
LBPSW[2] => PSW_i.DATAB
LBPSW[3] => PSW_i.DATAB
LBPSW[4] => PSW_i.DATAB
LBPSW[5] => PSW_i.DATAB
LBPSW[6] => PSW_i.DATAB
LBPSW[7] => PSW_i.DATAB
LBPSW[8] => PSW_i.DATAB
LBPSW[9] => PSW_i.DATAB
LBPSW[10] => PSW_i.DATAB
LBPSW[11] => PSW_i.DATAB
LBPSW[12] => PSW_i.DATAB
LBPSW[13] => PSW_i.DATAB
LBPSW[14] => PSW_i.DATAB
LBPSW[15] => PSW_i.DATAB
WB_o[0] <= WB_i[0].DB_MAX_OUTPUT_PORT_TYPE
WB_o[1] <= WB_i[1].DB_MAX_OUTPUT_PORT_TYPE
WB_o[2] <= WB_i[2].DB_MAX_OUTPUT_PORT_TYPE
SLP_o[0] <= SLP_i[0].DB_MAX_OUTPUT_PORT_TYPE
SLP_o[1] <= SLP_i[1].DB_MAX_OUTPUT_PORT_TYPE
SLP_o[2] <= SLP_i[2].DB_MAX_OUTPUT_PORT_TYPE
N_o[0] <= N_i[0].DB_MAX_OUTPUT_PORT_TYPE
N_o[1] <= N_i[1].DB_MAX_OUTPUT_PORT_TYPE
N_o[2] <= N_i[2].DB_MAX_OUTPUT_PORT_TYPE
Z_o[0] <= Z_i[0].DB_MAX_OUTPUT_PORT_TYPE
Z_o[1] <= Z_i[1].DB_MAX_OUTPUT_PORT_TYPE
Z_o[2] <= Z_i[2].DB_MAX_OUTPUT_PORT_TYPE
C_o[0] <= C_i[0].DB_MAX_OUTPUT_PORT_TYPE
C_o[1] <= C_i[1].DB_MAX_OUTPUT_PORT_TYPE
C_o[2] <= C_i[2].DB_MAX_OUTPUT_PORT_TYPE
V_o[0] <= V_i[0].DB_MAX_OUTPUT_PORT_TYPE
V_o[1] <= V_i[1].DB_MAX_OUTPUT_PORT_TYPE
V_o[2] <= V_i[2].DB_MAX_OUTPUT_PORT_TYPE
PRPO_o[0] <= PRPO_i[0].DB_MAX_OUTPUT_PORT_TYPE
PRPO_o[1] <= PRPO_i[1].DB_MAX_OUTPUT_PORT_TYPE
PRPO_o[2] <= PRPO_i[2].DB_MAX_OUTPUT_PORT_TYPE
DEC_o[0] <= DEC_i[0].DB_MAX_OUTPUT_PORT_TYPE
DEC_o[1] <= DEC_i[1].DB_MAX_OUTPUT_PORT_TYPE
DEC_o[2] <= DEC_i[2].DB_MAX_OUTPUT_PORT_TYPE
INC_o[0] <= INC_i[0].DB_MAX_OUTPUT_PORT_TYPE
INC_o[1] <= INC_i[1].DB_MAX_OUTPUT_PORT_TYPE
INC_o[2] <= INC_i[2].DB_MAX_OUTPUT_PORT_TYPE
RC_o[0] <= RC_i[0].DB_MAX_OUTPUT_PORT_TYPE
RC_o[1] <= RC_i[1].DB_MAX_OUTPUT_PORT_TYPE
RC_o[2] <= RC_i[2].DB_MAX_OUTPUT_PORT_TYPE
D_o[0][0] <= D_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
D_o[0][1] <= D_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
D_o[0][2] <= D_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
D_o[1][0] <= D_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
D_o[1][1] <= D_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
D_o[1][2] <= D_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
D_o[2][0] <= D_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
D_o[2][1] <= D_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
D_o[2][2] <= D_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
S_o[0][0] <= S_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
S_o[0][1] <= S_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
S_o[0][2] <= S_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
S_o[1][0] <= S_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
S_o[1][1] <= S_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
S_o[1][2] <= S_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
S_o[2][0] <= S_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
S_o[2][1] <= S_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
S_o[2][2] <= S_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
PR_o[0][0] <= PR_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
PR_o[0][1] <= PR_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
PR_o[0][2] <= PR_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
PR_o[1][0] <= PR_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
PR_o[1][1] <= PR_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
PR_o[1][2] <= PR_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
PR_o[2][0] <= PR_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
PR_o[2][1] <= PR_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
PR_o[2][2] <= PR_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
F_o[0][0] <= F_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
F_o[0][1] <= F_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
F_o[0][2] <= F_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
F_o[1][0] <= F_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
F_o[1][1] <= F_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
F_o[1][2] <= F_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
F_o[2][0] <= F_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
F_o[2][1] <= F_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
F_o[2][2] <= F_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
T_o[0][0] <= T_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
T_o[0][1] <= T_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
T_o[0][2] <= T_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
T_o[1][0] <= T_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
T_o[1][1] <= T_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
T_o[1][2] <= T_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
T_o[2][0] <= T_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
T_o[2][1] <= T_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
T_o[2][2] <= T_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
SA_o[0][0] <= SA_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
SA_o[0][1] <= SA_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
SA_o[0][2] <= SA_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
SA_o[0][3] <= SA_i[0][3].DB_MAX_OUTPUT_PORT_TYPE
SA_o[1][0] <= SA_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
SA_o[1][1] <= SA_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
SA_o[1][2] <= SA_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
SA_o[1][3] <= SA_i[1][3].DB_MAX_OUTPUT_PORT_TYPE
SA_o[2][0] <= SA_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
SA_o[2][1] <= SA_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
SA_o[2][2] <= SA_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
SA_o[2][3] <= SA_i[2][3].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][0] <= OFF_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][1] <= OFF_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][2] <= OFF_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][3] <= OFF_i[0][3].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][4] <= OFF_i[0][4].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][5] <= OFF_i[0][5].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][6] <= OFF_i[0][6].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][7] <= OFF_i[0][7].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][8] <= OFF_i[0][8].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][9] <= OFF_i[0][9].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][10] <= OFF_i[0][10].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][11] <= OFF_i[0][11].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[0][12] <= OFF_i[0][12].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][0] <= OFF_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][1] <= OFF_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][2] <= OFF_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][3] <= OFF_i[1][3].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][4] <= OFF_i[1][4].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][5] <= OFF_i[1][5].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][6] <= OFF_i[1][6].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][7] <= OFF_i[1][7].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][8] <= OFF_i[1][8].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][9] <= OFF_i[1][9].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][10] <= OFF_i[1][10].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][11] <= OFF_i[1][11].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[1][12] <= OFF_i[1][12].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][0] <= OFF_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][1] <= OFF_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][2] <= OFF_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][3] <= OFF_i[2][3].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][4] <= OFF_i[2][4].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][5] <= OFF_i[2][5].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][6] <= OFF_i[2][6].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][7] <= OFF_i[2][7].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][8] <= OFF_i[2][8].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][9] <= OFF_i[2][9].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][10] <= OFF_i[2][10].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][11] <= OFF_i[2][11].DB_MAX_OUTPUT_PORT_TYPE
OFF_o[2][12] <= OFF_i[2][12].DB_MAX_OUTPUT_PORT_TYPE
B_o[0][0] <= B_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
B_o[0][1] <= B_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
B_o[0][2] <= B_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
B_o[0][3] <= B_i[0][3].DB_MAX_OUTPUT_PORT_TYPE
B_o[0][4] <= B_i[0][4].DB_MAX_OUTPUT_PORT_TYPE
B_o[0][5] <= B_i[0][5].DB_MAX_OUTPUT_PORT_TYPE
B_o[0][6] <= B_i[0][6].DB_MAX_OUTPUT_PORT_TYPE
B_o[0][7] <= B_i[0][7].DB_MAX_OUTPUT_PORT_TYPE
B_o[1][0] <= B_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
B_o[1][1] <= B_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
B_o[1][2] <= B_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
B_o[1][3] <= B_i[1][3].DB_MAX_OUTPUT_PORT_TYPE
B_o[1][4] <= B_i[1][4].DB_MAX_OUTPUT_PORT_TYPE
B_o[1][5] <= B_i[1][5].DB_MAX_OUTPUT_PORT_TYPE
B_o[1][6] <= B_i[1][6].DB_MAX_OUTPUT_PORT_TYPE
B_o[1][7] <= B_i[1][7].DB_MAX_OUTPUT_PORT_TYPE
B_o[2][0] <= B_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
B_o[2][1] <= B_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
B_o[2][2] <= B_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
B_o[2][3] <= B_i[2][3].DB_MAX_OUTPUT_PORT_TYPE
B_o[2][4] <= B_i[2][4].DB_MAX_OUTPUT_PORT_TYPE
B_o[2][5] <= B_i[2][5].DB_MAX_OUTPUT_PORT_TYPE
B_o[2][6] <= B_i[2][6].DB_MAX_OUTPUT_PORT_TYPE
B_o[2][7] <= B_i[2][7].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][0] <= enable_i[0][0].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][1] <= enable_i[0][1].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][2] <= enable_i[0][2].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][3] <= enable_i[0][3].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][4] <= enable_i[0][4].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][5] <= enable_i[0][5].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][6] <= enable_i[0][6].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][7] <= enable_i[0][7].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][8] <= enable_i[0][8].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][9] <= enable_i[0][9].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][10] <= enable_i[0][10].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][11] <= enable_i[0][11].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][12] <= enable_i[0][12].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][13] <= enable_i[0][13].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][14] <= enable_i[0][14].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][15] <= enable_i[0][15].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][16] <= enable_i[0][16].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][17] <= enable_i[0][17].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][18] <= enable_i[0][18].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][19] <= enable_i[0][19].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][20] <= enable_i[0][20].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][21] <= enable_i[0][21].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][22] <= enable_i[0][22].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][23] <= enable_i[0][23].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][24] <= enable_i[0][24].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][25] <= enable_i[0][25].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][26] <= enable_i[0][26].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][27] <= enable_i[0][27].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][28] <= enable_i[0][28].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][29] <= enable_i[0][29].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][30] <= enable_i[0][30].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][31] <= enable_i[0][31].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][32] <= enable_i[0][32].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][33] <= enable_i[0][33].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][34] <= enable_i[0][34].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][35] <= enable_i[0][35].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][36] <= enable_i[0][36].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][37] <= enable_i[0][37].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][38] <= enable_i[0][38].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][39] <= enable_i[0][39].DB_MAX_OUTPUT_PORT_TYPE
enable_o[0][40] <= enable_i[0][40].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][0] <= enable_i[1][0].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][1] <= enable_i[1][1].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][2] <= enable_i[1][2].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][3] <= enable_i[1][3].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][4] <= enable_i[1][4].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][5] <= enable_i[1][5].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][6] <= enable_i[1][6].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][7] <= enable_i[1][7].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][8] <= enable_i[1][8].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][9] <= enable_i[1][9].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][10] <= enable_i[1][10].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][11] <= enable_i[1][11].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][12] <= enable_i[1][12].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][13] <= enable_i[1][13].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][14] <= enable_i[1][14].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][15] <= enable_i[1][15].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][16] <= enable_i[1][16].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][17] <= enable_i[1][17].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][18] <= enable_i[1][18].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][19] <= enable_i[1][19].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][20] <= enable_i[1][20].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][21] <= enable_i[1][21].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][22] <= enable_i[1][22].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][23] <= enable_i[1][23].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][24] <= enable_i[1][24].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][25] <= enable_i[1][25].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][26] <= enable_i[1][26].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][27] <= enable_i[1][27].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][28] <= enable_i[1][28].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][29] <= enable_i[1][29].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][30] <= enable_i[1][30].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][31] <= enable_i[1][31].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][32] <= enable_i[1][32].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][33] <= enable_i[1][33].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][34] <= enable_i[1][34].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][35] <= enable_i[1][35].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][36] <= enable_i[1][36].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][37] <= enable_i[1][37].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][38] <= enable_i[1][38].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][39] <= enable_i[1][39].DB_MAX_OUTPUT_PORT_TYPE
enable_o[1][40] <= enable_i[1][40].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][0] <= enable_i[2][0].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][1] <= enable_i[2][1].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][2] <= enable_i[2][2].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][3] <= enable_i[2][3].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][4] <= enable_i[2][4].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][5] <= enable_i[2][5].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][6] <= enable_i[2][6].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][7] <= enable_i[2][7].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][8] <= enable_i[2][8].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][9] <= enable_i[2][9].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][10] <= enable_i[2][10].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][11] <= enable_i[2][11].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][12] <= enable_i[2][12].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][13] <= enable_i[2][13].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][14] <= enable_i[2][14].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][15] <= enable_i[2][15].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][16] <= enable_i[2][16].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][17] <= enable_i[2][17].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][18] <= enable_i[2][18].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][19] <= enable_i[2][19].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][20] <= enable_i[2][20].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][21] <= enable_i[2][21].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][22] <= enable_i[2][22].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][23] <= enable_i[2][23].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][24] <= enable_i[2][24].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][25] <= enable_i[2][25].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][26] <= enable_i[2][26].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][27] <= enable_i[2][27].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][28] <= enable_i[2][28].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][29] <= enable_i[2][29].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][30] <= enable_i[2][30].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][31] <= enable_i[2][31].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][32] <= enable_i[2][32].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][33] <= enable_i[2][33].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][34] <= enable_i[2][34].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][35] <= enable_i[2][35].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][36] <= enable_i[2][36].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][37] <= enable_i[2][37].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][38] <= enable_i[2][38].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][39] <= enable_i[2][39].DB_MAX_OUTPUT_PORT_TYPE
enable_o[2][40] <= enable_i[2][40].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[0] <= PSW_i[0].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[1] <= PSW_i[1].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[2] <= PSW_i[2].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[3] <= PSW_i[3].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[4] <= PSW_i[4].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[5] <= PSW_i[5].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[6] <= PSW_i[6].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[7] <= PSW_i[7].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[8] <= PSW_i[8].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[9] <= PSW_i[9].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[10] <= PSW_i[10].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[11] <= PSW_i[11].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[12] <= PSW_i[12].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[13] <= PSW_i[13].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[14] <= PSW_i[14].DB_MAX_OUTPUT_PORT_TYPE
PSW_o[15] <= PSW_i[15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][0] <= gprc_i[0][0][0].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][1] <= gprc_i[0][0][1].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][2] <= gprc_i[0][0][2].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][3] <= gprc_i[0][0][3].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][4] <= gprc_i[0][0][4].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][5] <= gprc_i[0][0][5].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][6] <= gprc_i[0][0][6].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][7] <= gprc_i[0][0][7].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][8] <= gprc_i[0][0][8].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][9] <= gprc_i[0][0][9].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][10] <= gprc_i[0][0][10].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][11] <= gprc_i[0][0][11].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][12] <= gprc_i[0][0][12].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][13] <= gprc_i[0][0][13].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][14] <= gprc_i[0][0][14].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][0][15] <= gprc_i[0][0][15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][0] <= gprc_i[0][1][0].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][1] <= gprc_i[0][1][1].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][2] <= gprc_i[0][1][2].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][3] <= gprc_i[0][1][3].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][4] <= gprc_i[0][1][4].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][5] <= gprc_i[0][1][5].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][6] <= gprc_i[0][1][6].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][7] <= gprc_i[0][1][7].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][8] <= gprc_i[0][1][8].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][9] <= gprc_i[0][1][9].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][10] <= gprc_i[0][1][10].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][11] <= gprc_i[0][1][11].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][12] <= gprc_i[0][1][12].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][13] <= gprc_i[0][1][13].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][14] <= gprc_i[0][1][14].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][1][15] <= gprc_i[0][1][15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][0] <= gprc_i[0][2][0].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][1] <= gprc_i[0][2][1].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][2] <= gprc_i[0][2][2].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][3] <= gprc_i[0][2][3].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][4] <= gprc_i[0][2][4].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][5] <= gprc_i[0][2][5].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][6] <= gprc_i[0][2][6].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][7] <= gprc_i[0][2][7].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][8] <= gprc_i[0][2][8].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][9] <= gprc_i[0][2][9].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][10] <= gprc_i[0][2][10].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][11] <= gprc_i[0][2][11].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][12] <= gprc_i[0][2][12].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][13] <= gprc_i[0][2][13].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][14] <= gprc_i[0][2][14].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][2][15] <= gprc_i[0][2][15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][0] <= gprc_i[0][3][0].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][1] <= gprc_i[0][3][1].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][2] <= gprc_i[0][3][2].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][3] <= gprc_i[0][3][3].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][4] <= gprc_i[0][3][4].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][5] <= gprc_i[0][3][5].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][6] <= gprc_i[0][3][6].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][7] <= gprc_i[0][3][7].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][8] <= gprc_i[0][3][8].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][9] <= gprc_i[0][3][9].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][10] <= gprc_i[0][3][10].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][11] <= gprc_i[0][3][11].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][12] <= gprc_i[0][3][12].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][13] <= gprc_i[0][3][13].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][14] <= gprc_i[0][3][14].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][3][15] <= gprc_i[0][3][15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][0] <= gprc_i[0][4][0].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][1] <= gprc_i[0][4][1].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][2] <= gprc_i[0][4][2].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][3] <= gprc_i[0][4][3].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][4] <= gprc_i[0][4][4].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][5] <= gprc_i[0][4][5].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][6] <= gprc_i[0][4][6].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][7] <= gprc_i[0][4][7].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][8] <= gprc_i[0][4][8].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][9] <= gprc_i[0][4][9].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][10] <= gprc_i[0][4][10].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][11] <= gprc_i[0][4][11].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][12] <= gprc_i[0][4][12].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][13] <= gprc_i[0][4][13].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][14] <= gprc_i[0][4][14].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][4][15] <= gprc_i[0][4][15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][0] <= gprc_i[0][5][0].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][1] <= gprc_i[0][5][1].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][2] <= gprc_i[0][5][2].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][3] <= gprc_i[0][5][3].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][4] <= gprc_i[0][5][4].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][5] <= gprc_i[0][5][5].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][6] <= gprc_i[0][5][6].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][7] <= gprc_i[0][5][7].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][8] <= gprc_i[0][5][8].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][9] <= gprc_i[0][5][9].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][10] <= gprc_i[0][5][10].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][11] <= gprc_i[0][5][11].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][12] <= gprc_i[0][5][12].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][13] <= gprc_i[0][5][13].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][14] <= gprc_i[0][5][14].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][5][15] <= gprc_i[0][5][15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][0] <= gprc_i[0][6][0].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][1] <= gprc_i[0][6][1].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][2] <= gprc_i[0][6][2].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][3] <= gprc_i[0][6][3].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][4] <= gprc_i[0][6][4].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][5] <= gprc_i[0][6][5].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][6] <= gprc_i[0][6][6].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][7] <= gprc_i[0][6][7].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][8] <= gprc_i[0][6][8].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][9] <= gprc_i[0][6][9].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][10] <= gprc_i[0][6][10].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][11] <= gprc_i[0][6][11].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][12] <= gprc_i[0][6][12].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][13] <= gprc_i[0][6][13].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][14] <= gprc_i[0][6][14].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][6][15] <= gprc_i[0][6][15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][0] <= gprc_i[0][7][0].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][1] <= gprc_i[0][7][1].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][2] <= gprc_i[0][7][2].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][3] <= gprc_i[0][7][3].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][4] <= gprc_i[0][7][4].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][5] <= gprc_i[0][7][5].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][6] <= gprc_i[0][7][6].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][7] <= gprc_i[0][7][7].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][8] <= gprc_i[0][7][8].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][9] <= gprc_i[0][7][9].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][10] <= gprc_i[0][7][10].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][11] <= gprc_i[0][7][11].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][12] <= gprc_i[0][7][12].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][13] <= gprc_i[0][7][13].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][14] <= gprc_i[0][7][14].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[0][7][15] <= gprc_i[0][7][15].DB_MAX_OUTPUT_PORT_TYPE
gprc_o[1][0][0] <= <GND>
gprc_o[1][0][1] <= <GND>
gprc_o[1][0][2] <= <GND>
gprc_o[1][0][3] <= <GND>
gprc_o[1][0][4] <= <GND>
gprc_o[1][0][5] <= <GND>
gprc_o[1][0][6] <= <GND>
gprc_o[1][0][7] <= <GND>
gprc_o[1][0][8] <= <GND>
gprc_o[1][0][9] <= <GND>
gprc_o[1][0][10] <= <GND>
gprc_o[1][0][11] <= <GND>
gprc_o[1][0][12] <= <GND>
gprc_o[1][0][13] <= <GND>
gprc_o[1][0][14] <= <GND>
gprc_o[1][0][15] <= <GND>
gprc_o[1][1][0] <= <VCC>
gprc_o[1][1][1] <= <GND>
gprc_o[1][1][2] <= <GND>
gprc_o[1][1][3] <= <GND>
gprc_o[1][1][4] <= <GND>
gprc_o[1][1][5] <= <GND>
gprc_o[1][1][6] <= <GND>
gprc_o[1][1][7] <= <GND>
gprc_o[1][1][8] <= <GND>
gprc_o[1][1][9] <= <GND>
gprc_o[1][1][10] <= <GND>
gprc_o[1][1][11] <= <GND>
gprc_o[1][1][12] <= <GND>
gprc_o[1][1][13] <= <GND>
gprc_o[1][1][14] <= <GND>
gprc_o[1][1][15] <= <GND>
gprc_o[1][2][0] <= <GND>
gprc_o[1][2][1] <= <VCC>
gprc_o[1][2][2] <= <GND>
gprc_o[1][2][3] <= <GND>
gprc_o[1][2][4] <= <GND>
gprc_o[1][2][5] <= <GND>
gprc_o[1][2][6] <= <GND>
gprc_o[1][2][7] <= <GND>
gprc_o[1][2][8] <= <GND>
gprc_o[1][2][9] <= <GND>
gprc_o[1][2][10] <= <GND>
gprc_o[1][2][11] <= <GND>
gprc_o[1][2][12] <= <GND>
gprc_o[1][2][13] <= <GND>
gprc_o[1][2][14] <= <GND>
gprc_o[1][2][15] <= <GND>
gprc_o[1][3][0] <= <GND>
gprc_o[1][3][1] <= <GND>
gprc_o[1][3][2] <= <VCC>
gprc_o[1][3][3] <= <GND>
gprc_o[1][3][4] <= <GND>
gprc_o[1][3][5] <= <GND>
gprc_o[1][3][6] <= <GND>
gprc_o[1][3][7] <= <GND>
gprc_o[1][3][8] <= <GND>
gprc_o[1][3][9] <= <GND>
gprc_o[1][3][10] <= <GND>
gprc_o[1][3][11] <= <GND>
gprc_o[1][3][12] <= <GND>
gprc_o[1][3][13] <= <GND>
gprc_o[1][3][14] <= <GND>
gprc_o[1][3][15] <= <GND>
gprc_o[1][4][0] <= <GND>
gprc_o[1][4][1] <= <GND>
gprc_o[1][4][2] <= <GND>
gprc_o[1][4][3] <= <VCC>
gprc_o[1][4][4] <= <GND>
gprc_o[1][4][5] <= <GND>
gprc_o[1][4][6] <= <GND>
gprc_o[1][4][7] <= <GND>
gprc_o[1][4][8] <= <GND>
gprc_o[1][4][9] <= <GND>
gprc_o[1][4][10] <= <GND>
gprc_o[1][4][11] <= <GND>
gprc_o[1][4][12] <= <GND>
gprc_o[1][4][13] <= <GND>
gprc_o[1][4][14] <= <GND>
gprc_o[1][4][15] <= <GND>
gprc_o[1][5][0] <= <GND>
gprc_o[1][5][1] <= <GND>
gprc_o[1][5][2] <= <GND>
gprc_o[1][5][3] <= <GND>
gprc_o[1][5][4] <= <VCC>
gprc_o[1][5][5] <= <GND>
gprc_o[1][5][6] <= <GND>
gprc_o[1][5][7] <= <GND>
gprc_o[1][5][8] <= <GND>
gprc_o[1][5][9] <= <GND>
gprc_o[1][5][10] <= <GND>
gprc_o[1][5][11] <= <GND>
gprc_o[1][5][12] <= <GND>
gprc_o[1][5][13] <= <GND>
gprc_o[1][5][14] <= <GND>
gprc_o[1][5][15] <= <GND>
gprc_o[1][6][0] <= <GND>
gprc_o[1][6][1] <= <GND>
gprc_o[1][6][2] <= <GND>
gprc_o[1][6][3] <= <GND>
gprc_o[1][6][4] <= <GND>
gprc_o[1][6][5] <= <VCC>
gprc_o[1][6][6] <= <GND>
gprc_o[1][6][7] <= <GND>
gprc_o[1][6][8] <= <GND>
gprc_o[1][6][9] <= <GND>
gprc_o[1][6][10] <= <GND>
gprc_o[1][6][11] <= <GND>
gprc_o[1][6][12] <= <GND>
gprc_o[1][6][13] <= <GND>
gprc_o[1][6][14] <= <GND>
gprc_o[1][6][15] <= <GND>
gprc_o[1][7][0] <= <VCC>
gprc_o[1][7][1] <= <VCC>
gprc_o[1][7][2] <= <VCC>
gprc_o[1][7][3] <= <VCC>
gprc_o[1][7][4] <= <VCC>
gprc_o[1][7][5] <= <VCC>
gprc_o[1][7][6] <= <VCC>
gprc_o[1][7][7] <= <VCC>
gprc_o[1][7][8] <= <VCC>
gprc_o[1][7][9] <= <VCC>
gprc_o[1][7][10] <= <VCC>
gprc_o[1][7][11] <= <VCC>
gprc_o[1][7][12] <= <VCC>
gprc_o[1][7][13] <= <VCC>
gprc_o[1][7][14] <= <VCC>
gprc_o[1][7][15] <= <VCC>


|XM23|pipeline_controller:pipeline_controller_inst
async_set_from_decode[0] => stage_3_dep.IN1
async_set_from_decode[1] => stage_3_dep.IN1
async_set_from_decode[2] => stage_3_dep.IN1
async_set_from_decode[3] => stage_3_dep.IN1
async_set_from_decode[4] => stage_3_dep.IN1
async_set_from_decode[5] => stage_3_dep.IN1
async_set_from_decode[6] => stage_3_dep.IN1
async_set_from_decode[7] => stage_3_dep.IN1
async_dep_from_decode[0] => stall.IN1
async_dep_from_decode[0] => stage_3_dep.IN1
async_dep_from_decode[1] => stall.IN1
async_dep_from_decode[1] => stage_3_dep.IN1
async_dep_from_decode[2] => stall.IN1
async_dep_from_decode[2] => stage_3_dep.IN1
async_dep_from_decode[3] => stall.IN1
async_dep_from_decode[3] => stage_3_dep.IN1
async_dep_from_decode[4] => stall.IN1
async_dep_from_decode[4] => stage_3_dep.IN1
async_dep_from_decode[5] => stall.IN1
async_dep_from_decode[5] => stage_3_dep.IN1
async_dep_from_decode[6] => stall.IN1
async_dep_from_decode[6] => stage_3_dep.IN1
async_dep_from_decode[7] => stall.IN1
async_dep_from_decode[7] => stage_3_dep.IN1
clk => stage_3_dep[0].CLK
clk => stage_3_dep[1].CLK
clk => stage_3_dep[2].CLK
clk => stage_3_dep[3].CLK
clk => stage_3_dep[4].CLK
clk => stage_3_dep[5].CLK
clk => stage_3_dep[6].CLK
clk => stage_3_dep[7].CLK
clk => stage_4_dep[0].CLK
clk => stage_4_dep[1].CLK
clk => stage_4_dep[2].CLK
clk => stage_4_dep[3].CLK
clk => stage_4_dep[4].CLK
clk => stage_4_dep[5].CLK
clk => stage_4_dep[6].CLK
clk => stage_4_dep[7].CLK
clk => PC_next[0]~reg0.CLK
clk => PC_next[1]~reg0.CLK
clk => PC_next[2]~reg0.CLK
clk => PC_next[3]~reg0.CLK
clk => PC_next[4]~reg0.CLK
clk => PC_next[5]~reg0.CLK
clk => PC_next[6]~reg0.CLK
clk => PC_next[7]~reg0.CLK
clk => PC_next[8]~reg0.CLK
clk => PC_next[9]~reg0.CLK
clk => PC_next[10]~reg0.CLK
clk => PC_next[11]~reg0.CLK
clk => PC_next[12]~reg0.CLK
clk => PC_next[13]~reg0.CLK
clk => PC_next[14]~reg0.CLK
clk => PC_next[15]~reg0.CLK
clk => LBPSW1[0].CLK
clk => LBPSW1[1].CLK
clk => LBPSW1[2].CLK
clk => LBPSW1[3].CLK
clk => LBPSW1[4].CLK
clk => LBPSW1[5].CLK
clk => LBPSW1[6].CLK
clk => LBPSW1[7].CLK
clk => LBPSW1[8].CLK
clk => LBPSW1[9].CLK
clk => LBPSW1[10].CLK
clk => LBPSW1[11].CLK
clk => LBPSW1[12].CLK
clk => LBPSW1[13].CLK
clk => LBPSW1[14].CLK
clk => LBPSW1[15].CLK
clk => LBPSW2[0].CLK
clk => LBPSW2[1].CLK
clk => LBPSW2[2].CLK
clk => LBPSW2[3].CLK
clk => LBPSW2[4].CLK
clk => LBPSW2[5].CLK
clk => LBPSW2[6].CLK
clk => LBPSW2[7].CLK
clk => LBPSW2[8].CLK
clk => LBPSW2[9].CLK
clk => LBPSW2[10].CLK
clk => LBPSW2[11].CLK
clk => LBPSW2[12].CLK
clk => LBPSW2[13].CLK
clk => LBPSW2[14].CLK
clk => LBPSW2[15].CLK
clk => LBPC1[0].CLK
clk => LBPC1[1].CLK
clk => LBPC1[2].CLK
clk => LBPC1[3].CLK
clk => LBPC1[4].CLK
clk => LBPC1[5].CLK
clk => LBPC1[6].CLK
clk => LBPC1[7].CLK
clk => LBPC1[8].CLK
clk => LBPC1[9].CLK
clk => LBPC1[10].CLK
clk => LBPC1[11].CLK
clk => LBPC1[12].CLK
clk => LBPC1[13].CLK
clk => LBPC1[14].CLK
clk => LBPC1[15].CLK
clk => LBPC2[0].CLK
clk => LBPC2[1].CLK
clk => LBPC2[2].CLK
clk => LBPC2[3].CLK
clk => LBPC2[4].CLK
clk => LBPC2[5].CLK
clk => LBPC2[6].CLK
clk => LBPC2[7].CLK
clk => LBPC2[8].CLK
clk => LBPC2[9].CLK
clk => LBPC2[10].CLK
clk => LBPC2[11].CLK
clk => LBPC2[12].CLK
clk => LBPC2[13].CLK
clk => LBPC2[14].CLK
clk => LBPC2[15].CLK
stall[0] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[1] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[2] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[3] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[4] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[5] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[6] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[7] <= stall.DB_MAX_OUTPUT_PORT_TYPE
three_msb[0] => Equal0.IN2
three_msb[0] => Equal1.IN0
three_msb[1] => Equal0.IN1
three_msb[1] => Equal1.IN2
three_msb[2] => Equal0.IN0
three_msb[2] => Equal1.IN1
thirteen_lsb[0] => Add2.IN32
thirteen_lsb[0] => Add0.IN32
thirteen_lsb[1] => Add2.IN31
thirteen_lsb[1] => Add0.IN31
thirteen_lsb[2] => Add2.IN30
thirteen_lsb[2] => Add0.IN30
thirteen_lsb[3] => Add2.IN29
thirteen_lsb[3] => Add0.IN29
thirteen_lsb[4] => Add2.IN28
thirteen_lsb[4] => Add0.IN28
thirteen_lsb[5] => Add2.IN27
thirteen_lsb[5] => Add0.IN27
thirteen_lsb[6] => Add2.IN26
thirteen_lsb[6] => Add0.IN26
thirteen_lsb[7] => Add2.IN25
thirteen_lsb[7] => Add0.IN25
thirteen_lsb[8] => Add0.IN5
thirteen_lsb[8] => Add2.IN2
thirteen_lsb[8] => Add2.IN3
thirteen_lsb[8] => Add2.IN4
thirteen_lsb[8] => Add2.IN5
thirteen_lsb[8] => Add2.IN6
thirteen_lsb[8] => Add2.IN7
thirteen_lsb[8] => Add2.IN8
thirteen_lsb[9] => Add0.IN24
thirteen_lsb[10] => Add0.IN23
thirteen_lsb[11] => Add0.IN22
thirteen_lsb[12] => Add0.IN2
thirteen_lsb[12] => Add0.IN3
thirteen_lsb[12] => Add0.IN4
PC_in[0] => Add0.IN21
PC_in[0] => Add2.IN24
PC_in[0] => PC_next.DATAA
PC_in[0] => LBPC1[0].DATAIN
PC_in[1] => Add0.IN20
PC_in[1] => Add2.IN23
PC_in[1] => Add4.IN30
PC_in[2] => Add0.IN19
PC_in[2] => Add2.IN22
PC_in[2] => Add4.IN29
PC_in[3] => Add0.IN18
PC_in[3] => Add2.IN21
PC_in[3] => Add4.IN28
PC_in[4] => Add0.IN17
PC_in[4] => Add2.IN20
PC_in[4] => Add4.IN27
PC_in[5] => Add0.IN16
PC_in[5] => Add2.IN19
PC_in[5] => Add4.IN26
PC_in[6] => Add0.IN15
PC_in[6] => Add2.IN18
PC_in[6] => Add4.IN25
PC_in[7] => Add0.IN14
PC_in[7] => Add2.IN17
PC_in[7] => Add4.IN24
PC_in[8] => Add0.IN13
PC_in[8] => Add2.IN16
PC_in[8] => Add4.IN23
PC_in[9] => Add0.IN12
PC_in[9] => Add2.IN15
PC_in[9] => Add4.IN22
PC_in[10] => Add0.IN11
PC_in[10] => Add2.IN14
PC_in[10] => Add4.IN21
PC_in[11] => Add0.IN10
PC_in[11] => Add2.IN13
PC_in[11] => Add4.IN20
PC_in[12] => Add0.IN9
PC_in[12] => Add2.IN12
PC_in[12] => Add4.IN19
PC_in[13] => Add0.IN8
PC_in[13] => Add2.IN11
PC_in[13] => Add4.IN18
PC_in[14] => Add0.IN7
PC_in[14] => Add2.IN10
PC_in[14] => Add4.IN17
PC_in[15] => Add0.IN6
PC_in[15] => Add2.IN9
PC_in[15] => Add4.IN16
PSW_in => LBPSW1[0].DATAIN
PC_next[0] <= PC_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[1] <= PC_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[2] <= PC_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[3] <= PC_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[4] <= PC_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[5] <= PC_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[6] <= PC_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[7] <= PC_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[8] <= PC_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[9] <= PC_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[10] <= PC_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[11] <= PC_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[12] <= PC_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[13] <= PC_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[14] <= PC_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_next[15] <= PC_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LBPC[0] <= LBPC2[0].DB_MAX_OUTPUT_PORT_TYPE
LBPC[1] <= LBPC2[1].DB_MAX_OUTPUT_PORT_TYPE
LBPC[2] <= LBPC2[2].DB_MAX_OUTPUT_PORT_TYPE
LBPC[3] <= LBPC2[3].DB_MAX_OUTPUT_PORT_TYPE
LBPC[4] <= LBPC2[4].DB_MAX_OUTPUT_PORT_TYPE
LBPC[5] <= LBPC2[5].DB_MAX_OUTPUT_PORT_TYPE
LBPC[6] <= LBPC2[6].DB_MAX_OUTPUT_PORT_TYPE
LBPC[7] <= LBPC2[7].DB_MAX_OUTPUT_PORT_TYPE
LBPC[8] <= LBPC2[8].DB_MAX_OUTPUT_PORT_TYPE
LBPC[9] <= LBPC2[9].DB_MAX_OUTPUT_PORT_TYPE
LBPC[10] <= LBPC2[10].DB_MAX_OUTPUT_PORT_TYPE
LBPC[11] <= LBPC2[11].DB_MAX_OUTPUT_PORT_TYPE
LBPC[12] <= LBPC2[12].DB_MAX_OUTPUT_PORT_TYPE
LBPC[13] <= LBPC2[13].DB_MAX_OUTPUT_PORT_TYPE
LBPC[14] <= LBPC2[14].DB_MAX_OUTPUT_PORT_TYPE
LBPC[15] <= LBPC2[15].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[0] <= LBPC1[0].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[1] <= LBPC1[1].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[2] <= LBPC1[2].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[3] <= LBPC1[3].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[4] <= LBPC1[4].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[5] <= LBPC1[5].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[6] <= LBPC1[6].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[7] <= LBPC1[7].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[8] <= LBPC1[8].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[9] <= LBPC1[9].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[10] <= LBPC1[10].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[11] <= LBPC1[11].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[12] <= LBPC1[12].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[13] <= LBPC1[13].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[14] <= LBPC1[14].DB_MAX_OUTPUT_PORT_TYPE
LBPC_LR[15] <= LBPC1[15].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[0] <= LBPSW2[0].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[1] <= LBPSW2[1].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[2] <= LBPSW2[2].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[3] <= LBPSW2[3].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[4] <= LBPSW2[4].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[5] <= LBPSW2[5].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[6] <= LBPSW2[6].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[7] <= LBPSW2[7].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[8] <= LBPSW2[8].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[9] <= LBPSW2[9].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[10] <= LBPSW2[10].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[11] <= LBPSW2[11].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[12] <= LBPSW2[12].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[13] <= LBPSW2[13].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[14] <= LBPSW2[14].DB_MAX_OUTPUT_PORT_TYPE
LBPSW[15] <= LBPSW2[15].DB_MAX_OUTPUT_PORT_TYPE


|XM23|regnum_to_values_to_alu:regnum_to_values_to_alu_inst
gprc[0][0][0] => Mux31.IN7
gprc[0][0][0] => Mux47.IN7
gprc[0][0][1] => Mux30.IN7
gprc[0][0][1] => Mux46.IN7
gprc[0][0][2] => Mux29.IN7
gprc[0][0][2] => Mux45.IN7
gprc[0][0][3] => Mux28.IN7
gprc[0][0][3] => Mux44.IN7
gprc[0][0][4] => Mux27.IN7
gprc[0][0][4] => Mux43.IN7
gprc[0][0][5] => Mux26.IN7
gprc[0][0][5] => Mux42.IN7
gprc[0][0][6] => Mux25.IN7
gprc[0][0][6] => Mux41.IN7
gprc[0][0][7] => Mux24.IN7
gprc[0][0][7] => Mux40.IN7
gprc[0][0][8] => Mux23.IN7
gprc[0][0][8] => Mux39.IN7
gprc[0][0][9] => Mux22.IN7
gprc[0][0][9] => Mux38.IN7
gprc[0][0][10] => Mux21.IN7
gprc[0][0][10] => Mux37.IN7
gprc[0][0][11] => Mux20.IN7
gprc[0][0][11] => Mux36.IN7
gprc[0][0][12] => Mux19.IN7
gprc[0][0][12] => Mux35.IN7
gprc[0][0][13] => Mux18.IN7
gprc[0][0][13] => Mux34.IN7
gprc[0][0][14] => Mux17.IN7
gprc[0][0][14] => Mux33.IN7
gprc[0][0][15] => Mux16.IN7
gprc[0][0][15] => Mux32.IN7
gprc[0][1][0] => Mux31.IN6
gprc[0][1][0] => Mux47.IN6
gprc[0][1][1] => Mux30.IN6
gprc[0][1][1] => Mux46.IN6
gprc[0][1][2] => Mux29.IN6
gprc[0][1][2] => Mux45.IN6
gprc[0][1][3] => Mux28.IN6
gprc[0][1][3] => Mux44.IN6
gprc[0][1][4] => Mux27.IN6
gprc[0][1][4] => Mux43.IN6
gprc[0][1][5] => Mux26.IN6
gprc[0][1][5] => Mux42.IN6
gprc[0][1][6] => Mux25.IN6
gprc[0][1][6] => Mux41.IN6
gprc[0][1][7] => Mux24.IN6
gprc[0][1][7] => Mux40.IN6
gprc[0][1][8] => Mux23.IN6
gprc[0][1][8] => Mux39.IN6
gprc[0][1][9] => Mux22.IN6
gprc[0][1][9] => Mux38.IN6
gprc[0][1][10] => Mux21.IN6
gprc[0][1][10] => Mux37.IN6
gprc[0][1][11] => Mux20.IN6
gprc[0][1][11] => Mux36.IN6
gprc[0][1][12] => Mux19.IN6
gprc[0][1][12] => Mux35.IN6
gprc[0][1][13] => Mux18.IN6
gprc[0][1][13] => Mux34.IN6
gprc[0][1][14] => Mux17.IN6
gprc[0][1][14] => Mux33.IN6
gprc[0][1][15] => Mux16.IN6
gprc[0][1][15] => Mux32.IN6
gprc[0][2][0] => Mux31.IN5
gprc[0][2][0] => Mux47.IN5
gprc[0][2][1] => Mux30.IN5
gprc[0][2][1] => Mux46.IN5
gprc[0][2][2] => Mux29.IN5
gprc[0][2][2] => Mux45.IN5
gprc[0][2][3] => Mux28.IN5
gprc[0][2][3] => Mux44.IN5
gprc[0][2][4] => Mux27.IN5
gprc[0][2][4] => Mux43.IN5
gprc[0][2][5] => Mux26.IN5
gprc[0][2][5] => Mux42.IN5
gprc[0][2][6] => Mux25.IN5
gprc[0][2][6] => Mux41.IN5
gprc[0][2][7] => Mux24.IN5
gprc[0][2][7] => Mux40.IN5
gprc[0][2][8] => Mux23.IN5
gprc[0][2][8] => Mux39.IN5
gprc[0][2][9] => Mux22.IN5
gprc[0][2][9] => Mux38.IN5
gprc[0][2][10] => Mux21.IN5
gprc[0][2][10] => Mux37.IN5
gprc[0][2][11] => Mux20.IN5
gprc[0][2][11] => Mux36.IN5
gprc[0][2][12] => Mux19.IN5
gprc[0][2][12] => Mux35.IN5
gprc[0][2][13] => Mux18.IN5
gprc[0][2][13] => Mux34.IN5
gprc[0][2][14] => Mux17.IN5
gprc[0][2][14] => Mux33.IN5
gprc[0][2][15] => Mux16.IN5
gprc[0][2][15] => Mux32.IN5
gprc[0][3][0] => Mux31.IN4
gprc[0][3][0] => Mux47.IN4
gprc[0][3][1] => Mux30.IN4
gprc[0][3][1] => Mux46.IN4
gprc[0][3][2] => Mux29.IN4
gprc[0][3][2] => Mux45.IN4
gprc[0][3][3] => Mux28.IN4
gprc[0][3][3] => Mux44.IN4
gprc[0][3][4] => Mux27.IN4
gprc[0][3][4] => Mux43.IN4
gprc[0][3][5] => Mux26.IN4
gprc[0][3][5] => Mux42.IN4
gprc[0][3][6] => Mux25.IN4
gprc[0][3][6] => Mux41.IN4
gprc[0][3][7] => Mux24.IN4
gprc[0][3][7] => Mux40.IN4
gprc[0][3][8] => Mux23.IN4
gprc[0][3][8] => Mux39.IN4
gprc[0][3][9] => Mux22.IN4
gprc[0][3][9] => Mux38.IN4
gprc[0][3][10] => Mux21.IN4
gprc[0][3][10] => Mux37.IN4
gprc[0][3][11] => Mux20.IN4
gprc[0][3][11] => Mux36.IN4
gprc[0][3][12] => Mux19.IN4
gprc[0][3][12] => Mux35.IN4
gprc[0][3][13] => Mux18.IN4
gprc[0][3][13] => Mux34.IN4
gprc[0][3][14] => Mux17.IN4
gprc[0][3][14] => Mux33.IN4
gprc[0][3][15] => Mux16.IN4
gprc[0][3][15] => Mux32.IN4
gprc[0][4][0] => Mux31.IN3
gprc[0][4][0] => Mux47.IN3
gprc[0][4][1] => Mux30.IN3
gprc[0][4][1] => Mux46.IN3
gprc[0][4][2] => Mux29.IN3
gprc[0][4][2] => Mux45.IN3
gprc[0][4][3] => Mux28.IN3
gprc[0][4][3] => Mux44.IN3
gprc[0][4][4] => Mux27.IN3
gprc[0][4][4] => Mux43.IN3
gprc[0][4][5] => Mux26.IN3
gprc[0][4][5] => Mux42.IN3
gprc[0][4][6] => Mux25.IN3
gprc[0][4][6] => Mux41.IN3
gprc[0][4][7] => Mux24.IN3
gprc[0][4][7] => Mux40.IN3
gprc[0][4][8] => Mux23.IN3
gprc[0][4][8] => Mux39.IN3
gprc[0][4][9] => Mux22.IN3
gprc[0][4][9] => Mux38.IN3
gprc[0][4][10] => Mux21.IN3
gprc[0][4][10] => Mux37.IN3
gprc[0][4][11] => Mux20.IN3
gprc[0][4][11] => Mux36.IN3
gprc[0][4][12] => Mux19.IN3
gprc[0][4][12] => Mux35.IN3
gprc[0][4][13] => Mux18.IN3
gprc[0][4][13] => Mux34.IN3
gprc[0][4][14] => Mux17.IN3
gprc[0][4][14] => Mux33.IN3
gprc[0][4][15] => Mux16.IN3
gprc[0][4][15] => Mux32.IN3
gprc[0][5][0] => Mux31.IN2
gprc[0][5][0] => Mux47.IN2
gprc[0][5][1] => Mux30.IN2
gprc[0][5][1] => Mux46.IN2
gprc[0][5][2] => Mux29.IN2
gprc[0][5][2] => Mux45.IN2
gprc[0][5][3] => Mux28.IN2
gprc[0][5][3] => Mux44.IN2
gprc[0][5][4] => Mux27.IN2
gprc[0][5][4] => Mux43.IN2
gprc[0][5][5] => Mux26.IN2
gprc[0][5][5] => Mux42.IN2
gprc[0][5][6] => Mux25.IN2
gprc[0][5][6] => Mux41.IN2
gprc[0][5][7] => Mux24.IN2
gprc[0][5][7] => Mux40.IN2
gprc[0][5][8] => Mux23.IN2
gprc[0][5][8] => Mux39.IN2
gprc[0][5][9] => Mux22.IN2
gprc[0][5][9] => Mux38.IN2
gprc[0][5][10] => Mux21.IN2
gprc[0][5][10] => Mux37.IN2
gprc[0][5][11] => Mux20.IN2
gprc[0][5][11] => Mux36.IN2
gprc[0][5][12] => Mux19.IN2
gprc[0][5][12] => Mux35.IN2
gprc[0][5][13] => Mux18.IN2
gprc[0][5][13] => Mux34.IN2
gprc[0][5][14] => Mux17.IN2
gprc[0][5][14] => Mux33.IN2
gprc[0][5][15] => Mux16.IN2
gprc[0][5][15] => Mux32.IN2
gprc[0][6][0] => Mux31.IN1
gprc[0][6][0] => Mux47.IN1
gprc[0][6][1] => Mux30.IN1
gprc[0][6][1] => Mux46.IN1
gprc[0][6][2] => Mux29.IN1
gprc[0][6][2] => Mux45.IN1
gprc[0][6][3] => Mux28.IN1
gprc[0][6][3] => Mux44.IN1
gprc[0][6][4] => Mux27.IN1
gprc[0][6][4] => Mux43.IN1
gprc[0][6][5] => Mux26.IN1
gprc[0][6][5] => Mux42.IN1
gprc[0][6][6] => Mux25.IN1
gprc[0][6][6] => Mux41.IN1
gprc[0][6][7] => Mux24.IN1
gprc[0][6][7] => Mux40.IN1
gprc[0][6][8] => Mux23.IN1
gprc[0][6][8] => Mux39.IN1
gprc[0][6][9] => Mux22.IN1
gprc[0][6][9] => Mux38.IN1
gprc[0][6][10] => Mux21.IN1
gprc[0][6][10] => Mux37.IN1
gprc[0][6][11] => Mux20.IN1
gprc[0][6][11] => Mux36.IN1
gprc[0][6][12] => Mux19.IN1
gprc[0][6][12] => Mux35.IN1
gprc[0][6][13] => Mux18.IN1
gprc[0][6][13] => Mux34.IN1
gprc[0][6][14] => Mux17.IN1
gprc[0][6][14] => Mux33.IN1
gprc[0][6][15] => Mux16.IN1
gprc[0][6][15] => Mux32.IN1
gprc[0][7][0] => Mux31.IN0
gprc[0][7][0] => Mux47.IN0
gprc[0][7][1] => Mux30.IN0
gprc[0][7][1] => Mux46.IN0
gprc[0][7][2] => Mux29.IN0
gprc[0][7][2] => Mux45.IN0
gprc[0][7][3] => Mux28.IN0
gprc[0][7][3] => Mux44.IN0
gprc[0][7][4] => Mux27.IN0
gprc[0][7][4] => Mux43.IN0
gprc[0][7][5] => Mux26.IN0
gprc[0][7][5] => Mux42.IN0
gprc[0][7][6] => Mux25.IN0
gprc[0][7][6] => Mux41.IN0
gprc[0][7][7] => Mux24.IN0
gprc[0][7][7] => Mux40.IN0
gprc[0][7][8] => Mux23.IN0
gprc[0][7][8] => Mux39.IN0
gprc[0][7][9] => Mux22.IN0
gprc[0][7][9] => Mux38.IN0
gprc[0][7][10] => Mux21.IN0
gprc[0][7][10] => Mux37.IN0
gprc[0][7][11] => Mux20.IN0
gprc[0][7][11] => Mux36.IN0
gprc[0][7][12] => Mux19.IN0
gprc[0][7][12] => Mux35.IN0
gprc[0][7][13] => Mux18.IN0
gprc[0][7][13] => Mux34.IN0
gprc[0][7][14] => Mux17.IN0
gprc[0][7][14] => Mux33.IN0
gprc[0][7][15] => Mux16.IN0
gprc[0][7][15] => Mux32.IN0
gprc[1][0][0] => Mux15.IN7
gprc[1][0][1] => Mux14.IN7
gprc[1][0][2] => Mux13.IN7
gprc[1][0][3] => Mux12.IN7
gprc[1][0][4] => Mux11.IN7
gprc[1][0][5] => Mux10.IN7
gprc[1][0][6] => Mux9.IN7
gprc[1][0][7] => Mux8.IN7
gprc[1][0][8] => Mux7.IN7
gprc[1][0][9] => Mux6.IN7
gprc[1][0][10] => Mux5.IN7
gprc[1][0][11] => Mux4.IN7
gprc[1][0][12] => Mux3.IN7
gprc[1][0][13] => Mux2.IN7
gprc[1][0][14] => Mux1.IN7
gprc[1][0][15] => Mux0.IN7
gprc[1][1][0] => Mux15.IN6
gprc[1][1][1] => Mux14.IN6
gprc[1][1][2] => Mux13.IN6
gprc[1][1][3] => Mux12.IN6
gprc[1][1][4] => Mux11.IN6
gprc[1][1][5] => Mux10.IN6
gprc[1][1][6] => Mux9.IN6
gprc[1][1][7] => Mux8.IN6
gprc[1][1][8] => Mux7.IN6
gprc[1][1][9] => Mux6.IN6
gprc[1][1][10] => Mux5.IN6
gprc[1][1][11] => Mux4.IN6
gprc[1][1][12] => Mux3.IN6
gprc[1][1][13] => Mux2.IN6
gprc[1][1][14] => Mux1.IN6
gprc[1][1][15] => Mux0.IN6
gprc[1][2][0] => Mux15.IN5
gprc[1][2][1] => Mux14.IN5
gprc[1][2][2] => Mux13.IN5
gprc[1][2][3] => Mux12.IN5
gprc[1][2][4] => Mux11.IN5
gprc[1][2][5] => Mux10.IN5
gprc[1][2][6] => Mux9.IN5
gprc[1][2][7] => Mux8.IN5
gprc[1][2][8] => Mux7.IN5
gprc[1][2][9] => Mux6.IN5
gprc[1][2][10] => Mux5.IN5
gprc[1][2][11] => Mux4.IN5
gprc[1][2][12] => Mux3.IN5
gprc[1][2][13] => Mux2.IN5
gprc[1][2][14] => Mux1.IN5
gprc[1][2][15] => Mux0.IN5
gprc[1][3][0] => Mux15.IN4
gprc[1][3][1] => Mux14.IN4
gprc[1][3][2] => Mux13.IN4
gprc[1][3][3] => Mux12.IN4
gprc[1][3][4] => Mux11.IN4
gprc[1][3][5] => Mux10.IN4
gprc[1][3][6] => Mux9.IN4
gprc[1][3][7] => Mux8.IN4
gprc[1][3][8] => Mux7.IN4
gprc[1][3][9] => Mux6.IN4
gprc[1][3][10] => Mux5.IN4
gprc[1][3][11] => Mux4.IN4
gprc[1][3][12] => Mux3.IN4
gprc[1][3][13] => Mux2.IN4
gprc[1][3][14] => Mux1.IN4
gprc[1][3][15] => Mux0.IN4
gprc[1][4][0] => Mux15.IN3
gprc[1][4][1] => Mux14.IN3
gprc[1][4][2] => Mux13.IN3
gprc[1][4][3] => Mux12.IN3
gprc[1][4][4] => Mux11.IN3
gprc[1][4][5] => Mux10.IN3
gprc[1][4][6] => Mux9.IN3
gprc[1][4][7] => Mux8.IN3
gprc[1][4][8] => Mux7.IN3
gprc[1][4][9] => Mux6.IN3
gprc[1][4][10] => Mux5.IN3
gprc[1][4][11] => Mux4.IN3
gprc[1][4][12] => Mux3.IN3
gprc[1][4][13] => Mux2.IN3
gprc[1][4][14] => Mux1.IN3
gprc[1][4][15] => Mux0.IN3
gprc[1][5][0] => Mux15.IN2
gprc[1][5][1] => Mux14.IN2
gprc[1][5][2] => Mux13.IN2
gprc[1][5][3] => Mux12.IN2
gprc[1][5][4] => Mux11.IN2
gprc[1][5][5] => Mux10.IN2
gprc[1][5][6] => Mux9.IN2
gprc[1][5][7] => Mux8.IN2
gprc[1][5][8] => Mux7.IN2
gprc[1][5][9] => Mux6.IN2
gprc[1][5][10] => Mux5.IN2
gprc[1][5][11] => Mux4.IN2
gprc[1][5][12] => Mux3.IN2
gprc[1][5][13] => Mux2.IN2
gprc[1][5][14] => Mux1.IN2
gprc[1][5][15] => Mux0.IN2
gprc[1][6][0] => Mux15.IN1
gprc[1][6][1] => Mux14.IN1
gprc[1][6][2] => Mux13.IN1
gprc[1][6][3] => Mux12.IN1
gprc[1][6][4] => Mux11.IN1
gprc[1][6][5] => Mux10.IN1
gprc[1][6][6] => Mux9.IN1
gprc[1][6][7] => Mux8.IN1
gprc[1][6][8] => Mux7.IN1
gprc[1][6][9] => Mux6.IN1
gprc[1][6][10] => Mux5.IN1
gprc[1][6][11] => Mux4.IN1
gprc[1][6][12] => Mux3.IN1
gprc[1][6][13] => Mux2.IN1
gprc[1][6][14] => Mux1.IN1
gprc[1][6][15] => Mux0.IN1
gprc[1][7][0] => Mux15.IN0
gprc[1][7][1] => Mux14.IN0
gprc[1][7][2] => Mux13.IN0
gprc[1][7][3] => Mux12.IN0
gprc[1][7][4] => Mux11.IN0
gprc[1][7][5] => Mux10.IN0
gprc[1][7][6] => Mux9.IN0
gprc[1][7][7] => Mux8.IN0
gprc[1][7][8] => Mux7.IN0
gprc[1][7][9] => Mux6.IN0
gprc[1][7][10] => Mux5.IN0
gprc[1][7][11] => Mux4.IN0
gprc[1][7][12] => Mux3.IN0
gprc[1][7][13] => Mux2.IN0
gprc[1][7][14] => Mux1.IN0
gprc[1][7][15] => Mux0.IN0
temp_rc[0] => Decoder0.IN0
temp_rc[1] => ~NO_FANOUT~
temp_rc[2] => ~NO_FANOUT~
src_i[0][0] => Mux0.IN10
src_i[0][0] => Mux1.IN10
src_i[0][0] => Mux2.IN10
src_i[0][0] => Mux3.IN10
src_i[0][0] => Mux4.IN10
src_i[0][0] => Mux5.IN10
src_i[0][0] => Mux6.IN10
src_i[0][0] => Mux7.IN10
src_i[0][0] => Mux8.IN10
src_i[0][0] => Mux9.IN10
src_i[0][0] => Mux10.IN10
src_i[0][0] => Mux11.IN10
src_i[0][0] => Mux12.IN10
src_i[0][0] => Mux13.IN10
src_i[0][0] => Mux14.IN10
src_i[0][0] => Mux15.IN10
src_i[0][0] => Mux16.IN10
src_i[0][0] => Mux17.IN10
src_i[0][0] => Mux18.IN10
src_i[0][0] => Mux19.IN10
src_i[0][0] => Mux20.IN10
src_i[0][0] => Mux21.IN10
src_i[0][0] => Mux22.IN10
src_i[0][0] => Mux23.IN10
src_i[0][0] => Mux24.IN10
src_i[0][0] => Mux25.IN10
src_i[0][0] => Mux26.IN10
src_i[0][0] => Mux27.IN10
src_i[0][0] => Mux28.IN10
src_i[0][0] => Mux29.IN10
src_i[0][0] => Mux30.IN10
src_i[0][0] => Mux31.IN10
src_i[0][1] => Mux0.IN9
src_i[0][1] => Mux1.IN9
src_i[0][1] => Mux2.IN9
src_i[0][1] => Mux3.IN9
src_i[0][1] => Mux4.IN9
src_i[0][1] => Mux5.IN9
src_i[0][1] => Mux6.IN9
src_i[0][1] => Mux7.IN9
src_i[0][1] => Mux8.IN9
src_i[0][1] => Mux9.IN9
src_i[0][1] => Mux10.IN9
src_i[0][1] => Mux11.IN9
src_i[0][1] => Mux12.IN9
src_i[0][1] => Mux13.IN9
src_i[0][1] => Mux14.IN9
src_i[0][1] => Mux15.IN9
src_i[0][1] => Mux16.IN9
src_i[0][1] => Mux17.IN9
src_i[0][1] => Mux18.IN9
src_i[0][1] => Mux19.IN9
src_i[0][1] => Mux20.IN9
src_i[0][1] => Mux21.IN9
src_i[0][1] => Mux22.IN9
src_i[0][1] => Mux23.IN9
src_i[0][1] => Mux24.IN9
src_i[0][1] => Mux25.IN9
src_i[0][1] => Mux26.IN9
src_i[0][1] => Mux27.IN9
src_i[0][1] => Mux28.IN9
src_i[0][1] => Mux29.IN9
src_i[0][1] => Mux30.IN9
src_i[0][1] => Mux31.IN9
src_i[0][2] => Mux0.IN8
src_i[0][2] => Mux1.IN8
src_i[0][2] => Mux2.IN8
src_i[0][2] => Mux3.IN8
src_i[0][2] => Mux4.IN8
src_i[0][2] => Mux5.IN8
src_i[0][2] => Mux6.IN8
src_i[0][2] => Mux7.IN8
src_i[0][2] => Mux8.IN8
src_i[0][2] => Mux9.IN8
src_i[0][2] => Mux10.IN8
src_i[0][2] => Mux11.IN8
src_i[0][2] => Mux12.IN8
src_i[0][2] => Mux13.IN8
src_i[0][2] => Mux14.IN8
src_i[0][2] => Mux15.IN8
src_i[0][2] => Mux16.IN8
src_i[0][2] => Mux17.IN8
src_i[0][2] => Mux18.IN8
src_i[0][2] => Mux19.IN8
src_i[0][2] => Mux20.IN8
src_i[0][2] => Mux21.IN8
src_i[0][2] => Mux22.IN8
src_i[0][2] => Mux23.IN8
src_i[0][2] => Mux24.IN8
src_i[0][2] => Mux25.IN8
src_i[0][2] => Mux26.IN8
src_i[0][2] => Mux27.IN8
src_i[0][2] => Mux28.IN8
src_i[0][2] => Mux29.IN8
src_i[0][2] => Mux30.IN8
src_i[0][2] => Mux31.IN8
src_i[1][0] => ~NO_FANOUT~
src_i[1][1] => ~NO_FANOUT~
src_i[1][2] => ~NO_FANOUT~
src_i[2][0] => ~NO_FANOUT~
src_i[2][1] => ~NO_FANOUT~
src_i[2][2] => ~NO_FANOUT~
dst_i[0][0] => Mux32.IN10
dst_i[0][0] => Mux33.IN10
dst_i[0][0] => Mux34.IN10
dst_i[0][0] => Mux35.IN10
dst_i[0][0] => Mux36.IN10
dst_i[0][0] => Mux37.IN10
dst_i[0][0] => Mux38.IN10
dst_i[0][0] => Mux39.IN10
dst_i[0][0] => Mux40.IN10
dst_i[0][0] => Mux41.IN10
dst_i[0][0] => Mux42.IN10
dst_i[0][0] => Mux43.IN10
dst_i[0][0] => Mux44.IN10
dst_i[0][0] => Mux45.IN10
dst_i[0][0] => Mux46.IN10
dst_i[0][0] => Mux47.IN10
dst_i[0][1] => Mux32.IN9
dst_i[0][1] => Mux33.IN9
dst_i[0][1] => Mux34.IN9
dst_i[0][1] => Mux35.IN9
dst_i[0][1] => Mux36.IN9
dst_i[0][1] => Mux37.IN9
dst_i[0][1] => Mux38.IN9
dst_i[0][1] => Mux39.IN9
dst_i[0][1] => Mux40.IN9
dst_i[0][1] => Mux41.IN9
dst_i[0][1] => Mux42.IN9
dst_i[0][1] => Mux43.IN9
dst_i[0][1] => Mux44.IN9
dst_i[0][1] => Mux45.IN9
dst_i[0][1] => Mux46.IN9
dst_i[0][1] => Mux47.IN9
dst_i[0][2] => Mux32.IN8
dst_i[0][2] => Mux33.IN8
dst_i[0][2] => Mux34.IN8
dst_i[0][2] => Mux35.IN8
dst_i[0][2] => Mux36.IN8
dst_i[0][2] => Mux37.IN8
dst_i[0][2] => Mux38.IN8
dst_i[0][2] => Mux39.IN8
dst_i[0][2] => Mux40.IN8
dst_i[0][2] => Mux41.IN8
dst_i[0][2] => Mux42.IN8
dst_i[0][2] => Mux43.IN8
dst_i[0][2] => Mux44.IN8
dst_i[0][2] => Mux45.IN8
dst_i[0][2] => Mux46.IN8
dst_i[0][2] => Mux47.IN8
dst_i[1][0] => ~NO_FANOUT~
dst_i[1][1] => ~NO_FANOUT~
dst_i[1][2] => ~NO_FANOUT~
dst_i[2][0] => ~NO_FANOUT~
dst_i[2][1] => ~NO_FANOUT~
dst_i[2][2] => ~NO_FANOUT~
src_val[0] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[1] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[2] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[3] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[4] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[5] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[6] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[7] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[8] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[9] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[10] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[11] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[12] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[13] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[14] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
src_val[15] <= src_val.DB_MAX_OUTPUT_PORT_TYPE
dst_val[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
dst_val[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
dst_val[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
dst_val[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
dst_val[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
dst_val[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
dst_val[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
dst_val[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
dst_val[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
dst_val[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
dst_val[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
dst_val[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
dst_val[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
dst_val[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
dst_val[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
dst_val[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst
a[0] => a[0].IN16
a[1] => a[1].IN16
a[2] => a[2].IN16
a[3] => a[3].IN16
a[4] => a[4].IN16
a[5] => a[5].IN16
a[6] => a[6].IN16
a[7] => a[7].IN16
a[8] => a[8].IN16
a[9] => a[9].IN16
a[10] => a[10].IN16
a[11] => a[11].IN16
a[12] => a[12].IN16
a[13] => a[13].IN16
a[14] => a[14].IN16
a[15] => a[15].IN16
b[0] => b[0].IN12
b[1] => b[1].IN12
b[2] => b[2].IN12
b[3] => b[3].IN12
b[4] => b[4].IN12
b[5] => b[5].IN12
b[6] => b[6].IN12
b[7] => b[7].IN12
b[8] => b[8].IN12
b[9] => b[9].IN12
b[10] => b[10].IN12
b[11] => b[11].IN12
b[12] => b[12].IN12
b[13] => b[13].IN12
b[14] => b[14].IN12
b[15] => b[15].IN12
enable[0] => ~NO_FANOUT~
enable[1] => ~NO_FANOUT~
enable[2] => ~NO_FANOUT~
enable[3] => ~NO_FANOUT~
enable[4] => ~NO_FANOUT~
enable[5] => ~NO_FANOUT~
enable[6] => ~NO_FANOUT~
enable[7] => ~NO_FANOUT~
enable[8] => ~NO_FANOUT~
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => result.OUTPUTSELECT
enable[9] => enable_psw_msk.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => result.OUTPUTSELECT
enable[10] => enable_psw_msk.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => result.OUTPUTSELECT
enable[11] => enable_psw_msk.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => result.OUTPUTSELECT
enable[12] => enable_psw_msk.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => result.OUTPUTSELECT
enable[13] => enable_psw_msk.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => result.OUTPUTSELECT
enable[14] => enable_psw_msk.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => result.OUTPUTSELECT
enable[15] => enable_psw_msk.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => result.OUTPUTSELECT
enable[16] => enable_psw_msk.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => result.OUTPUTSELECT
enable[17] => enable_psw_msk.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => result.OUTPUTSELECT
enable[18] => enable_psw_msk.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => result.OUTPUTSELECT
enable[19] => enable_psw_msk.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => result.OUTPUTSELECT
enable[20] => enable_psw_msk.DATAA
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[21] => result.OUTPUTSELECT
enable[22] => ~NO_FANOUT~
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[23] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[24] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[25] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[26] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[27] => result.OUTPUTSELECT
enable[28] => ~NO_FANOUT~
enable[29] => ~NO_FANOUT~
enable[30] => ~NO_FANOUT~
enable[31] => ~NO_FANOUT~
enable[32] => ~NO_FANOUT~
enable[33] => ~NO_FANOUT~
enable[34] => ~NO_FANOUT~
enable[35] => ~NO_FANOUT~
enable[36] => ~NO_FANOUT~
enable[37] => ~NO_FANOUT~
enable[38] => ~NO_FANOUT~
enable[39] => ~NO_FANOUT~
enable[40] => ~NO_FANOUT~
carry_in => carry_in.IN4
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
enable_psw_msk <= enable_psw_msk.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_AND:and_op
a[0] => result.IN0
a[1] => result.IN0
a[2] => result.IN0
a[3] => result.IN0
a[4] => result.IN0
a[5] => result.IN0
a[6] => result.IN0
a[7] => result.IN0
a[8] => result.IN0
a[9] => result.IN0
a[10] => result.IN0
a[11] => result.IN0
a[12] => result.IN0
a[13] => result.IN0
a[14] => result.IN0
a[15] => result.IN0
b[0] => result.IN1
b[1] => result.IN1
b[2] => result.IN1
b[3] => result.IN1
b[4] => result.IN1
b[5] => result.IN1
b[6] => result.IN1
b[7] => result.IN1
b[8] => result.IN1
b[9] => result.IN1
b[10] => result.IN1
b[11] => result.IN1
b[12] => result.IN1
b[13] => result.IN1
b[14] => result.IN1
b[15] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_OR:or_op
a[0] => result.IN0
a[1] => result.IN0
a[2] => result.IN0
a[3] => result.IN0
a[4] => result.IN0
a[5] => result.IN0
a[6] => result.IN0
a[7] => result.IN0
a[8] => result.IN0
a[9] => result.IN0
a[10] => result.IN0
a[11] => result.IN0
a[12] => result.IN0
a[13] => result.IN0
a[14] => result.IN0
a[15] => result.IN0
b[0] => result.IN1
b[1] => result.IN1
b[2] => result.IN1
b[3] => result.IN1
b[4] => result.IN1
b[5] => result.IN1
b[6] => result.IN1
b[7] => result.IN1
b[8] => result.IN1
b[9] => result.IN1
b[10] => result.IN1
b[11] => result.IN1
b[12] => result.IN1
b[13] => result.IN1
b[14] => result.IN1
b[15] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_XOR:xor_op
a[0] => result.IN0
a[1] => result.IN0
a[2] => result.IN0
a[3] => result.IN0
a[4] => result.IN0
a[5] => result.IN0
a[6] => result.IN0
a[7] => result.IN0
a[8] => result.IN0
a[9] => result.IN0
a[10] => result.IN0
a[11] => result.IN0
a[12] => result.IN0
a[13] => result.IN0
a[14] => result.IN0
a[15] => result.IN0
b[0] => result.IN1
b[1] => result.IN1
b[2] => result.IN1
b[3] => result.IN1
b[4] => result.IN1
b[5] => result.IN1
b[6] => result.IN1
b[7] => result.IN1
b[8] => result.IN1
b[9] => result.IN1
b[10] => result.IN1
b[11] => result.IN1
b[12] => result.IN1
b[13] => result.IN1
b[14] => result.IN1
b[15] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_BIT:bit_op
a[0] => result.IN1
a[1] => result.IN1
a[2] => result.IN1
a[3] => result.IN1
a[4] => result.IN1
a[5] => result.IN1
a[6] => result.IN1
a[7] => result.IN1
a[8] => result.IN1
a[9] => result.IN1
a[10] => result.IN1
a[11] => result.IN1
a[12] => result.IN1
a[13] => result.IN1
a[14] => result.IN1
a[15] => result.IN1
b[0] => ShiftLeft0.IN48
b[1] => ShiftLeft0.IN47
b[2] => ShiftLeft0.IN46
b[3] => ShiftLeft0.IN45
b[4] => ShiftLeft0.IN44
b[5] => ShiftLeft0.IN43
b[6] => ShiftLeft0.IN42
b[7] => ShiftLeft0.IN41
b[8] => ShiftLeft0.IN40
b[9] => ShiftLeft0.IN39
b[10] => ShiftLeft0.IN38
b[11] => ShiftLeft0.IN37
b[12] => ShiftLeft0.IN36
b[13] => ShiftLeft0.IN35
b[14] => ShiftLeft0.IN34
b[15] => ShiftLeft0.IN33
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_BIC:bic_op
a[0] => result.IN1
a[1] => result.IN1
a[2] => result.IN1
a[3] => result.IN1
a[4] => result.IN1
a[5] => result.IN1
a[6] => result.IN1
a[7] => result.IN1
a[8] => result.IN1
a[9] => result.IN1
a[10] => result.IN1
a[11] => result.IN1
a[12] => result.IN1
a[13] => result.IN1
a[14] => result.IN1
a[15] => result.IN1
b[0] => ShiftLeft0.IN48
b[1] => ShiftLeft0.IN47
b[2] => ShiftLeft0.IN46
b[3] => ShiftLeft0.IN45
b[4] => ShiftLeft0.IN44
b[5] => ShiftLeft0.IN43
b[6] => ShiftLeft0.IN42
b[7] => ShiftLeft0.IN41
b[8] => ShiftLeft0.IN40
b[9] => ShiftLeft0.IN39
b[10] => ShiftLeft0.IN38
b[11] => ShiftLeft0.IN37
b[12] => ShiftLeft0.IN36
b[13] => ShiftLeft0.IN35
b[14] => ShiftLeft0.IN34
b[15] => ShiftLeft0.IN33
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_BIS:bis_op
a[0] => result.IN1
a[1] => result.IN1
a[2] => result.IN1
a[3] => result.IN1
a[4] => result.IN1
a[5] => result.IN1
a[6] => result.IN1
a[7] => result.IN1
a[8] => result.IN1
a[9] => result.IN1
a[10] => result.IN1
a[11] => result.IN1
a[12] => result.IN1
a[13] => result.IN1
a[14] => result.IN1
a[15] => result.IN1
b[0] => ShiftLeft0.IN48
b[1] => ShiftLeft0.IN47
b[2] => ShiftLeft0.IN46
b[3] => ShiftLeft0.IN45
b[4] => ShiftLeft0.IN44
b[5] => ShiftLeft0.IN43
b[6] => ShiftLeft0.IN42
b[7] => ShiftLeft0.IN41
b[8] => ShiftLeft0.IN40
b[9] => ShiftLeft0.IN39
b[10] => ShiftLeft0.IN38
b[11] => ShiftLeft0.IN37
b[12] => ShiftLeft0.IN36
b[13] => ShiftLeft0.IN35
b[14] => ShiftLeft0.IN34
b[15] => ShiftLeft0.IN33
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_ADD:add_op
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_SUB:sub_op
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_ADDC:addc_op
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
carry_in => Add1.IN32
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_SUBC:subc_op
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
carry_in => Add1.IN32
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_DADD:dadd_op
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN2
a[3] => Add0.IN1
a[4] => Add3.IN4
a[5] => Add3.IN3
a[6] => Add3.IN2
a[7] => Add3.IN1
a[8] => Add6.IN4
a[9] => Add6.IN3
a[10] => Add6.IN2
a[11] => Add6.IN1
a[12] => Add9.IN4
a[13] => Add9.IN3
a[14] => Add9.IN2
a[15] => Add9.IN1
b[0] => Add0.IN8
b[1] => Add0.IN7
b[2] => Add0.IN6
b[3] => Add0.IN5
b[4] => Add3.IN8
b[5] => Add3.IN7
b[6] => Add3.IN6
b[7] => Add3.IN5
b[8] => Add6.IN8
b[9] => Add6.IN7
b[10] => Add6.IN6
b[11] => Add6.IN5
b[12] => Add9.IN8
b[13] => Add9.IN7
b[14] => Add9.IN6
b[15] => Add9.IN5
carry_in => Add1.IN8
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= digit_result.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_MOV:mov_op
b[0] => result[0].DATAIN
b[1] => result[1].DATAIN
b[2] => result[2].DATAIN
b[3] => result[3].DATAIN
b[4] => result[4].DATAIN
b[5] => result[5].DATAIN
b[6] => result[6].DATAIN
b[7] => result[7].DATAIN
b[8] => result[8].DATAIN
b[9] => result[9].DATAIN
b[10] => result[10].DATAIN
b[11] => result[11].DATAIN
b[12] => result[12].DATAIN
b[13] => result[13].DATAIN
b[14] => result[14].DATAIN
b[15] => result[15].DATAIN
result[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= b[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= b[15].DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_SRA:sra_op
a[0] => ~NO_FANOUT~
a[1] => result[0].DATAIN
a[2] => result[1].DATAIN
a[3] => result[2].DATAIN
a[4] => result[3].DATAIN
a[5] => result[4].DATAIN
a[6] => result[5].DATAIN
a[7] => result[6].DATAIN
a[8] => result[7].DATAIN
a[9] => result[8].DATAIN
a[10] => result[9].DATAIN
a[11] => result[10].DATAIN
a[12] => result[11].DATAIN
a[13] => result[12].DATAIN
a[14] => result[13].DATAIN
a[15] => result[14].DATAIN
result[0] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= <GND>


|XM23|alu:alu_inst|alu_RRC:rrc_op
a[0] => ~NO_FANOUT~
a[1] => result[0].DATAIN
a[2] => result[1].DATAIN
a[3] => result[2].DATAIN
a[4] => result[3].DATAIN
a[5] => result[4].DATAIN
a[6] => result[5].DATAIN
a[7] => result[6].DATAIN
a[8] => result[7].DATAIN
a[9] => result[8].DATAIN
a[10] => result[9].DATAIN
a[11] => result[10].DATAIN
a[12] => result[11].DATAIN
a[13] => result[12].DATAIN
a[14] => result[13].DATAIN
a[15] => result[14].DATAIN
carry_in => result[15].DATAIN
result[0] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= carry_in.DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_COMP:comp_op
a[0] => result[0].DATAIN
a[1] => result[1].DATAIN
a[2] => result[2].DATAIN
a[3] => result[3].DATAIN
a[4] => result[4].DATAIN
a[5] => result[5].DATAIN
a[6] => result[6].DATAIN
a[7] => result[7].DATAIN
a[8] => result[8].DATAIN
a[9] => result[9].DATAIN
a[10] => result[10].DATAIN
a[11] => result[11].DATAIN
a[12] => result[12].DATAIN
a[13] => result[13].DATAIN
a[14] => result[14].DATAIN
a[15] => result[15].DATAIN
result[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_SWPB:swpb_op
a[0] => result[8].DATAIN
a[1] => result[9].DATAIN
a[2] => result[10].DATAIN
a[3] => result[11].DATAIN
a[4] => result[12].DATAIN
a[5] => result[13].DATAIN
a[6] => result[14].DATAIN
a[7] => result[15].DATAIN
a[8] => result[0].DATAIN
a[9] => result[1].DATAIN
a[10] => result[2].DATAIN
a[11] => result[3].DATAIN
a[12] => result[4].DATAIN
a[13] => result[5].DATAIN
a[14] => result[6].DATAIN
a[15] => result[7].DATAIN
result[0] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|XM23|alu:alu_inst|alu_SXT:sxt_op
a[0] => result[0].DATAIN
a[1] => result[1].DATAIN
a[2] => result[2].DATAIN
a[3] => result[3].DATAIN
a[4] => result[4].DATAIN
a[5] => result[5].DATAIN
a[6] => result[6].DATAIN
a[7] => result[7].DATAIN
a[7] => result[15].DATAIN
a[7] => result[14].DATAIN
a[7] => result[13].DATAIN
a[7] => result[12].DATAIN
a[7] => result[11].DATAIN
a[7] => result[10].DATAIN
a[7] => result[9].DATAIN
a[7] => result[8].DATAIN
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
result[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|XM23|branch:branch_inst
clk => LR_o[0]~reg0.CLK
clk => LR_o[1]~reg0.CLK
clk => LR_o[2]~reg0.CLK
clk => LR_o[3]~reg0.CLK
clk => LR_o[4]~reg0.CLK
clk => LR_o[5]~reg0.CLK
clk => LR_o[6]~reg0.CLK
clk => LR_o[7]~reg0.CLK
clk => LR_o[8]~reg0.CLK
clk => LR_o[9]~reg0.CLK
clk => LR_o[10]~reg0.CLK
clk => LR_o[11]~reg0.CLK
clk => LR_o[12]~reg0.CLK
clk => LR_o[13]~reg0.CLK
clk => LR_o[14]~reg0.CLK
clk => LR_o[15]~reg0.CLK
enable[0] => LR_o[3]~reg0.ENA
enable[0] => LR_o[2]~reg0.ENA
enable[0] => LR_o[1]~reg0.ENA
enable[0] => LR_o[0]~reg0.ENA
enable[0] => LR_o[4]~reg0.ENA
enable[0] => LR_o[5]~reg0.ENA
enable[0] => LR_o[6]~reg0.ENA
enable[0] => LR_o[7]~reg0.ENA
enable[0] => LR_o[8]~reg0.ENA
enable[0] => LR_o[9]~reg0.ENA
enable[0] => LR_o[10]~reg0.ENA
enable[0] => LR_o[11]~reg0.ENA
enable[0] => LR_o[12]~reg0.ENA
enable[0] => LR_o[13]~reg0.ENA
enable[0] => LR_o[14]~reg0.ENA
enable[0] => LR_o[15]~reg0.ENA
enable[1] => always1.IN0
enable[2] => always1.IN0
enable[3] => always1.IN0
enable[4] => always1.IN0
enable[5] => always1.IN0
enable[6] => always1.IN1
enable[7] => always1.IN1
enable[8] => ~NO_FANOUT~
enable[9] => ~NO_FANOUT~
enable[10] => ~NO_FANOUT~
enable[11] => ~NO_FANOUT~
enable[12] => ~NO_FANOUT~
enable[13] => ~NO_FANOUT~
enable[14] => ~NO_FANOUT~
enable[15] => ~NO_FANOUT~
enable[16] => ~NO_FANOUT~
enable[17] => ~NO_FANOUT~
enable[18] => ~NO_FANOUT~
enable[19] => ~NO_FANOUT~
enable[20] => ~NO_FANOUT~
enable[21] => ~NO_FANOUT~
enable[22] => ~NO_FANOUT~
enable[23] => ~NO_FANOUT~
enable[24] => ~NO_FANOUT~
enable[25] => ~NO_FANOUT~
enable[26] => ~NO_FANOUT~
enable[27] => ~NO_FANOUT~
enable[28] => ~NO_FANOUT~
enable[29] => ~NO_FANOUT~
enable[30] => ~NO_FANOUT~
enable[31] => ~NO_FANOUT~
enable[32] => ~NO_FANOUT~
enable[33] => ~NO_FANOUT~
enable[34] => ~NO_FANOUT~
enable[35] => ~NO_FANOUT~
enable[36] => ~NO_FANOUT~
enable[37] => ~NO_FANOUT~
enable[38] => ~NO_FANOUT~
enable[39] => ~NO_FANOUT~
enable[40] => ~NO_FANOUT~
PSW_in[0] => always1.IN1
PSW_in[0] => always1.IN1
PSW_in[1] => always1.IN1
PSW_in[1] => always1.IN1
PSW_in[2] => always1.IN0
PSW_in[2] => always1.IN1
PSW_in[3] => ~NO_FANOUT~
PSW_in[4] => always1.IN1
PSW_in[5] => ~NO_FANOUT~
PSW_in[6] => ~NO_FANOUT~
PSW_in[7] => ~NO_FANOUT~
PSW_in[8] => ~NO_FANOUT~
PSW_in[9] => ~NO_FANOUT~
PSW_in[10] => ~NO_FANOUT~
PSW_in[11] => ~NO_FANOUT~
PSW_in[12] => ~NO_FANOUT~
PSW_in[13] => ~NO_FANOUT~
PSW_in[14] => ~NO_FANOUT~
PSW_in[15] => ~NO_FANOUT~
LBPC_in[0] => LR_o[0]~reg0.DATAIN
LBPC_in[1] => LR_o[1]~reg0.DATAIN
LBPC_in[2] => LR_o[2]~reg0.DATAIN
LBPC_in[3] => LR_o[3]~reg0.DATAIN
LBPC_in[4] => LR_o[4]~reg0.DATAIN
LBPC_in[5] => LR_o[5]~reg0.DATAIN
LBPC_in[6] => LR_o[6]~reg0.DATAIN
LBPC_in[7] => LR_o[7]~reg0.DATAIN
LBPC_in[8] => LR_o[8]~reg0.DATAIN
LBPC_in[9] => LR_o[9]~reg0.DATAIN
LBPC_in[10] => LR_o[10]~reg0.DATAIN
LBPC_in[11] => LR_o[11]~reg0.DATAIN
LBPC_in[12] => LR_o[12]~reg0.DATAIN
LBPC_in[13] => LR_o[13]~reg0.DATAIN
LBPC_in[14] => LR_o[14]~reg0.DATAIN
LBPC_in[15] => LR_o[15]~reg0.DATAIN
branch_fail_o <= branch_fail_o.DB_MAX_OUTPUT_PORT_TYPE
LR_o[0] <= LR_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[1] <= LR_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[2] <= LR_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[3] <= LR_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[4] <= LR_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[5] <= LR_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[6] <= LR_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[7] <= LR_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[8] <= LR_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[9] <= LR_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[10] <= LR_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[11] <= LR_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[12] <= LR_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[13] <= LR_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[14] <= LR_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LR_o[15] <= LR_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|XM23|go_to_LR:go_to_LR_inst
gprc[0][0][0] => Mux15.IN7
gprc[0][0][1] => Mux14.IN7
gprc[0][0][2] => Mux13.IN7
gprc[0][0][3] => Mux12.IN7
gprc[0][0][4] => Mux11.IN7
gprc[0][0][5] => Mux10.IN7
gprc[0][0][6] => Mux9.IN7
gprc[0][0][7] => Mux8.IN7
gprc[0][0][8] => Mux7.IN7
gprc[0][0][9] => Mux6.IN7
gprc[0][0][10] => Mux5.IN7
gprc[0][0][11] => Mux4.IN7
gprc[0][0][12] => Mux3.IN7
gprc[0][0][13] => Mux2.IN7
gprc[0][0][14] => Mux1.IN7
gprc[0][0][15] => Mux0.IN7
gprc[0][1][0] => Mux15.IN6
gprc[0][1][1] => Mux14.IN6
gprc[0][1][2] => Mux13.IN6
gprc[0][1][3] => Mux12.IN6
gprc[0][1][4] => Mux11.IN6
gprc[0][1][5] => Mux10.IN6
gprc[0][1][6] => Mux9.IN6
gprc[0][1][7] => Mux8.IN6
gprc[0][1][8] => Mux7.IN6
gprc[0][1][9] => Mux6.IN6
gprc[0][1][10] => Mux5.IN6
gprc[0][1][11] => Mux4.IN6
gprc[0][1][12] => Mux3.IN6
gprc[0][1][13] => Mux2.IN6
gprc[0][1][14] => Mux1.IN6
gprc[0][1][15] => Mux0.IN6
gprc[0][2][0] => Mux15.IN5
gprc[0][2][1] => Mux14.IN5
gprc[0][2][2] => Mux13.IN5
gprc[0][2][3] => Mux12.IN5
gprc[0][2][4] => Mux11.IN5
gprc[0][2][5] => Mux10.IN5
gprc[0][2][6] => Mux9.IN5
gprc[0][2][7] => Mux8.IN5
gprc[0][2][8] => Mux7.IN5
gprc[0][2][9] => Mux6.IN5
gprc[0][2][10] => Mux5.IN5
gprc[0][2][11] => Mux4.IN5
gprc[0][2][12] => Mux3.IN5
gprc[0][2][13] => Mux2.IN5
gprc[0][2][14] => Mux1.IN5
gprc[0][2][15] => Mux0.IN5
gprc[0][3][0] => Mux15.IN4
gprc[0][3][1] => Mux14.IN4
gprc[0][3][2] => Mux13.IN4
gprc[0][3][3] => Mux12.IN4
gprc[0][3][4] => Mux11.IN4
gprc[0][3][5] => Mux10.IN4
gprc[0][3][6] => Mux9.IN4
gprc[0][3][7] => Mux8.IN4
gprc[0][3][8] => Mux7.IN4
gprc[0][3][9] => Mux6.IN4
gprc[0][3][10] => Mux5.IN4
gprc[0][3][11] => Mux4.IN4
gprc[0][3][12] => Mux3.IN4
gprc[0][3][13] => Mux2.IN4
gprc[0][3][14] => Mux1.IN4
gprc[0][3][15] => Mux0.IN4
gprc[0][4][0] => Mux15.IN3
gprc[0][4][1] => Mux14.IN3
gprc[0][4][2] => Mux13.IN3
gprc[0][4][3] => Mux12.IN3
gprc[0][4][4] => Mux11.IN3
gprc[0][4][5] => Mux10.IN3
gprc[0][4][6] => Mux9.IN3
gprc[0][4][7] => Mux8.IN3
gprc[0][4][8] => Mux7.IN3
gprc[0][4][9] => Mux6.IN3
gprc[0][4][10] => Mux5.IN3
gprc[0][4][11] => Mux4.IN3
gprc[0][4][12] => Mux3.IN3
gprc[0][4][13] => Mux2.IN3
gprc[0][4][14] => Mux1.IN3
gprc[0][4][15] => Mux0.IN3
gprc[0][5][0] => Mux15.IN2
gprc[0][5][1] => Mux14.IN2
gprc[0][5][2] => Mux13.IN2
gprc[0][5][3] => Mux12.IN2
gprc[0][5][4] => Mux11.IN2
gprc[0][5][5] => Mux10.IN2
gprc[0][5][6] => Mux9.IN2
gprc[0][5][7] => Mux8.IN2
gprc[0][5][8] => Mux7.IN2
gprc[0][5][9] => Mux6.IN2
gprc[0][5][10] => Mux5.IN2
gprc[0][5][11] => Mux4.IN2
gprc[0][5][12] => Mux3.IN2
gprc[0][5][13] => Mux2.IN2
gprc[0][5][14] => Mux1.IN2
gprc[0][5][15] => Mux0.IN2
gprc[0][6][0] => Mux15.IN1
gprc[0][6][1] => Mux14.IN1
gprc[0][6][2] => Mux13.IN1
gprc[0][6][3] => Mux12.IN1
gprc[0][6][4] => Mux11.IN1
gprc[0][6][5] => Mux10.IN1
gprc[0][6][6] => Mux9.IN1
gprc[0][6][7] => Mux8.IN1
gprc[0][6][8] => Mux7.IN1
gprc[0][6][9] => Mux6.IN1
gprc[0][6][10] => Mux5.IN1
gprc[0][6][11] => Mux4.IN1
gprc[0][6][12] => Mux3.IN1
gprc[0][6][13] => Mux2.IN1
gprc[0][6][14] => Mux1.IN1
gprc[0][6][15] => Mux0.IN1
gprc[0][7][0] => Mux15.IN0
gprc[0][7][1] => Mux14.IN0
gprc[0][7][2] => Mux13.IN0
gprc[0][7][3] => Mux12.IN0
gprc[0][7][4] => Mux11.IN0
gprc[0][7][5] => Mux10.IN0
gprc[0][7][6] => Mux9.IN0
gprc[0][7][7] => Mux8.IN0
gprc[0][7][8] => Mux7.IN0
gprc[0][7][9] => Mux6.IN0
gprc[0][7][10] => Mux5.IN0
gprc[0][7][11] => Mux4.IN0
gprc[0][7][12] => Mux3.IN0
gprc[0][7][13] => Mux2.IN0
gprc[0][7][14] => Mux1.IN0
gprc[0][7][15] => Mux0.IN0
gprc[1][0][0] => ~NO_FANOUT~
gprc[1][0][1] => ~NO_FANOUT~
gprc[1][0][2] => ~NO_FANOUT~
gprc[1][0][3] => ~NO_FANOUT~
gprc[1][0][4] => ~NO_FANOUT~
gprc[1][0][5] => ~NO_FANOUT~
gprc[1][0][6] => ~NO_FANOUT~
gprc[1][0][7] => ~NO_FANOUT~
gprc[1][0][8] => ~NO_FANOUT~
gprc[1][0][9] => ~NO_FANOUT~
gprc[1][0][10] => ~NO_FANOUT~
gprc[1][0][11] => ~NO_FANOUT~
gprc[1][0][12] => ~NO_FANOUT~
gprc[1][0][13] => ~NO_FANOUT~
gprc[1][0][14] => ~NO_FANOUT~
gprc[1][0][15] => ~NO_FANOUT~
gprc[1][1][0] => ~NO_FANOUT~
gprc[1][1][1] => ~NO_FANOUT~
gprc[1][1][2] => ~NO_FANOUT~
gprc[1][1][3] => ~NO_FANOUT~
gprc[1][1][4] => ~NO_FANOUT~
gprc[1][1][5] => ~NO_FANOUT~
gprc[1][1][6] => ~NO_FANOUT~
gprc[1][1][7] => ~NO_FANOUT~
gprc[1][1][8] => ~NO_FANOUT~
gprc[1][1][9] => ~NO_FANOUT~
gprc[1][1][10] => ~NO_FANOUT~
gprc[1][1][11] => ~NO_FANOUT~
gprc[1][1][12] => ~NO_FANOUT~
gprc[1][1][13] => ~NO_FANOUT~
gprc[1][1][14] => ~NO_FANOUT~
gprc[1][1][15] => ~NO_FANOUT~
gprc[1][2][0] => ~NO_FANOUT~
gprc[1][2][1] => ~NO_FANOUT~
gprc[1][2][2] => ~NO_FANOUT~
gprc[1][2][3] => ~NO_FANOUT~
gprc[1][2][4] => ~NO_FANOUT~
gprc[1][2][5] => ~NO_FANOUT~
gprc[1][2][6] => ~NO_FANOUT~
gprc[1][2][7] => ~NO_FANOUT~
gprc[1][2][8] => ~NO_FANOUT~
gprc[1][2][9] => ~NO_FANOUT~
gprc[1][2][10] => ~NO_FANOUT~
gprc[1][2][11] => ~NO_FANOUT~
gprc[1][2][12] => ~NO_FANOUT~
gprc[1][2][13] => ~NO_FANOUT~
gprc[1][2][14] => ~NO_FANOUT~
gprc[1][2][15] => ~NO_FANOUT~
gprc[1][3][0] => ~NO_FANOUT~
gprc[1][3][1] => ~NO_FANOUT~
gprc[1][3][2] => ~NO_FANOUT~
gprc[1][3][3] => ~NO_FANOUT~
gprc[1][3][4] => ~NO_FANOUT~
gprc[1][3][5] => ~NO_FANOUT~
gprc[1][3][6] => ~NO_FANOUT~
gprc[1][3][7] => ~NO_FANOUT~
gprc[1][3][8] => ~NO_FANOUT~
gprc[1][3][9] => ~NO_FANOUT~
gprc[1][3][10] => ~NO_FANOUT~
gprc[1][3][11] => ~NO_FANOUT~
gprc[1][3][12] => ~NO_FANOUT~
gprc[1][3][13] => ~NO_FANOUT~
gprc[1][3][14] => ~NO_FANOUT~
gprc[1][3][15] => ~NO_FANOUT~
gprc[1][4][0] => ~NO_FANOUT~
gprc[1][4][1] => ~NO_FANOUT~
gprc[1][4][2] => ~NO_FANOUT~
gprc[1][4][3] => ~NO_FANOUT~
gprc[1][4][4] => ~NO_FANOUT~
gprc[1][4][5] => ~NO_FANOUT~
gprc[1][4][6] => ~NO_FANOUT~
gprc[1][4][7] => ~NO_FANOUT~
gprc[1][4][8] => ~NO_FANOUT~
gprc[1][4][9] => ~NO_FANOUT~
gprc[1][4][10] => ~NO_FANOUT~
gprc[1][4][11] => ~NO_FANOUT~
gprc[1][4][12] => ~NO_FANOUT~
gprc[1][4][13] => ~NO_FANOUT~
gprc[1][4][14] => ~NO_FANOUT~
gprc[1][4][15] => ~NO_FANOUT~
gprc[1][5][0] => ~NO_FANOUT~
gprc[1][5][1] => ~NO_FANOUT~
gprc[1][5][2] => ~NO_FANOUT~
gprc[1][5][3] => ~NO_FANOUT~
gprc[1][5][4] => ~NO_FANOUT~
gprc[1][5][5] => ~NO_FANOUT~
gprc[1][5][6] => ~NO_FANOUT~
gprc[1][5][7] => ~NO_FANOUT~
gprc[1][5][8] => ~NO_FANOUT~
gprc[1][5][9] => ~NO_FANOUT~
gprc[1][5][10] => ~NO_FANOUT~
gprc[1][5][11] => ~NO_FANOUT~
gprc[1][5][12] => ~NO_FANOUT~
gprc[1][5][13] => ~NO_FANOUT~
gprc[1][5][14] => ~NO_FANOUT~
gprc[1][5][15] => ~NO_FANOUT~
gprc[1][6][0] => ~NO_FANOUT~
gprc[1][6][1] => ~NO_FANOUT~
gprc[1][6][2] => ~NO_FANOUT~
gprc[1][6][3] => ~NO_FANOUT~
gprc[1][6][4] => ~NO_FANOUT~
gprc[1][6][5] => ~NO_FANOUT~
gprc[1][6][6] => ~NO_FANOUT~
gprc[1][6][7] => ~NO_FANOUT~
gprc[1][6][8] => ~NO_FANOUT~
gprc[1][6][9] => ~NO_FANOUT~
gprc[1][6][10] => ~NO_FANOUT~
gprc[1][6][11] => ~NO_FANOUT~
gprc[1][6][12] => ~NO_FANOUT~
gprc[1][6][13] => ~NO_FANOUT~
gprc[1][6][14] => ~NO_FANOUT~
gprc[1][6][15] => ~NO_FANOUT~
gprc[1][7][0] => ~NO_FANOUT~
gprc[1][7][1] => ~NO_FANOUT~
gprc[1][7][2] => ~NO_FANOUT~
gprc[1][7][3] => ~NO_FANOUT~
gprc[1][7][4] => ~NO_FANOUT~
gprc[1][7][5] => ~NO_FANOUT~
gprc[1][7][6] => ~NO_FANOUT~
gprc[1][7][7] => ~NO_FANOUT~
gprc[1][7][8] => ~NO_FANOUT~
gprc[1][7][9] => ~NO_FANOUT~
gprc[1][7][10] => ~NO_FANOUT~
gprc[1][7][11] => ~NO_FANOUT~
gprc[1][7][12] => ~NO_FANOUT~
gprc[1][7][13] => ~NO_FANOUT~
gprc[1][7][14] => ~NO_FANOUT~
gprc[1][7][15] => ~NO_FANOUT~
src_i[0][0] => Mux0.IN10
src_i[0][0] => Mux1.IN10
src_i[0][0] => Mux2.IN10
src_i[0][0] => Mux3.IN10
src_i[0][0] => Mux4.IN10
src_i[0][0] => Mux5.IN10
src_i[0][0] => Mux6.IN10
src_i[0][0] => Mux7.IN10
src_i[0][0] => Mux8.IN10
src_i[0][0] => Mux9.IN10
src_i[0][0] => Mux10.IN10
src_i[0][0] => Mux11.IN10
src_i[0][0] => Mux12.IN10
src_i[0][0] => Mux13.IN10
src_i[0][0] => Mux14.IN10
src_i[0][0] => Mux15.IN10
src_i[0][1] => Mux0.IN9
src_i[0][1] => Mux1.IN9
src_i[0][1] => Mux2.IN9
src_i[0][1] => Mux3.IN9
src_i[0][1] => Mux4.IN9
src_i[0][1] => Mux5.IN9
src_i[0][1] => Mux6.IN9
src_i[0][1] => Mux7.IN9
src_i[0][1] => Mux8.IN9
src_i[0][1] => Mux9.IN9
src_i[0][1] => Mux10.IN9
src_i[0][1] => Mux11.IN9
src_i[0][1] => Mux12.IN9
src_i[0][1] => Mux13.IN9
src_i[0][1] => Mux14.IN9
src_i[0][1] => Mux15.IN9
src_i[0][2] => Mux0.IN8
src_i[0][2] => Mux1.IN8
src_i[0][2] => Mux2.IN8
src_i[0][2] => Mux3.IN8
src_i[0][2] => Mux4.IN8
src_i[0][2] => Mux5.IN8
src_i[0][2] => Mux6.IN8
src_i[0][2] => Mux7.IN8
src_i[0][2] => Mux8.IN8
src_i[0][2] => Mux9.IN8
src_i[0][2] => Mux10.IN8
src_i[0][2] => Mux11.IN8
src_i[0][2] => Mux12.IN8
src_i[0][2] => Mux13.IN8
src_i[0][2] => Mux14.IN8
src_i[0][2] => Mux15.IN8
src_i[1][0] => ~NO_FANOUT~
src_i[1][1] => ~NO_FANOUT~
src_i[1][2] => ~NO_FANOUT~
src_i[2][0] => ~NO_FANOUT~
src_i[2][1] => ~NO_FANOUT~
src_i[2][2] => ~NO_FANOUT~
enable[0][0] => ~NO_FANOUT~
enable[0][1] => ~NO_FANOUT~
enable[0][2] => ~NO_FANOUT~
enable[0][3] => ~NO_FANOUT~
enable[0][4] => ~NO_FANOUT~
enable[0][5] => ~NO_FANOUT~
enable[0][6] => ~NO_FANOUT~
enable[0][7] => ~NO_FANOUT~
enable[0][8] => ~NO_FANOUT~
enable[0][9] => ~NO_FANOUT~
enable[0][10] => ~NO_FANOUT~
enable[0][11] => ~NO_FANOUT~
enable[0][12] => ~NO_FANOUT~
enable[0][13] => ~NO_FANOUT~
enable[0][14] => ~NO_FANOUT~
enable[0][15] => ~NO_FANOUT~
enable[0][16] => ~NO_FANOUT~
enable[0][17] => ~NO_FANOUT~
enable[0][18] => ~NO_FANOUT~
enable[0][19] => ~NO_FANOUT~
enable[0][20] => ~NO_FANOUT~
enable[0][21] => ~NO_FANOUT~
enable[0][22] => ~NO_FANOUT~
enable[0][23] => ~NO_FANOUT~
enable[0][24] => ~NO_FANOUT~
enable[0][25] => ~NO_FANOUT~
enable[0][26] => ~NO_FANOUT~
enable[0][27] => ~NO_FANOUT~
enable[0][28] => ~NO_FANOUT~
enable[0][29] => ~NO_FANOUT~
enable[0][30] => ~NO_FANOUT~
enable[0][31] => ~NO_FANOUT~
enable[0][32] => ~NO_FANOUT~
enable[0][33] => always0.IN1
enable[0][34] => ~NO_FANOUT~
enable[0][35] => ~NO_FANOUT~
enable[0][36] => ~NO_FANOUT~
enable[0][37] => ~NO_FANOUT~
enable[0][38] => ~NO_FANOUT~
enable[0][39] => ~NO_FANOUT~
enable[0][40] => ~NO_FANOUT~
enable[1][0] => ~NO_FANOUT~
enable[1][1] => ~NO_FANOUT~
enable[1][2] => ~NO_FANOUT~
enable[1][3] => ~NO_FANOUT~
enable[1][4] => ~NO_FANOUT~
enable[1][5] => ~NO_FANOUT~
enable[1][6] => ~NO_FANOUT~
enable[1][7] => ~NO_FANOUT~
enable[1][8] => ~NO_FANOUT~
enable[1][9] => ~NO_FANOUT~
enable[1][10] => ~NO_FANOUT~
enable[1][11] => ~NO_FANOUT~
enable[1][12] => ~NO_FANOUT~
enable[1][13] => ~NO_FANOUT~
enable[1][14] => ~NO_FANOUT~
enable[1][15] => ~NO_FANOUT~
enable[1][16] => ~NO_FANOUT~
enable[1][17] => ~NO_FANOUT~
enable[1][18] => ~NO_FANOUT~
enable[1][19] => ~NO_FANOUT~
enable[1][20] => ~NO_FANOUT~
enable[1][21] => ~NO_FANOUT~
enable[1][22] => ~NO_FANOUT~
enable[1][23] => ~NO_FANOUT~
enable[1][24] => ~NO_FANOUT~
enable[1][25] => ~NO_FANOUT~
enable[1][26] => ~NO_FANOUT~
enable[1][27] => ~NO_FANOUT~
enable[1][28] => ~NO_FANOUT~
enable[1][29] => ~NO_FANOUT~
enable[1][30] => ~NO_FANOUT~
enable[1][31] => ~NO_FANOUT~
enable[1][32] => ~NO_FANOUT~
enable[1][33] => ~NO_FANOUT~
enable[1][34] => ~NO_FANOUT~
enable[1][35] => ~NO_FANOUT~
enable[1][36] => ~NO_FANOUT~
enable[1][37] => ~NO_FANOUT~
enable[1][38] => ~NO_FANOUT~
enable[1][39] => ~NO_FANOUT~
enable[1][40] => ~NO_FANOUT~
enable[2][0] => ~NO_FANOUT~
enable[2][1] => ~NO_FANOUT~
enable[2][2] => ~NO_FANOUT~
enable[2][3] => ~NO_FANOUT~
enable[2][4] => ~NO_FANOUT~
enable[2][5] => ~NO_FANOUT~
enable[2][6] => ~NO_FANOUT~
enable[2][7] => ~NO_FANOUT~
enable[2][8] => ~NO_FANOUT~
enable[2][9] => ~NO_FANOUT~
enable[2][10] => ~NO_FANOUT~
enable[2][11] => ~NO_FANOUT~
enable[2][12] => ~NO_FANOUT~
enable[2][13] => ~NO_FANOUT~
enable[2][14] => ~NO_FANOUT~
enable[2][15] => ~NO_FANOUT~
enable[2][16] => ~NO_FANOUT~
enable[2][17] => ~NO_FANOUT~
enable[2][18] => ~NO_FANOUT~
enable[2][19] => ~NO_FANOUT~
enable[2][20] => ~NO_FANOUT~
enable[2][21] => ~NO_FANOUT~
enable[2][22] => ~NO_FANOUT~
enable[2][23] => ~NO_FANOUT~
enable[2][24] => ~NO_FANOUT~
enable[2][25] => ~NO_FANOUT~
enable[2][26] => ~NO_FANOUT~
enable[2][27] => ~NO_FANOUT~
enable[2][28] => ~NO_FANOUT~
enable[2][29] => ~NO_FANOUT~
enable[2][30] => ~NO_FANOUT~
enable[2][31] => ~NO_FANOUT~
enable[2][32] => ~NO_FANOUT~
enable[2][33] => ~NO_FANOUT~
enable[2][34] => ~NO_FANOUT~
enable[2][35] => ~NO_FANOUT~
enable[2][36] => ~NO_FANOUT~
enable[2][37] => ~NO_FANOUT~
enable[2][38] => ~NO_FANOUT~
enable[2][39] => ~NO_FANOUT~
enable[2][40] => ~NO_FANOUT~
LR_i[0] => ~NO_FANOUT~
LR_i[1] => ~NO_FANOUT~
LR_i[2] => ~NO_FANOUT~
LR_i[3] => ~NO_FANOUT~
LR_i[4] => ~NO_FANOUT~
LR_i[5] => ~NO_FANOUT~
LR_i[6] => ~NO_FANOUT~
LR_i[7] => ~NO_FANOUT~
LR_i[8] => ~NO_FANOUT~
LR_i[9] => ~NO_FANOUT~
LR_i[10] => ~NO_FANOUT~
LR_i[11] => ~NO_FANOUT~
LR_i[12] => ~NO_FANOUT~
LR_i[13] => ~NO_FANOUT~
LR_i[14] => ~NO_FANOUT~
LR_i[15] => ~NO_FANOUT~
link_back_o <= always0.DB_MAX_OUTPUT_PORT_TYPE


|XM23|moves:moves_inst
enable[0] => ~NO_FANOUT~
enable[1] => ~NO_FANOUT~
enable[2] => ~NO_FANOUT~
enable[3] => ~NO_FANOUT~
enable[4] => ~NO_FANOUT~
enable[5] => ~NO_FANOUT~
enable[6] => ~NO_FANOUT~
enable[7] => ~NO_FANOUT~
enable[8] => ~NO_FANOUT~
enable[9] => ~NO_FANOUT~
enable[10] => ~NO_FANOUT~
enable[11] => ~NO_FANOUT~
enable[12] => ~NO_FANOUT~
enable[13] => ~NO_FANOUT~
enable[14] => ~NO_FANOUT~
enable[15] => ~NO_FANOUT~
enable[16] => ~NO_FANOUT~
enable[17] => ~NO_FANOUT~
enable[18] => ~NO_FANOUT~
enable[19] => ~NO_FANOUT~
enable[20] => ~NO_FANOUT~
enable[21] => ~NO_FANOUT~
enable[22] => ~NO_FANOUT~
enable[23] => ~NO_FANOUT~
enable[24] => ~NO_FANOUT~
enable[25] => ~NO_FANOUT~
enable[26] => ~NO_FANOUT~
enable[27] => ~NO_FANOUT~
enable[28] => ~NO_FANOUT~
enable[29] => ~NO_FANOUT~
enable[30] => ~NO_FANOUT~
enable[31] => ~NO_FANOUT~
enable[32] => ~NO_FANOUT~
enable[33] => ~NO_FANOUT~
enable[34] => ~NO_FANOUT~
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[35] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[36] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[37] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[38] => result.OUTPUTSELECT
enable[39] => ~NO_FANOUT~
enable[40] => ~NO_FANOUT~
gprc[0][0][0] => Mux15.IN7
gprc[0][0][1] => Mux14.IN7
gprc[0][0][2] => Mux13.IN7
gprc[0][0][3] => Mux12.IN7
gprc[0][0][4] => Mux11.IN7
gprc[0][0][5] => Mux10.IN7
gprc[0][0][6] => Mux9.IN7
gprc[0][0][7] => Mux8.IN7
gprc[0][0][8] => Mux7.IN7
gprc[0][0][9] => Mux6.IN7
gprc[0][0][10] => Mux5.IN7
gprc[0][0][11] => Mux4.IN7
gprc[0][0][12] => Mux3.IN7
gprc[0][0][13] => Mux2.IN7
gprc[0][0][14] => Mux1.IN7
gprc[0][0][15] => Mux0.IN7
gprc[0][1][0] => Mux15.IN6
gprc[0][1][1] => Mux14.IN6
gprc[0][1][2] => Mux13.IN6
gprc[0][1][3] => Mux12.IN6
gprc[0][1][4] => Mux11.IN6
gprc[0][1][5] => Mux10.IN6
gprc[0][1][6] => Mux9.IN6
gprc[0][1][7] => Mux8.IN6
gprc[0][1][8] => Mux7.IN6
gprc[0][1][9] => Mux6.IN6
gprc[0][1][10] => Mux5.IN6
gprc[0][1][11] => Mux4.IN6
gprc[0][1][12] => Mux3.IN6
gprc[0][1][13] => Mux2.IN6
gprc[0][1][14] => Mux1.IN6
gprc[0][1][15] => Mux0.IN6
gprc[0][2][0] => Mux15.IN5
gprc[0][2][1] => Mux14.IN5
gprc[0][2][2] => Mux13.IN5
gprc[0][2][3] => Mux12.IN5
gprc[0][2][4] => Mux11.IN5
gprc[0][2][5] => Mux10.IN5
gprc[0][2][6] => Mux9.IN5
gprc[0][2][7] => Mux8.IN5
gprc[0][2][8] => Mux7.IN5
gprc[0][2][9] => Mux6.IN5
gprc[0][2][10] => Mux5.IN5
gprc[0][2][11] => Mux4.IN5
gprc[0][2][12] => Mux3.IN5
gprc[0][2][13] => Mux2.IN5
gprc[0][2][14] => Mux1.IN5
gprc[0][2][15] => Mux0.IN5
gprc[0][3][0] => Mux15.IN4
gprc[0][3][1] => Mux14.IN4
gprc[0][3][2] => Mux13.IN4
gprc[0][3][3] => Mux12.IN4
gprc[0][3][4] => Mux11.IN4
gprc[0][3][5] => Mux10.IN4
gprc[0][3][6] => Mux9.IN4
gprc[0][3][7] => Mux8.IN4
gprc[0][3][8] => Mux7.IN4
gprc[0][3][9] => Mux6.IN4
gprc[0][3][10] => Mux5.IN4
gprc[0][3][11] => Mux4.IN4
gprc[0][3][12] => Mux3.IN4
gprc[0][3][13] => Mux2.IN4
gprc[0][3][14] => Mux1.IN4
gprc[0][3][15] => Mux0.IN4
gprc[0][4][0] => Mux15.IN3
gprc[0][4][1] => Mux14.IN3
gprc[0][4][2] => Mux13.IN3
gprc[0][4][3] => Mux12.IN3
gprc[0][4][4] => Mux11.IN3
gprc[0][4][5] => Mux10.IN3
gprc[0][4][6] => Mux9.IN3
gprc[0][4][7] => Mux8.IN3
gprc[0][4][8] => Mux7.IN3
gprc[0][4][9] => Mux6.IN3
gprc[0][4][10] => Mux5.IN3
gprc[0][4][11] => Mux4.IN3
gprc[0][4][12] => Mux3.IN3
gprc[0][4][13] => Mux2.IN3
gprc[0][4][14] => Mux1.IN3
gprc[0][4][15] => Mux0.IN3
gprc[0][5][0] => Mux15.IN2
gprc[0][5][1] => Mux14.IN2
gprc[0][5][2] => Mux13.IN2
gprc[0][5][3] => Mux12.IN2
gprc[0][5][4] => Mux11.IN2
gprc[0][5][5] => Mux10.IN2
gprc[0][5][6] => Mux9.IN2
gprc[0][5][7] => Mux8.IN2
gprc[0][5][8] => Mux7.IN2
gprc[0][5][9] => Mux6.IN2
gprc[0][5][10] => Mux5.IN2
gprc[0][5][11] => Mux4.IN2
gprc[0][5][12] => Mux3.IN2
gprc[0][5][13] => Mux2.IN2
gprc[0][5][14] => Mux1.IN2
gprc[0][5][15] => Mux0.IN2
gprc[0][6][0] => Mux15.IN1
gprc[0][6][1] => Mux14.IN1
gprc[0][6][2] => Mux13.IN1
gprc[0][6][3] => Mux12.IN1
gprc[0][6][4] => Mux11.IN1
gprc[0][6][5] => Mux10.IN1
gprc[0][6][6] => Mux9.IN1
gprc[0][6][7] => Mux8.IN1
gprc[0][6][8] => Mux7.IN1
gprc[0][6][9] => Mux6.IN1
gprc[0][6][10] => Mux5.IN1
gprc[0][6][11] => Mux4.IN1
gprc[0][6][12] => Mux3.IN1
gprc[0][6][13] => Mux2.IN1
gprc[0][6][14] => Mux1.IN1
gprc[0][6][15] => Mux0.IN1
gprc[0][7][0] => Mux15.IN0
gprc[0][7][1] => Mux14.IN0
gprc[0][7][2] => Mux13.IN0
gprc[0][7][3] => Mux12.IN0
gprc[0][7][4] => Mux11.IN0
gprc[0][7][5] => Mux10.IN0
gprc[0][7][6] => Mux9.IN0
gprc[0][7][7] => Mux8.IN0
gprc[0][7][8] => Mux7.IN0
gprc[0][7][9] => Mux6.IN0
gprc[0][7][10] => Mux5.IN0
gprc[0][7][11] => Mux4.IN0
gprc[0][7][12] => Mux3.IN0
gprc[0][7][13] => Mux2.IN0
gprc[0][7][14] => Mux1.IN0
gprc[0][7][15] => Mux0.IN0
gprc[1][0][0] => ~NO_FANOUT~
gprc[1][0][1] => ~NO_FANOUT~
gprc[1][0][2] => ~NO_FANOUT~
gprc[1][0][3] => ~NO_FANOUT~
gprc[1][0][4] => ~NO_FANOUT~
gprc[1][0][5] => ~NO_FANOUT~
gprc[1][0][6] => ~NO_FANOUT~
gprc[1][0][7] => ~NO_FANOUT~
gprc[1][0][8] => ~NO_FANOUT~
gprc[1][0][9] => ~NO_FANOUT~
gprc[1][0][10] => ~NO_FANOUT~
gprc[1][0][11] => ~NO_FANOUT~
gprc[1][0][12] => ~NO_FANOUT~
gprc[1][0][13] => ~NO_FANOUT~
gprc[1][0][14] => ~NO_FANOUT~
gprc[1][0][15] => ~NO_FANOUT~
gprc[1][1][0] => ~NO_FANOUT~
gprc[1][1][1] => ~NO_FANOUT~
gprc[1][1][2] => ~NO_FANOUT~
gprc[1][1][3] => ~NO_FANOUT~
gprc[1][1][4] => ~NO_FANOUT~
gprc[1][1][5] => ~NO_FANOUT~
gprc[1][1][6] => ~NO_FANOUT~
gprc[1][1][7] => ~NO_FANOUT~
gprc[1][1][8] => ~NO_FANOUT~
gprc[1][1][9] => ~NO_FANOUT~
gprc[1][1][10] => ~NO_FANOUT~
gprc[1][1][11] => ~NO_FANOUT~
gprc[1][1][12] => ~NO_FANOUT~
gprc[1][1][13] => ~NO_FANOUT~
gprc[1][1][14] => ~NO_FANOUT~
gprc[1][1][15] => ~NO_FANOUT~
gprc[1][2][0] => ~NO_FANOUT~
gprc[1][2][1] => ~NO_FANOUT~
gprc[1][2][2] => ~NO_FANOUT~
gprc[1][2][3] => ~NO_FANOUT~
gprc[1][2][4] => ~NO_FANOUT~
gprc[1][2][5] => ~NO_FANOUT~
gprc[1][2][6] => ~NO_FANOUT~
gprc[1][2][7] => ~NO_FANOUT~
gprc[1][2][8] => ~NO_FANOUT~
gprc[1][2][9] => ~NO_FANOUT~
gprc[1][2][10] => ~NO_FANOUT~
gprc[1][2][11] => ~NO_FANOUT~
gprc[1][2][12] => ~NO_FANOUT~
gprc[1][2][13] => ~NO_FANOUT~
gprc[1][2][14] => ~NO_FANOUT~
gprc[1][2][15] => ~NO_FANOUT~
gprc[1][3][0] => ~NO_FANOUT~
gprc[1][3][1] => ~NO_FANOUT~
gprc[1][3][2] => ~NO_FANOUT~
gprc[1][3][3] => ~NO_FANOUT~
gprc[1][3][4] => ~NO_FANOUT~
gprc[1][3][5] => ~NO_FANOUT~
gprc[1][3][6] => ~NO_FANOUT~
gprc[1][3][7] => ~NO_FANOUT~
gprc[1][3][8] => ~NO_FANOUT~
gprc[1][3][9] => ~NO_FANOUT~
gprc[1][3][10] => ~NO_FANOUT~
gprc[1][3][11] => ~NO_FANOUT~
gprc[1][3][12] => ~NO_FANOUT~
gprc[1][3][13] => ~NO_FANOUT~
gprc[1][3][14] => ~NO_FANOUT~
gprc[1][3][15] => ~NO_FANOUT~
gprc[1][4][0] => ~NO_FANOUT~
gprc[1][4][1] => ~NO_FANOUT~
gprc[1][4][2] => ~NO_FANOUT~
gprc[1][4][3] => ~NO_FANOUT~
gprc[1][4][4] => ~NO_FANOUT~
gprc[1][4][5] => ~NO_FANOUT~
gprc[1][4][6] => ~NO_FANOUT~
gprc[1][4][7] => ~NO_FANOUT~
gprc[1][4][8] => ~NO_FANOUT~
gprc[1][4][9] => ~NO_FANOUT~
gprc[1][4][10] => ~NO_FANOUT~
gprc[1][4][11] => ~NO_FANOUT~
gprc[1][4][12] => ~NO_FANOUT~
gprc[1][4][13] => ~NO_FANOUT~
gprc[1][4][14] => ~NO_FANOUT~
gprc[1][4][15] => ~NO_FANOUT~
gprc[1][5][0] => ~NO_FANOUT~
gprc[1][5][1] => ~NO_FANOUT~
gprc[1][5][2] => ~NO_FANOUT~
gprc[1][5][3] => ~NO_FANOUT~
gprc[1][5][4] => ~NO_FANOUT~
gprc[1][5][5] => ~NO_FANOUT~
gprc[1][5][6] => ~NO_FANOUT~
gprc[1][5][7] => ~NO_FANOUT~
gprc[1][5][8] => ~NO_FANOUT~
gprc[1][5][9] => ~NO_FANOUT~
gprc[1][5][10] => ~NO_FANOUT~
gprc[1][5][11] => ~NO_FANOUT~
gprc[1][5][12] => ~NO_FANOUT~
gprc[1][5][13] => ~NO_FANOUT~
gprc[1][5][14] => ~NO_FANOUT~
gprc[1][5][15] => ~NO_FANOUT~
gprc[1][6][0] => ~NO_FANOUT~
gprc[1][6][1] => ~NO_FANOUT~
gprc[1][6][2] => ~NO_FANOUT~
gprc[1][6][3] => ~NO_FANOUT~
gprc[1][6][4] => ~NO_FANOUT~
gprc[1][6][5] => ~NO_FANOUT~
gprc[1][6][6] => ~NO_FANOUT~
gprc[1][6][7] => ~NO_FANOUT~
gprc[1][6][8] => ~NO_FANOUT~
gprc[1][6][9] => ~NO_FANOUT~
gprc[1][6][10] => ~NO_FANOUT~
gprc[1][6][11] => ~NO_FANOUT~
gprc[1][6][12] => ~NO_FANOUT~
gprc[1][6][13] => ~NO_FANOUT~
gprc[1][6][14] => ~NO_FANOUT~
gprc[1][6][15] => ~NO_FANOUT~
gprc[1][7][0] => ~NO_FANOUT~
gprc[1][7][1] => ~NO_FANOUT~
gprc[1][7][2] => ~NO_FANOUT~
gprc[1][7][3] => ~NO_FANOUT~
gprc[1][7][4] => ~NO_FANOUT~
gprc[1][7][5] => ~NO_FANOUT~
gprc[1][7][6] => ~NO_FANOUT~
gprc[1][7][7] => ~NO_FANOUT~
gprc[1][7][8] => ~NO_FANOUT~
gprc[1][7][9] => ~NO_FANOUT~
gprc[1][7][10] => ~NO_FANOUT~
gprc[1][7][11] => ~NO_FANOUT~
gprc[1][7][12] => ~NO_FANOUT~
gprc[1][7][13] => ~NO_FANOUT~
gprc[1][7][14] => ~NO_FANOUT~
gprc[1][7][15] => ~NO_FANOUT~
dst_i[0][0] => Mux0.IN10
dst_i[0][0] => Mux1.IN10
dst_i[0][0] => Mux2.IN10
dst_i[0][0] => Mux3.IN10
dst_i[0][0] => Mux4.IN10
dst_i[0][0] => Mux5.IN10
dst_i[0][0] => Mux6.IN10
dst_i[0][0] => Mux7.IN10
dst_i[0][0] => Mux8.IN10
dst_i[0][0] => Mux9.IN10
dst_i[0][0] => Mux10.IN10
dst_i[0][0] => Mux11.IN10
dst_i[0][0] => Mux12.IN10
dst_i[0][0] => Mux13.IN10
dst_i[0][0] => Mux14.IN10
dst_i[0][0] => Mux15.IN10
dst_i[0][1] => Mux0.IN9
dst_i[0][1] => Mux1.IN9
dst_i[0][1] => Mux2.IN9
dst_i[0][1] => Mux3.IN9
dst_i[0][1] => Mux4.IN9
dst_i[0][1] => Mux5.IN9
dst_i[0][1] => Mux6.IN9
dst_i[0][1] => Mux7.IN9
dst_i[0][1] => Mux8.IN9
dst_i[0][1] => Mux9.IN9
dst_i[0][1] => Mux10.IN9
dst_i[0][1] => Mux11.IN9
dst_i[0][1] => Mux12.IN9
dst_i[0][1] => Mux13.IN9
dst_i[0][1] => Mux14.IN9
dst_i[0][1] => Mux15.IN9
dst_i[0][2] => Mux0.IN8
dst_i[0][2] => Mux1.IN8
dst_i[0][2] => Mux2.IN8
dst_i[0][2] => Mux3.IN8
dst_i[0][2] => Mux4.IN8
dst_i[0][2] => Mux5.IN8
dst_i[0][2] => Mux6.IN8
dst_i[0][2] => Mux7.IN8
dst_i[0][2] => Mux8.IN8
dst_i[0][2] => Mux9.IN8
dst_i[0][2] => Mux10.IN8
dst_i[0][2] => Mux11.IN8
dst_i[0][2] => Mux12.IN8
dst_i[0][2] => Mux13.IN8
dst_i[0][2] => Mux14.IN8
dst_i[0][2] => Mux15.IN8
dst_i[1][0] => ~NO_FANOUT~
dst_i[1][1] => ~NO_FANOUT~
dst_i[1][2] => ~NO_FANOUT~
dst_i[2][0] => ~NO_FANOUT~
dst_i[2][1] => ~NO_FANOUT~
dst_i[2][2] => ~NO_FANOUT~
b_i[0] => result.DATAB
b_i[0] => result.DATAB
b_i[0] => result.DATAB
b_i[0] => result.DATAB
b_i[1] => result.DATAB
b_i[1] => result.DATAB
b_i[1] => result.DATAB
b_i[1] => result.DATAB
b_i[2] => result.DATAB
b_i[2] => result.DATAB
b_i[2] => result.DATAB
b_i[2] => result.DATAB
b_i[3] => result.DATAB
b_i[3] => result.DATAB
b_i[3] => result.DATAB
b_i[3] => result.DATAB
b_i[4] => result.DATAB
b_i[4] => result.DATAB
b_i[4] => result.DATAB
b_i[4] => result.DATAB
b_i[5] => result.DATAB
b_i[5] => result.DATAB
b_i[5] => result.DATAB
b_i[5] => result.DATAB
b_i[6] => result.DATAB
b_i[6] => result.DATAB
b_i[6] => result.DATAB
b_i[6] => result.DATAB
b_i[7] => result.DATAB
b_i[7] => result.DATAB
b_i[7] => result.DATAB
b_i[7] => result.DATAB
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE


|XM23|update_psw:update_psw_inst
a[0] => psw_out.DATAB
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ~NO_FANOUT~
a[4] => ~NO_FANOUT~
a[5] => ~NO_FANOUT~
a[6] => ~NO_FANOUT~
a[7] => ~NO_FANOUT~
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => Decoder2.IN0
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Decoder3.IN0
b[15] => Add0.IN17
result[0] => WideOr3.IN0
result[1] => WideOr3.IN1
result[2] => WideOr3.IN2
result[3] => WideOr3.IN3
result[4] => WideOr3.IN4
result[5] => WideOr3.IN5
result[6] => WideOr3.IN6
result[7] => WideOr3.IN7
result[8] => WideOr3.IN8
result[9] => WideOr3.IN9
result[10] => WideOr3.IN10
result[11] => WideOr3.IN11
result[12] => WideOr3.IN12
result[13] => WideOr3.IN13
result[14] => WideOr3.IN14
result[15] => Decoder1.IN0
result[15] => WideOr3.IN15
result[15] => psw_out.DATAB
result[15] => psw_out.DATAB
enable_psw_msk => psw_msk.DATAB
enable_psw_msk => psw_msk.DATAB
enable_psw_msk => psw_msk.DATAB
enable_psw_msk => psw_msk.DATAB
enable_psw_msk => psw_msk.DATAB
enable_psw_msk => psw_msk.DATAB
enable_psw_msk => psw_msk.DATAB
enable_psw_msk => psw_msk.DATAB
enable[0] => ~NO_FANOUT~
enable[1] => ~NO_FANOUT~
enable[2] => ~NO_FANOUT~
enable[3] => ~NO_FANOUT~
enable[4] => ~NO_FANOUT~
enable[5] => ~NO_FANOUT~
enable[6] => ~NO_FANOUT~
enable[7] => ~NO_FANOUT~
enable[8] => ~NO_FANOUT~
enable[9] => WideOr1.IN0
enable[10] => WideOr1.IN1
enable[11] => WideOr0.IN0
enable[12] => WideOr0.IN1
enable[13] => always0.IN1
enable[14] => always0.IN1
enable[15] => WideOr2.IN0
enable[16] => WideOr2.IN1
enable[17] => WideOr2.IN2
enable[18] => WideOr2.IN3
enable[19] => WideOr2.IN4
enable[20] => WideOr2.IN5
enable[21] => ~NO_FANOUT~
enable[22] => ~NO_FANOUT~
enable[23] => WideOr4.IN0
enable[24] => WideOr4.IN1
enable[25] => ~NO_FANOUT~
enable[26] => ~NO_FANOUT~
enable[27] => ~NO_FANOUT~
enable[28] => ~NO_FANOUT~
enable[29] => ~NO_FANOUT~
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_msk.OUTPUTSELECT
enable[30] => psw_out.DATAA
enable[30] => psw_out.DATAA
enable[31] => ~NO_FANOUT~
enable[32] => ~NO_FANOUT~
enable[33] => ~NO_FANOUT~
enable[34] => ~NO_FANOUT~
enable[35] => ~NO_FANOUT~
enable[36] => ~NO_FANOUT~
enable[37] => ~NO_FANOUT~
enable[38] => ~NO_FANOUT~
enable[39] => ~NO_FANOUT~
enable[40] => ~NO_FANOUT~
SLP_i => psw_msk.DATAB
SLP_i => psw_msk.DATAB
N_i => psw_msk.DATAB
N_i => psw_msk.DATAB
Z_i => psw_msk.DATAB
Z_i => psw_msk.DATAB
C_i => psw_msk.DATAB
C_i => psw_msk.DATAB
V_i => psw_msk.DATAB
V_i => psw_msk.DATAB
psw_out[0] <= psw_out.DB_MAX_OUTPUT_PORT_TYPE
psw_out[1] <= psw_out.DB_MAX_OUTPUT_PORT_TYPE
psw_out[2] <= psw_out.DB_MAX_OUTPUT_PORT_TYPE
psw_out[3] <= psw_out.DB_MAX_OUTPUT_PORT_TYPE
psw_out[4] <= psw_out.DB_MAX_OUTPUT_PORT_TYPE
psw_out[5] <= <GND>
psw_out[6] <= <GND>
psw_out[7] <= <GND>
psw_out[8] <= <GND>
psw_out[9] <= <GND>
psw_out[10] <= <GND>
psw_out[11] <= <GND>
psw_out[12] <= <GND>
psw_out[13] <= <GND>
psw_out[14] <= <GND>
psw_out[15] <= <GND>
psw_msk[0] <= psw_msk.DB_MAX_OUTPUT_PORT_TYPE
psw_msk[1] <= psw_msk.DB_MAX_OUTPUT_PORT_TYPE
psw_msk[2] <= psw_msk.DB_MAX_OUTPUT_PORT_TYPE
psw_msk[3] <= psw_msk.DB_MAX_OUTPUT_PORT_TYPE
psw_msk[4] <= psw_msk.DB_MAX_OUTPUT_PORT_TYPE
psw_msk[5] <= <GND>
psw_msk[6] <= <GND>
psw_msk[7] <= <GND>
psw_msk[8] <= <GND>
psw_msk[9] <= <GND>
psw_msk[10] <= <GND>
psw_msk[11] <= <GND>
psw_msk[12] <= <GND>
psw_msk[13] <= <GND>
psw_msk[14] <= <GND>
psw_msk[15] <= <GND>


|XM23|system_view:system_view_inst
clk => clk.IN1
gprc[0][0][0] => data[48].IN1
gprc[0][0][1] => data[49].IN1
gprc[0][0][2] => data[50].IN1
gprc[0][0][3] => data[51].IN1
gprc[0][0][4] => data[52].IN1
gprc[0][0][5] => data[53].IN1
gprc[0][0][6] => data[54].IN1
gprc[0][0][7] => data[55].IN1
gprc[0][0][8] => data[56].IN1
gprc[0][0][9] => data[57].IN1
gprc[0][0][10] => data[58].IN1
gprc[0][0][11] => data[59].IN1
gprc[0][0][12] => data[60].IN1
gprc[0][0][13] => data[61].IN1
gprc[0][0][14] => data[62].IN1
gprc[0][0][15] => data[63].IN1
gprc[0][1][0] => data[64].IN1
gprc[0][1][1] => data[65].IN1
gprc[0][1][2] => data[66].IN1
gprc[0][1][3] => data[67].IN1
gprc[0][1][4] => data[68].IN1
gprc[0][1][5] => data[69].IN1
gprc[0][1][6] => data[70].IN1
gprc[0][1][7] => data[71].IN1
gprc[0][1][8] => data[72].IN1
gprc[0][1][9] => data[73].IN1
gprc[0][1][10] => data[74].IN1
gprc[0][1][11] => data[75].IN1
gprc[0][1][12] => data[76].IN1
gprc[0][1][13] => data[77].IN1
gprc[0][1][14] => data[78].IN1
gprc[0][1][15] => data[79].IN1
gprc[0][2][0] => data[80].IN1
gprc[0][2][1] => data[81].IN1
gprc[0][2][2] => data[82].IN1
gprc[0][2][3] => data[83].IN1
gprc[0][2][4] => data[84].IN1
gprc[0][2][5] => data[85].IN1
gprc[0][2][6] => data[86].IN1
gprc[0][2][7] => data[87].IN1
gprc[0][2][8] => data[88].IN1
gprc[0][2][9] => data[89].IN1
gprc[0][2][10] => data[90].IN1
gprc[0][2][11] => data[91].IN1
gprc[0][2][12] => data[92].IN1
gprc[0][2][13] => data[93].IN1
gprc[0][2][14] => data[94].IN1
gprc[0][2][15] => data[95].IN1
gprc[0][3][0] => data[96].IN1
gprc[0][3][1] => data[97].IN1
gprc[0][3][2] => data[98].IN1
gprc[0][3][3] => data[99].IN1
gprc[0][3][4] => data[100].IN1
gprc[0][3][5] => data[101].IN1
gprc[0][3][6] => data[102].IN1
gprc[0][3][7] => data[103].IN1
gprc[0][3][8] => data[104].IN1
gprc[0][3][9] => data[105].IN1
gprc[0][3][10] => data[106].IN1
gprc[0][3][11] => data[107].IN1
gprc[0][3][12] => data[108].IN1
gprc[0][3][13] => data[109].IN1
gprc[0][3][14] => data[110].IN1
gprc[0][3][15] => data[111].IN1
gprc[0][4][0] => data[112].IN1
gprc[0][4][1] => data[113].IN1
gprc[0][4][2] => data[114].IN1
gprc[0][4][3] => data[115].IN1
gprc[0][4][4] => data[116].IN1
gprc[0][4][5] => data[117].IN1
gprc[0][4][6] => data[118].IN1
gprc[0][4][7] => data[119].IN1
gprc[0][4][8] => data[120].IN1
gprc[0][4][9] => data[121].IN1
gprc[0][4][10] => data[122].IN1
gprc[0][4][11] => data[123].IN1
gprc[0][4][12] => data[124].IN1
gprc[0][4][13] => data[125].IN1
gprc[0][4][14] => data[126].IN1
gprc[0][4][15] => data[127].IN1
gprc[0][5][0] => data[128].IN1
gprc[0][5][1] => data[129].IN1
gprc[0][5][2] => data[130].IN1
gprc[0][5][3] => data[131].IN1
gprc[0][5][4] => data[132].IN1
gprc[0][5][5] => data[133].IN1
gprc[0][5][6] => data[134].IN1
gprc[0][5][7] => data[135].IN1
gprc[0][5][8] => data[136].IN1
gprc[0][5][9] => data[137].IN1
gprc[0][5][10] => data[138].IN1
gprc[0][5][11] => data[139].IN1
gprc[0][5][12] => data[140].IN1
gprc[0][5][13] => data[141].IN1
gprc[0][5][14] => data[142].IN1
gprc[0][5][15] => data[143].IN1
gprc[0][6][0] => data[144].IN1
gprc[0][6][1] => data[145].IN1
gprc[0][6][2] => data[146].IN1
gprc[0][6][3] => data[147].IN1
gprc[0][6][4] => data[148].IN1
gprc[0][6][5] => data[149].IN1
gprc[0][6][6] => data[150].IN1
gprc[0][6][7] => data[151].IN1
gprc[0][6][8] => data[152].IN1
gprc[0][6][9] => data[153].IN1
gprc[0][6][10] => data[154].IN1
gprc[0][6][11] => data[155].IN1
gprc[0][6][12] => data[156].IN1
gprc[0][6][13] => data[157].IN1
gprc[0][6][14] => data[158].IN1
gprc[0][6][15] => data[159].IN1
gprc[0][7][0] => data[160].IN1
gprc[0][7][1] => data[161].IN1
gprc[0][7][2] => data[162].IN1
gprc[0][7][3] => data[163].IN1
gprc[0][7][4] => data[164].IN1
gprc[0][7][5] => data[165].IN1
gprc[0][7][6] => data[166].IN1
gprc[0][7][7] => data[167].IN1
gprc[0][7][8] => data[168].IN1
gprc[0][7][9] => data[169].IN1
gprc[0][7][10] => data[170].IN1
gprc[0][7][11] => data[171].IN1
gprc[0][7][12] => data[172].IN1
gprc[0][7][13] => data[173].IN1
gprc[0][7][14] => data[174].IN1
gprc[0][7][15] => data[175].IN1
gprc[1][0][0] => ~NO_FANOUT~
gprc[1][0][1] => ~NO_FANOUT~
gprc[1][0][2] => ~NO_FANOUT~
gprc[1][0][3] => ~NO_FANOUT~
gprc[1][0][4] => ~NO_FANOUT~
gprc[1][0][5] => ~NO_FANOUT~
gprc[1][0][6] => ~NO_FANOUT~
gprc[1][0][7] => ~NO_FANOUT~
gprc[1][0][8] => ~NO_FANOUT~
gprc[1][0][9] => ~NO_FANOUT~
gprc[1][0][10] => ~NO_FANOUT~
gprc[1][0][11] => ~NO_FANOUT~
gprc[1][0][12] => ~NO_FANOUT~
gprc[1][0][13] => ~NO_FANOUT~
gprc[1][0][14] => ~NO_FANOUT~
gprc[1][0][15] => ~NO_FANOUT~
gprc[1][1][0] => ~NO_FANOUT~
gprc[1][1][1] => ~NO_FANOUT~
gprc[1][1][2] => ~NO_FANOUT~
gprc[1][1][3] => ~NO_FANOUT~
gprc[1][1][4] => ~NO_FANOUT~
gprc[1][1][5] => ~NO_FANOUT~
gprc[1][1][6] => ~NO_FANOUT~
gprc[1][1][7] => ~NO_FANOUT~
gprc[1][1][8] => ~NO_FANOUT~
gprc[1][1][9] => ~NO_FANOUT~
gprc[1][1][10] => ~NO_FANOUT~
gprc[1][1][11] => ~NO_FANOUT~
gprc[1][1][12] => ~NO_FANOUT~
gprc[1][1][13] => ~NO_FANOUT~
gprc[1][1][14] => ~NO_FANOUT~
gprc[1][1][15] => ~NO_FANOUT~
gprc[1][2][0] => ~NO_FANOUT~
gprc[1][2][1] => ~NO_FANOUT~
gprc[1][2][2] => ~NO_FANOUT~
gprc[1][2][3] => ~NO_FANOUT~
gprc[1][2][4] => ~NO_FANOUT~
gprc[1][2][5] => ~NO_FANOUT~
gprc[1][2][6] => ~NO_FANOUT~
gprc[1][2][7] => ~NO_FANOUT~
gprc[1][2][8] => ~NO_FANOUT~
gprc[1][2][9] => ~NO_FANOUT~
gprc[1][2][10] => ~NO_FANOUT~
gprc[1][2][11] => ~NO_FANOUT~
gprc[1][2][12] => ~NO_FANOUT~
gprc[1][2][13] => ~NO_FANOUT~
gprc[1][2][14] => ~NO_FANOUT~
gprc[1][2][15] => ~NO_FANOUT~
gprc[1][3][0] => ~NO_FANOUT~
gprc[1][3][1] => ~NO_FANOUT~
gprc[1][3][2] => ~NO_FANOUT~
gprc[1][3][3] => ~NO_FANOUT~
gprc[1][3][4] => ~NO_FANOUT~
gprc[1][3][5] => ~NO_FANOUT~
gprc[1][3][6] => ~NO_FANOUT~
gprc[1][3][7] => ~NO_FANOUT~
gprc[1][3][8] => ~NO_FANOUT~
gprc[1][3][9] => ~NO_FANOUT~
gprc[1][3][10] => ~NO_FANOUT~
gprc[1][3][11] => ~NO_FANOUT~
gprc[1][3][12] => ~NO_FANOUT~
gprc[1][3][13] => ~NO_FANOUT~
gprc[1][3][14] => ~NO_FANOUT~
gprc[1][3][15] => ~NO_FANOUT~
gprc[1][4][0] => ~NO_FANOUT~
gprc[1][4][1] => ~NO_FANOUT~
gprc[1][4][2] => ~NO_FANOUT~
gprc[1][4][3] => ~NO_FANOUT~
gprc[1][4][4] => ~NO_FANOUT~
gprc[1][4][5] => ~NO_FANOUT~
gprc[1][4][6] => ~NO_FANOUT~
gprc[1][4][7] => ~NO_FANOUT~
gprc[1][4][8] => ~NO_FANOUT~
gprc[1][4][9] => ~NO_FANOUT~
gprc[1][4][10] => ~NO_FANOUT~
gprc[1][4][11] => ~NO_FANOUT~
gprc[1][4][12] => ~NO_FANOUT~
gprc[1][4][13] => ~NO_FANOUT~
gprc[1][4][14] => ~NO_FANOUT~
gprc[1][4][15] => ~NO_FANOUT~
gprc[1][5][0] => ~NO_FANOUT~
gprc[1][5][1] => ~NO_FANOUT~
gprc[1][5][2] => ~NO_FANOUT~
gprc[1][5][3] => ~NO_FANOUT~
gprc[1][5][4] => ~NO_FANOUT~
gprc[1][5][5] => ~NO_FANOUT~
gprc[1][5][6] => ~NO_FANOUT~
gprc[1][5][7] => ~NO_FANOUT~
gprc[1][5][8] => ~NO_FANOUT~
gprc[1][5][9] => ~NO_FANOUT~
gprc[1][5][10] => ~NO_FANOUT~
gprc[1][5][11] => ~NO_FANOUT~
gprc[1][5][12] => ~NO_FANOUT~
gprc[1][5][13] => ~NO_FANOUT~
gprc[1][5][14] => ~NO_FANOUT~
gprc[1][5][15] => ~NO_FANOUT~
gprc[1][6][0] => ~NO_FANOUT~
gprc[1][6][1] => ~NO_FANOUT~
gprc[1][6][2] => ~NO_FANOUT~
gprc[1][6][3] => ~NO_FANOUT~
gprc[1][6][4] => ~NO_FANOUT~
gprc[1][6][5] => ~NO_FANOUT~
gprc[1][6][6] => ~NO_FANOUT~
gprc[1][6][7] => ~NO_FANOUT~
gprc[1][6][8] => ~NO_FANOUT~
gprc[1][6][9] => ~NO_FANOUT~
gprc[1][6][10] => ~NO_FANOUT~
gprc[1][6][11] => ~NO_FANOUT~
gprc[1][6][12] => ~NO_FANOUT~
gprc[1][6][13] => ~NO_FANOUT~
gprc[1][6][14] => ~NO_FANOUT~
gprc[1][6][15] => ~NO_FANOUT~
gprc[1][7][0] => ~NO_FANOUT~
gprc[1][7][1] => ~NO_FANOUT~
gprc[1][7][2] => ~NO_FANOUT~
gprc[1][7][3] => ~NO_FANOUT~
gprc[1][7][4] => ~NO_FANOUT~
gprc[1][7][5] => ~NO_FANOUT~
gprc[1][7][6] => ~NO_FANOUT~
gprc[1][7][7] => ~NO_FANOUT~
gprc[1][7][8] => ~NO_FANOUT~
gprc[1][7][9] => ~NO_FANOUT~
gprc[1][7][10] => ~NO_FANOUT~
gprc[1][7][11] => ~NO_FANOUT~
gprc[1][7][12] => ~NO_FANOUT~
gprc[1][7][13] => ~NO_FANOUT~
gprc[1][7][14] => ~NO_FANOUT~
gprc[1][7][15] => ~NO_FANOUT~
psw[0] => data[32].IN1
psw[1] => data[33].IN1
psw[2] => data[34].IN1
psw[3] => data[35].IN1
psw[4] => data[36].IN1
psw[5] => data[37].IN1
psw[6] => data[38].IN1
psw[7] => data[39].IN1
psw[8] => data[40].IN1
psw[9] => data[41].IN1
psw[10] => data[42].IN1
psw[11] => data[43].IN1
psw[12] => data[44].IN1
psw[13] => data[45].IN1
psw[14] => data[46].IN1
psw[15] => data[47].IN1
pc[0] => data[16].IN1
pc[1] => data[17].IN1
pc[2] => data[18].IN1
pc[3] => data[19].IN1
pc[4] => data[20].IN1
pc[5] => data[21].IN1
pc[6] => data[22].IN1
pc[7] => data[23].IN1
pc[8] => data[24].IN1
pc[9] => data[25].IN1
pc[10] => data[26].IN1
pc[11] => data[27].IN1
pc[12] => data[28].IN1
pc[13] => data[29].IN1
pc[14] => data[30].IN1
pc[15] => data[31].IN1
inst[0] => data[0].IN1
inst[1] => data[1].IN1
inst[2] => data[2].IN1
inst[3] => data[3].IN1
inst[4] => data[4].IN1
inst[5] => data[5].IN1
inst[6] => data[6].IN1
inst[7] => data[7].IN1
inst[8] => data[8].IN1
inst[9] => data[9].IN1
inst[10] => data[10].IN1
inst[11] => data[11].IN1
inst[12] => data[12].IN1
inst[13] => data[13].IN1
inst[14] => data[14].IN1
inst[15] => data[15].IN1


|XM23|system_view:system_view_inst|reg_view:regview
address[0] => address[0].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
data[88] => data[88].IN1
data[89] => data[89].IN1
data[90] => data[90].IN1
data[91] => data[91].IN1
data[92] => data[92].IN1
data[93] => data[93].IN1
data[94] => data[94].IN1
data[95] => data[95].IN1
data[96] => data[96].IN1
data[97] => data[97].IN1
data[98] => data[98].IN1
data[99] => data[99].IN1
data[100] => data[100].IN1
data[101] => data[101].IN1
data[102] => data[102].IN1
data[103] => data[103].IN1
data[104] => data[104].IN1
data[105] => data[105].IN1
data[106] => data[106].IN1
data[107] => data[107].IN1
data[108] => data[108].IN1
data[109] => data[109].IN1
data[110] => data[110].IN1
data[111] => data[111].IN1
data[112] => data[112].IN1
data[113] => data[113].IN1
data[114] => data[114].IN1
data[115] => data[115].IN1
data[116] => data[116].IN1
data[117] => data[117].IN1
data[118] => data[118].IN1
data[119] => data[119].IN1
data[120] => data[120].IN1
data[121] => data[121].IN1
data[122] => data[122].IN1
data[123] => data[123].IN1
data[124] => data[124].IN1
data[125] => data[125].IN1
data[126] => data[126].IN1
data[127] => data[127].IN1
data[128] => data[128].IN1
data[129] => data[129].IN1
data[130] => data[130].IN1
data[131] => data[131].IN1
data[132] => data[132].IN1
data[133] => data[133].IN1
data[134] => data[134].IN1
data[135] => data[135].IN1
data[136] => data[136].IN1
data[137] => data[137].IN1
data[138] => data[138].IN1
data[139] => data[139].IN1
data[140] => data[140].IN1
data[141] => data[141].IN1
data[142] => data[142].IN1
data[143] => data[143].IN1
data[144] => data[144].IN1
data[145] => data[145].IN1
data[146] => data[146].IN1
data[147] => data[147].IN1
data[148] => data[148].IN1
data[149] => data[149].IN1
data[150] => data[150].IN1
data[151] => data[151].IN1
data[152] => data[152].IN1
data[153] => data[153].IN1
data[154] => data[154].IN1
data[155] => data[155].IN1
data[156] => data[156].IN1
data[157] => data[157].IN1
data[158] => data[158].IN1
data[159] => data[159].IN1
data[160] => data[160].IN1
data[161] => data[161].IN1
data[162] => data[162].IN1
data[163] => data[163].IN1
data[164] => data[164].IN1
data[165] => data[165].IN1
data[166] => data[166].IN1
data[167] => data[167].IN1
data[168] => data[168].IN1
data[169] => data[169].IN1
data[170] => data[170].IN1
data[171] => data[171].IN1
data[172] => data[172].IN1
data[173] => data[173].IN1
data[174] => data[174].IN1
data[175] => data[175].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a
q[128] <= altsyncram:altsyncram_component.q_a
q[129] <= altsyncram:altsyncram_component.q_a
q[130] <= altsyncram:altsyncram_component.q_a
q[131] <= altsyncram:altsyncram_component.q_a
q[132] <= altsyncram:altsyncram_component.q_a
q[133] <= altsyncram:altsyncram_component.q_a
q[134] <= altsyncram:altsyncram_component.q_a
q[135] <= altsyncram:altsyncram_component.q_a
q[136] <= altsyncram:altsyncram_component.q_a
q[137] <= altsyncram:altsyncram_component.q_a
q[138] <= altsyncram:altsyncram_component.q_a
q[139] <= altsyncram:altsyncram_component.q_a
q[140] <= altsyncram:altsyncram_component.q_a
q[141] <= altsyncram:altsyncram_component.q_a
q[142] <= altsyncram:altsyncram_component.q_a
q[143] <= altsyncram:altsyncram_component.q_a
q[144] <= altsyncram:altsyncram_component.q_a
q[145] <= altsyncram:altsyncram_component.q_a
q[146] <= altsyncram:altsyncram_component.q_a
q[147] <= altsyncram:altsyncram_component.q_a
q[148] <= altsyncram:altsyncram_component.q_a
q[149] <= altsyncram:altsyncram_component.q_a
q[150] <= altsyncram:altsyncram_component.q_a
q[151] <= altsyncram:altsyncram_component.q_a
q[152] <= altsyncram:altsyncram_component.q_a
q[153] <= altsyncram:altsyncram_component.q_a
q[154] <= altsyncram:altsyncram_component.q_a
q[155] <= altsyncram:altsyncram_component.q_a
q[156] <= altsyncram:altsyncram_component.q_a
q[157] <= altsyncram:altsyncram_component.q_a
q[158] <= altsyncram:altsyncram_component.q_a
q[159] <= altsyncram:altsyncram_component.q_a
q[160] <= altsyncram:altsyncram_component.q_a
q[161] <= altsyncram:altsyncram_component.q_a
q[162] <= altsyncram:altsyncram_component.q_a
q[163] <= altsyncram:altsyncram_component.q_a
q[164] <= altsyncram:altsyncram_component.q_a
q[165] <= altsyncram:altsyncram_component.q_a
q[166] <= altsyncram:altsyncram_component.q_a
q[167] <= altsyncram:altsyncram_component.q_a
q[168] <= altsyncram:altsyncram_component.q_a
q[169] <= altsyncram:altsyncram_component.q_a
q[170] <= altsyncram:altsyncram_component.q_a
q[171] <= altsyncram:altsyncram_component.q_a
q[172] <= altsyncram:altsyncram_component.q_a
q[173] <= altsyncram:altsyncram_component.q_a
q[174] <= altsyncram:altsyncram_component.q_a
q[175] <= altsyncram:altsyncram_component.q_a


|XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component
wren_a => altsyncram_ujk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujk1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujk1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujk1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujk1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujk1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujk1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujk1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujk1:auto_generated.data_a[7]
data_a[8] => altsyncram_ujk1:auto_generated.data_a[8]
data_a[9] => altsyncram_ujk1:auto_generated.data_a[9]
data_a[10] => altsyncram_ujk1:auto_generated.data_a[10]
data_a[11] => altsyncram_ujk1:auto_generated.data_a[11]
data_a[12] => altsyncram_ujk1:auto_generated.data_a[12]
data_a[13] => altsyncram_ujk1:auto_generated.data_a[13]
data_a[14] => altsyncram_ujk1:auto_generated.data_a[14]
data_a[15] => altsyncram_ujk1:auto_generated.data_a[15]
data_a[16] => altsyncram_ujk1:auto_generated.data_a[16]
data_a[17] => altsyncram_ujk1:auto_generated.data_a[17]
data_a[18] => altsyncram_ujk1:auto_generated.data_a[18]
data_a[19] => altsyncram_ujk1:auto_generated.data_a[19]
data_a[20] => altsyncram_ujk1:auto_generated.data_a[20]
data_a[21] => altsyncram_ujk1:auto_generated.data_a[21]
data_a[22] => altsyncram_ujk1:auto_generated.data_a[22]
data_a[23] => altsyncram_ujk1:auto_generated.data_a[23]
data_a[24] => altsyncram_ujk1:auto_generated.data_a[24]
data_a[25] => altsyncram_ujk1:auto_generated.data_a[25]
data_a[26] => altsyncram_ujk1:auto_generated.data_a[26]
data_a[27] => altsyncram_ujk1:auto_generated.data_a[27]
data_a[28] => altsyncram_ujk1:auto_generated.data_a[28]
data_a[29] => altsyncram_ujk1:auto_generated.data_a[29]
data_a[30] => altsyncram_ujk1:auto_generated.data_a[30]
data_a[31] => altsyncram_ujk1:auto_generated.data_a[31]
data_a[32] => altsyncram_ujk1:auto_generated.data_a[32]
data_a[33] => altsyncram_ujk1:auto_generated.data_a[33]
data_a[34] => altsyncram_ujk1:auto_generated.data_a[34]
data_a[35] => altsyncram_ujk1:auto_generated.data_a[35]
data_a[36] => altsyncram_ujk1:auto_generated.data_a[36]
data_a[37] => altsyncram_ujk1:auto_generated.data_a[37]
data_a[38] => altsyncram_ujk1:auto_generated.data_a[38]
data_a[39] => altsyncram_ujk1:auto_generated.data_a[39]
data_a[40] => altsyncram_ujk1:auto_generated.data_a[40]
data_a[41] => altsyncram_ujk1:auto_generated.data_a[41]
data_a[42] => altsyncram_ujk1:auto_generated.data_a[42]
data_a[43] => altsyncram_ujk1:auto_generated.data_a[43]
data_a[44] => altsyncram_ujk1:auto_generated.data_a[44]
data_a[45] => altsyncram_ujk1:auto_generated.data_a[45]
data_a[46] => altsyncram_ujk1:auto_generated.data_a[46]
data_a[47] => altsyncram_ujk1:auto_generated.data_a[47]
data_a[48] => altsyncram_ujk1:auto_generated.data_a[48]
data_a[49] => altsyncram_ujk1:auto_generated.data_a[49]
data_a[50] => altsyncram_ujk1:auto_generated.data_a[50]
data_a[51] => altsyncram_ujk1:auto_generated.data_a[51]
data_a[52] => altsyncram_ujk1:auto_generated.data_a[52]
data_a[53] => altsyncram_ujk1:auto_generated.data_a[53]
data_a[54] => altsyncram_ujk1:auto_generated.data_a[54]
data_a[55] => altsyncram_ujk1:auto_generated.data_a[55]
data_a[56] => altsyncram_ujk1:auto_generated.data_a[56]
data_a[57] => altsyncram_ujk1:auto_generated.data_a[57]
data_a[58] => altsyncram_ujk1:auto_generated.data_a[58]
data_a[59] => altsyncram_ujk1:auto_generated.data_a[59]
data_a[60] => altsyncram_ujk1:auto_generated.data_a[60]
data_a[61] => altsyncram_ujk1:auto_generated.data_a[61]
data_a[62] => altsyncram_ujk1:auto_generated.data_a[62]
data_a[63] => altsyncram_ujk1:auto_generated.data_a[63]
data_a[64] => altsyncram_ujk1:auto_generated.data_a[64]
data_a[65] => altsyncram_ujk1:auto_generated.data_a[65]
data_a[66] => altsyncram_ujk1:auto_generated.data_a[66]
data_a[67] => altsyncram_ujk1:auto_generated.data_a[67]
data_a[68] => altsyncram_ujk1:auto_generated.data_a[68]
data_a[69] => altsyncram_ujk1:auto_generated.data_a[69]
data_a[70] => altsyncram_ujk1:auto_generated.data_a[70]
data_a[71] => altsyncram_ujk1:auto_generated.data_a[71]
data_a[72] => altsyncram_ujk1:auto_generated.data_a[72]
data_a[73] => altsyncram_ujk1:auto_generated.data_a[73]
data_a[74] => altsyncram_ujk1:auto_generated.data_a[74]
data_a[75] => altsyncram_ujk1:auto_generated.data_a[75]
data_a[76] => altsyncram_ujk1:auto_generated.data_a[76]
data_a[77] => altsyncram_ujk1:auto_generated.data_a[77]
data_a[78] => altsyncram_ujk1:auto_generated.data_a[78]
data_a[79] => altsyncram_ujk1:auto_generated.data_a[79]
data_a[80] => altsyncram_ujk1:auto_generated.data_a[80]
data_a[81] => altsyncram_ujk1:auto_generated.data_a[81]
data_a[82] => altsyncram_ujk1:auto_generated.data_a[82]
data_a[83] => altsyncram_ujk1:auto_generated.data_a[83]
data_a[84] => altsyncram_ujk1:auto_generated.data_a[84]
data_a[85] => altsyncram_ujk1:auto_generated.data_a[85]
data_a[86] => altsyncram_ujk1:auto_generated.data_a[86]
data_a[87] => altsyncram_ujk1:auto_generated.data_a[87]
data_a[88] => altsyncram_ujk1:auto_generated.data_a[88]
data_a[89] => altsyncram_ujk1:auto_generated.data_a[89]
data_a[90] => altsyncram_ujk1:auto_generated.data_a[90]
data_a[91] => altsyncram_ujk1:auto_generated.data_a[91]
data_a[92] => altsyncram_ujk1:auto_generated.data_a[92]
data_a[93] => altsyncram_ujk1:auto_generated.data_a[93]
data_a[94] => altsyncram_ujk1:auto_generated.data_a[94]
data_a[95] => altsyncram_ujk1:auto_generated.data_a[95]
data_a[96] => altsyncram_ujk1:auto_generated.data_a[96]
data_a[97] => altsyncram_ujk1:auto_generated.data_a[97]
data_a[98] => altsyncram_ujk1:auto_generated.data_a[98]
data_a[99] => altsyncram_ujk1:auto_generated.data_a[99]
data_a[100] => altsyncram_ujk1:auto_generated.data_a[100]
data_a[101] => altsyncram_ujk1:auto_generated.data_a[101]
data_a[102] => altsyncram_ujk1:auto_generated.data_a[102]
data_a[103] => altsyncram_ujk1:auto_generated.data_a[103]
data_a[104] => altsyncram_ujk1:auto_generated.data_a[104]
data_a[105] => altsyncram_ujk1:auto_generated.data_a[105]
data_a[106] => altsyncram_ujk1:auto_generated.data_a[106]
data_a[107] => altsyncram_ujk1:auto_generated.data_a[107]
data_a[108] => altsyncram_ujk1:auto_generated.data_a[108]
data_a[109] => altsyncram_ujk1:auto_generated.data_a[109]
data_a[110] => altsyncram_ujk1:auto_generated.data_a[110]
data_a[111] => altsyncram_ujk1:auto_generated.data_a[111]
data_a[112] => altsyncram_ujk1:auto_generated.data_a[112]
data_a[113] => altsyncram_ujk1:auto_generated.data_a[113]
data_a[114] => altsyncram_ujk1:auto_generated.data_a[114]
data_a[115] => altsyncram_ujk1:auto_generated.data_a[115]
data_a[116] => altsyncram_ujk1:auto_generated.data_a[116]
data_a[117] => altsyncram_ujk1:auto_generated.data_a[117]
data_a[118] => altsyncram_ujk1:auto_generated.data_a[118]
data_a[119] => altsyncram_ujk1:auto_generated.data_a[119]
data_a[120] => altsyncram_ujk1:auto_generated.data_a[120]
data_a[121] => altsyncram_ujk1:auto_generated.data_a[121]
data_a[122] => altsyncram_ujk1:auto_generated.data_a[122]
data_a[123] => altsyncram_ujk1:auto_generated.data_a[123]
data_a[124] => altsyncram_ujk1:auto_generated.data_a[124]
data_a[125] => altsyncram_ujk1:auto_generated.data_a[125]
data_a[126] => altsyncram_ujk1:auto_generated.data_a[126]
data_a[127] => altsyncram_ujk1:auto_generated.data_a[127]
data_a[128] => altsyncram_ujk1:auto_generated.data_a[128]
data_a[129] => altsyncram_ujk1:auto_generated.data_a[129]
data_a[130] => altsyncram_ujk1:auto_generated.data_a[130]
data_a[131] => altsyncram_ujk1:auto_generated.data_a[131]
data_a[132] => altsyncram_ujk1:auto_generated.data_a[132]
data_a[133] => altsyncram_ujk1:auto_generated.data_a[133]
data_a[134] => altsyncram_ujk1:auto_generated.data_a[134]
data_a[135] => altsyncram_ujk1:auto_generated.data_a[135]
data_a[136] => altsyncram_ujk1:auto_generated.data_a[136]
data_a[137] => altsyncram_ujk1:auto_generated.data_a[137]
data_a[138] => altsyncram_ujk1:auto_generated.data_a[138]
data_a[139] => altsyncram_ujk1:auto_generated.data_a[139]
data_a[140] => altsyncram_ujk1:auto_generated.data_a[140]
data_a[141] => altsyncram_ujk1:auto_generated.data_a[141]
data_a[142] => altsyncram_ujk1:auto_generated.data_a[142]
data_a[143] => altsyncram_ujk1:auto_generated.data_a[143]
data_a[144] => altsyncram_ujk1:auto_generated.data_a[144]
data_a[145] => altsyncram_ujk1:auto_generated.data_a[145]
data_a[146] => altsyncram_ujk1:auto_generated.data_a[146]
data_a[147] => altsyncram_ujk1:auto_generated.data_a[147]
data_a[148] => altsyncram_ujk1:auto_generated.data_a[148]
data_a[149] => altsyncram_ujk1:auto_generated.data_a[149]
data_a[150] => altsyncram_ujk1:auto_generated.data_a[150]
data_a[151] => altsyncram_ujk1:auto_generated.data_a[151]
data_a[152] => altsyncram_ujk1:auto_generated.data_a[152]
data_a[153] => altsyncram_ujk1:auto_generated.data_a[153]
data_a[154] => altsyncram_ujk1:auto_generated.data_a[154]
data_a[155] => altsyncram_ujk1:auto_generated.data_a[155]
data_a[156] => altsyncram_ujk1:auto_generated.data_a[156]
data_a[157] => altsyncram_ujk1:auto_generated.data_a[157]
data_a[158] => altsyncram_ujk1:auto_generated.data_a[158]
data_a[159] => altsyncram_ujk1:auto_generated.data_a[159]
data_a[160] => altsyncram_ujk1:auto_generated.data_a[160]
data_a[161] => altsyncram_ujk1:auto_generated.data_a[161]
data_a[162] => altsyncram_ujk1:auto_generated.data_a[162]
data_a[163] => altsyncram_ujk1:auto_generated.data_a[163]
data_a[164] => altsyncram_ujk1:auto_generated.data_a[164]
data_a[165] => altsyncram_ujk1:auto_generated.data_a[165]
data_a[166] => altsyncram_ujk1:auto_generated.data_a[166]
data_a[167] => altsyncram_ujk1:auto_generated.data_a[167]
data_a[168] => altsyncram_ujk1:auto_generated.data_a[168]
data_a[169] => altsyncram_ujk1:auto_generated.data_a[169]
data_a[170] => altsyncram_ujk1:auto_generated.data_a[170]
data_a[171] => altsyncram_ujk1:auto_generated.data_a[171]
data_a[172] => altsyncram_ujk1:auto_generated.data_a[172]
data_a[173] => altsyncram_ujk1:auto_generated.data_a[173]
data_a[174] => altsyncram_ujk1:auto_generated.data_a[174]
data_a[175] => altsyncram_ujk1:auto_generated.data_a[175]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ujk1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ujk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ujk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ujk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ujk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ujk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ujk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ujk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ujk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ujk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ujk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ujk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ujk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ujk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ujk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ujk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ujk1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ujk1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ujk1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ujk1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ujk1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ujk1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ujk1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ujk1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ujk1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ujk1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ujk1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ujk1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ujk1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ujk1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ujk1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ujk1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ujk1:auto_generated.q_a[31]
q_a[32] <= altsyncram_ujk1:auto_generated.q_a[32]
q_a[33] <= altsyncram_ujk1:auto_generated.q_a[33]
q_a[34] <= altsyncram_ujk1:auto_generated.q_a[34]
q_a[35] <= altsyncram_ujk1:auto_generated.q_a[35]
q_a[36] <= altsyncram_ujk1:auto_generated.q_a[36]
q_a[37] <= altsyncram_ujk1:auto_generated.q_a[37]
q_a[38] <= altsyncram_ujk1:auto_generated.q_a[38]
q_a[39] <= altsyncram_ujk1:auto_generated.q_a[39]
q_a[40] <= altsyncram_ujk1:auto_generated.q_a[40]
q_a[41] <= altsyncram_ujk1:auto_generated.q_a[41]
q_a[42] <= altsyncram_ujk1:auto_generated.q_a[42]
q_a[43] <= altsyncram_ujk1:auto_generated.q_a[43]
q_a[44] <= altsyncram_ujk1:auto_generated.q_a[44]
q_a[45] <= altsyncram_ujk1:auto_generated.q_a[45]
q_a[46] <= altsyncram_ujk1:auto_generated.q_a[46]
q_a[47] <= altsyncram_ujk1:auto_generated.q_a[47]
q_a[48] <= altsyncram_ujk1:auto_generated.q_a[48]
q_a[49] <= altsyncram_ujk1:auto_generated.q_a[49]
q_a[50] <= altsyncram_ujk1:auto_generated.q_a[50]
q_a[51] <= altsyncram_ujk1:auto_generated.q_a[51]
q_a[52] <= altsyncram_ujk1:auto_generated.q_a[52]
q_a[53] <= altsyncram_ujk1:auto_generated.q_a[53]
q_a[54] <= altsyncram_ujk1:auto_generated.q_a[54]
q_a[55] <= altsyncram_ujk1:auto_generated.q_a[55]
q_a[56] <= altsyncram_ujk1:auto_generated.q_a[56]
q_a[57] <= altsyncram_ujk1:auto_generated.q_a[57]
q_a[58] <= altsyncram_ujk1:auto_generated.q_a[58]
q_a[59] <= altsyncram_ujk1:auto_generated.q_a[59]
q_a[60] <= altsyncram_ujk1:auto_generated.q_a[60]
q_a[61] <= altsyncram_ujk1:auto_generated.q_a[61]
q_a[62] <= altsyncram_ujk1:auto_generated.q_a[62]
q_a[63] <= altsyncram_ujk1:auto_generated.q_a[63]
q_a[64] <= altsyncram_ujk1:auto_generated.q_a[64]
q_a[65] <= altsyncram_ujk1:auto_generated.q_a[65]
q_a[66] <= altsyncram_ujk1:auto_generated.q_a[66]
q_a[67] <= altsyncram_ujk1:auto_generated.q_a[67]
q_a[68] <= altsyncram_ujk1:auto_generated.q_a[68]
q_a[69] <= altsyncram_ujk1:auto_generated.q_a[69]
q_a[70] <= altsyncram_ujk1:auto_generated.q_a[70]
q_a[71] <= altsyncram_ujk1:auto_generated.q_a[71]
q_a[72] <= altsyncram_ujk1:auto_generated.q_a[72]
q_a[73] <= altsyncram_ujk1:auto_generated.q_a[73]
q_a[74] <= altsyncram_ujk1:auto_generated.q_a[74]
q_a[75] <= altsyncram_ujk1:auto_generated.q_a[75]
q_a[76] <= altsyncram_ujk1:auto_generated.q_a[76]
q_a[77] <= altsyncram_ujk1:auto_generated.q_a[77]
q_a[78] <= altsyncram_ujk1:auto_generated.q_a[78]
q_a[79] <= altsyncram_ujk1:auto_generated.q_a[79]
q_a[80] <= altsyncram_ujk1:auto_generated.q_a[80]
q_a[81] <= altsyncram_ujk1:auto_generated.q_a[81]
q_a[82] <= altsyncram_ujk1:auto_generated.q_a[82]
q_a[83] <= altsyncram_ujk1:auto_generated.q_a[83]
q_a[84] <= altsyncram_ujk1:auto_generated.q_a[84]
q_a[85] <= altsyncram_ujk1:auto_generated.q_a[85]
q_a[86] <= altsyncram_ujk1:auto_generated.q_a[86]
q_a[87] <= altsyncram_ujk1:auto_generated.q_a[87]
q_a[88] <= altsyncram_ujk1:auto_generated.q_a[88]
q_a[89] <= altsyncram_ujk1:auto_generated.q_a[89]
q_a[90] <= altsyncram_ujk1:auto_generated.q_a[90]
q_a[91] <= altsyncram_ujk1:auto_generated.q_a[91]
q_a[92] <= altsyncram_ujk1:auto_generated.q_a[92]
q_a[93] <= altsyncram_ujk1:auto_generated.q_a[93]
q_a[94] <= altsyncram_ujk1:auto_generated.q_a[94]
q_a[95] <= altsyncram_ujk1:auto_generated.q_a[95]
q_a[96] <= altsyncram_ujk1:auto_generated.q_a[96]
q_a[97] <= altsyncram_ujk1:auto_generated.q_a[97]
q_a[98] <= altsyncram_ujk1:auto_generated.q_a[98]
q_a[99] <= altsyncram_ujk1:auto_generated.q_a[99]
q_a[100] <= altsyncram_ujk1:auto_generated.q_a[100]
q_a[101] <= altsyncram_ujk1:auto_generated.q_a[101]
q_a[102] <= altsyncram_ujk1:auto_generated.q_a[102]
q_a[103] <= altsyncram_ujk1:auto_generated.q_a[103]
q_a[104] <= altsyncram_ujk1:auto_generated.q_a[104]
q_a[105] <= altsyncram_ujk1:auto_generated.q_a[105]
q_a[106] <= altsyncram_ujk1:auto_generated.q_a[106]
q_a[107] <= altsyncram_ujk1:auto_generated.q_a[107]
q_a[108] <= altsyncram_ujk1:auto_generated.q_a[108]
q_a[109] <= altsyncram_ujk1:auto_generated.q_a[109]
q_a[110] <= altsyncram_ujk1:auto_generated.q_a[110]
q_a[111] <= altsyncram_ujk1:auto_generated.q_a[111]
q_a[112] <= altsyncram_ujk1:auto_generated.q_a[112]
q_a[113] <= altsyncram_ujk1:auto_generated.q_a[113]
q_a[114] <= altsyncram_ujk1:auto_generated.q_a[114]
q_a[115] <= altsyncram_ujk1:auto_generated.q_a[115]
q_a[116] <= altsyncram_ujk1:auto_generated.q_a[116]
q_a[117] <= altsyncram_ujk1:auto_generated.q_a[117]
q_a[118] <= altsyncram_ujk1:auto_generated.q_a[118]
q_a[119] <= altsyncram_ujk1:auto_generated.q_a[119]
q_a[120] <= altsyncram_ujk1:auto_generated.q_a[120]
q_a[121] <= altsyncram_ujk1:auto_generated.q_a[121]
q_a[122] <= altsyncram_ujk1:auto_generated.q_a[122]
q_a[123] <= altsyncram_ujk1:auto_generated.q_a[123]
q_a[124] <= altsyncram_ujk1:auto_generated.q_a[124]
q_a[125] <= altsyncram_ujk1:auto_generated.q_a[125]
q_a[126] <= altsyncram_ujk1:auto_generated.q_a[126]
q_a[127] <= altsyncram_ujk1:auto_generated.q_a[127]
q_a[128] <= altsyncram_ujk1:auto_generated.q_a[128]
q_a[129] <= altsyncram_ujk1:auto_generated.q_a[129]
q_a[130] <= altsyncram_ujk1:auto_generated.q_a[130]
q_a[131] <= altsyncram_ujk1:auto_generated.q_a[131]
q_a[132] <= altsyncram_ujk1:auto_generated.q_a[132]
q_a[133] <= altsyncram_ujk1:auto_generated.q_a[133]
q_a[134] <= altsyncram_ujk1:auto_generated.q_a[134]
q_a[135] <= altsyncram_ujk1:auto_generated.q_a[135]
q_a[136] <= altsyncram_ujk1:auto_generated.q_a[136]
q_a[137] <= altsyncram_ujk1:auto_generated.q_a[137]
q_a[138] <= altsyncram_ujk1:auto_generated.q_a[138]
q_a[139] <= altsyncram_ujk1:auto_generated.q_a[139]
q_a[140] <= altsyncram_ujk1:auto_generated.q_a[140]
q_a[141] <= altsyncram_ujk1:auto_generated.q_a[141]
q_a[142] <= altsyncram_ujk1:auto_generated.q_a[142]
q_a[143] <= altsyncram_ujk1:auto_generated.q_a[143]
q_a[144] <= altsyncram_ujk1:auto_generated.q_a[144]
q_a[145] <= altsyncram_ujk1:auto_generated.q_a[145]
q_a[146] <= altsyncram_ujk1:auto_generated.q_a[146]
q_a[147] <= altsyncram_ujk1:auto_generated.q_a[147]
q_a[148] <= altsyncram_ujk1:auto_generated.q_a[148]
q_a[149] <= altsyncram_ujk1:auto_generated.q_a[149]
q_a[150] <= altsyncram_ujk1:auto_generated.q_a[150]
q_a[151] <= altsyncram_ujk1:auto_generated.q_a[151]
q_a[152] <= altsyncram_ujk1:auto_generated.q_a[152]
q_a[153] <= altsyncram_ujk1:auto_generated.q_a[153]
q_a[154] <= altsyncram_ujk1:auto_generated.q_a[154]
q_a[155] <= altsyncram_ujk1:auto_generated.q_a[155]
q_a[156] <= altsyncram_ujk1:auto_generated.q_a[156]
q_a[157] <= altsyncram_ujk1:auto_generated.q_a[157]
q_a[158] <= altsyncram_ujk1:auto_generated.q_a[158]
q_a[159] <= altsyncram_ujk1:auto_generated.q_a[159]
q_a[160] <= altsyncram_ujk1:auto_generated.q_a[160]
q_a[161] <= altsyncram_ujk1:auto_generated.q_a[161]
q_a[162] <= altsyncram_ujk1:auto_generated.q_a[162]
q_a[163] <= altsyncram_ujk1:auto_generated.q_a[163]
q_a[164] <= altsyncram_ujk1:auto_generated.q_a[164]
q_a[165] <= altsyncram_ujk1:auto_generated.q_a[165]
q_a[166] <= altsyncram_ujk1:auto_generated.q_a[166]
q_a[167] <= altsyncram_ujk1:auto_generated.q_a[167]
q_a[168] <= altsyncram_ujk1:auto_generated.q_a[168]
q_a[169] <= altsyncram_ujk1:auto_generated.q_a[169]
q_a[170] <= altsyncram_ujk1:auto_generated.q_a[170]
q_a[171] <= altsyncram_ujk1:auto_generated.q_a[171]
q_a[172] <= altsyncram_ujk1:auto_generated.q_a[172]
q_a[173] <= altsyncram_ujk1:auto_generated.q_a[173]
q_a[174] <= altsyncram_ujk1:auto_generated.q_a[174]
q_a[175] <= altsyncram_ujk1:auto_generated.q_a[175]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated
address_a[0] => altsyncram_hvb2:altsyncram1.address_a[0]
clock0 => altsyncram_hvb2:altsyncram1.clock0
data_a[0] => altsyncram_hvb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_hvb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_hvb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_hvb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_hvb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_hvb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_hvb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_hvb2:altsyncram1.data_a[7]
data_a[8] => altsyncram_hvb2:altsyncram1.data_a[8]
data_a[9] => altsyncram_hvb2:altsyncram1.data_a[9]
data_a[10] => altsyncram_hvb2:altsyncram1.data_a[10]
data_a[11] => altsyncram_hvb2:altsyncram1.data_a[11]
data_a[12] => altsyncram_hvb2:altsyncram1.data_a[12]
data_a[13] => altsyncram_hvb2:altsyncram1.data_a[13]
data_a[14] => altsyncram_hvb2:altsyncram1.data_a[14]
data_a[15] => altsyncram_hvb2:altsyncram1.data_a[15]
data_a[16] => altsyncram_hvb2:altsyncram1.data_a[16]
data_a[17] => altsyncram_hvb2:altsyncram1.data_a[17]
data_a[18] => altsyncram_hvb2:altsyncram1.data_a[18]
data_a[19] => altsyncram_hvb2:altsyncram1.data_a[19]
data_a[20] => altsyncram_hvb2:altsyncram1.data_a[20]
data_a[21] => altsyncram_hvb2:altsyncram1.data_a[21]
data_a[22] => altsyncram_hvb2:altsyncram1.data_a[22]
data_a[23] => altsyncram_hvb2:altsyncram1.data_a[23]
data_a[24] => altsyncram_hvb2:altsyncram1.data_a[24]
data_a[25] => altsyncram_hvb2:altsyncram1.data_a[25]
data_a[26] => altsyncram_hvb2:altsyncram1.data_a[26]
data_a[27] => altsyncram_hvb2:altsyncram1.data_a[27]
data_a[28] => altsyncram_hvb2:altsyncram1.data_a[28]
data_a[29] => altsyncram_hvb2:altsyncram1.data_a[29]
data_a[30] => altsyncram_hvb2:altsyncram1.data_a[30]
data_a[31] => altsyncram_hvb2:altsyncram1.data_a[31]
data_a[32] => altsyncram_hvb2:altsyncram1.data_a[32]
data_a[33] => altsyncram_hvb2:altsyncram1.data_a[33]
data_a[34] => altsyncram_hvb2:altsyncram1.data_a[34]
data_a[35] => altsyncram_hvb2:altsyncram1.data_a[35]
data_a[36] => altsyncram_hvb2:altsyncram1.data_a[36]
data_a[37] => altsyncram_hvb2:altsyncram1.data_a[37]
data_a[38] => altsyncram_hvb2:altsyncram1.data_a[38]
data_a[39] => altsyncram_hvb2:altsyncram1.data_a[39]
data_a[40] => altsyncram_hvb2:altsyncram1.data_a[40]
data_a[41] => altsyncram_hvb2:altsyncram1.data_a[41]
data_a[42] => altsyncram_hvb2:altsyncram1.data_a[42]
data_a[43] => altsyncram_hvb2:altsyncram1.data_a[43]
data_a[44] => altsyncram_hvb2:altsyncram1.data_a[44]
data_a[45] => altsyncram_hvb2:altsyncram1.data_a[45]
data_a[46] => altsyncram_hvb2:altsyncram1.data_a[46]
data_a[47] => altsyncram_hvb2:altsyncram1.data_a[47]
data_a[48] => altsyncram_hvb2:altsyncram1.data_a[48]
data_a[49] => altsyncram_hvb2:altsyncram1.data_a[49]
data_a[50] => altsyncram_hvb2:altsyncram1.data_a[50]
data_a[51] => altsyncram_hvb2:altsyncram1.data_a[51]
data_a[52] => altsyncram_hvb2:altsyncram1.data_a[52]
data_a[53] => altsyncram_hvb2:altsyncram1.data_a[53]
data_a[54] => altsyncram_hvb2:altsyncram1.data_a[54]
data_a[55] => altsyncram_hvb2:altsyncram1.data_a[55]
data_a[56] => altsyncram_hvb2:altsyncram1.data_a[56]
data_a[57] => altsyncram_hvb2:altsyncram1.data_a[57]
data_a[58] => altsyncram_hvb2:altsyncram1.data_a[58]
data_a[59] => altsyncram_hvb2:altsyncram1.data_a[59]
data_a[60] => altsyncram_hvb2:altsyncram1.data_a[60]
data_a[61] => altsyncram_hvb2:altsyncram1.data_a[61]
data_a[62] => altsyncram_hvb2:altsyncram1.data_a[62]
data_a[63] => altsyncram_hvb2:altsyncram1.data_a[63]
data_a[64] => altsyncram_hvb2:altsyncram1.data_a[64]
data_a[65] => altsyncram_hvb2:altsyncram1.data_a[65]
data_a[66] => altsyncram_hvb2:altsyncram1.data_a[66]
data_a[67] => altsyncram_hvb2:altsyncram1.data_a[67]
data_a[68] => altsyncram_hvb2:altsyncram1.data_a[68]
data_a[69] => altsyncram_hvb2:altsyncram1.data_a[69]
data_a[70] => altsyncram_hvb2:altsyncram1.data_a[70]
data_a[71] => altsyncram_hvb2:altsyncram1.data_a[71]
data_a[72] => altsyncram_hvb2:altsyncram1.data_a[72]
data_a[73] => altsyncram_hvb2:altsyncram1.data_a[73]
data_a[74] => altsyncram_hvb2:altsyncram1.data_a[74]
data_a[75] => altsyncram_hvb2:altsyncram1.data_a[75]
data_a[76] => altsyncram_hvb2:altsyncram1.data_a[76]
data_a[77] => altsyncram_hvb2:altsyncram1.data_a[77]
data_a[78] => altsyncram_hvb2:altsyncram1.data_a[78]
data_a[79] => altsyncram_hvb2:altsyncram1.data_a[79]
data_a[80] => altsyncram_hvb2:altsyncram1.data_a[80]
data_a[81] => altsyncram_hvb2:altsyncram1.data_a[81]
data_a[82] => altsyncram_hvb2:altsyncram1.data_a[82]
data_a[83] => altsyncram_hvb2:altsyncram1.data_a[83]
data_a[84] => altsyncram_hvb2:altsyncram1.data_a[84]
data_a[85] => altsyncram_hvb2:altsyncram1.data_a[85]
data_a[86] => altsyncram_hvb2:altsyncram1.data_a[86]
data_a[87] => altsyncram_hvb2:altsyncram1.data_a[87]
data_a[88] => altsyncram_hvb2:altsyncram1.data_a[88]
data_a[89] => altsyncram_hvb2:altsyncram1.data_a[89]
data_a[90] => altsyncram_hvb2:altsyncram1.data_a[90]
data_a[91] => altsyncram_hvb2:altsyncram1.data_a[91]
data_a[92] => altsyncram_hvb2:altsyncram1.data_a[92]
data_a[93] => altsyncram_hvb2:altsyncram1.data_a[93]
data_a[94] => altsyncram_hvb2:altsyncram1.data_a[94]
data_a[95] => altsyncram_hvb2:altsyncram1.data_a[95]
data_a[96] => altsyncram_hvb2:altsyncram1.data_a[96]
data_a[97] => altsyncram_hvb2:altsyncram1.data_a[97]
data_a[98] => altsyncram_hvb2:altsyncram1.data_a[98]
data_a[99] => altsyncram_hvb2:altsyncram1.data_a[99]
data_a[100] => altsyncram_hvb2:altsyncram1.data_a[100]
data_a[101] => altsyncram_hvb2:altsyncram1.data_a[101]
data_a[102] => altsyncram_hvb2:altsyncram1.data_a[102]
data_a[103] => altsyncram_hvb2:altsyncram1.data_a[103]
data_a[104] => altsyncram_hvb2:altsyncram1.data_a[104]
data_a[105] => altsyncram_hvb2:altsyncram1.data_a[105]
data_a[106] => altsyncram_hvb2:altsyncram1.data_a[106]
data_a[107] => altsyncram_hvb2:altsyncram1.data_a[107]
data_a[108] => altsyncram_hvb2:altsyncram1.data_a[108]
data_a[109] => altsyncram_hvb2:altsyncram1.data_a[109]
data_a[110] => altsyncram_hvb2:altsyncram1.data_a[110]
data_a[111] => altsyncram_hvb2:altsyncram1.data_a[111]
data_a[112] => altsyncram_hvb2:altsyncram1.data_a[112]
data_a[113] => altsyncram_hvb2:altsyncram1.data_a[113]
data_a[114] => altsyncram_hvb2:altsyncram1.data_a[114]
data_a[115] => altsyncram_hvb2:altsyncram1.data_a[115]
data_a[116] => altsyncram_hvb2:altsyncram1.data_a[116]
data_a[117] => altsyncram_hvb2:altsyncram1.data_a[117]
data_a[118] => altsyncram_hvb2:altsyncram1.data_a[118]
data_a[119] => altsyncram_hvb2:altsyncram1.data_a[119]
data_a[120] => altsyncram_hvb2:altsyncram1.data_a[120]
data_a[121] => altsyncram_hvb2:altsyncram1.data_a[121]
data_a[122] => altsyncram_hvb2:altsyncram1.data_a[122]
data_a[123] => altsyncram_hvb2:altsyncram1.data_a[123]
data_a[124] => altsyncram_hvb2:altsyncram1.data_a[124]
data_a[125] => altsyncram_hvb2:altsyncram1.data_a[125]
data_a[126] => altsyncram_hvb2:altsyncram1.data_a[126]
data_a[127] => altsyncram_hvb2:altsyncram1.data_a[127]
data_a[128] => altsyncram_hvb2:altsyncram1.data_a[128]
data_a[129] => altsyncram_hvb2:altsyncram1.data_a[129]
data_a[130] => altsyncram_hvb2:altsyncram1.data_a[130]
data_a[131] => altsyncram_hvb2:altsyncram1.data_a[131]
data_a[132] => altsyncram_hvb2:altsyncram1.data_a[132]
data_a[133] => altsyncram_hvb2:altsyncram1.data_a[133]
data_a[134] => altsyncram_hvb2:altsyncram1.data_a[134]
data_a[135] => altsyncram_hvb2:altsyncram1.data_a[135]
data_a[136] => altsyncram_hvb2:altsyncram1.data_a[136]
data_a[137] => altsyncram_hvb2:altsyncram1.data_a[137]
data_a[138] => altsyncram_hvb2:altsyncram1.data_a[138]
data_a[139] => altsyncram_hvb2:altsyncram1.data_a[139]
data_a[140] => altsyncram_hvb2:altsyncram1.data_a[140]
data_a[141] => altsyncram_hvb2:altsyncram1.data_a[141]
data_a[142] => altsyncram_hvb2:altsyncram1.data_a[142]
data_a[143] => altsyncram_hvb2:altsyncram1.data_a[143]
data_a[144] => altsyncram_hvb2:altsyncram1.data_a[144]
data_a[145] => altsyncram_hvb2:altsyncram1.data_a[145]
data_a[146] => altsyncram_hvb2:altsyncram1.data_a[146]
data_a[147] => altsyncram_hvb2:altsyncram1.data_a[147]
data_a[148] => altsyncram_hvb2:altsyncram1.data_a[148]
data_a[149] => altsyncram_hvb2:altsyncram1.data_a[149]
data_a[150] => altsyncram_hvb2:altsyncram1.data_a[150]
data_a[151] => altsyncram_hvb2:altsyncram1.data_a[151]
data_a[152] => altsyncram_hvb2:altsyncram1.data_a[152]
data_a[153] => altsyncram_hvb2:altsyncram1.data_a[153]
data_a[154] => altsyncram_hvb2:altsyncram1.data_a[154]
data_a[155] => altsyncram_hvb2:altsyncram1.data_a[155]
data_a[156] => altsyncram_hvb2:altsyncram1.data_a[156]
data_a[157] => altsyncram_hvb2:altsyncram1.data_a[157]
data_a[158] => altsyncram_hvb2:altsyncram1.data_a[158]
data_a[159] => altsyncram_hvb2:altsyncram1.data_a[159]
data_a[160] => altsyncram_hvb2:altsyncram1.data_a[160]
data_a[161] => altsyncram_hvb2:altsyncram1.data_a[161]
data_a[162] => altsyncram_hvb2:altsyncram1.data_a[162]
data_a[163] => altsyncram_hvb2:altsyncram1.data_a[163]
data_a[164] => altsyncram_hvb2:altsyncram1.data_a[164]
data_a[165] => altsyncram_hvb2:altsyncram1.data_a[165]
data_a[166] => altsyncram_hvb2:altsyncram1.data_a[166]
data_a[167] => altsyncram_hvb2:altsyncram1.data_a[167]
data_a[168] => altsyncram_hvb2:altsyncram1.data_a[168]
data_a[169] => altsyncram_hvb2:altsyncram1.data_a[169]
data_a[170] => altsyncram_hvb2:altsyncram1.data_a[170]
data_a[171] => altsyncram_hvb2:altsyncram1.data_a[171]
data_a[172] => altsyncram_hvb2:altsyncram1.data_a[172]
data_a[173] => altsyncram_hvb2:altsyncram1.data_a[173]
data_a[174] => altsyncram_hvb2:altsyncram1.data_a[174]
data_a[175] => altsyncram_hvb2:altsyncram1.data_a[175]
q_a[0] <= altsyncram_hvb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_hvb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_hvb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_hvb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_hvb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_hvb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_hvb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_hvb2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_hvb2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_hvb2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_hvb2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_hvb2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_hvb2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_hvb2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_hvb2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_hvb2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_hvb2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_hvb2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_hvb2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_hvb2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_hvb2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_hvb2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_hvb2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_hvb2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_hvb2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_hvb2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_hvb2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_hvb2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_hvb2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_hvb2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_hvb2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_hvb2:altsyncram1.q_a[31]
q_a[32] <= altsyncram_hvb2:altsyncram1.q_a[32]
q_a[33] <= altsyncram_hvb2:altsyncram1.q_a[33]
q_a[34] <= altsyncram_hvb2:altsyncram1.q_a[34]
q_a[35] <= altsyncram_hvb2:altsyncram1.q_a[35]
q_a[36] <= altsyncram_hvb2:altsyncram1.q_a[36]
q_a[37] <= altsyncram_hvb2:altsyncram1.q_a[37]
q_a[38] <= altsyncram_hvb2:altsyncram1.q_a[38]
q_a[39] <= altsyncram_hvb2:altsyncram1.q_a[39]
q_a[40] <= altsyncram_hvb2:altsyncram1.q_a[40]
q_a[41] <= altsyncram_hvb2:altsyncram1.q_a[41]
q_a[42] <= altsyncram_hvb2:altsyncram1.q_a[42]
q_a[43] <= altsyncram_hvb2:altsyncram1.q_a[43]
q_a[44] <= altsyncram_hvb2:altsyncram1.q_a[44]
q_a[45] <= altsyncram_hvb2:altsyncram1.q_a[45]
q_a[46] <= altsyncram_hvb2:altsyncram1.q_a[46]
q_a[47] <= altsyncram_hvb2:altsyncram1.q_a[47]
q_a[48] <= altsyncram_hvb2:altsyncram1.q_a[48]
q_a[49] <= altsyncram_hvb2:altsyncram1.q_a[49]
q_a[50] <= altsyncram_hvb2:altsyncram1.q_a[50]
q_a[51] <= altsyncram_hvb2:altsyncram1.q_a[51]
q_a[52] <= altsyncram_hvb2:altsyncram1.q_a[52]
q_a[53] <= altsyncram_hvb2:altsyncram1.q_a[53]
q_a[54] <= altsyncram_hvb2:altsyncram1.q_a[54]
q_a[55] <= altsyncram_hvb2:altsyncram1.q_a[55]
q_a[56] <= altsyncram_hvb2:altsyncram1.q_a[56]
q_a[57] <= altsyncram_hvb2:altsyncram1.q_a[57]
q_a[58] <= altsyncram_hvb2:altsyncram1.q_a[58]
q_a[59] <= altsyncram_hvb2:altsyncram1.q_a[59]
q_a[60] <= altsyncram_hvb2:altsyncram1.q_a[60]
q_a[61] <= altsyncram_hvb2:altsyncram1.q_a[61]
q_a[62] <= altsyncram_hvb2:altsyncram1.q_a[62]
q_a[63] <= altsyncram_hvb2:altsyncram1.q_a[63]
q_a[64] <= altsyncram_hvb2:altsyncram1.q_a[64]
q_a[65] <= altsyncram_hvb2:altsyncram1.q_a[65]
q_a[66] <= altsyncram_hvb2:altsyncram1.q_a[66]
q_a[67] <= altsyncram_hvb2:altsyncram1.q_a[67]
q_a[68] <= altsyncram_hvb2:altsyncram1.q_a[68]
q_a[69] <= altsyncram_hvb2:altsyncram1.q_a[69]
q_a[70] <= altsyncram_hvb2:altsyncram1.q_a[70]
q_a[71] <= altsyncram_hvb2:altsyncram1.q_a[71]
q_a[72] <= altsyncram_hvb2:altsyncram1.q_a[72]
q_a[73] <= altsyncram_hvb2:altsyncram1.q_a[73]
q_a[74] <= altsyncram_hvb2:altsyncram1.q_a[74]
q_a[75] <= altsyncram_hvb2:altsyncram1.q_a[75]
q_a[76] <= altsyncram_hvb2:altsyncram1.q_a[76]
q_a[77] <= altsyncram_hvb2:altsyncram1.q_a[77]
q_a[78] <= altsyncram_hvb2:altsyncram1.q_a[78]
q_a[79] <= altsyncram_hvb2:altsyncram1.q_a[79]
q_a[80] <= altsyncram_hvb2:altsyncram1.q_a[80]
q_a[81] <= altsyncram_hvb2:altsyncram1.q_a[81]
q_a[82] <= altsyncram_hvb2:altsyncram1.q_a[82]
q_a[83] <= altsyncram_hvb2:altsyncram1.q_a[83]
q_a[84] <= altsyncram_hvb2:altsyncram1.q_a[84]
q_a[85] <= altsyncram_hvb2:altsyncram1.q_a[85]
q_a[86] <= altsyncram_hvb2:altsyncram1.q_a[86]
q_a[87] <= altsyncram_hvb2:altsyncram1.q_a[87]
q_a[88] <= altsyncram_hvb2:altsyncram1.q_a[88]
q_a[89] <= altsyncram_hvb2:altsyncram1.q_a[89]
q_a[90] <= altsyncram_hvb2:altsyncram1.q_a[90]
q_a[91] <= altsyncram_hvb2:altsyncram1.q_a[91]
q_a[92] <= altsyncram_hvb2:altsyncram1.q_a[92]
q_a[93] <= altsyncram_hvb2:altsyncram1.q_a[93]
q_a[94] <= altsyncram_hvb2:altsyncram1.q_a[94]
q_a[95] <= altsyncram_hvb2:altsyncram1.q_a[95]
q_a[96] <= altsyncram_hvb2:altsyncram1.q_a[96]
q_a[97] <= altsyncram_hvb2:altsyncram1.q_a[97]
q_a[98] <= altsyncram_hvb2:altsyncram1.q_a[98]
q_a[99] <= altsyncram_hvb2:altsyncram1.q_a[99]
q_a[100] <= altsyncram_hvb2:altsyncram1.q_a[100]
q_a[101] <= altsyncram_hvb2:altsyncram1.q_a[101]
q_a[102] <= altsyncram_hvb2:altsyncram1.q_a[102]
q_a[103] <= altsyncram_hvb2:altsyncram1.q_a[103]
q_a[104] <= altsyncram_hvb2:altsyncram1.q_a[104]
q_a[105] <= altsyncram_hvb2:altsyncram1.q_a[105]
q_a[106] <= altsyncram_hvb2:altsyncram1.q_a[106]
q_a[107] <= altsyncram_hvb2:altsyncram1.q_a[107]
q_a[108] <= altsyncram_hvb2:altsyncram1.q_a[108]
q_a[109] <= altsyncram_hvb2:altsyncram1.q_a[109]
q_a[110] <= altsyncram_hvb2:altsyncram1.q_a[110]
q_a[111] <= altsyncram_hvb2:altsyncram1.q_a[111]
q_a[112] <= altsyncram_hvb2:altsyncram1.q_a[112]
q_a[113] <= altsyncram_hvb2:altsyncram1.q_a[113]
q_a[114] <= altsyncram_hvb2:altsyncram1.q_a[114]
q_a[115] <= altsyncram_hvb2:altsyncram1.q_a[115]
q_a[116] <= altsyncram_hvb2:altsyncram1.q_a[116]
q_a[117] <= altsyncram_hvb2:altsyncram1.q_a[117]
q_a[118] <= altsyncram_hvb2:altsyncram1.q_a[118]
q_a[119] <= altsyncram_hvb2:altsyncram1.q_a[119]
q_a[120] <= altsyncram_hvb2:altsyncram1.q_a[120]
q_a[121] <= altsyncram_hvb2:altsyncram1.q_a[121]
q_a[122] <= altsyncram_hvb2:altsyncram1.q_a[122]
q_a[123] <= altsyncram_hvb2:altsyncram1.q_a[123]
q_a[124] <= altsyncram_hvb2:altsyncram1.q_a[124]
q_a[125] <= altsyncram_hvb2:altsyncram1.q_a[125]
q_a[126] <= altsyncram_hvb2:altsyncram1.q_a[126]
q_a[127] <= altsyncram_hvb2:altsyncram1.q_a[127]
q_a[128] <= altsyncram_hvb2:altsyncram1.q_a[128]
q_a[129] <= altsyncram_hvb2:altsyncram1.q_a[129]
q_a[130] <= altsyncram_hvb2:altsyncram1.q_a[130]
q_a[131] <= altsyncram_hvb2:altsyncram1.q_a[131]
q_a[132] <= altsyncram_hvb2:altsyncram1.q_a[132]
q_a[133] <= altsyncram_hvb2:altsyncram1.q_a[133]
q_a[134] <= altsyncram_hvb2:altsyncram1.q_a[134]
q_a[135] <= altsyncram_hvb2:altsyncram1.q_a[135]
q_a[136] <= altsyncram_hvb2:altsyncram1.q_a[136]
q_a[137] <= altsyncram_hvb2:altsyncram1.q_a[137]
q_a[138] <= altsyncram_hvb2:altsyncram1.q_a[138]
q_a[139] <= altsyncram_hvb2:altsyncram1.q_a[139]
q_a[140] <= altsyncram_hvb2:altsyncram1.q_a[140]
q_a[141] <= altsyncram_hvb2:altsyncram1.q_a[141]
q_a[142] <= altsyncram_hvb2:altsyncram1.q_a[142]
q_a[143] <= altsyncram_hvb2:altsyncram1.q_a[143]
q_a[144] <= altsyncram_hvb2:altsyncram1.q_a[144]
q_a[145] <= altsyncram_hvb2:altsyncram1.q_a[145]
q_a[146] <= altsyncram_hvb2:altsyncram1.q_a[146]
q_a[147] <= altsyncram_hvb2:altsyncram1.q_a[147]
q_a[148] <= altsyncram_hvb2:altsyncram1.q_a[148]
q_a[149] <= altsyncram_hvb2:altsyncram1.q_a[149]
q_a[150] <= altsyncram_hvb2:altsyncram1.q_a[150]
q_a[151] <= altsyncram_hvb2:altsyncram1.q_a[151]
q_a[152] <= altsyncram_hvb2:altsyncram1.q_a[152]
q_a[153] <= altsyncram_hvb2:altsyncram1.q_a[153]
q_a[154] <= altsyncram_hvb2:altsyncram1.q_a[154]
q_a[155] <= altsyncram_hvb2:altsyncram1.q_a[155]
q_a[156] <= altsyncram_hvb2:altsyncram1.q_a[156]
q_a[157] <= altsyncram_hvb2:altsyncram1.q_a[157]
q_a[158] <= altsyncram_hvb2:altsyncram1.q_a[158]
q_a[159] <= altsyncram_hvb2:altsyncram1.q_a[159]
q_a[160] <= altsyncram_hvb2:altsyncram1.q_a[160]
q_a[161] <= altsyncram_hvb2:altsyncram1.q_a[161]
q_a[162] <= altsyncram_hvb2:altsyncram1.q_a[162]
q_a[163] <= altsyncram_hvb2:altsyncram1.q_a[163]
q_a[164] <= altsyncram_hvb2:altsyncram1.q_a[164]
q_a[165] <= altsyncram_hvb2:altsyncram1.q_a[165]
q_a[166] <= altsyncram_hvb2:altsyncram1.q_a[166]
q_a[167] <= altsyncram_hvb2:altsyncram1.q_a[167]
q_a[168] <= altsyncram_hvb2:altsyncram1.q_a[168]
q_a[169] <= altsyncram_hvb2:altsyncram1.q_a[169]
q_a[170] <= altsyncram_hvb2:altsyncram1.q_a[170]
q_a[171] <= altsyncram_hvb2:altsyncram1.q_a[171]
q_a[172] <= altsyncram_hvb2:altsyncram1.q_a[172]
q_a[173] <= altsyncram_hvb2:altsyncram1.q_a[173]
q_a[174] <= altsyncram_hvb2:altsyncram1.q_a[174]
q_a[175] <= altsyncram_hvb2:altsyncram1.q_a[175]
wren_a => altsyncram_hvb2:altsyncram1.wren_a


|XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|altsyncram_hvb2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[0] => ram_block3a64.PORTAADDR
address_a[0] => ram_block3a65.PORTAADDR
address_a[0] => ram_block3a66.PORTAADDR
address_a[0] => ram_block3a67.PORTAADDR
address_a[0] => ram_block3a68.PORTAADDR
address_a[0] => ram_block3a69.PORTAADDR
address_a[0] => ram_block3a70.PORTAADDR
address_a[0] => ram_block3a71.PORTAADDR
address_a[0] => ram_block3a72.PORTAADDR
address_a[0] => ram_block3a73.PORTAADDR
address_a[0] => ram_block3a74.PORTAADDR
address_a[0] => ram_block3a75.PORTAADDR
address_a[0] => ram_block3a76.PORTAADDR
address_a[0] => ram_block3a77.PORTAADDR
address_a[0] => ram_block3a78.PORTAADDR
address_a[0] => ram_block3a79.PORTAADDR
address_a[0] => ram_block3a80.PORTAADDR
address_a[0] => ram_block3a81.PORTAADDR
address_a[0] => ram_block3a82.PORTAADDR
address_a[0] => ram_block3a83.PORTAADDR
address_a[0] => ram_block3a84.PORTAADDR
address_a[0] => ram_block3a85.PORTAADDR
address_a[0] => ram_block3a86.PORTAADDR
address_a[0] => ram_block3a87.PORTAADDR
address_a[0] => ram_block3a88.PORTAADDR
address_a[0] => ram_block3a89.PORTAADDR
address_a[0] => ram_block3a90.PORTAADDR
address_a[0] => ram_block3a91.PORTAADDR
address_a[0] => ram_block3a92.PORTAADDR
address_a[0] => ram_block3a93.PORTAADDR
address_a[0] => ram_block3a94.PORTAADDR
address_a[0] => ram_block3a95.PORTAADDR
address_a[0] => ram_block3a96.PORTAADDR
address_a[0] => ram_block3a97.PORTAADDR
address_a[0] => ram_block3a98.PORTAADDR
address_a[0] => ram_block3a99.PORTAADDR
address_a[0] => ram_block3a100.PORTAADDR
address_a[0] => ram_block3a101.PORTAADDR
address_a[0] => ram_block3a102.PORTAADDR
address_a[0] => ram_block3a103.PORTAADDR
address_a[0] => ram_block3a104.PORTAADDR
address_a[0] => ram_block3a105.PORTAADDR
address_a[0] => ram_block3a106.PORTAADDR
address_a[0] => ram_block3a107.PORTAADDR
address_a[0] => ram_block3a108.PORTAADDR
address_a[0] => ram_block3a109.PORTAADDR
address_a[0] => ram_block3a110.PORTAADDR
address_a[0] => ram_block3a111.PORTAADDR
address_a[0] => ram_block3a112.PORTAADDR
address_a[0] => ram_block3a113.PORTAADDR
address_a[0] => ram_block3a114.PORTAADDR
address_a[0] => ram_block3a115.PORTAADDR
address_a[0] => ram_block3a116.PORTAADDR
address_a[0] => ram_block3a117.PORTAADDR
address_a[0] => ram_block3a118.PORTAADDR
address_a[0] => ram_block3a119.PORTAADDR
address_a[0] => ram_block3a120.PORTAADDR
address_a[0] => ram_block3a121.PORTAADDR
address_a[0] => ram_block3a122.PORTAADDR
address_a[0] => ram_block3a123.PORTAADDR
address_a[0] => ram_block3a124.PORTAADDR
address_a[0] => ram_block3a125.PORTAADDR
address_a[0] => ram_block3a126.PORTAADDR
address_a[0] => ram_block3a127.PORTAADDR
address_a[0] => ram_block3a128.PORTAADDR
address_a[0] => ram_block3a129.PORTAADDR
address_a[0] => ram_block3a130.PORTAADDR
address_a[0] => ram_block3a131.PORTAADDR
address_a[0] => ram_block3a132.PORTAADDR
address_a[0] => ram_block3a133.PORTAADDR
address_a[0] => ram_block3a134.PORTAADDR
address_a[0] => ram_block3a135.PORTAADDR
address_a[0] => ram_block3a136.PORTAADDR
address_a[0] => ram_block3a137.PORTAADDR
address_a[0] => ram_block3a138.PORTAADDR
address_a[0] => ram_block3a139.PORTAADDR
address_a[0] => ram_block3a140.PORTAADDR
address_a[0] => ram_block3a141.PORTAADDR
address_a[0] => ram_block3a142.PORTAADDR
address_a[0] => ram_block3a143.PORTAADDR
address_a[0] => ram_block3a144.PORTAADDR
address_a[0] => ram_block3a145.PORTAADDR
address_a[0] => ram_block3a146.PORTAADDR
address_a[0] => ram_block3a147.PORTAADDR
address_a[0] => ram_block3a148.PORTAADDR
address_a[0] => ram_block3a149.PORTAADDR
address_a[0] => ram_block3a150.PORTAADDR
address_a[0] => ram_block3a151.PORTAADDR
address_a[0] => ram_block3a152.PORTAADDR
address_a[0] => ram_block3a153.PORTAADDR
address_a[0] => ram_block3a154.PORTAADDR
address_a[0] => ram_block3a155.PORTAADDR
address_a[0] => ram_block3a156.PORTAADDR
address_a[0] => ram_block3a157.PORTAADDR
address_a[0] => ram_block3a158.PORTAADDR
address_a[0] => ram_block3a159.PORTAADDR
address_a[0] => ram_block3a160.PORTAADDR
address_a[0] => ram_block3a161.PORTAADDR
address_a[0] => ram_block3a162.PORTAADDR
address_a[0] => ram_block3a163.PORTAADDR
address_a[0] => ram_block3a164.PORTAADDR
address_a[0] => ram_block3a165.PORTAADDR
address_a[0] => ram_block3a166.PORTAADDR
address_a[0] => ram_block3a167.PORTAADDR
address_a[0] => ram_block3a168.PORTAADDR
address_a[0] => ram_block3a169.PORTAADDR
address_a[0] => ram_block3a170.PORTAADDR
address_a[0] => ram_block3a171.PORTAADDR
address_a[0] => ram_block3a172.PORTAADDR
address_a[0] => ram_block3a173.PORTAADDR
address_a[0] => ram_block3a174.PORTAADDR
address_a[0] => ram_block3a175.PORTAADDR
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[0] => ram_block3a64.PORTBADDR
address_b[0] => ram_block3a65.PORTBADDR
address_b[0] => ram_block3a66.PORTBADDR
address_b[0] => ram_block3a67.PORTBADDR
address_b[0] => ram_block3a68.PORTBADDR
address_b[0] => ram_block3a69.PORTBADDR
address_b[0] => ram_block3a70.PORTBADDR
address_b[0] => ram_block3a71.PORTBADDR
address_b[0] => ram_block3a72.PORTBADDR
address_b[0] => ram_block3a73.PORTBADDR
address_b[0] => ram_block3a74.PORTBADDR
address_b[0] => ram_block3a75.PORTBADDR
address_b[0] => ram_block3a76.PORTBADDR
address_b[0] => ram_block3a77.PORTBADDR
address_b[0] => ram_block3a78.PORTBADDR
address_b[0] => ram_block3a79.PORTBADDR
address_b[0] => ram_block3a80.PORTBADDR
address_b[0] => ram_block3a81.PORTBADDR
address_b[0] => ram_block3a82.PORTBADDR
address_b[0] => ram_block3a83.PORTBADDR
address_b[0] => ram_block3a84.PORTBADDR
address_b[0] => ram_block3a85.PORTBADDR
address_b[0] => ram_block3a86.PORTBADDR
address_b[0] => ram_block3a87.PORTBADDR
address_b[0] => ram_block3a88.PORTBADDR
address_b[0] => ram_block3a89.PORTBADDR
address_b[0] => ram_block3a90.PORTBADDR
address_b[0] => ram_block3a91.PORTBADDR
address_b[0] => ram_block3a92.PORTBADDR
address_b[0] => ram_block3a93.PORTBADDR
address_b[0] => ram_block3a94.PORTBADDR
address_b[0] => ram_block3a95.PORTBADDR
address_b[0] => ram_block3a96.PORTBADDR
address_b[0] => ram_block3a97.PORTBADDR
address_b[0] => ram_block3a98.PORTBADDR
address_b[0] => ram_block3a99.PORTBADDR
address_b[0] => ram_block3a100.PORTBADDR
address_b[0] => ram_block3a101.PORTBADDR
address_b[0] => ram_block3a102.PORTBADDR
address_b[0] => ram_block3a103.PORTBADDR
address_b[0] => ram_block3a104.PORTBADDR
address_b[0] => ram_block3a105.PORTBADDR
address_b[0] => ram_block3a106.PORTBADDR
address_b[0] => ram_block3a107.PORTBADDR
address_b[0] => ram_block3a108.PORTBADDR
address_b[0] => ram_block3a109.PORTBADDR
address_b[0] => ram_block3a110.PORTBADDR
address_b[0] => ram_block3a111.PORTBADDR
address_b[0] => ram_block3a112.PORTBADDR
address_b[0] => ram_block3a113.PORTBADDR
address_b[0] => ram_block3a114.PORTBADDR
address_b[0] => ram_block3a115.PORTBADDR
address_b[0] => ram_block3a116.PORTBADDR
address_b[0] => ram_block3a117.PORTBADDR
address_b[0] => ram_block3a118.PORTBADDR
address_b[0] => ram_block3a119.PORTBADDR
address_b[0] => ram_block3a120.PORTBADDR
address_b[0] => ram_block3a121.PORTBADDR
address_b[0] => ram_block3a122.PORTBADDR
address_b[0] => ram_block3a123.PORTBADDR
address_b[0] => ram_block3a124.PORTBADDR
address_b[0] => ram_block3a125.PORTBADDR
address_b[0] => ram_block3a126.PORTBADDR
address_b[0] => ram_block3a127.PORTBADDR
address_b[0] => ram_block3a128.PORTBADDR
address_b[0] => ram_block3a129.PORTBADDR
address_b[0] => ram_block3a130.PORTBADDR
address_b[0] => ram_block3a131.PORTBADDR
address_b[0] => ram_block3a132.PORTBADDR
address_b[0] => ram_block3a133.PORTBADDR
address_b[0] => ram_block3a134.PORTBADDR
address_b[0] => ram_block3a135.PORTBADDR
address_b[0] => ram_block3a136.PORTBADDR
address_b[0] => ram_block3a137.PORTBADDR
address_b[0] => ram_block3a138.PORTBADDR
address_b[0] => ram_block3a139.PORTBADDR
address_b[0] => ram_block3a140.PORTBADDR
address_b[0] => ram_block3a141.PORTBADDR
address_b[0] => ram_block3a142.PORTBADDR
address_b[0] => ram_block3a143.PORTBADDR
address_b[0] => ram_block3a144.PORTBADDR
address_b[0] => ram_block3a145.PORTBADDR
address_b[0] => ram_block3a146.PORTBADDR
address_b[0] => ram_block3a147.PORTBADDR
address_b[0] => ram_block3a148.PORTBADDR
address_b[0] => ram_block3a149.PORTBADDR
address_b[0] => ram_block3a150.PORTBADDR
address_b[0] => ram_block3a151.PORTBADDR
address_b[0] => ram_block3a152.PORTBADDR
address_b[0] => ram_block3a153.PORTBADDR
address_b[0] => ram_block3a154.PORTBADDR
address_b[0] => ram_block3a155.PORTBADDR
address_b[0] => ram_block3a156.PORTBADDR
address_b[0] => ram_block3a157.PORTBADDR
address_b[0] => ram_block3a158.PORTBADDR
address_b[0] => ram_block3a159.PORTBADDR
address_b[0] => ram_block3a160.PORTBADDR
address_b[0] => ram_block3a161.PORTBADDR
address_b[0] => ram_block3a162.PORTBADDR
address_b[0] => ram_block3a163.PORTBADDR
address_b[0] => ram_block3a164.PORTBADDR
address_b[0] => ram_block3a165.PORTBADDR
address_b[0] => ram_block3a166.PORTBADDR
address_b[0] => ram_block3a167.PORTBADDR
address_b[0] => ram_block3a168.PORTBADDR
address_b[0] => ram_block3a169.PORTBADDR
address_b[0] => ram_block3a170.PORTBADDR
address_b[0] => ram_block3a171.PORTBADDR
address_b[0] => ram_block3a172.PORTBADDR
address_b[0] => ram_block3a173.PORTBADDR
address_b[0] => ram_block3a174.PORTBADDR
address_b[0] => ram_block3a175.PORTBADDR
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => ram_block3a64.CLK0
clock0 => ram_block3a65.CLK0
clock0 => ram_block3a66.CLK0
clock0 => ram_block3a67.CLK0
clock0 => ram_block3a68.CLK0
clock0 => ram_block3a69.CLK0
clock0 => ram_block3a70.CLK0
clock0 => ram_block3a71.CLK0
clock0 => ram_block3a72.CLK0
clock0 => ram_block3a73.CLK0
clock0 => ram_block3a74.CLK0
clock0 => ram_block3a75.CLK0
clock0 => ram_block3a76.CLK0
clock0 => ram_block3a77.CLK0
clock0 => ram_block3a78.CLK0
clock0 => ram_block3a79.CLK0
clock0 => ram_block3a80.CLK0
clock0 => ram_block3a81.CLK0
clock0 => ram_block3a82.CLK0
clock0 => ram_block3a83.CLK0
clock0 => ram_block3a84.CLK0
clock0 => ram_block3a85.CLK0
clock0 => ram_block3a86.CLK0
clock0 => ram_block3a87.CLK0
clock0 => ram_block3a88.CLK0
clock0 => ram_block3a89.CLK0
clock0 => ram_block3a90.CLK0
clock0 => ram_block3a91.CLK0
clock0 => ram_block3a92.CLK0
clock0 => ram_block3a93.CLK0
clock0 => ram_block3a94.CLK0
clock0 => ram_block3a95.CLK0
clock0 => ram_block3a96.CLK0
clock0 => ram_block3a97.CLK0
clock0 => ram_block3a98.CLK0
clock0 => ram_block3a99.CLK0
clock0 => ram_block3a100.CLK0
clock0 => ram_block3a101.CLK0
clock0 => ram_block3a102.CLK0
clock0 => ram_block3a103.CLK0
clock0 => ram_block3a104.CLK0
clock0 => ram_block3a105.CLK0
clock0 => ram_block3a106.CLK0
clock0 => ram_block3a107.CLK0
clock0 => ram_block3a108.CLK0
clock0 => ram_block3a109.CLK0
clock0 => ram_block3a110.CLK0
clock0 => ram_block3a111.CLK0
clock0 => ram_block3a112.CLK0
clock0 => ram_block3a113.CLK0
clock0 => ram_block3a114.CLK0
clock0 => ram_block3a115.CLK0
clock0 => ram_block3a116.CLK0
clock0 => ram_block3a117.CLK0
clock0 => ram_block3a118.CLK0
clock0 => ram_block3a119.CLK0
clock0 => ram_block3a120.CLK0
clock0 => ram_block3a121.CLK0
clock0 => ram_block3a122.CLK0
clock0 => ram_block3a123.CLK0
clock0 => ram_block3a124.CLK0
clock0 => ram_block3a125.CLK0
clock0 => ram_block3a126.CLK0
clock0 => ram_block3a127.CLK0
clock0 => ram_block3a128.CLK0
clock0 => ram_block3a129.CLK0
clock0 => ram_block3a130.CLK0
clock0 => ram_block3a131.CLK0
clock0 => ram_block3a132.CLK0
clock0 => ram_block3a133.CLK0
clock0 => ram_block3a134.CLK0
clock0 => ram_block3a135.CLK0
clock0 => ram_block3a136.CLK0
clock0 => ram_block3a137.CLK0
clock0 => ram_block3a138.CLK0
clock0 => ram_block3a139.CLK0
clock0 => ram_block3a140.CLK0
clock0 => ram_block3a141.CLK0
clock0 => ram_block3a142.CLK0
clock0 => ram_block3a143.CLK0
clock0 => ram_block3a144.CLK0
clock0 => ram_block3a145.CLK0
clock0 => ram_block3a146.CLK0
clock0 => ram_block3a147.CLK0
clock0 => ram_block3a148.CLK0
clock0 => ram_block3a149.CLK0
clock0 => ram_block3a150.CLK0
clock0 => ram_block3a151.CLK0
clock0 => ram_block3a152.CLK0
clock0 => ram_block3a153.CLK0
clock0 => ram_block3a154.CLK0
clock0 => ram_block3a155.CLK0
clock0 => ram_block3a156.CLK0
clock0 => ram_block3a157.CLK0
clock0 => ram_block3a158.CLK0
clock0 => ram_block3a159.CLK0
clock0 => ram_block3a160.CLK0
clock0 => ram_block3a161.CLK0
clock0 => ram_block3a162.CLK0
clock0 => ram_block3a163.CLK0
clock0 => ram_block3a164.CLK0
clock0 => ram_block3a165.CLK0
clock0 => ram_block3a166.CLK0
clock0 => ram_block3a167.CLK0
clock0 => ram_block3a168.CLK0
clock0 => ram_block3a169.CLK0
clock0 => ram_block3a170.CLK0
clock0 => ram_block3a171.CLK0
clock0 => ram_block3a172.CLK0
clock0 => ram_block3a173.CLK0
clock0 => ram_block3a174.CLK0
clock0 => ram_block3a175.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => ram_block3a64.CLK1
clock1 => ram_block3a65.CLK1
clock1 => ram_block3a66.CLK1
clock1 => ram_block3a67.CLK1
clock1 => ram_block3a68.CLK1
clock1 => ram_block3a69.CLK1
clock1 => ram_block3a70.CLK1
clock1 => ram_block3a71.CLK1
clock1 => ram_block3a72.CLK1
clock1 => ram_block3a73.CLK1
clock1 => ram_block3a74.CLK1
clock1 => ram_block3a75.CLK1
clock1 => ram_block3a76.CLK1
clock1 => ram_block3a77.CLK1
clock1 => ram_block3a78.CLK1
clock1 => ram_block3a79.CLK1
clock1 => ram_block3a80.CLK1
clock1 => ram_block3a81.CLK1
clock1 => ram_block3a82.CLK1
clock1 => ram_block3a83.CLK1
clock1 => ram_block3a84.CLK1
clock1 => ram_block3a85.CLK1
clock1 => ram_block3a86.CLK1
clock1 => ram_block3a87.CLK1
clock1 => ram_block3a88.CLK1
clock1 => ram_block3a89.CLK1
clock1 => ram_block3a90.CLK1
clock1 => ram_block3a91.CLK1
clock1 => ram_block3a92.CLK1
clock1 => ram_block3a93.CLK1
clock1 => ram_block3a94.CLK1
clock1 => ram_block3a95.CLK1
clock1 => ram_block3a96.CLK1
clock1 => ram_block3a97.CLK1
clock1 => ram_block3a98.CLK1
clock1 => ram_block3a99.CLK1
clock1 => ram_block3a100.CLK1
clock1 => ram_block3a101.CLK1
clock1 => ram_block3a102.CLK1
clock1 => ram_block3a103.CLK1
clock1 => ram_block3a104.CLK1
clock1 => ram_block3a105.CLK1
clock1 => ram_block3a106.CLK1
clock1 => ram_block3a107.CLK1
clock1 => ram_block3a108.CLK1
clock1 => ram_block3a109.CLK1
clock1 => ram_block3a110.CLK1
clock1 => ram_block3a111.CLK1
clock1 => ram_block3a112.CLK1
clock1 => ram_block3a113.CLK1
clock1 => ram_block3a114.CLK1
clock1 => ram_block3a115.CLK1
clock1 => ram_block3a116.CLK1
clock1 => ram_block3a117.CLK1
clock1 => ram_block3a118.CLK1
clock1 => ram_block3a119.CLK1
clock1 => ram_block3a120.CLK1
clock1 => ram_block3a121.CLK1
clock1 => ram_block3a122.CLK1
clock1 => ram_block3a123.CLK1
clock1 => ram_block3a124.CLK1
clock1 => ram_block3a125.CLK1
clock1 => ram_block3a126.CLK1
clock1 => ram_block3a127.CLK1
clock1 => ram_block3a128.CLK1
clock1 => ram_block3a129.CLK1
clock1 => ram_block3a130.CLK1
clock1 => ram_block3a131.CLK1
clock1 => ram_block3a132.CLK1
clock1 => ram_block3a133.CLK1
clock1 => ram_block3a134.CLK1
clock1 => ram_block3a135.CLK1
clock1 => ram_block3a136.CLK1
clock1 => ram_block3a137.CLK1
clock1 => ram_block3a138.CLK1
clock1 => ram_block3a139.CLK1
clock1 => ram_block3a140.CLK1
clock1 => ram_block3a141.CLK1
clock1 => ram_block3a142.CLK1
clock1 => ram_block3a143.CLK1
clock1 => ram_block3a144.CLK1
clock1 => ram_block3a145.CLK1
clock1 => ram_block3a146.CLK1
clock1 => ram_block3a147.CLK1
clock1 => ram_block3a148.CLK1
clock1 => ram_block3a149.CLK1
clock1 => ram_block3a150.CLK1
clock1 => ram_block3a151.CLK1
clock1 => ram_block3a152.CLK1
clock1 => ram_block3a153.CLK1
clock1 => ram_block3a154.CLK1
clock1 => ram_block3a155.CLK1
clock1 => ram_block3a156.CLK1
clock1 => ram_block3a157.CLK1
clock1 => ram_block3a158.CLK1
clock1 => ram_block3a159.CLK1
clock1 => ram_block3a160.CLK1
clock1 => ram_block3a161.CLK1
clock1 => ram_block3a162.CLK1
clock1 => ram_block3a163.CLK1
clock1 => ram_block3a164.CLK1
clock1 => ram_block3a165.CLK1
clock1 => ram_block3a166.CLK1
clock1 => ram_block3a167.CLK1
clock1 => ram_block3a168.CLK1
clock1 => ram_block3a169.CLK1
clock1 => ram_block3a170.CLK1
clock1 => ram_block3a171.CLK1
clock1 => ram_block3a172.CLK1
clock1 => ram_block3a173.CLK1
clock1 => ram_block3a174.CLK1
clock1 => ram_block3a175.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
data_a[36] => ram_block3a36.PORTADATAIN
data_a[37] => ram_block3a37.PORTADATAIN
data_a[38] => ram_block3a38.PORTADATAIN
data_a[39] => ram_block3a39.PORTADATAIN
data_a[40] => ram_block3a40.PORTADATAIN
data_a[41] => ram_block3a41.PORTADATAIN
data_a[42] => ram_block3a42.PORTADATAIN
data_a[43] => ram_block3a43.PORTADATAIN
data_a[44] => ram_block3a44.PORTADATAIN
data_a[45] => ram_block3a45.PORTADATAIN
data_a[46] => ram_block3a46.PORTADATAIN
data_a[47] => ram_block3a47.PORTADATAIN
data_a[48] => ram_block3a48.PORTADATAIN
data_a[49] => ram_block3a49.PORTADATAIN
data_a[50] => ram_block3a50.PORTADATAIN
data_a[51] => ram_block3a51.PORTADATAIN
data_a[52] => ram_block3a52.PORTADATAIN
data_a[53] => ram_block3a53.PORTADATAIN
data_a[54] => ram_block3a54.PORTADATAIN
data_a[55] => ram_block3a55.PORTADATAIN
data_a[56] => ram_block3a56.PORTADATAIN
data_a[57] => ram_block3a57.PORTADATAIN
data_a[58] => ram_block3a58.PORTADATAIN
data_a[59] => ram_block3a59.PORTADATAIN
data_a[60] => ram_block3a60.PORTADATAIN
data_a[61] => ram_block3a61.PORTADATAIN
data_a[62] => ram_block3a62.PORTADATAIN
data_a[63] => ram_block3a63.PORTADATAIN
data_a[64] => ram_block3a64.PORTADATAIN
data_a[65] => ram_block3a65.PORTADATAIN
data_a[66] => ram_block3a66.PORTADATAIN
data_a[67] => ram_block3a67.PORTADATAIN
data_a[68] => ram_block3a68.PORTADATAIN
data_a[69] => ram_block3a69.PORTADATAIN
data_a[70] => ram_block3a70.PORTADATAIN
data_a[71] => ram_block3a71.PORTADATAIN
data_a[72] => ram_block3a72.PORTADATAIN
data_a[73] => ram_block3a73.PORTADATAIN
data_a[74] => ram_block3a74.PORTADATAIN
data_a[75] => ram_block3a75.PORTADATAIN
data_a[76] => ram_block3a76.PORTADATAIN
data_a[77] => ram_block3a77.PORTADATAIN
data_a[78] => ram_block3a78.PORTADATAIN
data_a[79] => ram_block3a79.PORTADATAIN
data_a[80] => ram_block3a80.PORTADATAIN
data_a[81] => ram_block3a81.PORTADATAIN
data_a[82] => ram_block3a82.PORTADATAIN
data_a[83] => ram_block3a83.PORTADATAIN
data_a[84] => ram_block3a84.PORTADATAIN
data_a[85] => ram_block3a85.PORTADATAIN
data_a[86] => ram_block3a86.PORTADATAIN
data_a[87] => ram_block3a87.PORTADATAIN
data_a[88] => ram_block3a88.PORTADATAIN
data_a[89] => ram_block3a89.PORTADATAIN
data_a[90] => ram_block3a90.PORTADATAIN
data_a[91] => ram_block3a91.PORTADATAIN
data_a[92] => ram_block3a92.PORTADATAIN
data_a[93] => ram_block3a93.PORTADATAIN
data_a[94] => ram_block3a94.PORTADATAIN
data_a[95] => ram_block3a95.PORTADATAIN
data_a[96] => ram_block3a96.PORTADATAIN
data_a[97] => ram_block3a97.PORTADATAIN
data_a[98] => ram_block3a98.PORTADATAIN
data_a[99] => ram_block3a99.PORTADATAIN
data_a[100] => ram_block3a100.PORTADATAIN
data_a[101] => ram_block3a101.PORTADATAIN
data_a[102] => ram_block3a102.PORTADATAIN
data_a[103] => ram_block3a103.PORTADATAIN
data_a[104] => ram_block3a104.PORTADATAIN
data_a[105] => ram_block3a105.PORTADATAIN
data_a[106] => ram_block3a106.PORTADATAIN
data_a[107] => ram_block3a107.PORTADATAIN
data_a[108] => ram_block3a108.PORTADATAIN
data_a[109] => ram_block3a109.PORTADATAIN
data_a[110] => ram_block3a110.PORTADATAIN
data_a[111] => ram_block3a111.PORTADATAIN
data_a[112] => ram_block3a112.PORTADATAIN
data_a[113] => ram_block3a113.PORTADATAIN
data_a[114] => ram_block3a114.PORTADATAIN
data_a[115] => ram_block3a115.PORTADATAIN
data_a[116] => ram_block3a116.PORTADATAIN
data_a[117] => ram_block3a117.PORTADATAIN
data_a[118] => ram_block3a118.PORTADATAIN
data_a[119] => ram_block3a119.PORTADATAIN
data_a[120] => ram_block3a120.PORTADATAIN
data_a[121] => ram_block3a121.PORTADATAIN
data_a[122] => ram_block3a122.PORTADATAIN
data_a[123] => ram_block3a123.PORTADATAIN
data_a[124] => ram_block3a124.PORTADATAIN
data_a[125] => ram_block3a125.PORTADATAIN
data_a[126] => ram_block3a126.PORTADATAIN
data_a[127] => ram_block3a127.PORTADATAIN
data_a[128] => ram_block3a128.PORTADATAIN
data_a[129] => ram_block3a129.PORTADATAIN
data_a[130] => ram_block3a130.PORTADATAIN
data_a[131] => ram_block3a131.PORTADATAIN
data_a[132] => ram_block3a132.PORTADATAIN
data_a[133] => ram_block3a133.PORTADATAIN
data_a[134] => ram_block3a134.PORTADATAIN
data_a[135] => ram_block3a135.PORTADATAIN
data_a[136] => ram_block3a136.PORTADATAIN
data_a[137] => ram_block3a137.PORTADATAIN
data_a[138] => ram_block3a138.PORTADATAIN
data_a[139] => ram_block3a139.PORTADATAIN
data_a[140] => ram_block3a140.PORTADATAIN
data_a[141] => ram_block3a141.PORTADATAIN
data_a[142] => ram_block3a142.PORTADATAIN
data_a[143] => ram_block3a143.PORTADATAIN
data_a[144] => ram_block3a144.PORTADATAIN
data_a[145] => ram_block3a145.PORTADATAIN
data_a[146] => ram_block3a146.PORTADATAIN
data_a[147] => ram_block3a147.PORTADATAIN
data_a[148] => ram_block3a148.PORTADATAIN
data_a[149] => ram_block3a149.PORTADATAIN
data_a[150] => ram_block3a150.PORTADATAIN
data_a[151] => ram_block3a151.PORTADATAIN
data_a[152] => ram_block3a152.PORTADATAIN
data_a[153] => ram_block3a153.PORTADATAIN
data_a[154] => ram_block3a154.PORTADATAIN
data_a[155] => ram_block3a155.PORTADATAIN
data_a[156] => ram_block3a156.PORTADATAIN
data_a[157] => ram_block3a157.PORTADATAIN
data_a[158] => ram_block3a158.PORTADATAIN
data_a[159] => ram_block3a159.PORTADATAIN
data_a[160] => ram_block3a160.PORTADATAIN
data_a[161] => ram_block3a161.PORTADATAIN
data_a[162] => ram_block3a162.PORTADATAIN
data_a[163] => ram_block3a163.PORTADATAIN
data_a[164] => ram_block3a164.PORTADATAIN
data_a[165] => ram_block3a165.PORTADATAIN
data_a[166] => ram_block3a166.PORTADATAIN
data_a[167] => ram_block3a167.PORTADATAIN
data_a[168] => ram_block3a168.PORTADATAIN
data_a[169] => ram_block3a169.PORTADATAIN
data_a[170] => ram_block3a170.PORTADATAIN
data_a[171] => ram_block3a171.PORTADATAIN
data_a[172] => ram_block3a172.PORTADATAIN
data_a[173] => ram_block3a173.PORTADATAIN
data_a[174] => ram_block3a174.PORTADATAIN
data_a[175] => ram_block3a175.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[32] => ram_block3a32.PORTBDATAIN
data_b[33] => ram_block3a33.PORTBDATAIN
data_b[34] => ram_block3a34.PORTBDATAIN
data_b[35] => ram_block3a35.PORTBDATAIN
data_b[36] => ram_block3a36.PORTBDATAIN
data_b[37] => ram_block3a37.PORTBDATAIN
data_b[38] => ram_block3a38.PORTBDATAIN
data_b[39] => ram_block3a39.PORTBDATAIN
data_b[40] => ram_block3a40.PORTBDATAIN
data_b[41] => ram_block3a41.PORTBDATAIN
data_b[42] => ram_block3a42.PORTBDATAIN
data_b[43] => ram_block3a43.PORTBDATAIN
data_b[44] => ram_block3a44.PORTBDATAIN
data_b[45] => ram_block3a45.PORTBDATAIN
data_b[46] => ram_block3a46.PORTBDATAIN
data_b[47] => ram_block3a47.PORTBDATAIN
data_b[48] => ram_block3a48.PORTBDATAIN
data_b[49] => ram_block3a49.PORTBDATAIN
data_b[50] => ram_block3a50.PORTBDATAIN
data_b[51] => ram_block3a51.PORTBDATAIN
data_b[52] => ram_block3a52.PORTBDATAIN
data_b[53] => ram_block3a53.PORTBDATAIN
data_b[54] => ram_block3a54.PORTBDATAIN
data_b[55] => ram_block3a55.PORTBDATAIN
data_b[56] => ram_block3a56.PORTBDATAIN
data_b[57] => ram_block3a57.PORTBDATAIN
data_b[58] => ram_block3a58.PORTBDATAIN
data_b[59] => ram_block3a59.PORTBDATAIN
data_b[60] => ram_block3a60.PORTBDATAIN
data_b[61] => ram_block3a61.PORTBDATAIN
data_b[62] => ram_block3a62.PORTBDATAIN
data_b[63] => ram_block3a63.PORTBDATAIN
data_b[64] => ram_block3a64.PORTBDATAIN
data_b[65] => ram_block3a65.PORTBDATAIN
data_b[66] => ram_block3a66.PORTBDATAIN
data_b[67] => ram_block3a67.PORTBDATAIN
data_b[68] => ram_block3a68.PORTBDATAIN
data_b[69] => ram_block3a69.PORTBDATAIN
data_b[70] => ram_block3a70.PORTBDATAIN
data_b[71] => ram_block3a71.PORTBDATAIN
data_b[72] => ram_block3a72.PORTBDATAIN
data_b[73] => ram_block3a73.PORTBDATAIN
data_b[74] => ram_block3a74.PORTBDATAIN
data_b[75] => ram_block3a75.PORTBDATAIN
data_b[76] => ram_block3a76.PORTBDATAIN
data_b[77] => ram_block3a77.PORTBDATAIN
data_b[78] => ram_block3a78.PORTBDATAIN
data_b[79] => ram_block3a79.PORTBDATAIN
data_b[80] => ram_block3a80.PORTBDATAIN
data_b[81] => ram_block3a81.PORTBDATAIN
data_b[82] => ram_block3a82.PORTBDATAIN
data_b[83] => ram_block3a83.PORTBDATAIN
data_b[84] => ram_block3a84.PORTBDATAIN
data_b[85] => ram_block3a85.PORTBDATAIN
data_b[86] => ram_block3a86.PORTBDATAIN
data_b[87] => ram_block3a87.PORTBDATAIN
data_b[88] => ram_block3a88.PORTBDATAIN
data_b[89] => ram_block3a89.PORTBDATAIN
data_b[90] => ram_block3a90.PORTBDATAIN
data_b[91] => ram_block3a91.PORTBDATAIN
data_b[92] => ram_block3a92.PORTBDATAIN
data_b[93] => ram_block3a93.PORTBDATAIN
data_b[94] => ram_block3a94.PORTBDATAIN
data_b[95] => ram_block3a95.PORTBDATAIN
data_b[96] => ram_block3a96.PORTBDATAIN
data_b[97] => ram_block3a97.PORTBDATAIN
data_b[98] => ram_block3a98.PORTBDATAIN
data_b[99] => ram_block3a99.PORTBDATAIN
data_b[100] => ram_block3a100.PORTBDATAIN
data_b[101] => ram_block3a101.PORTBDATAIN
data_b[102] => ram_block3a102.PORTBDATAIN
data_b[103] => ram_block3a103.PORTBDATAIN
data_b[104] => ram_block3a104.PORTBDATAIN
data_b[105] => ram_block3a105.PORTBDATAIN
data_b[106] => ram_block3a106.PORTBDATAIN
data_b[107] => ram_block3a107.PORTBDATAIN
data_b[108] => ram_block3a108.PORTBDATAIN
data_b[109] => ram_block3a109.PORTBDATAIN
data_b[110] => ram_block3a110.PORTBDATAIN
data_b[111] => ram_block3a111.PORTBDATAIN
data_b[112] => ram_block3a112.PORTBDATAIN
data_b[113] => ram_block3a113.PORTBDATAIN
data_b[114] => ram_block3a114.PORTBDATAIN
data_b[115] => ram_block3a115.PORTBDATAIN
data_b[116] => ram_block3a116.PORTBDATAIN
data_b[117] => ram_block3a117.PORTBDATAIN
data_b[118] => ram_block3a118.PORTBDATAIN
data_b[119] => ram_block3a119.PORTBDATAIN
data_b[120] => ram_block3a120.PORTBDATAIN
data_b[121] => ram_block3a121.PORTBDATAIN
data_b[122] => ram_block3a122.PORTBDATAIN
data_b[123] => ram_block3a123.PORTBDATAIN
data_b[124] => ram_block3a124.PORTBDATAIN
data_b[125] => ram_block3a125.PORTBDATAIN
data_b[126] => ram_block3a126.PORTBDATAIN
data_b[127] => ram_block3a127.PORTBDATAIN
data_b[128] => ram_block3a128.PORTBDATAIN
data_b[129] => ram_block3a129.PORTBDATAIN
data_b[130] => ram_block3a130.PORTBDATAIN
data_b[131] => ram_block3a131.PORTBDATAIN
data_b[132] => ram_block3a132.PORTBDATAIN
data_b[133] => ram_block3a133.PORTBDATAIN
data_b[134] => ram_block3a134.PORTBDATAIN
data_b[135] => ram_block3a135.PORTBDATAIN
data_b[136] => ram_block3a136.PORTBDATAIN
data_b[137] => ram_block3a137.PORTBDATAIN
data_b[138] => ram_block3a138.PORTBDATAIN
data_b[139] => ram_block3a139.PORTBDATAIN
data_b[140] => ram_block3a140.PORTBDATAIN
data_b[141] => ram_block3a141.PORTBDATAIN
data_b[142] => ram_block3a142.PORTBDATAIN
data_b[143] => ram_block3a143.PORTBDATAIN
data_b[144] => ram_block3a144.PORTBDATAIN
data_b[145] => ram_block3a145.PORTBDATAIN
data_b[146] => ram_block3a146.PORTBDATAIN
data_b[147] => ram_block3a147.PORTBDATAIN
data_b[148] => ram_block3a148.PORTBDATAIN
data_b[149] => ram_block3a149.PORTBDATAIN
data_b[150] => ram_block3a150.PORTBDATAIN
data_b[151] => ram_block3a151.PORTBDATAIN
data_b[152] => ram_block3a152.PORTBDATAIN
data_b[153] => ram_block3a153.PORTBDATAIN
data_b[154] => ram_block3a154.PORTBDATAIN
data_b[155] => ram_block3a155.PORTBDATAIN
data_b[156] => ram_block3a156.PORTBDATAIN
data_b[157] => ram_block3a157.PORTBDATAIN
data_b[158] => ram_block3a158.PORTBDATAIN
data_b[159] => ram_block3a159.PORTBDATAIN
data_b[160] => ram_block3a160.PORTBDATAIN
data_b[161] => ram_block3a161.PORTBDATAIN
data_b[162] => ram_block3a162.PORTBDATAIN
data_b[163] => ram_block3a163.PORTBDATAIN
data_b[164] => ram_block3a164.PORTBDATAIN
data_b[165] => ram_block3a165.PORTBDATAIN
data_b[166] => ram_block3a166.PORTBDATAIN
data_b[167] => ram_block3a167.PORTBDATAIN
data_b[168] => ram_block3a168.PORTBDATAIN
data_b[169] => ram_block3a169.PORTBDATAIN
data_b[170] => ram_block3a170.PORTBDATAIN
data_b[171] => ram_block3a171.PORTBDATAIN
data_b[172] => ram_block3a172.PORTBDATAIN
data_b[173] => ram_block3a173.PORTBDATAIN
data_b[174] => ram_block3a174.PORTBDATAIN
data_b[175] => ram_block3a175.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_a[32] <= ram_block3a32.PORTADATAOUT
q_a[33] <= ram_block3a33.PORTADATAOUT
q_a[34] <= ram_block3a34.PORTADATAOUT
q_a[35] <= ram_block3a35.PORTADATAOUT
q_a[36] <= ram_block3a36.PORTADATAOUT
q_a[37] <= ram_block3a37.PORTADATAOUT
q_a[38] <= ram_block3a38.PORTADATAOUT
q_a[39] <= ram_block3a39.PORTADATAOUT
q_a[40] <= ram_block3a40.PORTADATAOUT
q_a[41] <= ram_block3a41.PORTADATAOUT
q_a[42] <= ram_block3a42.PORTADATAOUT
q_a[43] <= ram_block3a43.PORTADATAOUT
q_a[44] <= ram_block3a44.PORTADATAOUT
q_a[45] <= ram_block3a45.PORTADATAOUT
q_a[46] <= ram_block3a46.PORTADATAOUT
q_a[47] <= ram_block3a47.PORTADATAOUT
q_a[48] <= ram_block3a48.PORTADATAOUT
q_a[49] <= ram_block3a49.PORTADATAOUT
q_a[50] <= ram_block3a50.PORTADATAOUT
q_a[51] <= ram_block3a51.PORTADATAOUT
q_a[52] <= ram_block3a52.PORTADATAOUT
q_a[53] <= ram_block3a53.PORTADATAOUT
q_a[54] <= ram_block3a54.PORTADATAOUT
q_a[55] <= ram_block3a55.PORTADATAOUT
q_a[56] <= ram_block3a56.PORTADATAOUT
q_a[57] <= ram_block3a57.PORTADATAOUT
q_a[58] <= ram_block3a58.PORTADATAOUT
q_a[59] <= ram_block3a59.PORTADATAOUT
q_a[60] <= ram_block3a60.PORTADATAOUT
q_a[61] <= ram_block3a61.PORTADATAOUT
q_a[62] <= ram_block3a62.PORTADATAOUT
q_a[63] <= ram_block3a63.PORTADATAOUT
q_a[64] <= ram_block3a64.PORTADATAOUT
q_a[65] <= ram_block3a65.PORTADATAOUT
q_a[66] <= ram_block3a66.PORTADATAOUT
q_a[67] <= ram_block3a67.PORTADATAOUT
q_a[68] <= ram_block3a68.PORTADATAOUT
q_a[69] <= ram_block3a69.PORTADATAOUT
q_a[70] <= ram_block3a70.PORTADATAOUT
q_a[71] <= ram_block3a71.PORTADATAOUT
q_a[72] <= ram_block3a72.PORTADATAOUT
q_a[73] <= ram_block3a73.PORTADATAOUT
q_a[74] <= ram_block3a74.PORTADATAOUT
q_a[75] <= ram_block3a75.PORTADATAOUT
q_a[76] <= ram_block3a76.PORTADATAOUT
q_a[77] <= ram_block3a77.PORTADATAOUT
q_a[78] <= ram_block3a78.PORTADATAOUT
q_a[79] <= ram_block3a79.PORTADATAOUT
q_a[80] <= ram_block3a80.PORTADATAOUT
q_a[81] <= ram_block3a81.PORTADATAOUT
q_a[82] <= ram_block3a82.PORTADATAOUT
q_a[83] <= ram_block3a83.PORTADATAOUT
q_a[84] <= ram_block3a84.PORTADATAOUT
q_a[85] <= ram_block3a85.PORTADATAOUT
q_a[86] <= ram_block3a86.PORTADATAOUT
q_a[87] <= ram_block3a87.PORTADATAOUT
q_a[88] <= ram_block3a88.PORTADATAOUT
q_a[89] <= ram_block3a89.PORTADATAOUT
q_a[90] <= ram_block3a90.PORTADATAOUT
q_a[91] <= ram_block3a91.PORTADATAOUT
q_a[92] <= ram_block3a92.PORTADATAOUT
q_a[93] <= ram_block3a93.PORTADATAOUT
q_a[94] <= ram_block3a94.PORTADATAOUT
q_a[95] <= ram_block3a95.PORTADATAOUT
q_a[96] <= ram_block3a96.PORTADATAOUT
q_a[97] <= ram_block3a97.PORTADATAOUT
q_a[98] <= ram_block3a98.PORTADATAOUT
q_a[99] <= ram_block3a99.PORTADATAOUT
q_a[100] <= ram_block3a100.PORTADATAOUT
q_a[101] <= ram_block3a101.PORTADATAOUT
q_a[102] <= ram_block3a102.PORTADATAOUT
q_a[103] <= ram_block3a103.PORTADATAOUT
q_a[104] <= ram_block3a104.PORTADATAOUT
q_a[105] <= ram_block3a105.PORTADATAOUT
q_a[106] <= ram_block3a106.PORTADATAOUT
q_a[107] <= ram_block3a107.PORTADATAOUT
q_a[108] <= ram_block3a108.PORTADATAOUT
q_a[109] <= ram_block3a109.PORTADATAOUT
q_a[110] <= ram_block3a110.PORTADATAOUT
q_a[111] <= ram_block3a111.PORTADATAOUT
q_a[112] <= ram_block3a112.PORTADATAOUT
q_a[113] <= ram_block3a113.PORTADATAOUT
q_a[114] <= ram_block3a114.PORTADATAOUT
q_a[115] <= ram_block3a115.PORTADATAOUT
q_a[116] <= ram_block3a116.PORTADATAOUT
q_a[117] <= ram_block3a117.PORTADATAOUT
q_a[118] <= ram_block3a118.PORTADATAOUT
q_a[119] <= ram_block3a119.PORTADATAOUT
q_a[120] <= ram_block3a120.PORTADATAOUT
q_a[121] <= ram_block3a121.PORTADATAOUT
q_a[122] <= ram_block3a122.PORTADATAOUT
q_a[123] <= ram_block3a123.PORTADATAOUT
q_a[124] <= ram_block3a124.PORTADATAOUT
q_a[125] <= ram_block3a125.PORTADATAOUT
q_a[126] <= ram_block3a126.PORTADATAOUT
q_a[127] <= ram_block3a127.PORTADATAOUT
q_a[128] <= ram_block3a128.PORTADATAOUT
q_a[129] <= ram_block3a129.PORTADATAOUT
q_a[130] <= ram_block3a130.PORTADATAOUT
q_a[131] <= ram_block3a131.PORTADATAOUT
q_a[132] <= ram_block3a132.PORTADATAOUT
q_a[133] <= ram_block3a133.PORTADATAOUT
q_a[134] <= ram_block3a134.PORTADATAOUT
q_a[135] <= ram_block3a135.PORTADATAOUT
q_a[136] <= ram_block3a136.PORTADATAOUT
q_a[137] <= ram_block3a137.PORTADATAOUT
q_a[138] <= ram_block3a138.PORTADATAOUT
q_a[139] <= ram_block3a139.PORTADATAOUT
q_a[140] <= ram_block3a140.PORTADATAOUT
q_a[141] <= ram_block3a141.PORTADATAOUT
q_a[142] <= ram_block3a142.PORTADATAOUT
q_a[143] <= ram_block3a143.PORTADATAOUT
q_a[144] <= ram_block3a144.PORTADATAOUT
q_a[145] <= ram_block3a145.PORTADATAOUT
q_a[146] <= ram_block3a146.PORTADATAOUT
q_a[147] <= ram_block3a147.PORTADATAOUT
q_a[148] <= ram_block3a148.PORTADATAOUT
q_a[149] <= ram_block3a149.PORTADATAOUT
q_a[150] <= ram_block3a150.PORTADATAOUT
q_a[151] <= ram_block3a151.PORTADATAOUT
q_a[152] <= ram_block3a152.PORTADATAOUT
q_a[153] <= ram_block3a153.PORTADATAOUT
q_a[154] <= ram_block3a154.PORTADATAOUT
q_a[155] <= ram_block3a155.PORTADATAOUT
q_a[156] <= ram_block3a156.PORTADATAOUT
q_a[157] <= ram_block3a157.PORTADATAOUT
q_a[158] <= ram_block3a158.PORTADATAOUT
q_a[159] <= ram_block3a159.PORTADATAOUT
q_a[160] <= ram_block3a160.PORTADATAOUT
q_a[161] <= ram_block3a161.PORTADATAOUT
q_a[162] <= ram_block3a162.PORTADATAOUT
q_a[163] <= ram_block3a163.PORTADATAOUT
q_a[164] <= ram_block3a164.PORTADATAOUT
q_a[165] <= ram_block3a165.PORTADATAOUT
q_a[166] <= ram_block3a166.PORTADATAOUT
q_a[167] <= ram_block3a167.PORTADATAOUT
q_a[168] <= ram_block3a168.PORTADATAOUT
q_a[169] <= ram_block3a169.PORTADATAOUT
q_a[170] <= ram_block3a170.PORTADATAOUT
q_a[171] <= ram_block3a171.PORTADATAOUT
q_a[172] <= ram_block3a172.PORTADATAOUT
q_a[173] <= ram_block3a173.PORTADATAOUT
q_a[174] <= ram_block3a174.PORTADATAOUT
q_a[175] <= ram_block3a175.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
q_b[48] <= ram_block3a48.PORTBDATAOUT
q_b[49] <= ram_block3a49.PORTBDATAOUT
q_b[50] <= ram_block3a50.PORTBDATAOUT
q_b[51] <= ram_block3a51.PORTBDATAOUT
q_b[52] <= ram_block3a52.PORTBDATAOUT
q_b[53] <= ram_block3a53.PORTBDATAOUT
q_b[54] <= ram_block3a54.PORTBDATAOUT
q_b[55] <= ram_block3a55.PORTBDATAOUT
q_b[56] <= ram_block3a56.PORTBDATAOUT
q_b[57] <= ram_block3a57.PORTBDATAOUT
q_b[58] <= ram_block3a58.PORTBDATAOUT
q_b[59] <= ram_block3a59.PORTBDATAOUT
q_b[60] <= ram_block3a60.PORTBDATAOUT
q_b[61] <= ram_block3a61.PORTBDATAOUT
q_b[62] <= ram_block3a62.PORTBDATAOUT
q_b[63] <= ram_block3a63.PORTBDATAOUT
q_b[64] <= ram_block3a64.PORTBDATAOUT
q_b[65] <= ram_block3a65.PORTBDATAOUT
q_b[66] <= ram_block3a66.PORTBDATAOUT
q_b[67] <= ram_block3a67.PORTBDATAOUT
q_b[68] <= ram_block3a68.PORTBDATAOUT
q_b[69] <= ram_block3a69.PORTBDATAOUT
q_b[70] <= ram_block3a70.PORTBDATAOUT
q_b[71] <= ram_block3a71.PORTBDATAOUT
q_b[72] <= ram_block3a72.PORTBDATAOUT
q_b[73] <= ram_block3a73.PORTBDATAOUT
q_b[74] <= ram_block3a74.PORTBDATAOUT
q_b[75] <= ram_block3a75.PORTBDATAOUT
q_b[76] <= ram_block3a76.PORTBDATAOUT
q_b[77] <= ram_block3a77.PORTBDATAOUT
q_b[78] <= ram_block3a78.PORTBDATAOUT
q_b[79] <= ram_block3a79.PORTBDATAOUT
q_b[80] <= ram_block3a80.PORTBDATAOUT
q_b[81] <= ram_block3a81.PORTBDATAOUT
q_b[82] <= ram_block3a82.PORTBDATAOUT
q_b[83] <= ram_block3a83.PORTBDATAOUT
q_b[84] <= ram_block3a84.PORTBDATAOUT
q_b[85] <= ram_block3a85.PORTBDATAOUT
q_b[86] <= ram_block3a86.PORTBDATAOUT
q_b[87] <= ram_block3a87.PORTBDATAOUT
q_b[88] <= ram_block3a88.PORTBDATAOUT
q_b[89] <= ram_block3a89.PORTBDATAOUT
q_b[90] <= ram_block3a90.PORTBDATAOUT
q_b[91] <= ram_block3a91.PORTBDATAOUT
q_b[92] <= ram_block3a92.PORTBDATAOUT
q_b[93] <= ram_block3a93.PORTBDATAOUT
q_b[94] <= ram_block3a94.PORTBDATAOUT
q_b[95] <= ram_block3a95.PORTBDATAOUT
q_b[96] <= ram_block3a96.PORTBDATAOUT
q_b[97] <= ram_block3a97.PORTBDATAOUT
q_b[98] <= ram_block3a98.PORTBDATAOUT
q_b[99] <= ram_block3a99.PORTBDATAOUT
q_b[100] <= ram_block3a100.PORTBDATAOUT
q_b[101] <= ram_block3a101.PORTBDATAOUT
q_b[102] <= ram_block3a102.PORTBDATAOUT
q_b[103] <= ram_block3a103.PORTBDATAOUT
q_b[104] <= ram_block3a104.PORTBDATAOUT
q_b[105] <= ram_block3a105.PORTBDATAOUT
q_b[106] <= ram_block3a106.PORTBDATAOUT
q_b[107] <= ram_block3a107.PORTBDATAOUT
q_b[108] <= ram_block3a108.PORTBDATAOUT
q_b[109] <= ram_block3a109.PORTBDATAOUT
q_b[110] <= ram_block3a110.PORTBDATAOUT
q_b[111] <= ram_block3a111.PORTBDATAOUT
q_b[112] <= ram_block3a112.PORTBDATAOUT
q_b[113] <= ram_block3a113.PORTBDATAOUT
q_b[114] <= ram_block3a114.PORTBDATAOUT
q_b[115] <= ram_block3a115.PORTBDATAOUT
q_b[116] <= ram_block3a116.PORTBDATAOUT
q_b[117] <= ram_block3a117.PORTBDATAOUT
q_b[118] <= ram_block3a118.PORTBDATAOUT
q_b[119] <= ram_block3a119.PORTBDATAOUT
q_b[120] <= ram_block3a120.PORTBDATAOUT
q_b[121] <= ram_block3a121.PORTBDATAOUT
q_b[122] <= ram_block3a122.PORTBDATAOUT
q_b[123] <= ram_block3a123.PORTBDATAOUT
q_b[124] <= ram_block3a124.PORTBDATAOUT
q_b[125] <= ram_block3a125.PORTBDATAOUT
q_b[126] <= ram_block3a126.PORTBDATAOUT
q_b[127] <= ram_block3a127.PORTBDATAOUT
q_b[128] <= ram_block3a128.PORTBDATAOUT
q_b[129] <= ram_block3a129.PORTBDATAOUT
q_b[130] <= ram_block3a130.PORTBDATAOUT
q_b[131] <= ram_block3a131.PORTBDATAOUT
q_b[132] <= ram_block3a132.PORTBDATAOUT
q_b[133] <= ram_block3a133.PORTBDATAOUT
q_b[134] <= ram_block3a134.PORTBDATAOUT
q_b[135] <= ram_block3a135.PORTBDATAOUT
q_b[136] <= ram_block3a136.PORTBDATAOUT
q_b[137] <= ram_block3a137.PORTBDATAOUT
q_b[138] <= ram_block3a138.PORTBDATAOUT
q_b[139] <= ram_block3a139.PORTBDATAOUT
q_b[140] <= ram_block3a140.PORTBDATAOUT
q_b[141] <= ram_block3a141.PORTBDATAOUT
q_b[142] <= ram_block3a142.PORTBDATAOUT
q_b[143] <= ram_block3a143.PORTBDATAOUT
q_b[144] <= ram_block3a144.PORTBDATAOUT
q_b[145] <= ram_block3a145.PORTBDATAOUT
q_b[146] <= ram_block3a146.PORTBDATAOUT
q_b[147] <= ram_block3a147.PORTBDATAOUT
q_b[148] <= ram_block3a148.PORTBDATAOUT
q_b[149] <= ram_block3a149.PORTBDATAOUT
q_b[150] <= ram_block3a150.PORTBDATAOUT
q_b[151] <= ram_block3a151.PORTBDATAOUT
q_b[152] <= ram_block3a152.PORTBDATAOUT
q_b[153] <= ram_block3a153.PORTBDATAOUT
q_b[154] <= ram_block3a154.PORTBDATAOUT
q_b[155] <= ram_block3a155.PORTBDATAOUT
q_b[156] <= ram_block3a156.PORTBDATAOUT
q_b[157] <= ram_block3a157.PORTBDATAOUT
q_b[158] <= ram_block3a158.PORTBDATAOUT
q_b[159] <= ram_block3a159.PORTBDATAOUT
q_b[160] <= ram_block3a160.PORTBDATAOUT
q_b[161] <= ram_block3a161.PORTBDATAOUT
q_b[162] <= ram_block3a162.PORTBDATAOUT
q_b[163] <= ram_block3a163.PORTBDATAOUT
q_b[164] <= ram_block3a164.PORTBDATAOUT
q_b[165] <= ram_block3a165.PORTBDATAOUT
q_b[166] <= ram_block3a166.PORTBDATAOUT
q_b[167] <= ram_block3a167.PORTBDATAOUT
q_b[168] <= ram_block3a168.PORTBDATAOUT
q_b[169] <= ram_block3a169.PORTBDATAOUT
q_b[170] <= ram_block3a170.PORTBDATAOUT
q_b[171] <= ram_block3a171.PORTBDATAOUT
q_b[172] <= ram_block3a172.PORTBDATAOUT
q_b[173] <= ram_block3a173.PORTBDATAOUT
q_b[174] <= ram_block3a174.PORTBDATAOUT
q_b[175] <= ram_block3a175.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE
wren_a => ram_block3a36.PORTAWE
wren_a => ram_block3a37.PORTAWE
wren_a => ram_block3a38.PORTAWE
wren_a => ram_block3a39.PORTAWE
wren_a => ram_block3a40.PORTAWE
wren_a => ram_block3a41.PORTAWE
wren_a => ram_block3a42.PORTAWE
wren_a => ram_block3a43.PORTAWE
wren_a => ram_block3a44.PORTAWE
wren_a => ram_block3a45.PORTAWE
wren_a => ram_block3a46.PORTAWE
wren_a => ram_block3a47.PORTAWE
wren_a => ram_block3a48.PORTAWE
wren_a => ram_block3a49.PORTAWE
wren_a => ram_block3a50.PORTAWE
wren_a => ram_block3a51.PORTAWE
wren_a => ram_block3a52.PORTAWE
wren_a => ram_block3a53.PORTAWE
wren_a => ram_block3a54.PORTAWE
wren_a => ram_block3a55.PORTAWE
wren_a => ram_block3a56.PORTAWE
wren_a => ram_block3a57.PORTAWE
wren_a => ram_block3a58.PORTAWE
wren_a => ram_block3a59.PORTAWE
wren_a => ram_block3a60.PORTAWE
wren_a => ram_block3a61.PORTAWE
wren_a => ram_block3a62.PORTAWE
wren_a => ram_block3a63.PORTAWE
wren_a => ram_block3a64.PORTAWE
wren_a => ram_block3a65.PORTAWE
wren_a => ram_block3a66.PORTAWE
wren_a => ram_block3a67.PORTAWE
wren_a => ram_block3a68.PORTAWE
wren_a => ram_block3a69.PORTAWE
wren_a => ram_block3a70.PORTAWE
wren_a => ram_block3a71.PORTAWE
wren_a => ram_block3a72.PORTAWE
wren_a => ram_block3a73.PORTAWE
wren_a => ram_block3a74.PORTAWE
wren_a => ram_block3a75.PORTAWE
wren_a => ram_block3a76.PORTAWE
wren_a => ram_block3a77.PORTAWE
wren_a => ram_block3a78.PORTAWE
wren_a => ram_block3a79.PORTAWE
wren_a => ram_block3a80.PORTAWE
wren_a => ram_block3a81.PORTAWE
wren_a => ram_block3a82.PORTAWE
wren_a => ram_block3a83.PORTAWE
wren_a => ram_block3a84.PORTAWE
wren_a => ram_block3a85.PORTAWE
wren_a => ram_block3a86.PORTAWE
wren_a => ram_block3a87.PORTAWE
wren_a => ram_block3a88.PORTAWE
wren_a => ram_block3a89.PORTAWE
wren_a => ram_block3a90.PORTAWE
wren_a => ram_block3a91.PORTAWE
wren_a => ram_block3a92.PORTAWE
wren_a => ram_block3a93.PORTAWE
wren_a => ram_block3a94.PORTAWE
wren_a => ram_block3a95.PORTAWE
wren_a => ram_block3a96.PORTAWE
wren_a => ram_block3a97.PORTAWE
wren_a => ram_block3a98.PORTAWE
wren_a => ram_block3a99.PORTAWE
wren_a => ram_block3a100.PORTAWE
wren_a => ram_block3a101.PORTAWE
wren_a => ram_block3a102.PORTAWE
wren_a => ram_block3a103.PORTAWE
wren_a => ram_block3a104.PORTAWE
wren_a => ram_block3a105.PORTAWE
wren_a => ram_block3a106.PORTAWE
wren_a => ram_block3a107.PORTAWE
wren_a => ram_block3a108.PORTAWE
wren_a => ram_block3a109.PORTAWE
wren_a => ram_block3a110.PORTAWE
wren_a => ram_block3a111.PORTAWE
wren_a => ram_block3a112.PORTAWE
wren_a => ram_block3a113.PORTAWE
wren_a => ram_block3a114.PORTAWE
wren_a => ram_block3a115.PORTAWE
wren_a => ram_block3a116.PORTAWE
wren_a => ram_block3a117.PORTAWE
wren_a => ram_block3a118.PORTAWE
wren_a => ram_block3a119.PORTAWE
wren_a => ram_block3a120.PORTAWE
wren_a => ram_block3a121.PORTAWE
wren_a => ram_block3a122.PORTAWE
wren_a => ram_block3a123.PORTAWE
wren_a => ram_block3a124.PORTAWE
wren_a => ram_block3a125.PORTAWE
wren_a => ram_block3a126.PORTAWE
wren_a => ram_block3a127.PORTAWE
wren_a => ram_block3a128.PORTAWE
wren_a => ram_block3a129.PORTAWE
wren_a => ram_block3a130.PORTAWE
wren_a => ram_block3a131.PORTAWE
wren_a => ram_block3a132.PORTAWE
wren_a => ram_block3a133.PORTAWE
wren_a => ram_block3a134.PORTAWE
wren_a => ram_block3a135.PORTAWE
wren_a => ram_block3a136.PORTAWE
wren_a => ram_block3a137.PORTAWE
wren_a => ram_block3a138.PORTAWE
wren_a => ram_block3a139.PORTAWE
wren_a => ram_block3a140.PORTAWE
wren_a => ram_block3a141.PORTAWE
wren_a => ram_block3a142.PORTAWE
wren_a => ram_block3a143.PORTAWE
wren_a => ram_block3a144.PORTAWE
wren_a => ram_block3a145.PORTAWE
wren_a => ram_block3a146.PORTAWE
wren_a => ram_block3a147.PORTAWE
wren_a => ram_block3a148.PORTAWE
wren_a => ram_block3a149.PORTAWE
wren_a => ram_block3a150.PORTAWE
wren_a => ram_block3a151.PORTAWE
wren_a => ram_block3a152.PORTAWE
wren_a => ram_block3a153.PORTAWE
wren_a => ram_block3a154.PORTAWE
wren_a => ram_block3a155.PORTAWE
wren_a => ram_block3a156.PORTAWE
wren_a => ram_block3a157.PORTAWE
wren_a => ram_block3a158.PORTAWE
wren_a => ram_block3a159.PORTAWE
wren_a => ram_block3a160.PORTAWE
wren_a => ram_block3a161.PORTAWE
wren_a => ram_block3a162.PORTAWE
wren_a => ram_block3a163.PORTAWE
wren_a => ram_block3a164.PORTAWE
wren_a => ram_block3a165.PORTAWE
wren_a => ram_block3a166.PORTAWE
wren_a => ram_block3a167.PORTAWE
wren_a => ram_block3a168.PORTAWE
wren_a => ram_block3a169.PORTAWE
wren_a => ram_block3a170.PORTAWE
wren_a => ram_block3a171.PORTAWE
wren_a => ram_block3a172.PORTAWE
wren_a => ram_block3a173.PORTAWE
wren_a => ram_block3a174.PORTAWE
wren_a => ram_block3a175.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE
wren_b => ram_block3a32.PORTBWE
wren_b => ram_block3a33.PORTBWE
wren_b => ram_block3a34.PORTBWE
wren_b => ram_block3a35.PORTBWE
wren_b => ram_block3a36.PORTBWE
wren_b => ram_block3a37.PORTBWE
wren_b => ram_block3a38.PORTBWE
wren_b => ram_block3a39.PORTBWE
wren_b => ram_block3a40.PORTBWE
wren_b => ram_block3a41.PORTBWE
wren_b => ram_block3a42.PORTBWE
wren_b => ram_block3a43.PORTBWE
wren_b => ram_block3a44.PORTBWE
wren_b => ram_block3a45.PORTBWE
wren_b => ram_block3a46.PORTBWE
wren_b => ram_block3a47.PORTBWE
wren_b => ram_block3a48.PORTBWE
wren_b => ram_block3a49.PORTBWE
wren_b => ram_block3a50.PORTBWE
wren_b => ram_block3a51.PORTBWE
wren_b => ram_block3a52.PORTBWE
wren_b => ram_block3a53.PORTBWE
wren_b => ram_block3a54.PORTBWE
wren_b => ram_block3a55.PORTBWE
wren_b => ram_block3a56.PORTBWE
wren_b => ram_block3a57.PORTBWE
wren_b => ram_block3a58.PORTBWE
wren_b => ram_block3a59.PORTBWE
wren_b => ram_block3a60.PORTBWE
wren_b => ram_block3a61.PORTBWE
wren_b => ram_block3a62.PORTBWE
wren_b => ram_block3a63.PORTBWE
wren_b => ram_block3a64.PORTBWE
wren_b => ram_block3a65.PORTBWE
wren_b => ram_block3a66.PORTBWE
wren_b => ram_block3a67.PORTBWE
wren_b => ram_block3a68.PORTBWE
wren_b => ram_block3a69.PORTBWE
wren_b => ram_block3a70.PORTBWE
wren_b => ram_block3a71.PORTBWE
wren_b => ram_block3a72.PORTBWE
wren_b => ram_block3a73.PORTBWE
wren_b => ram_block3a74.PORTBWE
wren_b => ram_block3a75.PORTBWE
wren_b => ram_block3a76.PORTBWE
wren_b => ram_block3a77.PORTBWE
wren_b => ram_block3a78.PORTBWE
wren_b => ram_block3a79.PORTBWE
wren_b => ram_block3a80.PORTBWE
wren_b => ram_block3a81.PORTBWE
wren_b => ram_block3a82.PORTBWE
wren_b => ram_block3a83.PORTBWE
wren_b => ram_block3a84.PORTBWE
wren_b => ram_block3a85.PORTBWE
wren_b => ram_block3a86.PORTBWE
wren_b => ram_block3a87.PORTBWE
wren_b => ram_block3a88.PORTBWE
wren_b => ram_block3a89.PORTBWE
wren_b => ram_block3a90.PORTBWE
wren_b => ram_block3a91.PORTBWE
wren_b => ram_block3a92.PORTBWE
wren_b => ram_block3a93.PORTBWE
wren_b => ram_block3a94.PORTBWE
wren_b => ram_block3a95.PORTBWE
wren_b => ram_block3a96.PORTBWE
wren_b => ram_block3a97.PORTBWE
wren_b => ram_block3a98.PORTBWE
wren_b => ram_block3a99.PORTBWE
wren_b => ram_block3a100.PORTBWE
wren_b => ram_block3a101.PORTBWE
wren_b => ram_block3a102.PORTBWE
wren_b => ram_block3a103.PORTBWE
wren_b => ram_block3a104.PORTBWE
wren_b => ram_block3a105.PORTBWE
wren_b => ram_block3a106.PORTBWE
wren_b => ram_block3a107.PORTBWE
wren_b => ram_block3a108.PORTBWE
wren_b => ram_block3a109.PORTBWE
wren_b => ram_block3a110.PORTBWE
wren_b => ram_block3a111.PORTBWE
wren_b => ram_block3a112.PORTBWE
wren_b => ram_block3a113.PORTBWE
wren_b => ram_block3a114.PORTBWE
wren_b => ram_block3a115.PORTBWE
wren_b => ram_block3a116.PORTBWE
wren_b => ram_block3a117.PORTBWE
wren_b => ram_block3a118.PORTBWE
wren_b => ram_block3a119.PORTBWE
wren_b => ram_block3a120.PORTBWE
wren_b => ram_block3a121.PORTBWE
wren_b => ram_block3a122.PORTBWE
wren_b => ram_block3a123.PORTBWE
wren_b => ram_block3a124.PORTBWE
wren_b => ram_block3a125.PORTBWE
wren_b => ram_block3a126.PORTBWE
wren_b => ram_block3a127.PORTBWE
wren_b => ram_block3a128.PORTBWE
wren_b => ram_block3a129.PORTBWE
wren_b => ram_block3a130.PORTBWE
wren_b => ram_block3a131.PORTBWE
wren_b => ram_block3a132.PORTBWE
wren_b => ram_block3a133.PORTBWE
wren_b => ram_block3a134.PORTBWE
wren_b => ram_block3a135.PORTBWE
wren_b => ram_block3a136.PORTBWE
wren_b => ram_block3a137.PORTBWE
wren_b => ram_block3a138.PORTBWE
wren_b => ram_block3a139.PORTBWE
wren_b => ram_block3a140.PORTBWE
wren_b => ram_block3a141.PORTBWE
wren_b => ram_block3a142.PORTBWE
wren_b => ram_block3a143.PORTBWE
wren_b => ram_block3a144.PORTBWE
wren_b => ram_block3a145.PORTBWE
wren_b => ram_block3a146.PORTBWE
wren_b => ram_block3a147.PORTBWE
wren_b => ram_block3a148.PORTBWE
wren_b => ram_block3a149.PORTBWE
wren_b => ram_block3a150.PORTBWE
wren_b => ram_block3a151.PORTBWE
wren_b => ram_block3a152.PORTBWE
wren_b => ram_block3a153.PORTBWE
wren_b => ram_block3a154.PORTBWE
wren_b => ram_block3a155.PORTBWE
wren_b => ram_block3a156.PORTBWE
wren_b => ram_block3a157.PORTBWE
wren_b => ram_block3a158.PORTBWE
wren_b => ram_block3a159.PORTBWE
wren_b => ram_block3a160.PORTBWE
wren_b => ram_block3a161.PORTBWE
wren_b => ram_block3a162.PORTBWE
wren_b => ram_block3a163.PORTBWE
wren_b => ram_block3a164.PORTBWE
wren_b => ram_block3a165.PORTBWE
wren_b => ram_block3a166.PORTBWE
wren_b => ram_block3a167.PORTBWE
wren_b => ram_block3a168.PORTBWE
wren_b => ram_block3a169.PORTBWE
wren_b => ram_block3a170.PORTBWE
wren_b => ram_block3a171.PORTBWE
wren_b => ram_block3a172.PORTBWE
wren_b => ram_block3a173.PORTBWE
wren_b => ram_block3a174.PORTBWE
wren_b => ram_block3a175.PORTBWE


|XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_write[32] <= ram_rom_data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_write[33] <= ram_rom_data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_write[34] <= ram_rom_data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_write[35] <= ram_rom_data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_write[36] <= ram_rom_data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_write[37] <= ram_rom_data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_write[38] <= ram_rom_data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_write[39] <= ram_rom_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_write[40] <= ram_rom_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_write[41] <= ram_rom_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_write[42] <= ram_rom_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_write[43] <= ram_rom_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_write[44] <= ram_rom_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_write[45] <= ram_rom_data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_write[46] <= ram_rom_data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_write[47] <= ram_rom_data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_write[48] <= ram_rom_data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_write[49] <= ram_rom_data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_write[50] <= ram_rom_data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_write[51] <= ram_rom_data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_write[52] <= ram_rom_data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_write[53] <= ram_rom_data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_write[54] <= ram_rom_data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_write[55] <= ram_rom_data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_write[56] <= ram_rom_data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_write[57] <= ram_rom_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_write[58] <= ram_rom_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_write[59] <= ram_rom_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_write[60] <= ram_rom_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_write[61] <= ram_rom_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_write[62] <= ram_rom_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_write[63] <= ram_rom_data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
data_write[64] <= ram_rom_data_reg[64].DB_MAX_OUTPUT_PORT_TYPE
data_write[65] <= ram_rom_data_reg[65].DB_MAX_OUTPUT_PORT_TYPE
data_write[66] <= ram_rom_data_reg[66].DB_MAX_OUTPUT_PORT_TYPE
data_write[67] <= ram_rom_data_reg[67].DB_MAX_OUTPUT_PORT_TYPE
data_write[68] <= ram_rom_data_reg[68].DB_MAX_OUTPUT_PORT_TYPE
data_write[69] <= ram_rom_data_reg[69].DB_MAX_OUTPUT_PORT_TYPE
data_write[70] <= ram_rom_data_reg[70].DB_MAX_OUTPUT_PORT_TYPE
data_write[71] <= ram_rom_data_reg[71].DB_MAX_OUTPUT_PORT_TYPE
data_write[72] <= ram_rom_data_reg[72].DB_MAX_OUTPUT_PORT_TYPE
data_write[73] <= ram_rom_data_reg[73].DB_MAX_OUTPUT_PORT_TYPE
data_write[74] <= ram_rom_data_reg[74].DB_MAX_OUTPUT_PORT_TYPE
data_write[75] <= ram_rom_data_reg[75].DB_MAX_OUTPUT_PORT_TYPE
data_write[76] <= ram_rom_data_reg[76].DB_MAX_OUTPUT_PORT_TYPE
data_write[77] <= ram_rom_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
data_write[78] <= ram_rom_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
data_write[79] <= ram_rom_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
data_write[80] <= ram_rom_data_reg[80].DB_MAX_OUTPUT_PORT_TYPE
data_write[81] <= ram_rom_data_reg[81].DB_MAX_OUTPUT_PORT_TYPE
data_write[82] <= ram_rom_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
data_write[83] <= ram_rom_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
data_write[84] <= ram_rom_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
data_write[85] <= ram_rom_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
data_write[86] <= ram_rom_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
data_write[87] <= ram_rom_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
data_write[88] <= ram_rom_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
data_write[89] <= ram_rom_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
data_write[90] <= ram_rom_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
data_write[91] <= ram_rom_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
data_write[92] <= ram_rom_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
data_write[93] <= ram_rom_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
data_write[94] <= ram_rom_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
data_write[95] <= ram_rom_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
data_write[96] <= ram_rom_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
data_write[97] <= ram_rom_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
data_write[98] <= ram_rom_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
data_write[99] <= ram_rom_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
data_write[100] <= ram_rom_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
data_write[101] <= ram_rom_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
data_write[102] <= ram_rom_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
data_write[103] <= ram_rom_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
data_write[104] <= ram_rom_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
data_write[105] <= ram_rom_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
data_write[106] <= ram_rom_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
data_write[107] <= ram_rom_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
data_write[108] <= ram_rom_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
data_write[109] <= ram_rom_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
data_write[110] <= ram_rom_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
data_write[111] <= ram_rom_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
data_write[112] <= ram_rom_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
data_write[113] <= ram_rom_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
data_write[114] <= ram_rom_data_reg[114].DB_MAX_OUTPUT_PORT_TYPE
data_write[115] <= ram_rom_data_reg[115].DB_MAX_OUTPUT_PORT_TYPE
data_write[116] <= ram_rom_data_reg[116].DB_MAX_OUTPUT_PORT_TYPE
data_write[117] <= ram_rom_data_reg[117].DB_MAX_OUTPUT_PORT_TYPE
data_write[118] <= ram_rom_data_reg[118].DB_MAX_OUTPUT_PORT_TYPE
data_write[119] <= ram_rom_data_reg[119].DB_MAX_OUTPUT_PORT_TYPE
data_write[120] <= ram_rom_data_reg[120].DB_MAX_OUTPUT_PORT_TYPE
data_write[121] <= ram_rom_data_reg[121].DB_MAX_OUTPUT_PORT_TYPE
data_write[122] <= ram_rom_data_reg[122].DB_MAX_OUTPUT_PORT_TYPE
data_write[123] <= ram_rom_data_reg[123].DB_MAX_OUTPUT_PORT_TYPE
data_write[124] <= ram_rom_data_reg[124].DB_MAX_OUTPUT_PORT_TYPE
data_write[125] <= ram_rom_data_reg[125].DB_MAX_OUTPUT_PORT_TYPE
data_write[126] <= ram_rom_data_reg[126].DB_MAX_OUTPUT_PORT_TYPE
data_write[127] <= ram_rom_data_reg[127].DB_MAX_OUTPUT_PORT_TYPE
data_write[128] <= ram_rom_data_reg[128].DB_MAX_OUTPUT_PORT_TYPE
data_write[129] <= ram_rom_data_reg[129].DB_MAX_OUTPUT_PORT_TYPE
data_write[130] <= ram_rom_data_reg[130].DB_MAX_OUTPUT_PORT_TYPE
data_write[131] <= ram_rom_data_reg[131].DB_MAX_OUTPUT_PORT_TYPE
data_write[132] <= ram_rom_data_reg[132].DB_MAX_OUTPUT_PORT_TYPE
data_write[133] <= ram_rom_data_reg[133].DB_MAX_OUTPUT_PORT_TYPE
data_write[134] <= ram_rom_data_reg[134].DB_MAX_OUTPUT_PORT_TYPE
data_write[135] <= ram_rom_data_reg[135].DB_MAX_OUTPUT_PORT_TYPE
data_write[136] <= ram_rom_data_reg[136].DB_MAX_OUTPUT_PORT_TYPE
data_write[137] <= ram_rom_data_reg[137].DB_MAX_OUTPUT_PORT_TYPE
data_write[138] <= ram_rom_data_reg[138].DB_MAX_OUTPUT_PORT_TYPE
data_write[139] <= ram_rom_data_reg[139].DB_MAX_OUTPUT_PORT_TYPE
data_write[140] <= ram_rom_data_reg[140].DB_MAX_OUTPUT_PORT_TYPE
data_write[141] <= ram_rom_data_reg[141].DB_MAX_OUTPUT_PORT_TYPE
data_write[142] <= ram_rom_data_reg[142].DB_MAX_OUTPUT_PORT_TYPE
data_write[143] <= ram_rom_data_reg[143].DB_MAX_OUTPUT_PORT_TYPE
data_write[144] <= ram_rom_data_reg[144].DB_MAX_OUTPUT_PORT_TYPE
data_write[145] <= ram_rom_data_reg[145].DB_MAX_OUTPUT_PORT_TYPE
data_write[146] <= ram_rom_data_reg[146].DB_MAX_OUTPUT_PORT_TYPE
data_write[147] <= ram_rom_data_reg[147].DB_MAX_OUTPUT_PORT_TYPE
data_write[148] <= ram_rom_data_reg[148].DB_MAX_OUTPUT_PORT_TYPE
data_write[149] <= ram_rom_data_reg[149].DB_MAX_OUTPUT_PORT_TYPE
data_write[150] <= ram_rom_data_reg[150].DB_MAX_OUTPUT_PORT_TYPE
data_write[151] <= ram_rom_data_reg[151].DB_MAX_OUTPUT_PORT_TYPE
data_write[152] <= ram_rom_data_reg[152].DB_MAX_OUTPUT_PORT_TYPE
data_write[153] <= ram_rom_data_reg[153].DB_MAX_OUTPUT_PORT_TYPE
data_write[154] <= ram_rom_data_reg[154].DB_MAX_OUTPUT_PORT_TYPE
data_write[155] <= ram_rom_data_reg[155].DB_MAX_OUTPUT_PORT_TYPE
data_write[156] <= ram_rom_data_reg[156].DB_MAX_OUTPUT_PORT_TYPE
data_write[157] <= ram_rom_data_reg[157].DB_MAX_OUTPUT_PORT_TYPE
data_write[158] <= ram_rom_data_reg[158].DB_MAX_OUTPUT_PORT_TYPE
data_write[159] <= ram_rom_data_reg[159].DB_MAX_OUTPUT_PORT_TYPE
data_write[160] <= ram_rom_data_reg[160].DB_MAX_OUTPUT_PORT_TYPE
data_write[161] <= ram_rom_data_reg[161].DB_MAX_OUTPUT_PORT_TYPE
data_write[162] <= ram_rom_data_reg[162].DB_MAX_OUTPUT_PORT_TYPE
data_write[163] <= ram_rom_data_reg[163].DB_MAX_OUTPUT_PORT_TYPE
data_write[164] <= ram_rom_data_reg[164].DB_MAX_OUTPUT_PORT_TYPE
data_write[165] <= ram_rom_data_reg[165].DB_MAX_OUTPUT_PORT_TYPE
data_write[166] <= ram_rom_data_reg[166].DB_MAX_OUTPUT_PORT_TYPE
data_write[167] <= ram_rom_data_reg[167].DB_MAX_OUTPUT_PORT_TYPE
data_write[168] <= ram_rom_data_reg[168].DB_MAX_OUTPUT_PORT_TYPE
data_write[169] <= ram_rom_data_reg[169].DB_MAX_OUTPUT_PORT_TYPE
data_write[170] <= ram_rom_data_reg[170].DB_MAX_OUTPUT_PORT_TYPE
data_write[171] <= ram_rom_data_reg[171].DB_MAX_OUTPUT_PORT_TYPE
data_write[172] <= ram_rom_data_reg[172].DB_MAX_OUTPUT_PORT_TYPE
data_write[173] <= ram_rom_data_reg[173].DB_MAX_OUTPUT_PORT_TYPE
data_write[174] <= ram_rom_data_reg[174].DB_MAX_OUTPUT_PORT_TYPE
data_write[175] <= ram_rom_data_reg[175].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
data_read[32] => ram_rom_data_reg.DATAB
data_read[33] => ram_rom_data_reg.DATAB
data_read[34] => ram_rom_data_reg.DATAB
data_read[35] => ram_rom_data_reg.DATAB
data_read[36] => ram_rom_data_reg.DATAB
data_read[37] => ram_rom_data_reg.DATAB
data_read[38] => ram_rom_data_reg.DATAB
data_read[39] => ram_rom_data_reg.DATAB
data_read[40] => ram_rom_data_reg.DATAB
data_read[41] => ram_rom_data_reg.DATAB
data_read[42] => ram_rom_data_reg.DATAB
data_read[43] => ram_rom_data_reg.DATAB
data_read[44] => ram_rom_data_reg.DATAB
data_read[45] => ram_rom_data_reg.DATAB
data_read[46] => ram_rom_data_reg.DATAB
data_read[47] => ram_rom_data_reg.DATAB
data_read[48] => ram_rom_data_reg.DATAB
data_read[49] => ram_rom_data_reg.DATAB
data_read[50] => ram_rom_data_reg.DATAB
data_read[51] => ram_rom_data_reg.DATAB
data_read[52] => ram_rom_data_reg.DATAB
data_read[53] => ram_rom_data_reg.DATAB
data_read[54] => ram_rom_data_reg.DATAB
data_read[55] => ram_rom_data_reg.DATAB
data_read[56] => ram_rom_data_reg.DATAB
data_read[57] => ram_rom_data_reg.DATAB
data_read[58] => ram_rom_data_reg.DATAB
data_read[59] => ram_rom_data_reg.DATAB
data_read[60] => ram_rom_data_reg.DATAB
data_read[61] => ram_rom_data_reg.DATAB
data_read[62] => ram_rom_data_reg.DATAB
data_read[63] => ram_rom_data_reg.DATAB
data_read[64] => ram_rom_data_reg.DATAB
data_read[65] => ram_rom_data_reg.DATAB
data_read[66] => ram_rom_data_reg.DATAB
data_read[67] => ram_rom_data_reg.DATAB
data_read[68] => ram_rom_data_reg.DATAB
data_read[69] => ram_rom_data_reg.DATAB
data_read[70] => ram_rom_data_reg.DATAB
data_read[71] => ram_rom_data_reg.DATAB
data_read[72] => ram_rom_data_reg.DATAB
data_read[73] => ram_rom_data_reg.DATAB
data_read[74] => ram_rom_data_reg.DATAB
data_read[75] => ram_rom_data_reg.DATAB
data_read[76] => ram_rom_data_reg.DATAB
data_read[77] => ram_rom_data_reg.DATAB
data_read[78] => ram_rom_data_reg.DATAB
data_read[79] => ram_rom_data_reg.DATAB
data_read[80] => ram_rom_data_reg.DATAB
data_read[81] => ram_rom_data_reg.DATAB
data_read[82] => ram_rom_data_reg.DATAB
data_read[83] => ram_rom_data_reg.DATAB
data_read[84] => ram_rom_data_reg.DATAB
data_read[85] => ram_rom_data_reg.DATAB
data_read[86] => ram_rom_data_reg.DATAB
data_read[87] => ram_rom_data_reg.DATAB
data_read[88] => ram_rom_data_reg.DATAB
data_read[89] => ram_rom_data_reg.DATAB
data_read[90] => ram_rom_data_reg.DATAB
data_read[91] => ram_rom_data_reg.DATAB
data_read[92] => ram_rom_data_reg.DATAB
data_read[93] => ram_rom_data_reg.DATAB
data_read[94] => ram_rom_data_reg.DATAB
data_read[95] => ram_rom_data_reg.DATAB
data_read[96] => ram_rom_data_reg.DATAB
data_read[97] => ram_rom_data_reg.DATAB
data_read[98] => ram_rom_data_reg.DATAB
data_read[99] => ram_rom_data_reg.DATAB
data_read[100] => ram_rom_data_reg.DATAB
data_read[101] => ram_rom_data_reg.DATAB
data_read[102] => ram_rom_data_reg.DATAB
data_read[103] => ram_rom_data_reg.DATAB
data_read[104] => ram_rom_data_reg.DATAB
data_read[105] => ram_rom_data_reg.DATAB
data_read[106] => ram_rom_data_reg.DATAB
data_read[107] => ram_rom_data_reg.DATAB
data_read[108] => ram_rom_data_reg.DATAB
data_read[109] => ram_rom_data_reg.DATAB
data_read[110] => ram_rom_data_reg.DATAB
data_read[111] => ram_rom_data_reg.DATAB
data_read[112] => ram_rom_data_reg.DATAB
data_read[113] => ram_rom_data_reg.DATAB
data_read[114] => ram_rom_data_reg.DATAB
data_read[115] => ram_rom_data_reg.DATAB
data_read[116] => ram_rom_data_reg.DATAB
data_read[117] => ram_rom_data_reg.DATAB
data_read[118] => ram_rom_data_reg.DATAB
data_read[119] => ram_rom_data_reg.DATAB
data_read[120] => ram_rom_data_reg.DATAB
data_read[121] => ram_rom_data_reg.DATAB
data_read[122] => ram_rom_data_reg.DATAB
data_read[123] => ram_rom_data_reg.DATAB
data_read[124] => ram_rom_data_reg.DATAB
data_read[125] => ram_rom_data_reg.DATAB
data_read[126] => ram_rom_data_reg.DATAB
data_read[127] => ram_rom_data_reg.DATAB
data_read[128] => ram_rom_data_reg.DATAB
data_read[129] => ram_rom_data_reg.DATAB
data_read[130] => ram_rom_data_reg.DATAB
data_read[131] => ram_rom_data_reg.DATAB
data_read[132] => ram_rom_data_reg.DATAB
data_read[133] => ram_rom_data_reg.DATAB
data_read[134] => ram_rom_data_reg.DATAB
data_read[135] => ram_rom_data_reg.DATAB
data_read[136] => ram_rom_data_reg.DATAB
data_read[137] => ram_rom_data_reg.DATAB
data_read[138] => ram_rom_data_reg.DATAB
data_read[139] => ram_rom_data_reg.DATAB
data_read[140] => ram_rom_data_reg.DATAB
data_read[141] => ram_rom_data_reg.DATAB
data_read[142] => ram_rom_data_reg.DATAB
data_read[143] => ram_rom_data_reg.DATAB
data_read[144] => ram_rom_data_reg.DATAB
data_read[145] => ram_rom_data_reg.DATAB
data_read[146] => ram_rom_data_reg.DATAB
data_read[147] => ram_rom_data_reg.DATAB
data_read[148] => ram_rom_data_reg.DATAB
data_read[149] => ram_rom_data_reg.DATAB
data_read[150] => ram_rom_data_reg.DATAB
data_read[151] => ram_rom_data_reg.DATAB
data_read[152] => ram_rom_data_reg.DATAB
data_read[153] => ram_rom_data_reg.DATAB
data_read[154] => ram_rom_data_reg.DATAB
data_read[155] => ram_rom_data_reg.DATAB
data_read[156] => ram_rom_data_reg.DATAB
data_read[157] => ram_rom_data_reg.DATAB
data_read[158] => ram_rom_data_reg.DATAB
data_read[159] => ram_rom_data_reg.DATAB
data_read[160] => ram_rom_data_reg.DATAB
data_read[161] => ram_rom_data_reg.DATAB
data_read[162] => ram_rom_data_reg.DATAB
data_read[163] => ram_rom_data_reg.DATAB
data_read[164] => ram_rom_data_reg.DATAB
data_read[165] => ram_rom_data_reg.DATAB
data_read[166] => ram_rom_data_reg.DATAB
data_read[167] => ram_rom_data_reg.DATAB
data_read[168] => ram_rom_data_reg.DATAB
data_read[169] => ram_rom_data_reg.DATAB
data_read[170] => ram_rom_data_reg.DATAB
data_read[171] => ram_rom_data_reg.DATAB
data_read[172] => ram_rom_data_reg.DATAB
data_read[173] => ram_rom_data_reg.DATAB
data_read[174] => ram_rom_data_reg.DATAB
data_read[175] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|XM23|seven_segment_display_driver:comb_608
binary_in[0] => Decoder0.IN3
binary_in[1] => LessThan107.IN8
binary_in[1] => Add107.IN8
binary_in[1] => shift_reg[28].DATAA
binary_in[2] => LessThan99.IN8
binary_in[2] => Add99.IN8
binary_in[2] => shift_reg.DATAA
binary_in[3] => LessThan91.IN8
binary_in[3] => Add91.IN8
binary_in[3] => shift_reg.DATAA
binary_in[4] => LessThan83.IN8
binary_in[4] => Add83.IN8
binary_in[4] => shift_reg.DATAA
binary_in[5] => LessThan76.IN8
binary_in[5] => Add76.IN8
binary_in[5] => shift_reg.DATAA
binary_in[6] => LessThan69.IN8
binary_in[6] => Add69.IN8
binary_in[6] => shift_reg.DATAA
binary_in[7] => LessThan62.IN8
binary_in[7] => Add62.IN8
binary_in[7] => shift_reg.DATAA
binary_in[8] => LessThan56.IN8
binary_in[8] => Add56.IN8
binary_in[8] => shift_reg.DATAA
binary_in[9] => LessThan50.IN8
binary_in[9] => Add50.IN8
binary_in[9] => shift_reg.DATAA
binary_in[10] => LessThan44.IN8
binary_in[10] => Add44.IN8
binary_in[10] => shift_reg.DATAA
binary_in[11] => LessThan39.IN8
binary_in[11] => Add39.IN8
binary_in[11] => shift_reg.DATAA
binary_in[12] => LessThan34.IN8
binary_in[12] => Add34.IN8
binary_in[12] => shift_reg.DATAA
binary_in[13] => LessThan29.IN8
binary_in[13] => Add29.IN8
binary_in[13] => shift_reg.DATAA
binary_in[14] => LessThan25.IN8
binary_in[14] => Add25.IN8
binary_in[14] => shift_reg.DATAA
binary_in[15] => LessThan21.IN8
binary_in[15] => Add21.IN8
binary_in[15] => shift_reg.DATAA
binary_in[16] => LessThan17.IN8
binary_in[16] => Add17.IN8
binary_in[16] => shift_reg.DATAA
binary_in[17] => LessThan14.IN8
binary_in[17] => Add14.IN8
binary_in[17] => shift_reg.DATAA
binary_in[18] => LessThan11.IN8
binary_in[18] => Add11.IN8
binary_in[18] => shift_reg.DATAA
binary_in[19] => LessThan8.IN8
binary_in[19] => Add8.IN8
binary_in[19] => shift_reg.DATAA
binary_in[20] => LessThan6.IN8
binary_in[20] => Add6.IN8
binary_in[20] => shift_reg.DATAA
binary_in[21] => LessThan4.IN8
binary_in[21] => Add4.IN8
binary_in[21] => shift_reg.DATAA
binary_in[22] => LessThan2.IN8
binary_in[22] => Add2.IN8
binary_in[22] => shift_reg.DATAA
binary_in[23] => LessThan1.IN8
binary_in[23] => Add1.IN8
binary_in[23] => shift_reg.DATAA
binary_in[24] => LessThan0.IN6
binary_in[24] => Add0.IN6
binary_in[24] => shift_reg.DATAA
binary_in[25] => LessThan0.IN5
binary_in[25] => Add0.IN5
binary_in[25] => shift_reg.DATAA
binary_in[26] => LessThan0.IN4
binary_in[26] => Add0.IN4
binary_in[26] => shift_reg.DATAA
segments[0][0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[0][1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[0][2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[0][3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[0][4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[0][5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[0][6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
segments[1][0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
segments[1][1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
segments[1][2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
segments[1][3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
segments[1][4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
segments[1][5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
segments[1][6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
segments[2][0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
segments[2][1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
segments[2][2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
segments[2][3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
segments[2][4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
segments[2][5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
segments[2][6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
segments[3][0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
segments[3][1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
segments[3][2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
segments[3][3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
segments[3][4] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
segments[3][5] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
segments[3][6] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
segments[4][0] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
segments[4][1] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
segments[4][2] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
segments[4][3] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
segments[4][4] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
segments[4][5] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
segments[4][6] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
segments[5][0] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
segments[5][1] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
segments[5][2] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
segments[5][3] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
segments[5][4] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
segments[5][5] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
segments[5][6] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
segments[6][0] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
segments[6][1] <= WideOr47.DB_MAX_OUTPUT_PORT_TYPE
segments[6][2] <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
segments[6][3] <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
segments[6][4] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
segments[6][5] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
segments[6][6] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
segments[7][0] <= WideOr55.DB_MAX_OUTPUT_PORT_TYPE
segments[7][1] <= WideOr54.DB_MAX_OUTPUT_PORT_TYPE
segments[7][2] <= WideOr53.DB_MAX_OUTPUT_PORT_TYPE
segments[7][3] <= WideOr52.DB_MAX_OUTPUT_PORT_TYPE
segments[7][4] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
segments[7][5] <= WideOr50.DB_MAX_OUTPUT_PORT_TYPE
segments[7][6] <= WideOr49.DB_MAX_OUTPUT_PORT_TYPE


