# Digital-electronic-1

## Jiří Kadlec

[VUT profile](https://www.vutbr.cz/lide/jiri-kadlec-223381)

**VUT number: 223381**   
*ID: xkadle41*

```vhdl
entity ANDGATE is
  port ( 
    I1 : in std_logic;
    I2 : in std_logic;
    O  : out std_logic);
end entity ANDGATE;
```
