{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756325921626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756325921636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 16:18:41 2025 " "Processing started: Wed Aug 27 16:18:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756325921636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325921636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Harvard -c Harvard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Harvard -c Harvard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325921636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756325922894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756325922894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/register/register32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/register/register32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32bit " "Found entity 1: register32bit" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/register/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/register/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Register/pc.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/rightshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/rightshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 RightShift " "Found entity 1: RightShift" {  } { { "../ALU/RightShift.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/RightShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/or32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/or32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR32Bit " "Found entity 1: OR32Bit" {  } { { "../ALU/OR32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/OR32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/not32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/not32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT32Bit " "Found entity 1: NOT32Bit" {  } { { "../ALU/NOT32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/NOT32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../ALU/mux8to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../ALU/mux2to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/leftshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/leftshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "../ALU/LeftShift.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/LeftShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../ALU/fulladder.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/and32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/and32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND32Bit " "Found entity 1: AND32Bit" {  } { { "../ALU/AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/alu32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/alu32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bit " "Found entity 1: ALU32Bit" {  } { { "../ALU/ALU32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "../ALU/adder32.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/data_mem/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/data_mem/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "../Data_Mem/DataMem.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Data_Mem/DataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/reset/reset_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/reset/reset_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325937986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325937986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325938000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/uze.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/uze.v" { { "Info" "ISGN_ENTITY_NAME" "1 uze " "Found entity 1: uze" {  } { { "../DataPathCPU/uze.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/uze.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325938013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/red.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/red.v" { { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "../DataPathCPU/red.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/red.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325938024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325938037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/lze.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/lze.v" { { "Info" "ISGN_ENTITY_NAME" "1 lze " "Found entity 1: lze" {  } { { "../DataPathCPU/lze.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/lze.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325938050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../DataPathCPU/data_path.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325938061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harvard.v 1 1 " "Found 1 design units, including 1 entities, in source file harvard.v" { { "Info" "ISGN_ENTITY_NAME" "1 harvard " "Found entity 1: harvard" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325938074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harvard " "Elaborating entity \"harvard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756325938164 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "doutIR harvard.v(12) " "Output port \"doutIR\" at harvard.v(12) has no driver" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756325938208 "|harvard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:datapath " "Elaborating entity \"data_path\" for hierarchy \"data_path:datapath\"" {  } { { "harvard.v" "datapath" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_path.v(212) " "Verilog HDL assignment warning at data_path.v(212): truncated value with size 32 to match size of target (8)" {  } { { "../DataPathCPU/data_path.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756325938223 "|harvard|data_path:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lze data_path:datapath\|lze:lze_A_mux " "Elaborating entity \"lze\" for hierarchy \"data_path:datapath\|lze:lze_A_mux\"" {  } { { "../DataPathCPU/data_path.v" "lze_A_mux" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uze data_path:datapath\|uze:uze_ALU " "Elaborating entity \"uze\" for hierarchy \"data_path:datapath\|uze:uze_ALU\"" {  } { { "../DataPathCPU/data_path.v" "uze_ALU" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red data_path:datapath\|red:red_datamemory " "Elaborating entity \"red\" for hierarchy \"data_path:datapath\|red:red_datamemory\"" {  } { { "../DataPathCPU/data_path.v" "red_datamemory" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 data_path:datapath\|mux2to1:aMux " "Elaborating entity \"mux2to1\" for hierarchy \"data_path:datapath\|mux2to1:aMux\"" {  } { { "../DataPathCPU/data_path.v" "aMux" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 data_path:datapath\|mux3to1:ALUMux2 " "Elaborating entity \"mux3to1\" for hierarchy \"data_path:datapath\|mux3to1:ALUMux2\"" {  } { { "../DataPathCPU/data_path.v" "ALUMux2" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938304 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3to1.v(8) " "Verilog HDL Case Statement warning at mux3to1.v(8): incomplete case statement has no default case item" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1756325938307 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3to1.v(8) " "Verilog HDL Always Construct warning at mux3to1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756325938307 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3to1.v(8) " "Inferred latch for \"out\[0\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938307 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3to1.v(8) " "Inferred latch for \"out\[1\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938307 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3to1.v(8) " "Inferred latch for \"out\[2\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938307 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3to1.v(8) " "Inferred latch for \"out\[3\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3to1.v(8) " "Inferred latch for \"out\[4\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3to1.v(8) " "Inferred latch for \"out\[5\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3to1.v(8) " "Inferred latch for \"out\[6\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3to1.v(8) " "Inferred latch for \"out\[7\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3to1.v(8) " "Inferred latch for \"out\[8\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3to1.v(8) " "Inferred latch for \"out\[9\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3to1.v(8) " "Inferred latch for \"out\[10\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3to1.v(8) " "Inferred latch for \"out\[11\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3to1.v(8) " "Inferred latch for \"out\[12\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3to1.v(8) " "Inferred latch for \"out\[13\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3to1.v(8) " "Inferred latch for \"out\[14\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3to1.v(8) " "Inferred latch for \"out\[15\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3to1.v(8) " "Inferred latch for \"out\[16\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3to1.v(8) " "Inferred latch for \"out\[17\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938308 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux3to1.v(8) " "Inferred latch for \"out\[18\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux3to1.v(8) " "Inferred latch for \"out\[19\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux3to1.v(8) " "Inferred latch for \"out\[20\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux3to1.v(8) " "Inferred latch for \"out\[21\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux3to1.v(8) " "Inferred latch for \"out\[22\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux3to1.v(8) " "Inferred latch for \"out\[23\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux3to1.v(8) " "Inferred latch for \"out\[24\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux3to1.v(8) " "Inferred latch for \"out\[25\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux3to1.v(8) " "Inferred latch for \"out\[26\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux3to1.v(8) " "Inferred latch for \"out\[27\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux3to1.v(8) " "Inferred latch for \"out\[28\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux3to1.v(8) " "Inferred latch for \"out\[29\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux3to1.v(8) " "Inferred latch for \"out\[30\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux3to1.v(8) " "Inferred latch for \"out\[31\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938309 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32bit data_path:datapath\|register32bit:reg_A " "Elaborating entity \"register32bit\" for hierarchy \"data_path:datapath\|register32bit:reg_A\"" {  } { { "../DataPathCPU/data_path.v" "reg_A" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc data_path:datapath\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"data_path:datapath\|pc:PC\"" {  } { { "../DataPathCPU/data_path.v" "PC" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32Bit data_path:datapath\|ALU32Bit:alu " "Elaborating entity \"ALU32Bit\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\"" {  } { { "../DataPathCPU/data_path.v" "alu" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 data_path:datapath\|ALU32Bit:alu\|adder32:Adder_32Bit " "Elaborating entity \"adder32\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|adder32:Adder_32Bit\"" {  } { { "../ALU/ALU32Bit.v" "Adder_32Bit" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder data_path:datapath\|ALU32Bit:alu\|adder32:Adder_32Bit\|fulladder:fulladd_stage\[0\].FullAdder32 " "Elaborating entity \"fulladder\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|adder32:Adder_32Bit\|fulladder:fulladd_stage\[0\].FullAdder32\"" {  } { { "../ALU/adder32.v" "fulladd_stage\[0\].FullAdder32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32Bit data_path:datapath\|ALU32Bit:alu\|AND32Bit:And_32 " "Elaborating entity \"AND32Bit\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|AND32Bit:And_32\"" {  } { { "../ALU/ALU32Bit.v" "And_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938556 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 AND32Bit.v(5) " "Verilog HDL warning at AND32Bit.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "../ALU/AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1756325938556 "|harvard|data_path:datapath|ALU32Bit:alu|AND32Bit:And_32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[31..1\] AND32Bit.v(3) " "Output port \"result\[31..1\]\" at AND32Bit.v(3) has no driver" {  } { { "../ALU/AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756325938557 "|harvard|data_path:datapath|ALU32Bit:alu|AND32Bit:And_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32Bit data_path:datapath\|ALU32Bit:alu\|OR32Bit:OR_32 " "Elaborating entity \"OR32Bit\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|OR32Bit:OR_32\"" {  } { { "../ALU/ALU32Bit.v" "OR_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShift data_path:datapath\|ALU32Bit:alu\|RightShift:RS " "Elaborating entity \"RightShift\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|RightShift:RS\"" {  } { { "../ALU/ALU32Bit.v" "RS" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift data_path:datapath\|ALU32Bit:alu\|LeftShift:LS " "Elaborating entity \"LeftShift\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|LeftShift:LS\"" {  } { { "../ALU/ALU32Bit.v" "LS" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT32Bit data_path:datapath\|ALU32Bit:alu\|NOT32Bit:NOT_32 " "Elaborating entity \"NOT32Bit\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|NOT32Bit:NOT_32\"" {  } { { "../ALU/ALU32Bit.v" "NOT_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 data_path:datapath\|ALU32Bit:alu\|mux8to1:mux1 " "Elaborating entity \"mux8to1\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|mux8to1:mux1\"" {  } { { "../ALU/ALU32Bit.v" "mux1" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem data_path:datapath\|DataMem:datamemory " "Elaborating entity \"DataMem\" for hierarchy \"data_path:datapath\|DataMem:datamemory\"" {  } { { "../DataPathCPU/data_path.v" "datamemory" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:control_unit " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:control_unit\"" {  } { { "harvard.v" "control_unit" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938737 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_IR controlunit.v(52) " "Verilog HDL Always Construct warning at controlunit.v(52): inferring latch(es) for variable \"ld_IR\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756325938740 "|harvard|controlunit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR controlunit.v(70) " "Inferred latch for \"ld_IR\" at controlunit.v(70)" {  } { { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325938741 "|harvard|controlunit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit reset_circuit:resetcpu " "Elaborating entity \"reset_circuit\" for hierarchy \"reset_circuit:resetcpu\"" {  } { { "harvard.v" "resetcpu" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325938747 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[31\] " "Net \"data_path:datapath\|red_mem_out\[31\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[31\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[30\] " "Net \"data_path:datapath\|red_mem_out\[30\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[30\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[29\] " "Net \"data_path:datapath\|red_mem_out\[29\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[29\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[28\] " "Net \"data_path:datapath\|red_mem_out\[28\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[28\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[27\] " "Net \"data_path:datapath\|red_mem_out\[27\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[27\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[26\] " "Net \"data_path:datapath\|red_mem_out\[26\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[26\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[25\] " "Net \"data_path:datapath\|red_mem_out\[25\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[25\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[24\] " "Net \"data_path:datapath\|red_mem_out\[24\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[24\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[23\] " "Net \"data_path:datapath\|red_mem_out\[23\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[23\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[22\] " "Net \"data_path:datapath\|red_mem_out\[22\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[22\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[21\] " "Net \"data_path:datapath\|red_mem_out\[21\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[21\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[20\] " "Net \"data_path:datapath\|red_mem_out\[20\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[20\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[19\] " "Net \"data_path:datapath\|red_mem_out\[19\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[19\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[18\] " "Net \"data_path:datapath\|red_mem_out\[18\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[18\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[17\] " "Net \"data_path:datapath\|red_mem_out\[17\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[17\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[16\] " "Net \"data_path:datapath\|red_mem_out\[16\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[16\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[15\] " "Net \"data_path:datapath\|red_mem_out\[15\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[15\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[14\] " "Net \"data_path:datapath\|red_mem_out\[14\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[14\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[13\] " "Net \"data_path:datapath\|red_mem_out\[13\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[13\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[12\] " "Net \"data_path:datapath\|red_mem_out\[12\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[12\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[11\] " "Net \"data_path:datapath\|red_mem_out\[11\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[11\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[10\] " "Net \"data_path:datapath\|red_mem_out\[10\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[10\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[9\] " "Net \"data_path:datapath\|red_mem_out\[9\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[9\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[8\] " "Net \"data_path:datapath\|red_mem_out\[8\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[8\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756325938886 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1756325938886 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_path:datapath\|DataMem:datamemory\|M_rtl_0 " "Inferred dual-clock RAM node \"data_path:datapath\|DataMem:datamemory\|M_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756325939492 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_path:datapath\|DataMem:datamemory\|M_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_path:datapath\|DataMem:datamemory\|M_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756325939778 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756325939778 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756325939778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:datapath\|DataMem:datamemory\|altsyncram:M_rtl_0 " "Elaborated megafunction instantiation \"data_path:datapath\|DataMem:datamemory\|altsyncram:M_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325940419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:datapath\|DataMem:datamemory\|altsyncram:M_rtl_0 " "Instantiated megafunction \"data_path:datapath\|DataMem:datamemory\|altsyncram:M_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756325940419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756325940419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3d1 " "Found entity 1: altsyncram_a3d1" {  } { { "db/altsyncram_a3d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/db/altsyncram_a3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756325940588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325940588 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1756325941095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[31\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941119 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[30\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941119 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[29\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941119 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[28\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941119 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[27\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941119 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[26\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941119 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[25\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941120 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[24\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941120 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[23\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941120 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[22\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941120 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[21\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941120 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[20\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941120 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[19\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941120 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[18\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941120 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[17\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941121 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[16\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941121 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[15\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941121 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[14\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941121 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[13\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941121 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[12\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941121 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[11\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941121 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[10\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941122 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[9\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941122 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[8\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941122 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[7\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941122 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[6\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941122 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[5\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941122 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[4\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941122 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[3\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941122 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[2\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941123 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[1\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941123 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[0\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941123 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[0\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941123 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[1\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941123 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[2\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941123 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[3\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941123 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[4\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941124 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[5\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941124 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[6\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941124 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[7\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941124 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[8\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941124 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[9\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941124 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[10\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941124 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[11\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941124 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[12\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941125 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[13\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941125 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[14\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941125 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[15\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941125 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[16\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941125 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[17\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941125 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[18\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941125 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[19\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941125 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[20\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941126 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[21\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941126 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[22\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941126 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[23\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941126 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[24\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941126 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[25\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941126 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[26\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941127 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[27\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941127 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[28\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941127 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[29\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941127 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[30\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941127 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[31\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756325941127 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756325941127 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addrout\[0\] GND " "Pin \"addrout\[0\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|addrout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrout\[1\] GND " "Pin \"addrout\[1\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|addrout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[0\] GND " "Pin \"doutIR\[0\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[1\] GND " "Pin \"doutIR\[1\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[2\] GND " "Pin \"doutIR\[2\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[3\] GND " "Pin \"doutIR\[3\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[4\] GND " "Pin \"doutIR\[4\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[5\] GND " "Pin \"doutIR\[5\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[6\] GND " "Pin \"doutIR\[6\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[7\] GND " "Pin \"doutIR\[7\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[8\] GND " "Pin \"doutIR\[8\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[9\] GND " "Pin \"doutIR\[9\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[10\] GND " "Pin \"doutIR\[10\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[11\] GND " "Pin \"doutIR\[11\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[12\] GND " "Pin \"doutIR\[12\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[13\] GND " "Pin \"doutIR\[13\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[14\] GND " "Pin \"doutIR\[14\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[15\] GND " "Pin \"doutIR\[15\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[16\] GND " "Pin \"doutIR\[16\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[17\] GND " "Pin \"doutIR\[17\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[18\] GND " "Pin \"doutIR\[18\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[19\] GND " "Pin \"doutIR\[19\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[20\] GND " "Pin \"doutIR\[20\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[21\] GND " "Pin \"doutIR\[21\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[22\] GND " "Pin \"doutIR\[22\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[23\] GND " "Pin \"doutIR\[23\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[24\] GND " "Pin \"doutIR\[24\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[25\] GND " "Pin \"doutIR\[25\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[26\] GND " "Pin \"doutIR\[26\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[27\] GND " "Pin \"doutIR\[27\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[28\] GND " "Pin \"doutIR\[28\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[29\] GND " "Pin \"doutIR\[29\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[30\] GND " "Pin \"doutIR\[30\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "doutIR\[31\] GND " "Pin \"doutIR\[31\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|doutIR[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[0\] GND " "Pin \"outPC\[0\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|outPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[1\] GND " "Pin \"outPC\[1\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756325941576 "|harvard|outPC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756325941576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756325941797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756325943842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756325943842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "977 " "Implemented 977 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756325944267 ""} { "Info" "ICUT_CUT_TM_OPINS" "199 " "Implemented 199 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756325944267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "711 " "Implemented 711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756325944267 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756325944267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756325944267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 200 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756325944304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 16:19:04 2025 " "Processing ended: Wed Aug 27 16:19:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756325944304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756325944304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756325944304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756325944304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1756325947195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756325947206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 16:19:05 2025 " "Processing started: Wed Aug 27 16:19:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756325947206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1756325947206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Harvard -c Harvard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Harvard -c Harvard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1756325947206 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1756325949989 ""}
{ "Info" "0" "" "Project  = Harvard" {  } {  } 0 0 "Project  = Harvard" 0 0 "Fitter" 0 0 1756325949990 ""}
{ "Info" "0" "" "Revision = Harvard" {  } {  } 0 0 "Revision = Harvard" 0 0 "Fitter" 0 0 1756325949991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756325950167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756325950167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Harvard EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Harvard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756325950192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756325950292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756325950292 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756325951045 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756325951081 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756325951976 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756325951976 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 2357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756325952000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 2359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756325952000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 2361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756325952000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 2363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756325952000 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 2365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756325952000 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756325952000 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756325952012 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1756325952272 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "234 234 " "No exact pin location assignment(s) for 234 pins of 234 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1756325953708 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1756325954591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Harvard.sdc " "Synopsys Design Constraints File file not found: 'Harvard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1756325954592 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1756325954594 ""}
{ "Warning" "WSTA_SCC_LOOP" "486 " "Found combinational loop of 486 nodes" { { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~1\|combout " "Node \"datapath\|alu\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux29~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~1\|combout " "Node \"datapath\|alu\|mux1\|Mux29~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~2\|datad " "Node \"datapath\|alu\|mux1\|Mux29~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~2\|combout " "Node \"datapath\|alu\|mux1\|Mux29~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|datad " "Node \"datapath\|alu\|WideNor0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|combout " "Node \"datapath\|alu\|WideNor0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|datad " "Node \"datapath\|alu\|WideNor0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|combout " "Node \"datapath\|alu\|WideNor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Mux1~1\|datac " "Node \"control_unit\|Mux1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Mux1~1\|combout " "Node \"control_unit\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|ALU_OP\[1\]~1\|datad " "Node \"control_unit\|ALU_OP\[1\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|ALU_OP\[1\]~1\|combout " "Node \"control_unit\|ALU_OP\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~4\|dataa " "Node \"datapath\|alu\|mux1\|Mux1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~4\|combout " "Node \"datapath\|alu\|mux1\|Mux1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~1\|datad " "Node \"datapath\|alu\|mux1\|Mux4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~1\|combout " "Node \"datapath\|alu\|mux1\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~2\|datad " "Node \"datapath\|alu\|mux1\|Mux4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~2\|combout " "Node \"datapath\|alu\|mux1\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|datac " "Node \"datapath\|alu\|WideNor0~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~5\|datad " "Node \"datapath\|alu\|mux1\|Mux1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~5\|combout " "Node \"datapath\|alu\|mux1\|Mux1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~6\|datad " "Node \"datapath\|alu\|mux1\|Mux1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~6\|combout " "Node \"datapath\|alu\|mux1\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|dataa " "Node \"datapath\|alu\|WideNor0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|combout " "Node \"datapath\|alu\|WideNor0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|dataa " "Node \"datapath\|alu\|WideNor0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|combout " "Node \"datapath\|alu\|WideNor0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|datac " "Node \"datapath\|alu\|WideNor0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~1\|datad " "Node \"datapath\|alu\|mux1\|Mux24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~1\|combout " "Node \"datapath\|alu\|mux1\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~2\|datad " "Node \"datapath\|alu\|mux1\|Mux24~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~2\|combout " "Node \"datapath\|alu\|mux1\|Mux24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|dataa " "Node \"datapath\|alu\|WideNor0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|combout " "Node \"datapath\|alu\|WideNor0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|datab " "Node \"datapath\|alu\|WideNor0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~1\|datad " "Node \"datapath\|alu\|mux1\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~1\|combout " "Node \"datapath\|alu\|mux1\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~2\|datad " "Node \"datapath\|alu\|mux1\|Mux25~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~2\|combout " "Node \"datapath\|alu\|mux1\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|dataa " "Node \"datapath\|alu\|WideNor0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|combout " "Node \"datapath\|alu\|WideNor0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|datab " "Node \"datapath\|alu\|WideNor0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~1\|datad " "Node \"datapath\|alu\|mux1\|Mux26~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~1\|combout " "Node \"datapath\|alu\|mux1\|Mux26~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~2\|datad " "Node \"datapath\|alu\|mux1\|Mux26~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~2\|combout " "Node \"datapath\|alu\|mux1\|Mux26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|datad " "Node \"datapath\|alu\|WideNor0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~1\|datad " "Node \"datapath\|alu\|mux1\|Mux27~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~1\|combout " "Node \"datapath\|alu\|mux1\|Mux27~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~2\|datad " "Node \"datapath\|alu\|mux1\|Mux27~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~2\|combout " "Node \"datapath\|alu\|mux1\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|datad " "Node \"datapath\|alu\|WideNor0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~1\|datad " "Node \"datapath\|alu\|mux1\|Mux28~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~1\|combout " "Node \"datapath\|alu\|mux1\|Mux28~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~2\|datad " "Node \"datapath\|alu\|mux1\|Mux28~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~2\|combout " "Node \"datapath\|alu\|mux1\|Mux28~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|datac " "Node \"datapath\|alu\|WideNor0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~1\|datad " "Node \"datapath\|alu\|mux1\|Mux30~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~1\|combout " "Node \"datapath\|alu\|mux1\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~2\|datad " "Node \"datapath\|alu\|mux1\|Mux30~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~2\|combout " "Node \"datapath\|alu\|mux1\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|datab " "Node \"datapath\|alu\|WideNor0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~1\|datad " "Node \"datapath\|alu\|mux1\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~1\|combout " "Node \"datapath\|alu\|mux1\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~2\|datad " "Node \"datapath\|alu\|mux1\|Mux5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~2\|combout " "Node \"datapath\|alu\|mux1\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|datad " "Node \"datapath\|alu\|WideNor0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|combout " "Node \"datapath\|alu\|WideNor0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|dataa " "Node \"datapath\|alu\|WideNor0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~1\|datad " "Node \"datapath\|alu\|mux1\|Mux6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~1\|combout " "Node \"datapath\|alu\|mux1\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~2\|datad " "Node \"datapath\|alu\|mux1\|Mux6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~2\|combout " "Node \"datapath\|alu\|mux1\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|dataa " "Node \"datapath\|alu\|WideNor0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|combout " "Node \"datapath\|alu\|WideNor0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|datad " "Node \"datapath\|alu\|WideNor0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~1\|datad " "Node \"datapath\|alu\|mux1\|Mux23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~1\|combout " "Node \"datapath\|alu\|mux1\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~2\|datad " "Node \"datapath\|alu\|mux1\|Mux23~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~2\|combout " "Node \"datapath\|alu\|mux1\|Mux23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|datac " "Node \"datapath\|alu\|WideNor0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~1\|datad " "Node \"datapath\|alu\|mux1\|Mux22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~1\|combout " "Node \"datapath\|alu\|mux1\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~2\|datad " "Node \"datapath\|alu\|mux1\|Mux22~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~2\|combout " "Node \"datapath\|alu\|mux1\|Mux22~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|datab " "Node \"datapath\|alu\|WideNor0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~1\|datad " "Node \"datapath\|alu\|mux1\|Mux21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~1\|combout " "Node \"datapath\|alu\|mux1\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~2\|datad " "Node \"datapath\|alu\|mux1\|Mux21~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~2\|combout " "Node \"datapath\|alu\|mux1\|Mux21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~7\|datab " "Node \"datapath\|alu\|WideNor0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~7\|combout " "Node \"datapath\|alu\|WideNor0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|datab " "Node \"datapath\|alu\|WideNor0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~1\|datad " "Node \"datapath\|alu\|mux1\|Mux20~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~1\|combout " "Node \"datapath\|alu\|mux1\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~2\|datad " "Node \"datapath\|alu\|mux1\|Mux20~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~2\|combout " "Node \"datapath\|alu\|mux1\|Mux20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|datac " "Node \"datapath\|alu\|WideNor0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~1\|datad " "Node \"datapath\|alu\|mux1\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~1\|combout " "Node \"datapath\|alu\|mux1\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~2\|datad " "Node \"datapath\|alu\|mux1\|Mux19~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~2\|combout " "Node \"datapath\|alu\|mux1\|Mux19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|datab " "Node \"datapath\|alu\|WideNor0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~1\|datad " "Node \"datapath\|alu\|mux1\|Mux18~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~1\|combout " "Node \"datapath\|alu\|mux1\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~2\|datad " "Node \"datapath\|alu\|mux1\|Mux18~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~2\|combout " "Node \"datapath\|alu\|mux1\|Mux18~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|datac " "Node \"datapath\|alu\|WideNor0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~1\|datad " "Node \"datapath\|alu\|mux1\|Mux17~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~1\|combout " "Node \"datapath\|alu\|mux1\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~2\|datad " "Node \"datapath\|alu\|mux1\|Mux17~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~2\|combout " "Node \"datapath\|alu\|mux1\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|datad " "Node \"datapath\|alu\|WideNor0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|combout " "Node \"datapath\|alu\|WideNor0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|dataa " "Node \"datapath\|alu\|WideNor0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~1\|datad " "Node \"datapath\|alu\|mux1\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~1\|combout " "Node \"datapath\|alu\|mux1\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~2\|datad " "Node \"datapath\|alu\|mux1\|Mux16~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~2\|combout " "Node \"datapath\|alu\|mux1\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|datad " "Node \"datapath\|alu\|WideNor0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~1\|datad " "Node \"datapath\|alu\|mux1\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~1\|combout " "Node \"datapath\|alu\|mux1\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~2\|datad " "Node \"datapath\|alu\|mux1\|Mux15~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~2\|combout " "Node \"datapath\|alu\|mux1\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|datac " "Node \"datapath\|alu\|WideNor0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~1\|datad " "Node \"datapath\|alu\|mux1\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~1\|combout " "Node \"datapath\|alu\|mux1\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~2\|datad " "Node \"datapath\|alu\|mux1\|Mux14~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~2\|combout " "Node \"datapath\|alu\|mux1\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|dataa " "Node \"datapath\|alu\|WideNor0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|combout " "Node \"datapath\|alu\|WideNor0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|datac " "Node \"datapath\|alu\|WideNor0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~1\|datad " "Node \"datapath\|alu\|mux1\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~1\|combout " "Node \"datapath\|alu\|mux1\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~2\|datad " "Node \"datapath\|alu\|mux1\|Mux13~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~2\|combout " "Node \"datapath\|alu\|mux1\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|dataa " "Node \"datapath\|alu\|WideNor0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~1\|datad " "Node \"datapath\|alu\|mux1\|Mux12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~1\|combout " "Node \"datapath\|alu\|mux1\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~2\|datad " "Node \"datapath\|alu\|mux1\|Mux12~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~2\|combout " "Node \"datapath\|alu\|mux1\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|datab " "Node \"datapath\|alu\|WideNor0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~1\|datad " "Node \"datapath\|alu\|mux1\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~1\|combout " "Node \"datapath\|alu\|mux1\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~2\|datad " "Node \"datapath\|alu\|mux1\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~2\|combout " "Node \"datapath\|alu\|mux1\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|datab " "Node \"datapath\|alu\|WideNor0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~1\|datad " "Node \"datapath\|alu\|mux1\|Mux10~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~1\|combout " "Node \"datapath\|alu\|mux1\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~2\|datad " "Node \"datapath\|alu\|mux1\|Mux10~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~2\|combout " "Node \"datapath\|alu\|mux1\|Mux10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|datad " "Node \"datapath\|alu\|WideNor0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~1\|datad " "Node \"datapath\|alu\|mux1\|Mux9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~1\|combout " "Node \"datapath\|alu\|mux1\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~2\|datad " "Node \"datapath\|alu\|mux1\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~2\|combout " "Node \"datapath\|alu\|mux1\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~7\|dataa " "Node \"datapath\|alu\|WideNor0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~1\|datad " "Node \"datapath\|alu\|mux1\|Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~1\|combout " "Node \"datapath\|alu\|mux1\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~2\|datad " "Node \"datapath\|alu\|mux1\|Mux8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~2\|combout " "Node \"datapath\|alu\|mux1\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|datab " "Node \"datapath\|alu\|WideNor0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~1\|datad " "Node \"datapath\|alu\|mux1\|Mux7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~1\|combout " "Node \"datapath\|alu\|mux1\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~2\|datad " "Node \"datapath\|alu\|mux1\|Mux7~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~2\|combout " "Node \"datapath\|alu\|mux1\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|datad " "Node \"datapath\|alu\|WideNor0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~1\|datad " "Node \"datapath\|alu\|mux1\|Mux3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~1\|combout " "Node \"datapath\|alu\|mux1\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~2\|datad " "Node \"datapath\|alu\|mux1\|Mux3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~2\|combout " "Node \"datapath\|alu\|mux1\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|datac " "Node \"datapath\|alu\|WideNor0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~1\|datad " "Node \"datapath\|alu\|mux1\|Mux2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~1\|combout " "Node \"datapath\|alu\|mux1\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~2\|datad " "Node \"datapath\|alu\|mux1\|Mux2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~2\|combout " "Node \"datapath\|alu\|mux1\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|datac " "Node \"datapath\|alu\|WideNor0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~1\|datad " "Node \"datapath\|alu\|mux1\|Mux29~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~2\|dataa " "Node \"datapath\|alu\|Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~2\|combout " "Node \"datapath\|alu\|Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux0~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux0~1\|combout " "Node \"datapath\|alu\|mux1\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|datab " "Node \"datapath\|alu\|WideNor0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~0\|datad " "Node \"datapath\|alu\|mux1\|Mux31~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~0\|combout " "Node \"datapath\|alu\|mux1\|Mux31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux31~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~2\|combout " "Node \"datapath\|alu\|mux1\|Mux31~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|dataa " "Node \"datapath\|alu\|WideNor0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~1\|datad " "Node \"datapath\|alu\|mux1\|Mux31~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~1\|combout " "Node \"datapath\|alu\|mux1\|Mux31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~2\|datab " "Node \"datapath\|alu\|mux1\|Mux31~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~3\|datab " "Node \"datapath\|alu\|mux1\|Mux1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~3\|combout " "Node \"datapath\|alu\|mux1\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~1\|datac " "Node \"datapath\|alu\|mux1\|Mux29~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~1\|datac " "Node \"datapath\|alu\|mux1\|Mux4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~5\|datac " "Node \"datapath\|alu\|mux1\|Mux1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~1\|datac " "Node \"datapath\|alu\|mux1\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~1\|datac " "Node \"datapath\|alu\|mux1\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~1\|datac " "Node \"datapath\|alu\|mux1\|Mux26~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~1\|datac " "Node \"datapath\|alu\|mux1\|Mux27~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~1\|datac " "Node \"datapath\|alu\|mux1\|Mux28~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~1\|datac " "Node \"datapath\|alu\|mux1\|Mux30~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~1\|datac " "Node \"datapath\|alu\|mux1\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~1\|datac " "Node \"datapath\|alu\|mux1\|Mux6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~1\|datac " "Node \"datapath\|alu\|mux1\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~1\|datac " "Node \"datapath\|alu\|mux1\|Mux22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~1\|datac " "Node \"datapath\|alu\|mux1\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~1\|datac " "Node \"datapath\|alu\|mux1\|Mux20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~1\|datac " "Node \"datapath\|alu\|mux1\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~1\|datac " "Node \"datapath\|alu\|mux1\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~1\|datac " "Node \"datapath\|alu\|mux1\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~1\|datac " "Node \"datapath\|alu\|mux1\|Mux16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~1\|datac " "Node \"datapath\|alu\|mux1\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~1\|datac " "Node \"datapath\|alu\|mux1\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~1\|datac " "Node \"datapath\|alu\|mux1\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~1\|datac " "Node \"datapath\|alu\|mux1\|Mux12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~1\|datac " "Node \"datapath\|alu\|mux1\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~1\|datac " "Node \"datapath\|alu\|mux1\|Mux10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~1\|datac " "Node \"datapath\|alu\|mux1\|Mux9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~1\|datac " "Node \"datapath\|alu\|mux1\|Mux8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~1\|datac " "Node \"datapath\|alu\|mux1\|Mux7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~1\|datac " "Node \"datapath\|alu\|mux1\|Mux3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~1\|datac " "Node \"datapath\|alu\|mux1\|Mux2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~7\|datad " "Node \"datapath\|alu\|mux1\|Mux1~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~7\|combout " "Node \"datapath\|alu\|mux1\|Mux1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~2\|datac " "Node \"datapath\|alu\|mux1\|Mux29~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~2\|datac " "Node \"datapath\|alu\|mux1\|Mux4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux0~1\|datac " "Node \"datapath\|alu\|mux1\|Mux0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~6\|datac " "Node \"datapath\|alu\|mux1\|Mux1~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~2\|datac " "Node \"datapath\|alu\|mux1\|Mux24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~2\|datac " "Node \"datapath\|alu\|mux1\|Mux25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~2\|datac " "Node \"datapath\|alu\|mux1\|Mux26~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~2\|datac " "Node \"datapath\|alu\|mux1\|Mux27~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~2\|datac " "Node \"datapath\|alu\|mux1\|Mux28~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~2\|datac " "Node \"datapath\|alu\|mux1\|Mux30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~2\|datac " "Node \"datapath\|alu\|mux1\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~2\|datac " "Node \"datapath\|alu\|mux1\|Mux2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~2\|datac " "Node \"datapath\|alu\|mux1\|Mux3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~2\|datac " "Node \"datapath\|alu\|mux1\|Mux6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~2\|datac " "Node \"datapath\|alu\|mux1\|Mux7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~2\|datac " "Node \"datapath\|alu\|mux1\|Mux8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~2\|datac " "Node \"datapath\|alu\|mux1\|Mux9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~2\|datac " "Node \"datapath\|alu\|mux1\|Mux10~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~2\|datac " "Node \"datapath\|alu\|mux1\|Mux11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~2\|datac " "Node \"datapath\|alu\|mux1\|Mux12~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~2\|datac " "Node \"datapath\|alu\|mux1\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~2\|datac " "Node \"datapath\|alu\|mux1\|Mux14~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~2\|datac " "Node \"datapath\|alu\|mux1\|Mux15~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~2\|datac " "Node \"datapath\|alu\|mux1\|Mux16~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~2\|datac " "Node \"datapath\|alu\|mux1\|Mux17~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~2\|datac " "Node \"datapath\|alu\|mux1\|Mux18~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~2\|datac " "Node \"datapath\|alu\|mux1\|Mux19~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~2\|datac " "Node \"datapath\|alu\|mux1\|Mux20~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~2\|datac " "Node \"datapath\|alu\|mux1\|Mux21~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~2\|datac " "Node \"datapath\|alu\|mux1\|Mux22~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~2\|datac " "Node \"datapath\|alu\|mux1\|Mux23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~1\|datac " "Node \"datapath\|alu\|Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~1\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~1\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux30~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux28~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux27~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux26~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux25~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux24~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux0~1\|datad " "Node \"datapath\|alu\|mux1\|Mux0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~5\|dataa " "Node \"datapath\|alu\|mux1\|Mux1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux11~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux12~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux13~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux17~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux18~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux22~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux23~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Mux1~0\|datad " "Node \"control_unit\|Mux1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Mux1~0\|combout " "Node \"control_unit\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~7\|dataa " "Node \"datapath\|alu\|mux1\|Mux1~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~1\|dataa " "Node \"datapath\|alu\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~2\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~2\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~4\|datab " "Node \"datapath\|alu\|mux1\|Mux1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~0\|datac " "Node \"datapath\|alu\|mux1\|Mux31~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux31~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~3\|datac " "Node \"datapath\|alu\|mux1\|Mux1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756325954611 ""}  } { { "../ALU/ALU32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 7 -1 0 } } { "../ALU/fulladder.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/fulladder.v" 3 -1 0 } } { "../ALU/mux8to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux8to1.v" 7 -1 0 } } { "../ALU/ALU32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 60 -1 0 } } { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 96 -1 0 } } { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1756325954611 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "486 " "Design contains combinational loop of 486 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1756325954627 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1756325954658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1756325954660 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1756325954664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Destination node data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:datapath\|register32bit:reg_IR\|Q\[25\] " "Destination node data_path:datapath\|register32bit:reg_IR\|Q\[25\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:datapath\|register32bit:reg_IR\|Q\[26\] " "Destination node data_path:datapath\|register32bit:reg_IR\|Q\[26\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:datapath\|register32bit:reg_IR\|Q\[27\] " "Destination node data_path:datapath\|register32bit:reg_IR\|Q\[27\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:datapath\|register32bit:reg_IR\|Q\[28\] " "Destination node data_path:datapath\|register32bit:reg_IR\|Q\[28\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:datapath\|register32bit:reg_IR\|Q\[29\] " "Destination node data_path:datapath\|register32bit:reg_IR\|Q\[29\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:datapath\|register32bit:reg_IR\|Q\[30\] " "Destination node data_path:datapath\|register32bit:reg_IR\|Q\[30\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_path:datapath\|register32bit:reg_IR\|Q\[31\] " "Destination node data_path:datapath\|register32bit:reg_IR\|Q\[31\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_circuit:resetcpu\|enable_pd " "Destination node reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlunit:control_unit\|wen~0 " "Destination node controlunit:control_unit\|wen~0" {  } { { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 1250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756325954815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1756325954815 ""}  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 2321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756325954815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mclk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node mclk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756325954816 ""}  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 2320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756325954816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_path:datapath\|mux3to1:ALUMux2\|Mux32~0  " "Automatically promoted node data_path:datapath\|mux3to1:ALUMux2\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756325954816 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 1218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756325954816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_path:datapath\|mux3to1:DataMux\|Mux32~0  " "Automatically promoted node data_path:datapath\|mux3to1:DataMux\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756325954817 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756325954817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756325955532 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756325955535 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756325955535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756325955539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756325955542 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1756325955546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1756325955546 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756325955547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756325955890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1756325955892 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756325955892 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "232 unused 2.5V 33 199 0 " "Number of I/O pins in group: 232 (unused VREF, 2.5V VCCIO, 33 input, 199 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1756325955903 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1756325955903 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1756325955903 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756325955905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756325955905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756325955905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756325955905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756325955905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756325955905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756325955905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756325955905 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1756325955905 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1756325955905 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756325956527 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1756325956544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756325959647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756325960462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756325960548 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756325993325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756325993325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756325994404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X34_Y49 X45_Y60 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} { { 12 { 0 ""} 34 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1756326003177 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756326003177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1756326043799 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1756326043799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756326043806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.57 " "Total time spent on timing analysis during the Fitter is 7.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1756326044032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756326044059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756326044733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756326044734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756326045290 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756326046309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/output_files/Harvard.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/output_files/Harvard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1756326047428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 494 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 494 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6772 " "Peak virtual memory: 6772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756326048284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 16:20:48 2025 " "Processing ended: Wed Aug 27 16:20:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756326048284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756326048284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756326048284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756326048284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1756326050389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756326050401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 16:20:50 2025 " "Processing started: Wed Aug 27 16:20:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756326050401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1756326050401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Harvard -c Harvard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Harvard -c Harvard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1756326050401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1756326051075 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1756326055723 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1756326055866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756326056558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 16:20:56 2025 " "Processing ended: Wed Aug 27 16:20:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756326056558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756326056558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756326056558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1756326056558 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1756326057285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1756326058783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756326058794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 16:20:57 2025 " "Processing started: Wed Aug 27 16:20:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756326058794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1756326058794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Harvard -c Harvard " "Command: quartus_sta Harvard -c Harvard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1756326058794 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1756326059226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1756326060091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1756326060091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326060173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326060173 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1756326060893 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Harvard.sdc " "Synopsys Design Constraints File file not found: 'Harvard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1756326060987 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326060988 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1756326060992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlunit:control_unit\|current_state.T1 controlunit:control_unit\|current_state.T1 " "create_clock -period 1.000 -name controlunit:control_unit\|current_state.T1 controlunit:control_unit\|current_state.T1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1756326060992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mclk mclk " "create_clock -period 1.000 -name mclk mclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1756326060992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlunit:control_unit\|current_state.T2 controlunit:control_unit\|current_state.T2 " "create_clock -period 1.000 -name controlunit:control_unit\|current_state.T2 controlunit:control_unit\|current_state.T2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1756326060992 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756326060992 ""}
{ "Warning" "WSTA_SCC_LOOP" "486 " "Found combinational loop of 486 nodes" { { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux0~1\|datac " "Node \"datapath\|alu\|mux1\|Mux0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux0~1\|combout " "Node \"datapath\|alu\|mux1\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|datab " "Node \"datapath\|alu\|WideNor0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|combout " "Node \"datapath\|alu\|WideNor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Mux1~0\|datad " "Node \"control_unit\|Mux1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Mux1~0\|combout " "Node \"control_unit\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~7\|dataa " "Node \"datapath\|alu\|mux1\|Mux1~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~7\|combout " "Node \"datapath\|alu\|mux1\|Mux1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~6\|datab " "Node \"datapath\|alu\|mux1\|Mux1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~6\|combout " "Node \"datapath\|alu\|mux1\|Mux1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|dataa " "Node \"datapath\|alu\|WideNor0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|combout " "Node \"datapath\|alu\|WideNor0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|datab " "Node \"datapath\|alu\|WideNor0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|combout " "Node \"datapath\|alu\|WideNor0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|datad " "Node \"datapath\|alu\|WideNor0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~2\|datab " "Node \"datapath\|alu\|mux1\|Mux4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~2\|combout " "Node \"datapath\|alu\|mux1\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|datab " "Node \"datapath\|alu\|WideNor0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|combout " "Node \"datapath\|alu\|WideNor0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|dataa " "Node \"datapath\|alu\|WideNor0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~2\|datab " "Node \"datapath\|alu\|mux1\|Mux6~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~2\|combout " "Node \"datapath\|alu\|mux1\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|datab " "Node \"datapath\|alu\|WideNor0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|combout " "Node \"datapath\|alu\|WideNor0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|datac " "Node \"datapath\|alu\|WideNor0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~2\|datab " "Node \"datapath\|alu\|mux1\|Mux5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~2\|combout " "Node \"datapath\|alu\|mux1\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|datad " "Node \"datapath\|alu\|WideNor0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|combout " "Node \"datapath\|alu\|WideNor0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|datad " "Node \"datapath\|alu\|WideNor0~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~2\|datac " "Node \"datapath\|alu\|mux1\|Mux21~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~2\|combout " "Node \"datapath\|alu\|mux1\|Mux21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~7\|datab " "Node \"datapath\|alu\|WideNor0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~7\|combout " "Node \"datapath\|alu\|WideNor0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|datac " "Node \"datapath\|alu\|WideNor0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~2\|datad " "Node \"datapath\|alu\|mux1\|Mux3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~2\|combout " "Node \"datapath\|alu\|mux1\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|datad " "Node \"datapath\|alu\|WideNor0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|combout " "Node \"datapath\|alu\|WideNor0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|dataa " "Node \"datapath\|alu\|WideNor0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux0~1\|datab " "Node \"datapath\|alu\|mux1\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~2\|datad " "Node \"datapath\|alu\|mux1\|Mux7~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~2\|combout " "Node \"datapath\|alu\|mux1\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|datab " "Node \"datapath\|alu\|WideNor0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|combout " "Node \"datapath\|alu\|WideNor0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|dataa " "Node \"datapath\|alu\|WideNor0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~2\|combout " "Node \"datapath\|alu\|mux1\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|datac " "Node \"datapath\|alu\|WideNor0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~2\|datab " "Node \"datapath\|alu\|mux1\|Mux17~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~2\|combout " "Node \"datapath\|alu\|mux1\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|datad " "Node \"datapath\|alu\|WideNor0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|combout " "Node \"datapath\|alu\|WideNor0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|dataa " "Node \"datapath\|alu\|WideNor0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux14~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~2\|combout " "Node \"datapath\|alu\|mux1\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|datad " "Node \"datapath\|alu\|WideNor0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~2\|datab " "Node \"datapath\|alu\|mux1\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~2\|combout " "Node \"datapath\|alu\|mux1\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~3\|dataa " "Node \"datapath\|alu\|WideNor0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~2\|datab " "Node \"datapath\|alu\|mux1\|Mux10~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~2\|combout " "Node \"datapath\|alu\|mux1\|Mux10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|dataa " "Node \"datapath\|alu\|WideNor0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~2\|combout " "Node \"datapath\|alu\|mux1\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~7\|dataa " "Node \"datapath\|alu\|WideNor0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~2\|combout " "Node \"datapath\|alu\|mux1\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|datac " "Node \"datapath\|alu\|WideNor0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~2\|datad " "Node \"datapath\|alu\|mux1\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~2\|combout " "Node \"datapath\|alu\|mux1\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|dataa " "Node \"datapath\|alu\|WideNor0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~2\|datac " "Node \"datapath\|alu\|mux1\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~2\|combout " "Node \"datapath\|alu\|mux1\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|datac " "Node \"datapath\|alu\|WideNor0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~2\|datad " "Node \"datapath\|alu\|mux1\|Mux15~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~2\|combout " "Node \"datapath\|alu\|mux1\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~6\|datab " "Node \"datapath\|alu\|WideNor0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~2\|datad " "Node \"datapath\|alu\|mux1\|Mux16~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~2\|combout " "Node \"datapath\|alu\|mux1\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|datac " "Node \"datapath\|alu\|WideNor0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|combout " "Node \"datapath\|alu\|WideNor0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~5\|datad " "Node \"datapath\|alu\|WideNor0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~2\|datad " "Node \"datapath\|alu\|mux1\|Mux18~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~2\|combout " "Node \"datapath\|alu\|mux1\|Mux18~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~4\|datad " "Node \"datapath\|alu\|WideNor0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~2\|datad " "Node \"datapath\|alu\|mux1\|Mux19~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~2\|combout " "Node \"datapath\|alu\|mux1\|Mux19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|datac " "Node \"datapath\|alu\|WideNor0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~2\|datab " "Node \"datapath\|alu\|mux1\|Mux23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~2\|combout " "Node \"datapath\|alu\|mux1\|Mux23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~8\|datab " "Node \"datapath\|alu\|WideNor0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~2\|combout " "Node \"datapath\|alu\|mux1\|Mux24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|datab " "Node \"datapath\|alu\|WideNor0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~2\|datad " "Node \"datapath\|alu\|mux1\|Mux28~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~2\|combout " "Node \"datapath\|alu\|mux1\|Mux28~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|datad " "Node \"datapath\|alu\|WideNor0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~2\|datab " "Node \"datapath\|alu\|mux1\|Mux29~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~2\|combout " "Node \"datapath\|alu\|mux1\|Mux29~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~10\|datac " "Node \"datapath\|alu\|WideNor0~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~2\|datac " "Node \"datapath\|alu\|mux1\|Mux30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~2\|combout " "Node \"datapath\|alu\|mux1\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|datac " "Node \"datapath\|alu\|WideNor0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~2\|datad " "Node \"datapath\|alu\|mux1\|Mux27~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~2\|combout " "Node \"datapath\|alu\|mux1\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|datab " "Node \"datapath\|alu\|WideNor0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~2\|datad " "Node \"datapath\|alu\|mux1\|Mux26~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~2\|combout " "Node \"datapath\|alu\|mux1\|Mux26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~1\|datab " "Node \"datapath\|alu\|WideNor0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~2\|datad " "Node \"datapath\|alu\|mux1\|Mux25~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~2\|combout " "Node \"datapath\|alu\|mux1\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~9\|dataa " "Node \"datapath\|alu\|WideNor0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~2\|datad " "Node \"datapath\|alu\|mux1\|Mux20~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~2\|combout " "Node \"datapath\|alu\|mux1\|Mux20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|datad " "Node \"datapath\|alu\|WideNor0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~2\|datad " "Node \"datapath\|alu\|mux1\|Mux22~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~2\|combout " "Node \"datapath\|alu\|mux1\|Mux22~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0~2\|dataa " "Node \"datapath\|alu\|WideNor0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~1\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~1\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux29~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~1\|combout " "Node \"datapath\|alu\|mux1\|Mux29~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux29~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux28~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~1\|combout " "Node \"datapath\|alu\|mux1\|Mux28~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~2\|datab " "Node \"datapath\|alu\|mux1\|Mux28~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~1\|datac " "Node \"datapath\|alu\|mux1\|Mux22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~1\|combout " "Node \"datapath\|alu\|mux1\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux22~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~1\|combout " "Node \"datapath\|alu\|mux1\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux21~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux17~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~1\|combout " "Node \"datapath\|alu\|mux1\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~2\|datad " "Node \"datapath\|alu\|mux1\|Mux17~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~1\|combout " "Node \"datapath\|alu\|mux1\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux15~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~1\|combout " "Node \"datapath\|alu\|mux1\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~2\|datac " "Node \"datapath\|alu\|mux1\|Mux14~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~1\|datab " "Node \"datapath\|alu\|mux1\|Mux13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~1\|combout " "Node \"datapath\|alu\|mux1\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~2\|datab " "Node \"datapath\|alu\|mux1\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~1\|combout " "Node \"datapath\|alu\|mux1\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~2\|datad " "Node \"datapath\|alu\|mux1\|Mux10~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~1\|datac " "Node \"datapath\|alu\|mux1\|Mux7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~1\|combout " "Node \"datapath\|alu\|mux1\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~2\|datab " "Node \"datapath\|alu\|mux1\|Mux7~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~1\|datab " "Node \"datapath\|alu\|mux1\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~1\|combout " "Node \"datapath\|alu\|mux1\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux6~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~1\|datab " "Node \"datapath\|alu\|mux1\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~1\|combout " "Node \"datapath\|alu\|mux1\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~2\|datac " "Node \"datapath\|alu\|mux1\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~1\|combout " "Node \"datapath\|alu\|mux1\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~2\|datac " "Node \"datapath\|alu\|mux1\|Mux4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~1\|datab " "Node \"datapath\|alu\|mux1\|Mux3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~1\|combout " "Node \"datapath\|alu\|mux1\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~5\|datad " "Node \"datapath\|alu\|mux1\|Mux1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~5\|combout " "Node \"datapath\|alu\|mux1\|Mux1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~6\|datac " "Node \"datapath\|alu\|mux1\|Mux1~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~1\|datac " "Node \"datapath\|alu\|mux1\|Mux2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~1\|combout " "Node \"datapath\|alu\|mux1\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~2\|datab " "Node \"datapath\|alu\|mux1\|Mux2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~1\|datad " "Node \"datapath\|alu\|mux1\|Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~1\|combout " "Node \"datapath\|alu\|mux1\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~2\|datad " "Node \"datapath\|alu\|mux1\|Mux8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~1\|datab " "Node \"datapath\|alu\|mux1\|Mux9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~1\|combout " "Node \"datapath\|alu\|mux1\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~2\|datad " "Node \"datapath\|alu\|mux1\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~1\|datac " "Node \"datapath\|alu\|mux1\|Mux11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~1\|combout " "Node \"datapath\|alu\|mux1\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~2\|datab " "Node \"datapath\|alu\|mux1\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~1\|datab " "Node \"datapath\|alu\|mux1\|Mux12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~1\|combout " "Node \"datapath\|alu\|mux1\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~2\|datad " "Node \"datapath\|alu\|mux1\|Mux12~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~1\|datab " "Node \"datapath\|alu\|mux1\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~1\|combout " "Node \"datapath\|alu\|mux1\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux16~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~1\|datab " "Node \"datapath\|alu\|mux1\|Mux18~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~1\|combout " "Node \"datapath\|alu\|mux1\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~2\|datab " "Node \"datapath\|alu\|mux1\|Mux18~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~1\|datab " "Node \"datapath\|alu\|mux1\|Mux19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~1\|combout " "Node \"datapath\|alu\|mux1\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~2\|datab " "Node \"datapath\|alu\|mux1\|Mux19~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~1\|datac " "Node \"datapath\|alu\|mux1\|Mux20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~1\|combout " "Node \"datapath\|alu\|mux1\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux20~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~1\|datad " "Node \"datapath\|alu\|mux1\|Mux23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~1\|combout " "Node \"datapath\|alu\|mux1\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~2\|dataa " "Node \"datapath\|alu\|mux1\|Mux23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~1\|datad " "Node \"datapath\|alu\|mux1\|Mux24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~1\|combout " "Node \"datapath\|alu\|mux1\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~2\|datac " "Node \"datapath\|alu\|mux1\|Mux24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~1\|datad " "Node \"datapath\|alu\|mux1\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~1\|combout " "Node \"datapath\|alu\|mux1\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~2\|datac " "Node \"datapath\|alu\|mux1\|Mux25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~1\|datad " "Node \"datapath\|alu\|mux1\|Mux26~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~1\|combout " "Node \"datapath\|alu\|mux1\|Mux26~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~2\|datab " "Node \"datapath\|alu\|mux1\|Mux26~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~1\|datab " "Node \"datapath\|alu\|mux1\|Mux27~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~1\|combout " "Node \"datapath\|alu\|mux1\|Mux27~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~2\|datac " "Node \"datapath\|alu\|mux1\|Mux27~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux30~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~1\|combout " "Node \"datapath\|alu\|mux1\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~2\|datab " "Node \"datapath\|alu\|mux1\|Mux30~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~1\|datad " "Node \"datapath\|alu\|Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~1\|combout " "Node \"datapath\|alu\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[30\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[31\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[29\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[27\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[26\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[24\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[25\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[28\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[23\].FullAdder32\|sum\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[21\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[22\].FullAdder32\|sum\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[20\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[18\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[16\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[17\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[19\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[15\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[14\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[13\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[12\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[10\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[8\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[7\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[5\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|dataa " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[4\].FullAdder32\|sum\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|sum~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|sum\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|datab " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[3\].FullAdder32\|sum\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[1\].FullAdder32\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[2\].FullAdder32\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[6\].FullAdder32\|sum\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[9\].FullAdder32\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|datac " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[11\].FullAdder32\|sum\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~2\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~2\|combout " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~0\|datad " "Node \"datapath\|alu\|mux1\|Mux31~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~0\|combout " "Node \"datapath\|alu\|mux1\|Mux31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~2\|datab " "Node \"datapath\|alu\|mux1\|Mux31~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~2\|combout " "Node \"datapath\|alu\|mux1\|Mux31~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|WideNor0\|datac " "Node \"datapath\|alu\|WideNor0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~1\|datac " "Node \"datapath\|alu\|mux1\|Mux31~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~1\|combout " "Node \"datapath\|alu\|mux1\|Mux31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~2\|datac " "Node \"datapath\|alu\|mux1\|Mux31~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~4\|datab " "Node \"datapath\|alu\|mux1\|Mux1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~4\|combout " "Node \"datapath\|alu\|mux1\|Mux1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~5\|datab " "Node \"datapath\|alu\|mux1\|Mux1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~1\|datad " "Node \"datapath\|alu\|mux1\|Mux4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~1\|datad " "Node \"datapath\|alu\|mux1\|Mux6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~1\|datad " "Node \"datapath\|alu\|mux1\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~1\|datab " "Node \"datapath\|alu\|mux1\|Mux21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~1\|datad " "Node \"datapath\|alu\|mux1\|Mux22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~1\|datad " "Node \"datapath\|alu\|mux1\|Mux3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~1\|datab " "Node \"datapath\|alu\|mux1\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~1\|datad " "Node \"datapath\|alu\|mux1\|Mux2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~1\|datac " "Node \"datapath\|alu\|mux1\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux13~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux11~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~1\|datac " "Node \"datapath\|alu\|mux1\|Mux8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~1\|datac " "Node \"datapath\|alu\|mux1\|Mux9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~1\|datac " "Node \"datapath\|alu\|mux1\|Mux10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~1\|datac " "Node \"datapath\|alu\|mux1\|Mux12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~1\|datac " "Node \"datapath\|alu\|mux1\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~1\|datac " "Node \"datapath\|alu\|mux1\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~1\|datad " "Node \"datapath\|alu\|mux1\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~1\|datad " "Node \"datapath\|alu\|mux1\|Mux18~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~1\|datad " "Node \"datapath\|alu\|mux1\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~1\|datab " "Node \"datapath\|alu\|mux1\|Mux20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~1\|datab " "Node \"datapath\|alu\|mux1\|Mux23~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~1\|datac " "Node \"datapath\|alu\|mux1\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~1\|datab " "Node \"datapath\|alu\|mux1\|Mux25~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~1\|datab " "Node \"datapath\|alu\|mux1\|Mux26~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~1\|datab " "Node \"datapath\|alu\|mux1\|Mux28~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~1\|datad " "Node \"datapath\|alu\|mux1\|Mux29~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~1\|datad " "Node \"datapath\|alu\|mux1\|Mux30~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~1\|datad " "Node \"datapath\|alu\|mux1\|Mux27~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~3\|datab " "Node \"datapath\|alu\|mux1\|Mux1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~3\|combout " "Node \"datapath\|alu\|mux1\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~5\|dataa " "Node \"datapath\|alu\|mux1\|Mux1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux4~1\|datab " "Node \"datapath\|alu\|mux1\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux6~1\|datac " "Node \"datapath\|alu\|mux1\|Mux6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux5~1\|datac " "Node \"datapath\|alu\|mux1\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux21~1\|datad " "Node \"datapath\|alu\|mux1\|Mux21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux22~1\|datab " "Node \"datapath\|alu\|mux1\|Mux22~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux3~1\|datac " "Node \"datapath\|alu\|mux1\|Mux3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux7~1\|datad " "Node \"datapath\|alu\|mux1\|Mux7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux2~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux17~1\|datab " "Node \"datapath\|alu\|mux1\|Mux17~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux8~1\|datab " "Node \"datapath\|alu\|mux1\|Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux9~1\|datad " "Node \"datapath\|alu\|mux1\|Mux9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux10~1\|datad " "Node \"datapath\|alu\|mux1\|Mux10~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux11~1\|datad " "Node \"datapath\|alu\|mux1\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux12~1\|datad " "Node \"datapath\|alu\|mux1\|Mux12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux13~1\|datad " "Node \"datapath\|alu\|mux1\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux14~1\|datad " "Node \"datapath\|alu\|mux1\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux15~1\|datad " "Node \"datapath\|alu\|mux1\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux16~1\|datac " "Node \"datapath\|alu\|mux1\|Mux16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux18~1\|datac " "Node \"datapath\|alu\|mux1\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux19~1\|datac " "Node \"datapath\|alu\|mux1\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux23~1\|datac " "Node \"datapath\|alu\|mux1\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux24~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux24~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux25~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux25~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux26~1\|dataa " "Node \"datapath\|alu\|mux1\|Mux26~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux30~1\|datab " "Node \"datapath\|alu\|mux1\|Mux30~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux29~1\|datab " "Node \"datapath\|alu\|mux1\|Mux29~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux28~1\|datad " "Node \"datapath\|alu\|mux1\|Mux28~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux27~1\|datac " "Node \"datapath\|alu\|mux1\|Mux27~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux20~1\|datad " "Node \"datapath\|alu\|mux1\|Mux20~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Mux1~1\|datad " "Node \"control_unit\|Mux1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|Mux1~1\|combout " "Node \"control_unit\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|datad " "Node \"datapath\|alu\|Adder_32Bit\|fulladd_stage\[0\].FullAdder32\|cout~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|ALU_OP\[1\]~1\|datac " "Node \"control_unit\|ALU_OP\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "control_unit\|ALU_OP\[1\]~1\|combout " "Node \"control_unit\|ALU_OP\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~2\|dataa " "Node \"datapath\|alu\|Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~2\|combout " "Node \"datapath\|alu\|Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux0~1\|datad " "Node \"datapath\|alu\|mux1\|Mux0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~0\|datac " "Node \"datapath\|alu\|mux1\|Mux31~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux31~1\|datab " "Node \"datapath\|alu\|mux1\|Mux31~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~4\|dataa " "Node \"datapath\|alu\|mux1\|Mux1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|Equal0~1\|datab " "Node \"datapath\|alu\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~3\|dataa " "Node \"datapath\|alu\|mux1\|Mux1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""} { "Warning" "WSTA_SCC_NODE" "datapath\|alu\|mux1\|Mux1~7\|datac " "Node \"datapath\|alu\|mux1\|Mux1~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756326061001 ""}  } { { "../ALU/fulladder.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/fulladder.v" 3 -1 0 } } { "../ALU/mux8to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux8to1.v" 7 -1 0 } } { "../ALU/ALU32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 60 -1 0 } } { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 96 -1 0 } } { "../ALU/ALU32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 7 -1 0 } } { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1756326061001 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "486 " "Design contains combinational loop of 486 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1756326061018 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1756326061031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756326061033 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1756326061036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1756326061057 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756326061284 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756326061284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.314 " "Worst-case setup slack is -21.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.314            -383.739 controlunit:control_unit\|current_state.T1  " "  -21.314            -383.739 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.946            -499.772 controlunit:control_unit\|current_state.T2  " "  -19.946            -499.772 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.456           -1361.091 clk  " "  -19.456           -1361.091 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.672            -152.024 mclk  " "   -6.672            -152.024 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326061288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.438 " "Worst-case hold slack is -1.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438              -6.387 controlunit:control_unit\|current_state.T2  " "   -1.438              -6.387 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 clk  " "    0.388               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 controlunit:control_unit\|current_state.T1  " "    0.516               0.000 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 mclk  " "    0.686               0.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326061342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.717 " "Worst-case recovery slack is -5.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.717            -379.952 clk  " "   -5.717            -379.952 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326061358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.132 " "Worst-case removal slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 clk  " "    1.132               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326061368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -204.868 clk  " "   -3.000            -204.868 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.769 mclk  " "   -3.000             -54.769 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 controlunit:control_unit\|current_state.T2  " "    0.409               0.000 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 controlunit:control_unit\|current_state.T1  " "    0.411               0.000 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326061386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326061386 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756326061981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1756326062027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1756326062790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756326062947 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756326063082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756326063082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.703 " "Worst-case setup slack is -19.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.703            -357.592 controlunit:control_unit\|current_state.T1  " "  -19.703            -357.592 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.490            -464.823 controlunit:control_unit\|current_state.T2  " "  -18.490            -464.823 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.882           -1247.130 clk  " "  -17.882           -1247.130 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.150            -137.560 mclk  " "   -6.150            -137.560 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326063090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.244 " "Worst-case hold slack is -1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244              -5.356 controlunit:control_unit\|current_state.T2  " "   -1.244              -5.356 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 controlunit:control_unit\|current_state.T1  " "    0.572               0.000 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 mclk  " "    0.629               0.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326063148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.230 " "Worst-case recovery slack is -5.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.230            -343.168 clk  " "   -5.230            -343.168 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326063178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.108 " "Worst-case removal slack is 1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108               0.000 clk  " "    1.108               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326063190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -204.824 clk  " "   -3.000            -204.824 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.637 mclk  " "   -3.000             -54.637 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 controlunit:control_unit\|current_state.T2  " "    0.223               0.000 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 controlunit:control_unit\|current_state.T1  " "    0.398               0.000 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326063208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326063208 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756326063957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756326064108 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756326064149 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756326064149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.782 " "Worst-case setup slack is -10.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.782            -192.102 controlunit:control_unit\|current_state.T1  " "  -10.782            -192.102 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.068            -238.940 controlunit:control_unit\|current_state.T2  " "  -10.068            -238.940 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.430            -636.492 clk  " "   -9.430            -636.492 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.019             -46.570 mclk  " "   -3.019             -46.570 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326064201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.770 " "Worst-case hold slack is -0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770              -4.497 controlunit:control_unit\|current_state.T2  " "   -0.770              -4.497 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 controlunit:control_unit\|current_state.T1  " "    0.094               0.000 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clk  " "    0.176               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 mclk  " "    0.316               0.000 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326064264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.525 " "Worst-case recovery slack is -2.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.525            -149.880 clk  " "   -2.525            -149.880 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326064280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.313 " "Worst-case removal slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clk  " "    0.313               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326064298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -168.588 clk  " "   -3.000            -168.588 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.082 mclk  " "   -3.000             -44.082 mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 controlunit:control_unit\|current_state.T2  " "    0.209               0.000 controlunit:control_unit\|current_state.T2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 controlunit:control_unit\|current_state.T1  " "    0.282               0.000 controlunit:control_unit\|current_state.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756326064313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756326064313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756326065970 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756326065978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 494 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 494 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756326066247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 16:21:06 2025 " "Processing ended: Wed Aug 27 16:21:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756326066247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756326066247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756326066247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756326066247 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1189 s " "Quartus Prime Full Compilation was successful. 0 errors, 1189 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756326067261 ""}
