<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL')">CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.70</td>
<td class="s10 cl rt"><a href="mod79.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod79.html#Cond" > 90.12</a></td>
<td class="s9 cl rt"><a href="mod79.html#Toggle" > 92.17</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod79.html#Branch" > 96.49</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/memory_registers.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/memory_registers.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod79.html#inst_tag_207"  onclick="showContent('inst_tag_207')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 96.06</td>
<td class="s10 cl rt"><a href="mod79.html#inst_tag_207_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Cond" > 92.21</a></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Toggle" > 95.53</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Branch" > 96.49</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_207'>
<hr>
<a name="inst_tag_207"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.06</td>
<td class="s10 cl rt"><a href="mod79.html#inst_tag_207_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Cond" > 92.21</a></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Toggle" > 95.53</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Branch" > 96.49</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.75</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.22</td>
<td class="s9 cl rt"> 96.18</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.34</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod293.html#inst_tag_1017" >DUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod36.html#inst_tag_112" id="tag_urg_inst_112">CLK_GATE_CONTROL_REGS_COMP</a></td>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod36.html#inst_tag_113" id="tag_urg_inst_113">CLK_GATE_TEST_REGS_COMP</a></td>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_185" id="tag_urg_inst_185">CONTROL_REGISTERS_REG_MAP_COMP<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 98.06</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.08</td>
<td class="s9 cl rt"> 95.97</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.24</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_553" id="tag_urg_inst_553">GLOBAL_RST_RST_REG_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_552" id="tag_urg_inst_552">SOFT_RST_RST_REG_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod298.html#inst_tag_1022" id="tag_urg_inst_1022">TEST_REGISTERS_GEN_TRUE</a></td>
<td class="s9 cl rt"> 96.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.43</td>
<td class="s9 cl rt"> 99.19</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.68</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod79.html" >CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>31</td><td>31</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>403</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>692</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>709</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>812</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">VHDL_PROCESS</td><td>904</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
402                         begin
403        1/1                  if (res_n = '0') then
404        1/1                      control_registers_cs_reg  &lt;= '0';
405        1/1                      test_registers_cs_reg &lt;= '0';
406                             elsif (rising_edge(clk_sys)) then
407        1/1                      control_registers_cs_reg  &lt;= control_registers_cs;
408        1/1                      test_registers_cs_reg &lt;= test_registers_cs;
409                             end if;
410                         end process;
411                     
412                         -----------------------------------------------------------------------------------------------
413                         -- Read data multiplexor. Use registered version of chip select signals since read data are
414                         -- returned one clock cycle later!
415                         -----------------------------------------------------------------------------------------------
416                         data_out &lt;= control_registers_rdata when (control_registers_cs_reg = '1') else
417                                        test_registers_rdata when (test_registers_cs_reg = '1') else
418                                             (others =&gt; '0');
419                     
420                         -----------------------------------------------------------------------------------------------
421                         -- Clock gating - Ungate clocks for read or write. Note that write enable / read enable is
422                         -- still brought also to register map! This is for FPGA implementation where clock gate is
423                         -- transparent!
424                         -----------------------------------------------------------------------------------------------
425                         control_regs_clk_en &lt;= '1' when (srd = '1' or swr = '1') and (control_registers_cs = '1')
426                                                    else
427                                                '0';
428                     
429                         test_regs_clk_en &lt;= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
430                                                 else
431                                             '0';
432                     
433                         clk_gate_control_regs_comp : entity ctu_can_fd_rtl.clk_gate
434                         generic map(
435                             G_TECHNOLOGY       =&gt; G_TECHNOLOGY
436                         )
437                         port map(
438                             clk_in             =&gt; clk_sys,                          -- IN
439                             clk_en             =&gt; control_regs_clk_en,              -- IN
440                             scan_enable        =&gt; scan_enable,                      -- IN
441                     
442                             clk_out            =&gt; clk_control_regs                  -- OUT
443                         );
444                     
445                         clk_gate_test_regs_comp : entity ctu_can_fd_rtl.clk_gate
446                         generic map(
447                             G_TECHNOLOGY       =&gt; G_TECHNOLOGY
448                         )
449                         port map(
450                             clk_in             =&gt; clk_sys,                          -- IN
451                             clk_en             =&gt; test_regs_clk_en,                 -- IN
452                             scan_enable        =&gt; scan_enable,                      -- IN
453                     
454                             clk_out            =&gt; clk_test_regs                     -- OUT
455                         );
456                     
457                         -----------------------------------------------------------------------------------------------
458                         -- Control registers instance
459                         -----------------------------------------------------------------------------------------------
460                         control_registers_reg_map_comp : entity ctu_can_fd_rtl.control_registers_reg_map
461                         generic map(
462                             DATA_WIDTH            =&gt; 32,
463                             ADDRESS_WIDTH         =&gt; 16,
464                             REGISTERED_READ       =&gt; true,
465                             CLEAR_READ_DATA       =&gt; false,
466                             SUP_FILT_A            =&gt; G_SUP_FILTA,
467                             SUP_RANGE             =&gt; G_SUP_RANGE,
468                             SUP_FILT_C            =&gt; G_SUP_FILTC,
469                             SUP_FILT_B            =&gt; G_SUP_FILTB,
470                             SUP_TRAFFIC_CTRS      =&gt; G_SUP_TRAFFIC_CTRS
471                         )
472                         port map(
473                             clk_sys               =&gt; clk_control_regs,              -- IN
474                             res_n                 =&gt; soft_res_q_n,                  -- IN
475                             address               =&gt; adress,                        -- IN
476                             w_data                =&gt; data_in,                       -- IN
477                             r_data                =&gt; control_registers_rdata,       -- OUT
478                             cs                    =&gt; control_registers_cs,          -- IN
479                             read                  =&gt; srd,                           -- IN
480                             write                 =&gt; swr,                           -- IN
481                             be                    =&gt; sbe,                           -- IN
482                             lock_1                =&gt; reg_lock_1_active,             -- IN
483                             lock_2                =&gt; reg_lock_2_active,             -- IN
484                             control_registers_out =&gt; mr_ctrl_out_i,                 -- OUT
485                             control_registers_in  =&gt; mr_ctrl_in                     -- IN
486                         );
487                         mr_ctrl_out &lt;= mr_ctrl_out_i;
488                     
489                         -----------------------------------------------------------------------------------------------
490                         -- Test registers instance
491                         -----------------------------------------------------------------------------------------------
492                         test_registers_gen_true : if (G_SUP_TEST_REGISTERS) generate
493                             test_registers_reg_map_comp : entity ctu_can_fd_rtl.test_registers_reg_map
494                             generic map (
495                                 DATA_WIDTH          =&gt; 32,
496                                 ADDRESS_WIDTH       =&gt; 16,
497                                 REGISTERED_READ     =&gt; true,
498                                 CLEAR_READ_DATA     =&gt; false
499                             )
500                             port map(
501                                 clk_sys             =&gt; clk_test_regs,               -- IN
502                                 res_n               =&gt; soft_res_q_n,                -- IN
503                                 address             =&gt; adress,                      -- IN
504                                 w_data              =&gt; data_in,                     -- IN
505                                 r_data              =&gt; test_registers_rdata,        -- OUT
506                                 cs                  =&gt; test_registers_cs,           -- IN
507                                 read                =&gt; srd,                         -- IN
508                                 write               =&gt; swr,                         -- IN
509                                 be                  =&gt; sbe,                         -- IN
510                                 lock_1              =&gt; reg_lock_1_active,           -- IN
511                                 lock_2              =&gt; reg_lock_2_active,           -- IN
512                                 test_registers_out  =&gt; mr_tst_out_i,                -- OUT
513                                 test_registers_in   =&gt; mr_tst_in                    -- IN
514                             );
515                     
516                             -- Padding to full width of possible TXT Buffers
517                             txt_buf_test_data_padding_gen : for i in 0 to 7 generate
518                     
519                                 txt_buf_padding_index_gen_true : if (i &lt; G_TXT_BUFFER_COUNT) generate
520                                     mr_tst_rdata_tst_rdata_txb_i(i) &lt;= mr_tst_rdata_tst_rdata_txb(i);
521                                 end generate txt_buf_padding_index_gen_true;
522                     
523                                 txt_buf_padding_index_gen_false : if (i &gt;= G_TXT_BUFFER_COUNT) generate
524                                     mr_tst_rdata_tst_rdata_txb_i(i) &lt;= (others =&gt; '0');
525                                 end generate txt_buf_padding_index_gen_false;
526                     
527                             end generate;
528                     
529                             -- Select test read data from RX buffer and TXT buffers
530                             with mr_tst_out_i.tst_dest_tst_mtgt select mr_tst_in.tst_rdata_tst_rdata &lt;=
531                                      mr_tst_rdata_tst_rdata_rxb when TMTGT_RXBUF,
532                                 mr_tst_rdata_tst_rdata_txb_i(0) when TMTGT_TXTBUF1,
533                                 mr_tst_rdata_tst_rdata_txb_i(1) when TMTGT_TXTBUF2,
534                                 mr_tst_rdata_tst_rdata_txb_i(2) when TMTGT_TXTBUF3,
535                                 mr_tst_rdata_tst_rdata_txb_i(3) when TMTGT_TXTBUF4,
536                                 mr_tst_rdata_tst_rdata_txb_i(4) when TMTGT_TXTBUF5,
537                                 mr_tst_rdata_tst_rdata_txb_i(5) when TMTGT_TXTBUF6,
538                                 mr_tst_rdata_tst_rdata_txb_i(6) when TMTGT_TXTBUF7,
539                                 mr_tst_rdata_tst_rdata_txb_i(7) when TMTGT_TXTBUF8,
540                                                 (others =&gt; '0') when others;
541                     
542                         end generate test_registers_gen_true;
543                     
544                         test_registers_gen_false : if (not G_SUP_TEST_REGISTERS) generate
545                             test_registers_rdata &lt;= (others =&gt; '0');
546                             mr_tst_in.tst_rdata_tst_rdata &lt;= (others =&gt; '0');
547                             mr_tst_out_i &lt;= ('0', '0', (others =&gt; '0'), (others =&gt; '0'), (others =&gt; '0'));
548                             mr_tst_rdata_tst_rdata_txb_i &lt;= (others =&gt; (others =&gt; '0'));
549                         end generate;
550                     
551                         mr_tst_out &lt;= mr_tst_out_i;
552                     
553                         -----------------------------------------------------------------------------------------------
554                         -- Lock signals
555                         -----------------------------------------------------------------------------------------------
556                         -- Lock 1 - Locked when MODE[TSTM] = 0
557                         reg_lock_1_active &lt;= not mr_ctrl_out_i.mode_tstm;
558                     
559                         -- Lock 2 - Locked when SETTINGS[ENA] = 1
560                         reg_lock_2_active &lt;= mr_ctrl_out_i.settings_ena;
561                     
562                         -----------------------------------------------------------------------------------------------
563                         -- Two reset registers:
564                         --  1. Soft reset - Resets memory registers
565                         --  2. Core reset - Resets rest of the core when disabled.
566                         --
567                         -- Both need to be gated to inactive value in Scan mode since they reset other flops.
568                         -----------------------------------------------------------------------------------------------
569                     
570                         -- Writing MODE[RST] = 1 causes Soft Reset
571                         soft_res_d_n &lt;= not mr_ctrl_out_i.mode_rst;
572                     
573                         soft_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
574                         generic map (
575                             G_RESET_POLARITY    =&gt; '0'
576                         )
577                         port map(
578                             -- Clock and Reset
579                             clk                 =&gt; clk_sys,                         -- IN
580                             arst                =&gt; res_n,                           -- IN
581                     
582                             -- Flip flop input / output
583                             d                   =&gt; soft_res_d_n,                    -- IN
584                             q                   =&gt; soft_res_q_n,                    -- OUT
585                     
586                             -- Scan mode control
587                             scan_enable         =&gt; scan_enable                      -- IN
588                         );
589                     
590                         -- Reset of the rest of core is the same as soft reset, but it is also active when
591                         -- SETTINGS[ENA] = '0'. Thus disabled node has all of its logic in reset!
592                         res_core_d_n &lt;= '0' when (mr_ctrl_out_i.mode_rst = '1' or mr_ctrl_out_i.settings_ena = '0')
593                                             else
594                                         '1';
595                     
596                         global_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
597                         generic map (
598                             G_RESET_POLARITY    =&gt; '0'
599                         )
600                         port map(
601                             -- Clock and Reset
602                             clk                 =&gt; clk_sys,                         -- IN
603                             arst                =&gt; res_n,                           -- IN
604                     
605                             -- Flip flop input / output
606                             d                   =&gt; res_core_d_n,                    -- IN
607                             q                   =&gt; res_core_n,                      -- OUT
608                     
609                             -- Scan mode control
610                             scan_enable         =&gt; scan_enable                      -- IN
611                         );
612                     
613                         -----------------------------------------------------------------------------------------------
614                         -- Reset propagation to output
615                         -----------------------------------------------------------------------------------------------
616                         res_soft_n &lt;= soft_res_q_n;
617                     
618                         -----------------------------------------------------------------------------------------------
619                         -----------------------------------------------------------------------------------------------
620                         -- Control registers - Write Data to Driving Bus connection
621                         -----------------------------------------------------------------------------------------------
622                         -----------------------------------------------------------------------------------------------
623                     
624                         mr_tx_priority(0)       &lt;= mr_ctrl_out_i.tx_priority_txt1p;
625                         mr_tx_command_txbi(0)   &lt;= mr_ctrl_out_i.tx_command_txb1;
626                     
627                         mr_tx_priority(1)       &lt;= mr_ctrl_out_i.tx_priority_txt2p;
628                         mr_tx_command_txbi(1)   &lt;= mr_ctrl_out_i.tx_command_txb2 when (mr_ctrl_out_i.mode_txbbm = '0')
629                                                                                  else
630                                                    mr_ctrl_out_i.tx_command_txb1 or mr_ctrl_out_i.tx_command_txb2;
631                     
632                         mt_2_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 2) generate
633                             mr_tx_priority(2)       &lt;= mr_ctrl_out_i.tx_priority_txt3p;
634                             mr_tx_command_txbi(2)   &lt;= mr_ctrl_out_i.tx_command_txb3;
635                         end generate;
636                     
637                         mt_3_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 3) generate
638                             mr_tx_priority(3)       &lt;= mr_ctrl_out_i.tx_priority_txt4p;
639                             mr_tx_command_txbi(3)   &lt;= mr_ctrl_out_i.tx_command_txb4 when (mr_ctrl_out_i.mode_txbbm = '0')
640                                                                                      else
641                                                        mr_ctrl_out_i.tx_command_txb3 or mr_ctrl_out_i.tx_command_txb4;
642                         end generate;
643                     
644                         mt_4_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 4) generate
645                             mr_tx_priority(4)       &lt;= mr_ctrl_out_i.tx_priority_txt5p;
646                             mr_tx_command_txbi(4)   &lt;= mr_ctrl_out_i.tx_command_txb5;
647                         end generate;
648                     
649                         mt_5_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 5) generate
650                             mr_tx_priority(5)       &lt;= mr_ctrl_out_i.tx_priority_txt6p;
651                             mr_tx_command_txbi(5)   &lt;= mr_ctrl_out_i.tx_command_txb6 when (mr_ctrl_out_i.mode_txbbm = '0')
652                                                                                      else
653                                                        mr_ctrl_out_i.tx_command_txb5 or mr_ctrl_out_i.tx_command_txb6;
654                         end generate;
655                     
656                         mt_6_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 6) generate
657                             mr_tx_priority(6)       &lt;= mr_ctrl_out_i.tx_priority_txt7p;
658                             mr_tx_command_txbi(6)   &lt;= mr_ctrl_out_i.tx_command_txb7;
659                         end generate;
660                     
661                         mt_7_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 7) generate
662                             mr_tx_priority(7)       &lt;= mr_ctrl_out_i.tx_priority_txt8p;
663                             mr_tx_command_txbi(7)   &lt;= mr_ctrl_out_i.tx_command_txb8 when (mr_ctrl_out_i.mode_txbbm = '0')
664                                                                                      else
665                                                        mr_ctrl_out_i.tx_command_txb7 or mr_ctrl_out_i.tx_command_txb8;
666                         end generate;
667                     
668                         -----------------------------------------------------------------------------------------------
669                         -----------------------------------------------------------------------------------------------
670                         -- Control registers - Read Data to status signals connection
671                         -----------------------------------------------------------------------------------------------
672                         -----------------------------------------------------------------------------------------------
673                     
674                         -- DEVICE ID
675                         mr_ctrl_in.device_id_device_id &lt;= G_DEVICE_ID;
676                     
677                         -- VERSION
678                         mr_ctrl_in.version_ver_minor &lt;= G_VERSION_MINOR;
679                         mr_ctrl_in.version_ver_major &lt;= G_VERSION_MAJOR;
680                     
681                         -- STATUS
682                         mr_ctrl_in.status_idle &lt;= '1' when (cc_stat.is_bus_off = '1') else
683                                                   '1' when (cc_stat.is_idle = '1') else
684                                                   '0';
685                         mr_ctrl_in.status_ewl &lt;= cc_stat.status_ewl;
686                         mr_ctrl_in.status_txs &lt;= cc_stat.is_transmitter;
687                         mr_ctrl_in.status_rxs &lt;= cc_stat.is_receiver;
688                     
689                         -- Go through TXT Buffers and check at least one is empty
690                         txnf_calc_proc : process(txtb_state)
691                         begin
692        1/1                  mr_ctrl_in.status_txnf &lt;= '0';
693        1/1                  for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
694        1/1                      if (txtb_state(i) = TXT_ETY) then
695        1/1                          mr_ctrl_in.status_txnf &lt;= '1';
696                                 end if;
697                             end loop;
698                         end process;
699                     
700                         mr_ctrl_in.status_rxne &lt;= not rx_empty;
701                         mr_ctrl_in.status_dor &lt;= rx_data_overrun;
702                         mr_ctrl_in.status_eft &lt;= pc_dbg.is_err;
703                         mr_ctrl_in.status_pexs &lt;= cc_stat.status_pexs;
704                         mr_ctrl_in.status_rxpe &lt;= rx_parity_error;
705                     
706                         -- TXT Buffer parity error and double parity error
707                         txpe_flag_proc : process(res_n, clk_sys)
708                         begin
709        1/1                  if (res_n = '0') then
710        1/1                      mr_ctrl_in.status_txpe &lt;= '0';
711        1/1                      mr_ctrl_in.status_txdpe &lt;= '0';
712                             elsif rising_edge(clk_sys) then
713        1/1                      for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
714        1/1                          if (txtb_parity_error_valid(i) = '1') then
715        1/1                              mr_ctrl_in.status_txpe &lt;= '1';
716                                     end if;
717                     
718        1/1                          if (txtb_bb_parity_error(i) = '1') then
719        1/1                              mr_ctrl_in.status_txdpe &lt;= '1';
720                                     end if;
721                                 end loop;
722                     
723        1/1                      if (mr_ctrl_out_i.command_ctxpe = '1') then
724        1/1                          mr_ctrl_in.status_txpe &lt;= '0';
725                                 end if;
726                     
727        1/1                      if (mr_ctrl_out_i.command_ctxdpe = '1') then
728        1/1                          mr_ctrl_in.status_txdpe &lt;= '0';
729                                 end if;
730                             end if;
731                         end process;
732                     
733                         mr_ctrl_in.status_stcnt &lt;= '1' when G_SUP_TRAFFIC_CTRS
734                                                        else
735                                                    '0';
736                         mr_ctrl_in.status_sprt &lt;= '1' when G_SUP_PARITY
737                                                       else
738                                                   '0';
739                         mr_ctrl_in.status_strgs &lt;= '1' when G_SUP_TEST_REGISTERS
740                                                        else
741                                                    '0';
742                     
743                         -- INT_STAT
744                         mr_ctrl_in.int_stat_rxi    &lt;= mr_int_stat_rxi_o;
745                         mr_ctrl_in.int_stat_txi    &lt;= mr_int_stat_txi_o;
746                         mr_ctrl_in.int_stat_ewli   &lt;= mr_int_stat_ewli_o;
747                         mr_ctrl_in.int_stat_doi    &lt;= mr_int_stat_doi_o;
748                         mr_ctrl_in.int_stat_fcsi   &lt;= mr_int_stat_fcsi_o;
749                         mr_ctrl_in.int_stat_ali    &lt;= mr_int_stat_ali_o;
750                         mr_ctrl_in.int_stat_bei    &lt;= mr_int_stat_bei_o;
751                         mr_ctrl_in.int_stat_ofi    &lt;= mr_int_stat_ofi_o;
752                         mr_ctrl_in.int_stat_rxfi   &lt;= mr_int_stat_rxfi_o;
753                         mr_ctrl_in.int_stat_bsi    &lt;= mr_int_stat_bsi_o;
754                         mr_ctrl_in.int_stat_rbnei  &lt;= mr_int_stat_rbnei_o;
755                         mr_ctrl_in.int_stat_txbhci &lt;= mr_int_stat_txbhci_o;
756                     
757                         -- INT_ENA_SET
758                         mr_ctrl_in.int_ena_set_int_ena_set &lt;= mr_int_ena_set_int_ena_set_o;
759                     
760                         -- INT_MASK_SET
761                         mr_ctrl_in.int_mask_set_int_mask_set &lt;= mr_int_mask_set_int_mask_set_o;
762                     
763                         -- FAULT_STATE
764                         mr_ctrl_in.fault_state_era &lt;= cc_stat.is_err_active;
765                         mr_ctrl_in.fault_state_erp &lt;= cc_stat.is_err_passive;
766                         mr_ctrl_in.fault_state_bof &lt;= cc_stat.is_bus_off;
767                     
768                         -- REC
769                         mr_ctrl_in.rec_rec_val &lt;= cc_stat.rx_err_ctr;
770                     
771                         -- TEC
772                         mr_ctrl_in.tec_tec_val &lt;= cc_stat.tx_err_ctr;
773                     
774                         -- ERR_NORM
775                         mr_ctrl_in.err_norm_err_norm_val &lt;= cc_stat.norm_err_ctr;
776                         mr_ctrl_in.err_fd_err_fd_val     &lt;= cc_stat.data_err_ctr;
777                     
778                         -- FILTER_STATUS
779                         mr_ctrl_in.filter_status_sfa &lt;= '1' when G_SUP_FILTA else
780                                                         '0';
781                     
782                         mr_ctrl_in.filter_status_sfb &lt;= '1' when G_SUP_FILTB else
783                                                         '0';
784                     
785                         mr_ctrl_in.filter_status_sfc &lt;= '1' when G_SUP_FILTC else
786                                                         '0';
787                     
788                         mr_ctrl_in.filter_status_sfr &lt;= '1' when G_SUP_RANGE else
789                                                         '0';
790                     
791                         -- RX_MEM_INFO
792                         mr_ctrl_in.rx_mem_info_rx_buff_size &lt;= std_logic_vector(to_unsigned(G_RX_BUFF_SIZE, 13));
793                         mr_ctrl_in.rx_mem_info_rx_mem_free  &lt;= rx_mem_free;
794                     
795                         -- RX_POINTERS
796                         mr_ctrl_in.rx_pointers_rx_wpp &lt;= rx_write_pointer;
797                         mr_ctrl_in.rx_pointers_rx_rpp &lt;= rx_read_pointer;
798                     
799                         -- RX_STATUS register
800                         mr_ctrl_in.rx_status_rxe   &lt;= rx_empty;
801                         mr_ctrl_in.rx_status_rxf   &lt;= rx_full;
802                         mr_ctrl_in.rx_status_rxmof &lt;= rx_mof;
803                         mr_ctrl_in.rx_status_rxfrc &lt;= rx_frame_count;
804                     
805                         -- RX_DATA register - Read data word from RX Buffer FIFO.
806                         mr_ctrl_in.rx_data_rx_data &lt;= rxb_port_b_data_out;
807                     
808                         -- TX_STATUS register
809                         tx_status_proc : process(txtb_state)
810                             variable txtb_state_padded : t_txt_bufs_state(7 downto 0);
811                         begin
812        1/1                  txtb_state_padded := (others =&gt; (others =&gt; '0'));
813        1/1                  txtb_state_padded(G_TXT_BUFFER_COUNT - 1 downto 0) := txtb_state;
814                     
815        1/1                  mr_ctrl_in.tx_status_tx1s &lt;= txtb_state_padded(0);
816        1/1                  mr_ctrl_in.tx_status_tx2s &lt;= txtb_state_padded(1);
817        1/1                  mr_ctrl_in.tx_status_tx3s &lt;= txtb_state_padded(2);
818        1/1                  mr_ctrl_in.tx_status_tx4s &lt;= txtb_state_padded(3);
819        1/1                  mr_ctrl_in.tx_status_tx5s &lt;= txtb_state_padded(4);
820        1/1                  mr_ctrl_in.tx_status_tx6s &lt;= txtb_state_padded(5);
821        1/1                  mr_ctrl_in.tx_status_tx7s &lt;= txtb_state_padded(6);
822        1/1                  mr_ctrl_in.tx_status_tx8s &lt;= txtb_state_padded(7);
823                         end process;
824                     
825                         -- TXTB_INFO
826                         mr_ctrl_in.txtb_info_txt_buffer_count &lt;= std_logic_vector(to_unsigned(G_TXT_BUFFER_COUNT, 4));
827                     
828                         -- ERR_CAPT
829                         mr_ctrl_in.err_capt_err_pos  &lt;= cc_stat.err_pos;
830                         mr_ctrl_in.err_capt_err_type &lt;= cc_stat.err_type;
831                     
832                         -- RETR_CTR
833                         mr_ctrl_in.retr_ctr_retr_ctr_val &lt;= cc_stat.retr_ctr;
834                     
835                         -- ALC
836                         mr_ctrl_in.alc_alc_bit      &lt;= cc_stat.alc_bit;
837                         mr_ctrl_in.alc_alc_id_field &lt;= cc_stat.alc_id_field;
838                     
839                         -- TS_INFO
840                         mr_ctrl_in.ts_info_ts_bits &lt;= std_logic_vector(to_unsigned(G_TS_BITS, 6));
841                     
842                         -- TRV_DELAY
843                         mr_ctrl_in.trv_delay_trv_delay_value &lt;= trv_delay;
844                     
845                         -- RX_FR_CTR
846                         mr_ctrl_in.rx_fr_ctr_rx_fr_ctr_val &lt;= cc_stat.rx_frame_ctr;
847                     
848                         -- TX_FR_CTR
849                         mr_ctrl_in.tx_fr_ctr_tx_fr_ctr_val &lt;= cc_stat.tx_frame_ctr;
850                     
851                         -- DEBUG
852                         mr_ctrl_in.debug_register_stuff_count   &lt;= cc_stat.bst_ctr;
853                         mr_ctrl_in.debug_register_destuff_count &lt;= cc_stat.dst_ctr;
854                         mr_ctrl_in.debug_register_pc_arb        &lt;= pc_dbg.is_arbitration;
855                         mr_ctrl_in.debug_register_pc_con        &lt;= pc_dbg.is_control;
856                         mr_ctrl_in.debug_register_pc_dat        &lt;= pc_dbg.is_data;
857                         mr_ctrl_in.debug_register_pc_stc        &lt;= pc_dbg.is_stuff_count;
858                         mr_ctrl_in.debug_register_pc_crc        &lt;= pc_dbg.is_crc;
859                         mr_ctrl_in.debug_register_pc_crcd       &lt;= pc_dbg.is_crc_delim;
860                         mr_ctrl_in.debug_register_pc_ack        &lt;= pc_dbg.is_ack;
861                         mr_ctrl_in.debug_register_pc_ackd       &lt;= pc_dbg.is_ack_delim;
862                         mr_ctrl_in.debug_register_pc_eof        &lt;= pc_dbg.is_eof;
863                         mr_ctrl_in.debug_register_pc_int        &lt;= pc_dbg.is_intermission;
864                         mr_ctrl_in.debug_register_pc_susp       &lt;= pc_dbg.is_suspend;
865                         mr_ctrl_in.debug_register_pc_ovr        &lt;= pc_dbg.is_overload;
866                         mr_ctrl_in.debug_register_pc_sof        &lt;= pc_dbg.is_sof;
867                     
868                         -- YOLO
869                         mr_ctrl_in.yolo_reg_yolo_val &lt;= YOLO_VAL_RSTVAL;
870                     
871                         -- TIMESTAMP_LOW, TIMESTAMP_HIGH
872                         mr_ctrl_in.timestamp_low_timestamp_low   &lt;= timestamp(31 downto 0);
873                         mr_ctrl_in.timestamp_high_timestamp_high &lt;= timestamp(63 downto 32);
874                     
875                         -- &lt;RELEASE_OFF&gt;
876                         -- pragma translate_off
877                         -----------------------------------------------------------------------------------------------
878                         -- Assertions / Functional coverage
879                         -----------------------------------------------------------------------------------------------
880                     
881                         -- psl default clock is rising_edge(clk_sys);
882                     
883                         -- psl no_simul_two_reg_block_access_asrt : assert never
884                         --   (control_registers_cs_reg = '1' and test_registers_cs_reg = '1')
885                         --   report &quot;Control registers and test registers can't be accessed at once!&quot;;
886                     
887                         -- psl no_rxpe_when_parity_disabled_cov : assert never
888                         --  (mr_ctrl_out_i.settings_pchke = '0' and rx_parity_error = '1')
889                         --  report &quot;RX Parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
890                     
891                         -- psl no_txpe_when_parity_disabled_cov : assert never
892                         --  (mr_ctrl_out_i.settings_pchke = '0' and mr_ctrl_in.status_txpe = '1')
893                         --  report &quot;TX Parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
894                     
895                         -- psl no_txdpe_when_parity_disabled_cov : assert never
896                         --  (mr_ctrl_out_i.settings_pchke = '0' and mr_ctrl_in.status_txdpe = '1')
897                         --  report &quot;TX Double parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
898                     
899                         txtb_func_cov_gen : for i in 0 to G_TXT_BUFFER_COUNT - 1 generate
900                         begin
901                     
902                             process (txtb_state, mr_ctrl_out_i.settings_pchke)
903                             begin
904        <font color = "grey">unreachable  </font>            if (mr_ctrl_out_i.settings_pchke = '0' and txtb_state(i) = TXT_PER) then
905        <font color = "grey">unreachable  </font>                report &quot;TXT Buffer in 'Parity error' state when SETTINGS[PCHKE] is disabled.&quot;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod79.html" >CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>81</td><td>73</td><td>90.12</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>81</td><td>73</td><td>90.12</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       374
 EXPRESSION ((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))
            ----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       374
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))
                 -----------------1-----------------     -----2-----     -----3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       382
 EXPRESSION (SCS = '1')
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       388
 EXPRESSION ((ADRESS(11 DOWNTO 8) = CONTROL_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
            ------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       388
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = CONTROL_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
                 -----------------------1-----------------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       393
 EXPRESSION ((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
            -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       393
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
                 ----------------------1---------------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 EXPRESSION (CONTROL_REGISTERS_CS_REG = '1')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 EXPRESSION (TEST_REGISTERS_CS_REG = '1')
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (CONTROL_REGISTERS_CS = '1'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (CONTROL_REGISTERS_CS = '1'))
                 --------------1-------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION ((SRD = '1') OR (SWR = '1'))
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (TEST_REGISTERS_CS = '1'))
            ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 SUB-EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (TEST_REGISTERS_CS = '1'))
                 --------------1-------------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 SUB-EXPRESSION ((SRD = '1') OR (SWR = '1'))
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 EXPRESSION ((MR_CTRL_OUT_I.MODE_RST = '1') OR (MR_CTRL_OUT_I.SETTINGS_ENA = '0'))
            -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 SUB-EXPRESSION ((MR_CTRL_OUT_I.MODE_RST = '1') OR (MR_CTRL_OUT_I.SETTINGS_ENA = '0'))
                 ---------------1--------------    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       628
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       630
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB1 OR MR_CTRL_OUT_I.TX_COMMAND_TXB2)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       639
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       641
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB3 OR MR_CTRL_OUT_I.TX_COMMAND_TXB4)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       653
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB5 OR MR_CTRL_OUT_I.TX_COMMAND_TXB6)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       663
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       665
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB7 OR MR_CTRL_OUT_I.TX_COMMAND_TXB8)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       682
 EXPRESSION (CC_STAT.IS_BUS_OFF = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       683
 EXPRESSION (CC_STAT.IS_IDLE = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       733
 EXPRESSION G_SUP_TRAFFIC_CTRS
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       736
 EXPRESSION G_SUP_PARITY
            ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       739
 EXPRESSION G_SUP_TEST_REGISTERS
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       779
 EXPRESSION G_SUP_FILTA
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 EXPRESSION G_SUP_FILTB
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       785
 EXPRESSION G_SUP_FILTC
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 EXPRESSION G_SUP_RANGE
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod79.html" >CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">451</td>
<td class="rt">405</td>
<td class="rt">89.80 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">5566</td>
<td class="rt">5130</td>
<td class="rt">92.17 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2783</td>
<td class="rt">2619</td>
<td class="rt">94.11 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2783</td>
<td class="rt">2511</td>
<td class="rt">90.23 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">221</td>
<td class="rt">205</td>
<td class="rt">92.76 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">2792</td>
<td class="rt">2662</td>
<td class="rt">95.34 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1396</td>
<td class="rt">1358</td>
<td class="rt">97.28 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1396</td>
<td class="rt">1304</td>
<td class="rt">93.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">230</td>
<td class="rt">200</td>
<td class="rt">86.96 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">2774</td>
<td class="rt">2468</td>
<td class="rt">88.97 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1387</td>
<td class="rt">1261</td>
<td class="rt">90.92 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1387</td>
<td class="rt">1207</td>
<td class="rt">87.02 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_SOFT_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RES_CORE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ADRESS[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ADRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SCS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SRD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SWR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SBE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[62:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_RST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_AFM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TSTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TXBBM</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_SAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_RTRTH[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_TBFBO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_FDRF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CTXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CTXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_ENA_CLR_INT_ENA_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_MASK_SET_INT_MASK_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_MASK_CLR_INT_MASK_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_BRP[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_CTPV[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_PTX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_PRX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_ENORM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_EFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_A_MASK_BIT_MASK_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_A_VAL_BIT_VAL_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[16:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FANB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FANE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FAFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FAFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT1P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT2P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT3P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT4P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT5P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT6P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT7P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT8P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_OFFSET[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_OFFSET[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CC_STAT.IS_ERR_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_ERR_PASSIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_BUS_OFF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.TX_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RX_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.NORM_ERR_CTR[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.NORM_ERR_CTR[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.NORM_ERR_CTR[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ERR_TYPE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RETR_CTR[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ALC_BIT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ALC_ID_FIELD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.TX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.BST_CTR[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DST_CTR[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.STATUS_EWL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ARBITRATION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CONTROL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_OVERLOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_INTERMISSION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_SUSPEND</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_RXB[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FULL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_EMPTY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MEM_FREE[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MEM_FREE[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_READ_POINTER[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_READ_POINTER[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_DATA_OVERRUN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_PARITY_ERROR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_CS[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(0)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(1)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(2)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(3)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(4)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(5)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(6)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(7)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_COMMAND_TXBI[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_STATE(0)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(1)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(2)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(3)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(4)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(5)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(6)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(7)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PARITY_ERROR_VALID[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRV_DELAY[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RXI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_TXI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_EWLI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_DOI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_FCSI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_ALI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_BEI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_OFI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RXFI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_BSI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RBNEI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_TXBHCI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_ENA_SET_INT_ENA_SET_O[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>MR_CTRL_OUT_I.MODE_RST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_AFM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TSTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TXBBM</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_SAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_RTRTH[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_TBFBO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_FDRF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CTXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CTXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_ENA_CLR_INT_ENA_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_MASK_SET_INT_MASK_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_MASK_CLR_INT_MASK_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_BRP[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_CTPV[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_PTX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_PRX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_ENORM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_EFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_A_MASK_BIT_MASK_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_A_VAL_BIT_VAL_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[16:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FANB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FANE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FAFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FAFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT1P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT2P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT3P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT4P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT5P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT6P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT7P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT8P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_OFFSET[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_OFFSET[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEVICE_ID_DEVICE_ID[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.VERSION_VER_MINOR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.VERSION_VER_MAJOR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_DOR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXNF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_EFT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_EWL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_STCNT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_STRGS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_SPRT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_ERA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_ERP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_BOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.REC_REC_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TEC_TEC_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_NORM_ERR_NORM_VAL[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_NORM_ERR_NORM_VAL[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_NORM_ERR_NORM_VAL[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFC</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_BUFF_SIZE[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_WPP[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_WPP[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_RPP[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_RPP[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXMOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.RX_DATA_RX_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX1S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX2S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX3S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX4S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX5S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX6S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX7S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX8S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TXTB_INFO_TXT_BUFFER_COUNT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_CAPT_ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_CAPT_ERR_TYPE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RETR_CTR_RETR_CTR_VAL[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ALC_ALC_BIT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ALC_ALC_ID_FIELD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TS_INFO_TS_BITS[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.TRV_DELAY_TRV_DELAY_VALUE[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_FR_CTR_RX_FR_CTR_VAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_FR_CTR_TX_FR_CTR_VAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_STUFF_COUNT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_DESTUFF_COUNT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ARB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CON</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_DAT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_STC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CRCD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ACKD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_INT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_SUSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_OVR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.YOLO_REG_YOLO_VAL[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_HIGH_TIMESTAMP_HIGH[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_HIGH_TIMESTAMP_HIGH[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_IN.TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CAN_CORE_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CONTROL_REGISTERS_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CONTROL_REGISTERS_CS_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_CS_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CONTROL_REGISTERS_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REG_LOCK_1_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REG_LOCK_2_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SOFT_RES_D_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SOFT_RES_Q_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RES_CORE_D_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CONTROL_REGS_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGS_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CLK_CONTROL_REGS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CLK_TEST_REGS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CTR_PRES_SEL_Q[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod79.html" >CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">57</td>
<td class="rt">55</td>
<td class="rt">96.49 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">374</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">382</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">388</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">393</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">403</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">416</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">425</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">429</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">592</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">628</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">639</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">651</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">682</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">694</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">709</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">733</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">736</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">739</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">779</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">782</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">785</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">788</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
374                txtb_port_a_cs(i) <= '1' when ((adress(11 downto 8) = buf_addr(i)) and
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
382            can_core_cs <= '1' when (scs = ACT_CSC) else
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
388            control_registers_cs <= '1' when (adress(11 downto 8) = CONTROL_REGISTERS_BLOCK) and
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
393            test_registers_cs <= '1' when (adress(11 downto 8) = TEST_REGISTERS_BLOCK) and
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
403                if (res_n = '0') then
                   <font color = "green">-1-</font>  
404                    control_registers_cs_reg  <= '0';
           <font color = "green">            ==></font>
405                    test_registers_cs_reg <= '0';
406                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
407                    control_registers_cs_reg  <= control_registers_cs;
           <font color = "green">            ==></font>
408                    test_registers_cs_reg <= test_registers_cs;
409                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
416            data_out <= control_registers_rdata when (control_registers_cs_reg = '1') else
                                                   <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
417                           test_registers_rdata when (test_registers_cs_reg = '1') else
                                                   <font color = "green">-2-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
425            control_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (control_registers_cs = '1')
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
429            test_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
592            res_core_d_n <= '0' when (mr_ctrl_out_i.mode_rst = '1' or mr_ctrl_out_i.settings_ena = '0')
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
628            mr_tx_command_txbi(1)   <= mr_ctrl_out_i.tx_command_txb2 when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                        <font color = "green">-1-</font>  
                                                                        <font color = "green">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
639                mr_tx_command_txbi(3)   <= mr_ctrl_out_i.tx_command_txb4 when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
651                mr_tx_command_txbi(5)   <= mr_ctrl_out_i.tx_command_txb6 when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
663                mr_tx_command_txbi(7)   <= mr_ctrl_out_i.tx_command_txb8 when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
682            mr_ctrl_in.status_idle <= '1' when (cc_stat.is_bus_off = '1') else
                                             <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
683                                      '1' when (cc_stat.is_idle = '1') else
                                             <font color = "green">-2-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
694                    if (txtb_state(i) = TXT_ETY) then
                       <font color = "green">-1-</font>  
695                        mr_ctrl_in.status_txnf <= '1';
           <font color = "green">                ==></font>
696                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
709                if (res_n = '0') then
                   <font color = "green">-1-</font>  
710                    mr_ctrl_in.status_txpe <= '0';
           <font color = "green">            ==></font>
711                    mr_ctrl_in.status_txdpe <= '0';
712                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
713                    for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
714                        if (txtb_parity_error_valid(i) = '1') then
                           <font color = "green">-3-</font>  
715                            mr_ctrl_in.status_txpe <= '1';
           <font color = "green">                    ==></font>
716                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
717        
718                        if (txtb_bb_parity_error(i) = '1') then
                           <font color = "green">-4-</font>  
719                            mr_ctrl_in.status_txdpe <= '1';
           <font color = "green">                    ==></font>
720                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
721                    end loop;
722        
723                    if (mr_ctrl_out_i.command_ctxpe = '1') then
                       <font color = "green">-5-</font>  
724                        mr_ctrl_in.status_txpe <= '0';
           <font color = "green">                ==></font>
725                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
726        
727                    if (mr_ctrl_out_i.command_ctxdpe = '1') then
                       <font color = "green">-6-</font>  
728                        mr_ctrl_in.status_txdpe <= '0';
           <font color = "green">                ==></font>
729                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
730                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
733            mr_ctrl_in.status_stcnt <= '1' when G_SUP_TRAFFIC_CTRS
                                              <font color = "red">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
736            mr_ctrl_in.status_sprt <= '1' when G_SUP_PARITY
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
739            mr_ctrl_in.status_strgs <= '1' when G_SUP_TEST_REGISTERS
                                              <font color = "red">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
779            mr_ctrl_in.filter_status_sfa <= '1' when G_SUP_FILTA else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
782            mr_ctrl_in.filter_status_sfb <= '1' when G_SUP_FILTB else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
785            mr_ctrl_in.filter_status_sfc <= '1' when G_SUP_FILTC else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
788            mr_ctrl_in.filter_status_sfr <= '1' when G_SUP_RANGE else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_207'>
<a name="inst_tag_207_Line"></a>
<b>Line Coverage for Instance : <a href="mod79.html#inst_tag_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>31</td><td>31</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>403</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>692</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>709</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>812</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">VHDL_PROCESS</td><td>904</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
402                         begin
403        1/1                  if (res_n = '0') then
404        1/1                      control_registers_cs_reg  &lt;= '0';
405        1/1                      test_registers_cs_reg &lt;= '0';
406                             elsif (rising_edge(clk_sys)) then
407        1/1                      control_registers_cs_reg  &lt;= control_registers_cs;
408        1/1                      test_registers_cs_reg &lt;= test_registers_cs;
409                             end if;
410                         end process;
411                     
412                         -----------------------------------------------------------------------------------------------
413                         -- Read data multiplexor. Use registered version of chip select signals since read data are
414                         -- returned one clock cycle later!
415                         -----------------------------------------------------------------------------------------------
416                         data_out &lt;= control_registers_rdata when (control_registers_cs_reg = '1') else
417                                        test_registers_rdata when (test_registers_cs_reg = '1') else
418                                             (others =&gt; '0');
419                     
420                         -----------------------------------------------------------------------------------------------
421                         -- Clock gating - Ungate clocks for read or write. Note that write enable / read enable is
422                         -- still brought also to register map! This is for FPGA implementation where clock gate is
423                         -- transparent!
424                         -----------------------------------------------------------------------------------------------
425                         control_regs_clk_en &lt;= '1' when (srd = '1' or swr = '1') and (control_registers_cs = '1')
426                                                    else
427                                                '0';
428                     
429                         test_regs_clk_en &lt;= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
430                                                 else
431                                             '0';
432                     
433                         clk_gate_control_regs_comp : entity ctu_can_fd_rtl.clk_gate
434                         generic map(
435                             G_TECHNOLOGY       =&gt; G_TECHNOLOGY
436                         )
437                         port map(
438                             clk_in             =&gt; clk_sys,                          -- IN
439                             clk_en             =&gt; control_regs_clk_en,              -- IN
440                             scan_enable        =&gt; scan_enable,                      -- IN
441                     
442                             clk_out            =&gt; clk_control_regs                  -- OUT
443                         );
444                     
445                         clk_gate_test_regs_comp : entity ctu_can_fd_rtl.clk_gate
446                         generic map(
447                             G_TECHNOLOGY       =&gt; G_TECHNOLOGY
448                         )
449                         port map(
450                             clk_in             =&gt; clk_sys,                          -- IN
451                             clk_en             =&gt; test_regs_clk_en,                 -- IN
452                             scan_enable        =&gt; scan_enable,                      -- IN
453                     
454                             clk_out            =&gt; clk_test_regs                     -- OUT
455                         );
456                     
457                         -----------------------------------------------------------------------------------------------
458                         -- Control registers instance
459                         -----------------------------------------------------------------------------------------------
460                         control_registers_reg_map_comp : entity ctu_can_fd_rtl.control_registers_reg_map
461                         generic map(
462                             DATA_WIDTH            =&gt; 32,
463                             ADDRESS_WIDTH         =&gt; 16,
464                             REGISTERED_READ       =&gt; true,
465                             CLEAR_READ_DATA       =&gt; false,
466                             SUP_FILT_A            =&gt; G_SUP_FILTA,
467                             SUP_RANGE             =&gt; G_SUP_RANGE,
468                             SUP_FILT_C            =&gt; G_SUP_FILTC,
469                             SUP_FILT_B            =&gt; G_SUP_FILTB,
470                             SUP_TRAFFIC_CTRS      =&gt; G_SUP_TRAFFIC_CTRS
471                         )
472                         port map(
473                             clk_sys               =&gt; clk_control_regs,              -- IN
474                             res_n                 =&gt; soft_res_q_n,                  -- IN
475                             address               =&gt; adress,                        -- IN
476                             w_data                =&gt; data_in,                       -- IN
477                             r_data                =&gt; control_registers_rdata,       -- OUT
478                             cs                    =&gt; control_registers_cs,          -- IN
479                             read                  =&gt; srd,                           -- IN
480                             write                 =&gt; swr,                           -- IN
481                             be                    =&gt; sbe,                           -- IN
482                             lock_1                =&gt; reg_lock_1_active,             -- IN
483                             lock_2                =&gt; reg_lock_2_active,             -- IN
484                             control_registers_out =&gt; mr_ctrl_out_i,                 -- OUT
485                             control_registers_in  =&gt; mr_ctrl_in                     -- IN
486                         );
487                         mr_ctrl_out &lt;= mr_ctrl_out_i;
488                     
489                         -----------------------------------------------------------------------------------------------
490                         -- Test registers instance
491                         -----------------------------------------------------------------------------------------------
492                         test_registers_gen_true : if (G_SUP_TEST_REGISTERS) generate
493                             test_registers_reg_map_comp : entity ctu_can_fd_rtl.test_registers_reg_map
494                             generic map (
495                                 DATA_WIDTH          =&gt; 32,
496                                 ADDRESS_WIDTH       =&gt; 16,
497                                 REGISTERED_READ     =&gt; true,
498                                 CLEAR_READ_DATA     =&gt; false
499                             )
500                             port map(
501                                 clk_sys             =&gt; clk_test_regs,               -- IN
502                                 res_n               =&gt; soft_res_q_n,                -- IN
503                                 address             =&gt; adress,                      -- IN
504                                 w_data              =&gt; data_in,                     -- IN
505                                 r_data              =&gt; test_registers_rdata,        -- OUT
506                                 cs                  =&gt; test_registers_cs,           -- IN
507                                 read                =&gt; srd,                         -- IN
508                                 write               =&gt; swr,                         -- IN
509                                 be                  =&gt; sbe,                         -- IN
510                                 lock_1              =&gt; reg_lock_1_active,           -- IN
511                                 lock_2              =&gt; reg_lock_2_active,           -- IN
512                                 test_registers_out  =&gt; mr_tst_out_i,                -- OUT
513                                 test_registers_in   =&gt; mr_tst_in                    -- IN
514                             );
515                     
516                             -- Padding to full width of possible TXT Buffers
517                             txt_buf_test_data_padding_gen : for i in 0 to 7 generate
518                     
519                                 txt_buf_padding_index_gen_true : if (i &lt; G_TXT_BUFFER_COUNT) generate
520                                     mr_tst_rdata_tst_rdata_txb_i(i) &lt;= mr_tst_rdata_tst_rdata_txb(i);
521                                 end generate txt_buf_padding_index_gen_true;
522                     
523                                 txt_buf_padding_index_gen_false : if (i &gt;= G_TXT_BUFFER_COUNT) generate
524                                     mr_tst_rdata_tst_rdata_txb_i(i) &lt;= (others =&gt; '0');
525                                 end generate txt_buf_padding_index_gen_false;
526                     
527                             end generate;
528                     
529                             -- Select test read data from RX buffer and TXT buffers
530                             with mr_tst_out_i.tst_dest_tst_mtgt select mr_tst_in.tst_rdata_tst_rdata &lt;=
531                                      mr_tst_rdata_tst_rdata_rxb when TMTGT_RXBUF,
532                                 mr_tst_rdata_tst_rdata_txb_i(0) when TMTGT_TXTBUF1,
533                                 mr_tst_rdata_tst_rdata_txb_i(1) when TMTGT_TXTBUF2,
534                                 mr_tst_rdata_tst_rdata_txb_i(2) when TMTGT_TXTBUF3,
535                                 mr_tst_rdata_tst_rdata_txb_i(3) when TMTGT_TXTBUF4,
536                                 mr_tst_rdata_tst_rdata_txb_i(4) when TMTGT_TXTBUF5,
537                                 mr_tst_rdata_tst_rdata_txb_i(5) when TMTGT_TXTBUF6,
538                                 mr_tst_rdata_tst_rdata_txb_i(6) when TMTGT_TXTBUF7,
539                                 mr_tst_rdata_tst_rdata_txb_i(7) when TMTGT_TXTBUF8,
540                                                 (others =&gt; '0') when others;
541                     
542                         end generate test_registers_gen_true;
543                     
544                         test_registers_gen_false : if (not G_SUP_TEST_REGISTERS) generate
545                             test_registers_rdata &lt;= (others =&gt; '0');
546                             mr_tst_in.tst_rdata_tst_rdata &lt;= (others =&gt; '0');
547                             mr_tst_out_i &lt;= ('0', '0', (others =&gt; '0'), (others =&gt; '0'), (others =&gt; '0'));
548                             mr_tst_rdata_tst_rdata_txb_i &lt;= (others =&gt; (others =&gt; '0'));
549                         end generate;
550                     
551                         mr_tst_out &lt;= mr_tst_out_i;
552                     
553                         -----------------------------------------------------------------------------------------------
554                         -- Lock signals
555                         -----------------------------------------------------------------------------------------------
556                         -- Lock 1 - Locked when MODE[TSTM] = 0
557                         reg_lock_1_active &lt;= not mr_ctrl_out_i.mode_tstm;
558                     
559                         -- Lock 2 - Locked when SETTINGS[ENA] = 1
560                         reg_lock_2_active &lt;= mr_ctrl_out_i.settings_ena;
561                     
562                         -----------------------------------------------------------------------------------------------
563                         -- Two reset registers:
564                         --  1. Soft reset - Resets memory registers
565                         --  2. Core reset - Resets rest of the core when disabled.
566                         --
567                         -- Both need to be gated to inactive value in Scan mode since they reset other flops.
568                         -----------------------------------------------------------------------------------------------
569                     
570                         -- Writing MODE[RST] = 1 causes Soft Reset
571                         soft_res_d_n &lt;= not mr_ctrl_out_i.mode_rst;
572                     
573                         soft_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
574                         generic map (
575                             G_RESET_POLARITY    =&gt; '0'
576                         )
577                         port map(
578                             -- Clock and Reset
579                             clk                 =&gt; clk_sys,                         -- IN
580                             arst                =&gt; res_n,                           -- IN
581                     
582                             -- Flip flop input / output
583                             d                   =&gt; soft_res_d_n,                    -- IN
584                             q                   =&gt; soft_res_q_n,                    -- OUT
585                     
586                             -- Scan mode control
587                             scan_enable         =&gt; scan_enable                      -- IN
588                         );
589                     
590                         -- Reset of the rest of core is the same as soft reset, but it is also active when
591                         -- SETTINGS[ENA] = '0'. Thus disabled node has all of its logic in reset!
592                         res_core_d_n &lt;= '0' when (mr_ctrl_out_i.mode_rst = '1' or mr_ctrl_out_i.settings_ena = '0')
593                                             else
594                                         '1';
595                     
596                         global_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
597                         generic map (
598                             G_RESET_POLARITY    =&gt; '0'
599                         )
600                         port map(
601                             -- Clock and Reset
602                             clk                 =&gt; clk_sys,                         -- IN
603                             arst                =&gt; res_n,                           -- IN
604                     
605                             -- Flip flop input / output
606                             d                   =&gt; res_core_d_n,                    -- IN
607                             q                   =&gt; res_core_n,                      -- OUT
608                     
609                             -- Scan mode control
610                             scan_enable         =&gt; scan_enable                      -- IN
611                         );
612                     
613                         -----------------------------------------------------------------------------------------------
614                         -- Reset propagation to output
615                         -----------------------------------------------------------------------------------------------
616                         res_soft_n &lt;= soft_res_q_n;
617                     
618                         -----------------------------------------------------------------------------------------------
619                         -----------------------------------------------------------------------------------------------
620                         -- Control registers - Write Data to Driving Bus connection
621                         -----------------------------------------------------------------------------------------------
622                         -----------------------------------------------------------------------------------------------
623                     
624                         mr_tx_priority(0)       &lt;= mr_ctrl_out_i.tx_priority_txt1p;
625                         mr_tx_command_txbi(0)   &lt;= mr_ctrl_out_i.tx_command_txb1;
626                     
627                         mr_tx_priority(1)       &lt;= mr_ctrl_out_i.tx_priority_txt2p;
628                         mr_tx_command_txbi(1)   &lt;= mr_ctrl_out_i.tx_command_txb2 when (mr_ctrl_out_i.mode_txbbm = '0')
629                                                                                  else
630                                                    mr_ctrl_out_i.tx_command_txb1 or mr_ctrl_out_i.tx_command_txb2;
631                     
632                         mt_2_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 2) generate
633                             mr_tx_priority(2)       &lt;= mr_ctrl_out_i.tx_priority_txt3p;
634                             mr_tx_command_txbi(2)   &lt;= mr_ctrl_out_i.tx_command_txb3;
635                         end generate;
636                     
637                         mt_3_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 3) generate
638                             mr_tx_priority(3)       &lt;= mr_ctrl_out_i.tx_priority_txt4p;
639                             mr_tx_command_txbi(3)   &lt;= mr_ctrl_out_i.tx_command_txb4 when (mr_ctrl_out_i.mode_txbbm = '0')
640                                                                                      else
641                                                        mr_ctrl_out_i.tx_command_txb3 or mr_ctrl_out_i.tx_command_txb4;
642                         end generate;
643                     
644                         mt_4_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 4) generate
645                             mr_tx_priority(4)       &lt;= mr_ctrl_out_i.tx_priority_txt5p;
646                             mr_tx_command_txbi(4)   &lt;= mr_ctrl_out_i.tx_command_txb5;
647                         end generate;
648                     
649                         mt_5_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 5) generate
650                             mr_tx_priority(5)       &lt;= mr_ctrl_out_i.tx_priority_txt6p;
651                             mr_tx_command_txbi(5)   &lt;= mr_ctrl_out_i.tx_command_txb6 when (mr_ctrl_out_i.mode_txbbm = '0')
652                                                                                      else
653                                                        mr_ctrl_out_i.tx_command_txb5 or mr_ctrl_out_i.tx_command_txb6;
654                         end generate;
655                     
656                         mt_6_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 6) generate
657                             mr_tx_priority(6)       &lt;= mr_ctrl_out_i.tx_priority_txt7p;
658                             mr_tx_command_txbi(6)   &lt;= mr_ctrl_out_i.tx_command_txb7;
659                         end generate;
660                     
661                         mt_7_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 7) generate
662                             mr_tx_priority(7)       &lt;= mr_ctrl_out_i.tx_priority_txt8p;
663                             mr_tx_command_txbi(7)   &lt;= mr_ctrl_out_i.tx_command_txb8 when (mr_ctrl_out_i.mode_txbbm = '0')
664                                                                                      else
665                                                        mr_ctrl_out_i.tx_command_txb7 or mr_ctrl_out_i.tx_command_txb8;
666                         end generate;
667                     
668                         -----------------------------------------------------------------------------------------------
669                         -----------------------------------------------------------------------------------------------
670                         -- Control registers - Read Data to status signals connection
671                         -----------------------------------------------------------------------------------------------
672                         -----------------------------------------------------------------------------------------------
673                     
674                         -- DEVICE ID
675                         mr_ctrl_in.device_id_device_id &lt;= G_DEVICE_ID;
676                     
677                         -- VERSION
678                         mr_ctrl_in.version_ver_minor &lt;= G_VERSION_MINOR;
679                         mr_ctrl_in.version_ver_major &lt;= G_VERSION_MAJOR;
680                     
681                         -- STATUS
682                         mr_ctrl_in.status_idle &lt;= '1' when (cc_stat.is_bus_off = '1') else
683                                                   '1' when (cc_stat.is_idle = '1') else
684                                                   '0';
685                         mr_ctrl_in.status_ewl &lt;= cc_stat.status_ewl;
686                         mr_ctrl_in.status_txs &lt;= cc_stat.is_transmitter;
687                         mr_ctrl_in.status_rxs &lt;= cc_stat.is_receiver;
688                     
689                         -- Go through TXT Buffers and check at least one is empty
690                         txnf_calc_proc : process(txtb_state)
691                         begin
692        1/1                  mr_ctrl_in.status_txnf &lt;= '0';
693        1/1                  for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
694        1/1                      if (txtb_state(i) = TXT_ETY) then
695        1/1                          mr_ctrl_in.status_txnf &lt;= '1';
696                                 end if;
697                             end loop;
698                         end process;
699                     
700                         mr_ctrl_in.status_rxne &lt;= not rx_empty;
701                         mr_ctrl_in.status_dor &lt;= rx_data_overrun;
702                         mr_ctrl_in.status_eft &lt;= pc_dbg.is_err;
703                         mr_ctrl_in.status_pexs &lt;= cc_stat.status_pexs;
704                         mr_ctrl_in.status_rxpe &lt;= rx_parity_error;
705                     
706                         -- TXT Buffer parity error and double parity error
707                         txpe_flag_proc : process(res_n, clk_sys)
708                         begin
709        1/1                  if (res_n = '0') then
710        1/1                      mr_ctrl_in.status_txpe &lt;= '0';
711        1/1                      mr_ctrl_in.status_txdpe &lt;= '0';
712                             elsif rising_edge(clk_sys) then
713        1/1                      for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
714        1/1                          if (txtb_parity_error_valid(i) = '1') then
715        1/1                              mr_ctrl_in.status_txpe &lt;= '1';
716                                     end if;
717                     
718        1/1                          if (txtb_bb_parity_error(i) = '1') then
719        1/1                              mr_ctrl_in.status_txdpe &lt;= '1';
720                                     end if;
721                                 end loop;
722                     
723        1/1                      if (mr_ctrl_out_i.command_ctxpe = '1') then
724        1/1                          mr_ctrl_in.status_txpe &lt;= '0';
725                                 end if;
726                     
727        1/1                      if (mr_ctrl_out_i.command_ctxdpe = '1') then
728        1/1                          mr_ctrl_in.status_txdpe &lt;= '0';
729                                 end if;
730                             end if;
731                         end process;
732                     
733                         mr_ctrl_in.status_stcnt &lt;= '1' when G_SUP_TRAFFIC_CTRS
734                                                        else
735                                                    '0';
736                         mr_ctrl_in.status_sprt &lt;= '1' when G_SUP_PARITY
737                                                       else
738                                                   '0';
739                         mr_ctrl_in.status_strgs &lt;= '1' when G_SUP_TEST_REGISTERS
740                                                        else
741                                                    '0';
742                     
743                         -- INT_STAT
744                         mr_ctrl_in.int_stat_rxi    &lt;= mr_int_stat_rxi_o;
745                         mr_ctrl_in.int_stat_txi    &lt;= mr_int_stat_txi_o;
746                         mr_ctrl_in.int_stat_ewli   &lt;= mr_int_stat_ewli_o;
747                         mr_ctrl_in.int_stat_doi    &lt;= mr_int_stat_doi_o;
748                         mr_ctrl_in.int_stat_fcsi   &lt;= mr_int_stat_fcsi_o;
749                         mr_ctrl_in.int_stat_ali    &lt;= mr_int_stat_ali_o;
750                         mr_ctrl_in.int_stat_bei    &lt;= mr_int_stat_bei_o;
751                         mr_ctrl_in.int_stat_ofi    &lt;= mr_int_stat_ofi_o;
752                         mr_ctrl_in.int_stat_rxfi   &lt;= mr_int_stat_rxfi_o;
753                         mr_ctrl_in.int_stat_bsi    &lt;= mr_int_stat_bsi_o;
754                         mr_ctrl_in.int_stat_rbnei  &lt;= mr_int_stat_rbnei_o;
755                         mr_ctrl_in.int_stat_txbhci &lt;= mr_int_stat_txbhci_o;
756                     
757                         -- INT_ENA_SET
758                         mr_ctrl_in.int_ena_set_int_ena_set &lt;= mr_int_ena_set_int_ena_set_o;
759                     
760                         -- INT_MASK_SET
761                         mr_ctrl_in.int_mask_set_int_mask_set &lt;= mr_int_mask_set_int_mask_set_o;
762                     
763                         -- FAULT_STATE
764                         mr_ctrl_in.fault_state_era &lt;= cc_stat.is_err_active;
765                         mr_ctrl_in.fault_state_erp &lt;= cc_stat.is_err_passive;
766                         mr_ctrl_in.fault_state_bof &lt;= cc_stat.is_bus_off;
767                     
768                         -- REC
769                         mr_ctrl_in.rec_rec_val &lt;= cc_stat.rx_err_ctr;
770                     
771                         -- TEC
772                         mr_ctrl_in.tec_tec_val &lt;= cc_stat.tx_err_ctr;
773                     
774                         -- ERR_NORM
775                         mr_ctrl_in.err_norm_err_norm_val &lt;= cc_stat.norm_err_ctr;
776                         mr_ctrl_in.err_fd_err_fd_val     &lt;= cc_stat.data_err_ctr;
777                     
778                         -- FILTER_STATUS
779                         mr_ctrl_in.filter_status_sfa &lt;= '1' when G_SUP_FILTA else
780                                                         '0';
781                     
782                         mr_ctrl_in.filter_status_sfb &lt;= '1' when G_SUP_FILTB else
783                                                         '0';
784                     
785                         mr_ctrl_in.filter_status_sfc &lt;= '1' when G_SUP_FILTC else
786                                                         '0';
787                     
788                         mr_ctrl_in.filter_status_sfr &lt;= '1' when G_SUP_RANGE else
789                                                         '0';
790                     
791                         -- RX_MEM_INFO
792                         mr_ctrl_in.rx_mem_info_rx_buff_size &lt;= std_logic_vector(to_unsigned(G_RX_BUFF_SIZE, 13));
793                         mr_ctrl_in.rx_mem_info_rx_mem_free  &lt;= rx_mem_free;
794                     
795                         -- RX_POINTERS
796                         mr_ctrl_in.rx_pointers_rx_wpp &lt;= rx_write_pointer;
797                         mr_ctrl_in.rx_pointers_rx_rpp &lt;= rx_read_pointer;
798                     
799                         -- RX_STATUS register
800                         mr_ctrl_in.rx_status_rxe   &lt;= rx_empty;
801                         mr_ctrl_in.rx_status_rxf   &lt;= rx_full;
802                         mr_ctrl_in.rx_status_rxmof &lt;= rx_mof;
803                         mr_ctrl_in.rx_status_rxfrc &lt;= rx_frame_count;
804                     
805                         -- RX_DATA register - Read data word from RX Buffer FIFO.
806                         mr_ctrl_in.rx_data_rx_data &lt;= rxb_port_b_data_out;
807                     
808                         -- TX_STATUS register
809                         tx_status_proc : process(txtb_state)
810                             variable txtb_state_padded : t_txt_bufs_state(7 downto 0);
811                         begin
812        1/1                  txtb_state_padded := (others =&gt; (others =&gt; '0'));
813        1/1                  txtb_state_padded(G_TXT_BUFFER_COUNT - 1 downto 0) := txtb_state;
814                     
815        1/1                  mr_ctrl_in.tx_status_tx1s &lt;= txtb_state_padded(0);
816        1/1                  mr_ctrl_in.tx_status_tx2s &lt;= txtb_state_padded(1);
817        1/1                  mr_ctrl_in.tx_status_tx3s &lt;= txtb_state_padded(2);
818        1/1                  mr_ctrl_in.tx_status_tx4s &lt;= txtb_state_padded(3);
819        1/1                  mr_ctrl_in.tx_status_tx5s &lt;= txtb_state_padded(4);
820        1/1                  mr_ctrl_in.tx_status_tx6s &lt;= txtb_state_padded(5);
821        1/1                  mr_ctrl_in.tx_status_tx7s &lt;= txtb_state_padded(6);
822        1/1                  mr_ctrl_in.tx_status_tx8s &lt;= txtb_state_padded(7);
823                         end process;
824                     
825                         -- TXTB_INFO
826                         mr_ctrl_in.txtb_info_txt_buffer_count &lt;= std_logic_vector(to_unsigned(G_TXT_BUFFER_COUNT, 4));
827                     
828                         -- ERR_CAPT
829                         mr_ctrl_in.err_capt_err_pos  &lt;= cc_stat.err_pos;
830                         mr_ctrl_in.err_capt_err_type &lt;= cc_stat.err_type;
831                     
832                         -- RETR_CTR
833                         mr_ctrl_in.retr_ctr_retr_ctr_val &lt;= cc_stat.retr_ctr;
834                     
835                         -- ALC
836                         mr_ctrl_in.alc_alc_bit      &lt;= cc_stat.alc_bit;
837                         mr_ctrl_in.alc_alc_id_field &lt;= cc_stat.alc_id_field;
838                     
839                         -- TS_INFO
840                         mr_ctrl_in.ts_info_ts_bits &lt;= std_logic_vector(to_unsigned(G_TS_BITS, 6));
841                     
842                         -- TRV_DELAY
843                         mr_ctrl_in.trv_delay_trv_delay_value &lt;= trv_delay;
844                     
845                         -- RX_FR_CTR
846                         mr_ctrl_in.rx_fr_ctr_rx_fr_ctr_val &lt;= cc_stat.rx_frame_ctr;
847                     
848                         -- TX_FR_CTR
849                         mr_ctrl_in.tx_fr_ctr_tx_fr_ctr_val &lt;= cc_stat.tx_frame_ctr;
850                     
851                         -- DEBUG
852                         mr_ctrl_in.debug_register_stuff_count   &lt;= cc_stat.bst_ctr;
853                         mr_ctrl_in.debug_register_destuff_count &lt;= cc_stat.dst_ctr;
854                         mr_ctrl_in.debug_register_pc_arb        &lt;= pc_dbg.is_arbitration;
855                         mr_ctrl_in.debug_register_pc_con        &lt;= pc_dbg.is_control;
856                         mr_ctrl_in.debug_register_pc_dat        &lt;= pc_dbg.is_data;
857                         mr_ctrl_in.debug_register_pc_stc        &lt;= pc_dbg.is_stuff_count;
858                         mr_ctrl_in.debug_register_pc_crc        &lt;= pc_dbg.is_crc;
859                         mr_ctrl_in.debug_register_pc_crcd       &lt;= pc_dbg.is_crc_delim;
860                         mr_ctrl_in.debug_register_pc_ack        &lt;= pc_dbg.is_ack;
861                         mr_ctrl_in.debug_register_pc_ackd       &lt;= pc_dbg.is_ack_delim;
862                         mr_ctrl_in.debug_register_pc_eof        &lt;= pc_dbg.is_eof;
863                         mr_ctrl_in.debug_register_pc_int        &lt;= pc_dbg.is_intermission;
864                         mr_ctrl_in.debug_register_pc_susp       &lt;= pc_dbg.is_suspend;
865                         mr_ctrl_in.debug_register_pc_ovr        &lt;= pc_dbg.is_overload;
866                         mr_ctrl_in.debug_register_pc_sof        &lt;= pc_dbg.is_sof;
867                     
868                         -- YOLO
869                         mr_ctrl_in.yolo_reg_yolo_val &lt;= YOLO_VAL_RSTVAL;
870                     
871                         -- TIMESTAMP_LOW, TIMESTAMP_HIGH
872                         mr_ctrl_in.timestamp_low_timestamp_low   &lt;= timestamp(31 downto 0);
873                         mr_ctrl_in.timestamp_high_timestamp_high &lt;= timestamp(63 downto 32);
874                     
875                         -- &lt;RELEASE_OFF&gt;
876                         -- pragma translate_off
877                         -----------------------------------------------------------------------------------------------
878                         -- Assertions / Functional coverage
879                         -----------------------------------------------------------------------------------------------
880                     
881                         -- psl default clock is rising_edge(clk_sys);
882                     
883                         -- psl no_simul_two_reg_block_access_asrt : assert never
884                         --   (control_registers_cs_reg = '1' and test_registers_cs_reg = '1')
885                         --   report &quot;Control registers and test registers can't be accessed at once!&quot;;
886                     
887                         -- psl no_rxpe_when_parity_disabled_cov : assert never
888                         --  (mr_ctrl_out_i.settings_pchke = '0' and rx_parity_error = '1')
889                         --  report &quot;RX Parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
890                     
891                         -- psl no_txpe_when_parity_disabled_cov : assert never
892                         --  (mr_ctrl_out_i.settings_pchke = '0' and mr_ctrl_in.status_txpe = '1')
893                         --  report &quot;TX Parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
894                     
895                         -- psl no_txdpe_when_parity_disabled_cov : assert never
896                         --  (mr_ctrl_out_i.settings_pchke = '0' and mr_ctrl_in.status_txdpe = '1')
897                         --  report &quot;TX Double parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
898                     
899                         txtb_func_cov_gen : for i in 0 to G_TXT_BUFFER_COUNT - 1 generate
900                         begin
901                     
902                             process (txtb_state, mr_ctrl_out_i.settings_pchke)
903                             begin
904        <font color = "grey">unreachable  </font>            if (mr_ctrl_out_i.settings_pchke = '0' and txtb_state(i) = TXT_PER) then
905        <font color = "grey">unreachable  </font>                report &quot;TXT Buffer in 'Parity error' state when SETTINGS[PCHKE] is disabled.&quot;
</pre>
<hr>
<a name="inst_tag_207_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod79.html#inst_tag_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>77</td><td>71</td><td>92.21</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>77</td><td>71</td><td>92.21</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       374
 EXPRESSION ((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))
            ----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       374
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))
                 -----------------1-----------------     -----2-----     -----3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       382
 EXPRESSION (SCS = '1')
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       388
 EXPRESSION ((ADRESS(11 DOWNTO 8) = CONTROL_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
            ------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       388
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = CONTROL_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
                 -----------------------1-----------------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       393
 EXPRESSION ((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
            -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       393
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
                 ----------------------1---------------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 EXPRESSION (CONTROL_REGISTERS_CS_REG = '1')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 EXPRESSION (TEST_REGISTERS_CS_REG = '1')
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (CONTROL_REGISTERS_CS = '1'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (CONTROL_REGISTERS_CS = '1'))
                 --------------1-------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION ((SRD = '1') OR (SWR = '1'))
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (TEST_REGISTERS_CS = '1'))
            ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 SUB-EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (TEST_REGISTERS_CS = '1'))
                 --------------1-------------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 SUB-EXPRESSION ((SRD = '1') OR (SWR = '1'))
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 EXPRESSION ((MR_CTRL_OUT_I.MODE_RST = '1') OR (MR_CTRL_OUT_I.SETTINGS_ENA = '0'))
            -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 SUB-EXPRESSION ((MR_CTRL_OUT_I.MODE_RST = '1') OR (MR_CTRL_OUT_I.SETTINGS_ENA = '0'))
                 ---------------1--------------    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       628
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       630
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB1 OR MR_CTRL_OUT_I.TX_COMMAND_TXB2)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       639
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       641
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB3 OR MR_CTRL_OUT_I.TX_COMMAND_TXB4)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       653
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB5 OR MR_CTRL_OUT_I.TX_COMMAND_TXB6)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       663
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       665
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB7 OR MR_CTRL_OUT_I.TX_COMMAND_TXB8)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       682
 EXPRESSION (CC_STAT.IS_BUS_OFF = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       683
 EXPRESSION (CC_STAT.IS_IDLE = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       733
 EXPRESSION G_SUP_TRAFFIC_CTRS
            ---------1--------
 Exclude Annotation:  Unreachable due to generic 
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       736
 EXPRESSION G_SUP_PARITY
            ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       739
 EXPRESSION G_SUP_TEST_REGISTERS
            ----------1---------
 Exclude Annotation:  Unreachable due to generic 
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       779
 EXPRESSION G_SUP_FILTA
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 EXPRESSION G_SUP_FILTB
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       785
 EXPRESSION G_SUP_FILTC
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 EXPRESSION G_SUP_RANGE
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_207_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod79.html#inst_tag_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">437</td>
<td class="rt">406</td>
<td class="rt">92.91 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">5370</td>
<td class="rt">5130</td>
<td class="rt">95.53 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2685</td>
<td class="rt">2619</td>
<td class="rt">97.54 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2685</td>
<td class="rt">2511</td>
<td class="rt">93.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">221</td>
<td class="rt">206</td>
<td class="rt">93.21 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">2784</td>
<td class="rt">2662</td>
<td class="rt">95.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1392</td>
<td class="rt">1358</td>
<td class="rt">97.56 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1392</td>
<td class="rt">1304</td>
<td class="rt">93.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Signals</td>
<td class="rt">216</td>
<td class="rt">200</td>
<td class="rt">92.59 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">2586</td>
<td class="rt">2468</td>
<td class="rt">95.44 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1293</td>
<td class="rt">1261</td>
<td class="rt">97.53 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1293</td>
<td class="rt">1207</td>
<td class="rt">93.35 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_SOFT_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RES_CORE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ADRESS[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ADRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SCS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SRD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SWR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SBE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[62:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_RST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_AFM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TSTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TXBBM</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_SAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_RTRTH[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_TBFBO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_FDRF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CTXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CTXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_ENA_CLR_INT_ENA_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_MASK_SET_INT_MASK_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_MASK_CLR_INT_MASK_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_BRP[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_CTPV[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_PTX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_PRX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_ENORM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_EFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_A_MASK_BIT_MASK_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_A_VAL_BIT_VAL_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[16:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FANB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FANE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FAFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FAFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT1P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT2P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT3P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT4P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT5P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT6P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT7P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT8P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_OFFSET[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_OFFSET[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CC_STAT.IS_ERR_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_ERR_PASSIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_BUS_OFF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.TX_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RX_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.NORM_ERR_CTR[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.NORM_ERR_CTR[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.NORM_ERR_CTR[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ERR_TYPE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RETR_CTR[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ALC_BIT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ALC_ID_FIELD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.TX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.BST_CTR[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DST_CTR[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.STATUS_EWL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ARBITRATION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CONTROL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_OVERLOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_INTERMISSION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_SUSPEND</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_RXB[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FULL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_EMPTY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MEM_FREE[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MEM_FREE[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_READ_POINTER[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_READ_POINTER[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_DATA_OVERRUN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_PARITY_ERROR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_CS[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(0)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(1)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(2)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(3)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(4)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(5)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(6)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(7)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_COMMAND_TXBI[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_STATE(0)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(1)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(2)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(3)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(4)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(5)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(6)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(7)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PARITY_ERROR_VALID[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[4]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[6]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRV_DELAY[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RXI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_TXI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_EWLI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_DOI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_FCSI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_ALI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_BEI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_OFI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RXFI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_BSI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RBNEI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_TXBHCI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_ENA_SET_INT_ENA_SET_O[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Exclude Annotation</td></tr><tr>
<td>MR_CTRL_OUT_I.MODE_RST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_AFM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TSTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TXBBM</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_SAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_RTRTH[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_TBFBO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_FDRF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CTXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CTXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_ENA_CLR_INT_ENA_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_MASK_SET_INT_MASK_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_MASK_CLR_INT_MASK_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_BRP[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_CTPV[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_PTX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_PRX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_ENORM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_EFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_A_MASK_BIT_MASK_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_A_VAL_BIT_VAL_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[16:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FANB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FANE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FAFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FAFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT1P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT2P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT3P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT4P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT5P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT6P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT7P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT8P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_OFFSET[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_OFFSET[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEVICE_ID_DEVICE_ID[15:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.VERSION_VER_MINOR[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.VERSION_VER_MAJOR[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_DOR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXNF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_EFT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_EWL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_STCNT</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_STRGS</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_SPRT</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_ERA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_ERP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_BOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.REC_REC_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TEC_TEC_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_NORM_ERR_NORM_VAL[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_NORM_ERR_NORM_VAL[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_NORM_ERR_NORM_VAL[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFA</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFB</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFC</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFR</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_BUFF_SIZE[12:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_WPP[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_WPP[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_RPP[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_RPP[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXMOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_DATA_RX_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX1S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX2S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX3S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX4S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX5S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX6S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX7S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX8S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TXTB_INFO_TXT_BUFFER_COUNT[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.ERR_CAPT_ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_CAPT_ERR_TYPE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RETR_CTR_RETR_CTR_VAL[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ALC_ALC_BIT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ALC_ALC_ID_FIELD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TS_INFO_TS_BITS[5:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.TRV_DELAY_TRV_DELAY_VALUE[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_FR_CTR_RX_FR_CTR_VAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_FR_CTR_TX_FR_CTR_VAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_STUFF_COUNT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_DESTUFF_COUNT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ARB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CON</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_DAT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_STC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CRCD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ACKD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_INT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_SUSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_OVR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.YOLO_REG_YOLO_VAL[31:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_HIGH_TIMESTAMP_HIGH[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_HIGH_TIMESTAMP_HIGH[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_IN.TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CAN_CORE_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CONTROL_REGISTERS_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CONTROL_REGISTERS_CS_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>TEST_REGISTERS_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>TEST_REGISTERS_CS_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CONTROL_REGISTERS_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>TEST_REGISTERS_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>REG_LOCK_1_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>REG_LOCK_2_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>SOFT_RES_D_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>SOFT_RES_Q_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>RES_CORE_D_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CONTROL_REGS_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>TEST_REGS_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CLK_CONTROL_REGS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CLK_TEST_REGS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CTR_PRES_SEL_Q[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_207_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod79.html#inst_tag_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">57</td>
<td class="rt">55</td>
<td class="rt">96.49 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">374</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">382</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">388</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">393</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">403</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">416</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">425</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">429</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">592</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">628</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">639</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">651</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">682</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">694</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">709</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">733</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">736</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">739</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">779</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">782</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">785</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">788</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
374                txtb_port_a_cs(i) <= '1' when ((adress(11 downto 8) = buf_addr(i)) and
                                            <font color = "green">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
382            can_core_cs <= '1' when (scs = ACT_CSC) else
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
388            control_registers_cs <= '1' when (adress(11 downto 8) = CONTROL_REGISTERS_BLOCK) and
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
393            test_registers_cs <= '1' when (adress(11 downto 8) = TEST_REGISTERS_BLOCK) and
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
403                if (res_n = '0') then
                   <font color = "green">-1-</font>  
404                    control_registers_cs_reg  <= '0';
           <font color = "green">            ==></font>
405                    test_registers_cs_reg <= '0';
406                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
407                    control_registers_cs_reg  <= control_registers_cs;
           <font color = "green">            ==></font>
408                    test_registers_cs_reg <= test_registers_cs;
409                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
416            data_out <= control_registers_rdata when (control_registers_cs_reg = '1') else
                                                   <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
417                           test_registers_rdata when (test_registers_cs_reg = '1') else
                                                   <font color = "green">-2-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
425            control_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (control_registers_cs = '1')
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
429            test_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
592            res_core_d_n <= '0' when (mr_ctrl_out_i.mode_rst = '1' or mr_ctrl_out_i.settings_ena = '0')
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
628            mr_tx_command_txbi(1)   <= mr_ctrl_out_i.tx_command_txb2 when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                        <font color = "green">-1-</font>  
                                                                        <font color = "green">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
639                mr_tx_command_txbi(3)   <= mr_ctrl_out_i.tx_command_txb4 when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
651                mr_tx_command_txbi(5)   <= mr_ctrl_out_i.tx_command_txb6 when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
663                mr_tx_command_txbi(7)   <= mr_ctrl_out_i.tx_command_txb8 when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
682            mr_ctrl_in.status_idle <= '1' when (cc_stat.is_bus_off = '1') else
                                             <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
683                                      '1' when (cc_stat.is_idle = '1') else
                                             <font color = "green">-2-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
694                    if (txtb_state(i) = TXT_ETY) then
                       <font color = "green">-1-</font>  
695                        mr_ctrl_in.status_txnf <= '1';
           <font color = "green">                ==></font>
696                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
709                if (res_n = '0') then
                   <font color = "green">-1-</font>  
710                    mr_ctrl_in.status_txpe <= '0';
           <font color = "green">            ==></font>
711                    mr_ctrl_in.status_txdpe <= '0';
712                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
713                    for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
714                        if (txtb_parity_error_valid(i) = '1') then
                           <font color = "green">-3-</font>  
715                            mr_ctrl_in.status_txpe <= '1';
           <font color = "green">                    ==></font>
716                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
717        
718                        if (txtb_bb_parity_error(i) = '1') then
                           <font color = "green">-4-</font>  
719                            mr_ctrl_in.status_txdpe <= '1';
           <font color = "green">                    ==></font>
720                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
721                    end loop;
722        
723                    if (mr_ctrl_out_i.command_ctxpe = '1') then
                       <font color = "green">-5-</font>  
724                        mr_ctrl_in.status_txpe <= '0';
           <font color = "green">                ==></font>
725                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
726        
727                    if (mr_ctrl_out_i.command_ctxdpe = '1') then
                       <font color = "green">-6-</font>  
728                        mr_ctrl_in.status_txdpe <= '0';
           <font color = "green">                ==></font>
729                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
730                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
733            mr_ctrl_in.status_stcnt <= '1' when G_SUP_TRAFFIC_CTRS
                                              <font color = "red">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
736            mr_ctrl_in.status_sprt <= '1' when G_SUP_PARITY
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
739            mr_ctrl_in.status_strgs <= '1' when G_SUP_TEST_REGISTERS
                                              <font color = "red">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
779            mr_ctrl_in.filter_status_sfa <= '1' when G_SUP_FILTA else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
782            mr_ctrl_in.filter_status_sfb <= '1' when G_SUP_FILTB else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
785            mr_ctrl_in.filter_status_sfc <= '1' when G_SUP_FILTC else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
788            mr_ctrl_in.filter_status_sfr <= '1' when G_SUP_RANGE else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_207">
    <li>
      <a href="#inst_tag_207_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_207_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_207_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_207_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
