module TEST_LED (
	input CLK,
	input RST_N,
	output CNT
);

	reg [31:0] tmp;
	always@(posedge CLK or negedge RST_N) begin
		if(!RST_N) begin
			CNT = 1'b0;
			tmp <= 32'd0;
		end else if (tmp == 32'd5000_0000) begin
			tmp <= 0;
			CNT = 1;
		end else begin
			tmp <= tmp + 1;
		end
	end
	
endmodule