{"Source Block": ["oh/elink/hdl/etx_arbiter.v@145:155@HdlStmAssign", "   assign access_in = (txwr_grant & ~txwr_wait) |\n\t\t      (txrd_grant & ~txrd_wait) |\n\t\t      (txrr_grant & ~txrr_wait);\n\n   //Pipeline + stall\n   assign write_in = etx_mux[1];\n\n   always @ (posedge clk)\n     if (access_in & (write_in & ~etx_wr_wait) | (~write_in & ~etx_rd_wait))\n       begin\n\t  etx_access         <= access_in;\n"], "Clone Blocks": [["oh/elink/hdl/etx_arbiter.v@147:163", "\t\t      (txrr_grant & ~txrr_wait);\n\n   //Pipeline + stall\n   assign write_in = etx_mux[1];\n\n   always @ (posedge clk)\n     if (access_in & (write_in & ~etx_wr_wait) | (~write_in & ~etx_rd_wait))\n       begin\n\t  etx_access         <= access_in;\n\t  etx_packet[PW-1:0] <= etx_mux[PW-1:0];\n\t  etx_rr             <= txrr_grant;\n       end\n   \nendmodule // etx_arbiter\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"]], "Diff Content": {"Delete": [], "Add": [[150, "    always @ (posedge clk)\n"], [150, "      if (reset)\n"], [150, "\tbegin\n"], [150, "\t   etx_access         <= 1'b0;   \n"], [150, "\t   etx_rr            <= 1'b0;\t   \n"], [150, "\tend\n"], [150, "      else if (access_in & (write_in & ~etx_wr_wait) | (~write_in & ~etx_rd_wait))\n"], [150, "\tbegin\n"], [150, "\t   etx_access         <= access_in;\n"], [150, "\t   etx_rr             <= txrr_grant;\n"], [150, "\tend\t   \n"]]}}