{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.75038,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.763862,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.01962,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0192924,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00616007,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0192924,
	"finish__design__instance__count__class:fill_cell": 19119,
	"finish__design__instance__area__class:fill_cell": 2205.49,
	"finish__design__instance__count__class:tap_cell": 725,
	"finish__design__instance__area__class:tap_cell": 21.141,
	"finish__design__instance__count__class:buffer": 1139,
	"finish__design__instance__area__class:buffer": 190.896,
	"finish__design__instance__count__class:clock_buffer": 42,
	"finish__design__instance__area__class:clock_buffer": 17.9334,
	"finish__design__instance__count__class:timing_repair_buffer": 947,
	"finish__design__instance__area__class:timing_repair_buffer": 78.6591,
	"finish__design__instance__count__class:inverter": 1216,
	"finish__design__instance__area__class:inverter": 74.912,
	"finish__design__instance__count__class:clock_inverter": 30,
	"finish__design__instance__area__class:clock_inverter": 5.64246,
	"finish__design__instance__count__class:timing_repair_inverter": 6,
	"finish__design__instance__area__class:timing_repair_inverter": 0.48114,
	"finish__design__instance__count__class:sequential_cell": 562,
	"finish__design__instance__area__class:sequential_cell": 172.554,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13034,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1487.48,
	"finish__design__instance__count": 36820,
	"finish__design__instance__area": 4255.19,
	"finish__timing__setup__tns": -2918.04,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -41.0547,
	"finish__timing__hold__ws": 2.35333,
	"finish__clock__skew__setup": 14.1095,
	"finish__clock__skew__hold": 17.3116,
	"finish__timing__drv__max_slew_limit": 0.515964,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.00238228,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 149,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0599219,
	"finish__power__switching__total": 0.0900507,
	"finish__power__leakage__total": 1.40984e-06,
	"finish__power__total": 0.149974,
	"finish__design__io": 388,
	"finish__design__die__area": 4827.33,
	"finish__design__core__area": 4255.19,
	"finish__design__instance__count": 17701,
	"finish__design__instance__area": 2049.7,
	"finish__design__instance__count__stdcell": 17701,
	"finish__design__instance__area__stdcell": 2049.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.481694,
	"finish__design__instance__utilization__stdcell": 0.481694,
	"finish__design__rows": 241,
	"finish__design__rows:asap7sc7p5t": 241,
	"finish__design__sites": 291851,
	"finish__design__sites:asap7sc7p5t": 291851,
	"finish__flow__warnings__count": 19,
	"finish__flow__errors__count": 0
}