
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.73

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: delay_line[0][6]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.81    0.31    0.25    0.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.31    0.00    0.45 ^ delay_line[0][6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ delay_line[0][6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: data_valid (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v data_valid (in)
                                         data_valid (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.22    0.20    0.20    0.40 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.20    0.00    0.40 v data_out_valid$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.81    0.31    0.25    0.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.31    0.00    0.45 ^ data_out_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.45   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  9.62   slack (MET)


Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.23    0.52    0.52 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[0][7] (net)
                  0.23    0.00    0.52 ^ _325_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    0.98 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _149_ (net)
                  0.19    0.00    0.98 v _326_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.55    1.53 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _151_ (net)
                  0.18    0.00    1.53 ^ _337_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.08    0.21    0.39    1.93 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _176_ (net)
                  0.21    0.00    1.93 v _228_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.04    0.39    0.25    2.18 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _058_ (net)
                  0.39    0.00    2.18 ^ _255_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     4    0.05    0.26    0.18    2.37 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _084_ (net)
                  0.26    0.00    2.37 v _311_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.25    2.62 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _124_ (net)
                  0.08    0.00    2.62 v _312_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    2.81 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _125_ (net)
                  0.08    0.00    2.81 v _313_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    3.15 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _050_ (net)
                  0.11    0.00    3.15 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.81    0.31    0.25    0.45 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.31    0.00    0.45 ^ data_out_valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.45   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  9.62   slack (MET)


Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.23    0.52    0.52 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[0][7] (net)
                  0.23    0.00    0.52 ^ _325_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    0.98 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _149_ (net)
                  0.19    0.00    0.98 v _326_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.55    1.53 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _151_ (net)
                  0.18    0.00    1.53 ^ _337_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.08    0.21    0.39    1.93 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _176_ (net)
                  0.21    0.00    1.93 v _228_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.04    0.39    0.25    2.18 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _058_ (net)
                  0.39    0.00    2.18 ^ _255_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     4    0.05    0.26    0.18    2.37 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _084_ (net)
                  0.26    0.00    2.37 v _311_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.25    2.62 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _124_ (net)
                  0.08    0.00    2.62 v _312_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    2.81 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _125_ (net)
                  0.08    0.00    2.81 v _313_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    3.15 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _050_ (net)
                  0.11    0.00    3.15 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.25048565864563

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8037

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.275820791721344

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9449

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.52    0.52 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.98 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.55    1.53 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.39    1.93 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.25    2.18 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.18    2.37 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.25    2.62 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.19    2.81 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.34    3.15 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.00    3.15 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.15   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -3.15   data arrival time
---------------------------------------------------------
           6.73   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: result[11]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ result[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v result[11]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.43 ^ _241_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.49 v _258_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.49 v result[11]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ result[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
3.1519

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.7263

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
213.404613

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.14e-03   2.25e-03   3.13e-08   1.14e-02  26.8%
Combinational          1.96e-02   1.15e-02   4.94e-08   3.11e-02  73.2%
Clock                  0.00e+00   0.00e+00   1.58e-07   1.58e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.87e-02   1.38e-02   2.38e-07   4.25e-02 100.0%
                          67.6%      32.4%       0.0%
