Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date             : Fri Nov 22 12:10:05 2019
| Host             : C940-van-Willem running 64-bit major release  (build 9200)
| Command          : report_power -file TopLevel_power_routed.rpt -pb TopLevel_power_summary_routed.pb -rpx TopLevel_power_routed.rpx
| Design           : TopLevel
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.245        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.145        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        6 |       --- |             --- |
| Slice Logic    |     0.003 |     1680 |       --- |             --- |
|   LUT as Logic |     0.002 |      665 |     63400 |            1.05 |
|   CARRY4       |    <0.001 |      107 |     15850 |            0.68 |
|   Register     |    <0.001 |      538 |    126800 |            0.42 |
|   F7/F8 Muxes  |    <0.001 |        6 |     63400 |           <0.01 |
|   Others       |     0.000 |      182 |       --- |             --- |
| Signals        |     0.005 |     1253 |       --- |             --- |
| Block RAM      |     0.016 |       58 |       135 |           42.96 |
| MMCM           |     0.115 |        1 |         6 |           16.67 |
| DSPs           |     0.001 |        1 |       240 |            0.42 |
| I/O            |    <0.001 |       32 |       210 |           15.24 |
| Static Power   |     0.100 |          |           |                 |
| Total          |     0.245 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.045 |       0.028 |      0.017 |
| Vccaux    |       1.800 |     0.082 |       0.064 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+--------------------------------------------------------------+-----------------+
| Clock                   | Domain                                                       | Constraint (ns) |
+-------------------------+--------------------------------------------------------------+-----------------+
| PixelClk_ClockingWizard | VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard |            39.7 |
| clkfbout_ClockingWizard | VGA_RGB_map/VGATiming_map/clock/inst/clkfbout_ClockingWizard |            40.0 |
| sys_clk_pin             | CLK100MHz                                                    |            10.0 |
| sys_clk_pin             | CLK100MHz_IBUF_BUFG                                          |            10.0 |
+-------------------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| TopLevel               |     0.145 |
|   Triangles_map        |     0.012 |
|     Bresenham          |     0.005 |
|     LFSR               |     0.001 |
|   VGA_RGB_map          |     0.116 |
|     VGATiming_map      |     0.115 |
|       clock            |     0.115 |
|   VideMemory0          |     0.010 |
|     U0                 |     0.010 |
|       inst_blk_mem_gen |     0.010 |
|   VideMemory1          |     0.007 |
|     U0                 |     0.007 |
|       inst_blk_mem_gen |     0.007 |
+------------------------+-----------+


