Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Chip Globals,PLL,DLL,Transceiver Lanes,Transceiver PCIe
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,50,86,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,54,90,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,81,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,83,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/Primitives,46,86,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/Primitives,46,86,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/Primitives,69,132,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/Primitives,80,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk5.brs/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk3.rrs/Primitives,69,132,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/Primitives,70,134,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk5.brs/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,51,96,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,53,100,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,79,146,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,15,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_rdCtrl_inst/Primitives,3,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/Primitives,102,53,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/Primitives,32,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/Primitives,174,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/Primitives,95,64,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/Primitives,42,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/Primitives,172,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/Primitives,16,26,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/Primitives,18,30,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/Primitives,13,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/genblk1.rsync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/Primitives,50,94,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/Primitives,52,98,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/Primitives,80,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk5.brs/Primitives,13,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/rdGrayCounter/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/rdGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/rdGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounter/bin2gray_inst/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP1/Primitives,5,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/wrGrayCounterP2/Primitives,4,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,38,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/Primitives,22,38,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/Primitives,32,58,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk5.brs/Primitives,13,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/Primitives,50,94,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/Primitives,52,98,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/Primitives,76,146,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk5.brs/Primitives,13,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,39,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,14,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/Primitives,12,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/genblk1[3].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/genblk1[4].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,20,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/depck/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/trnscon/Primitives,10,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/rrArb.rrArb/Primitives,31,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/Primitives,105,61,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/Primitives,17,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[0].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[1].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[3].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/depck/genblk1[4].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,17,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/depck/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/depck/genblk1[4].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,23,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/Primitives,12,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/genblk1[3].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/genblk1[4].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/trnscon/Primitives,19,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/Primitives,15,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/Primitives,104,59,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/Primitives,42,38,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/Primitives,27,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,10,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.reqQual/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/Primitives,332,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/Primitives,20,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/Primitives,23,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,10,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.reqQual/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdmx/Primitives,338,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdFif.rdFif/Primitives,26,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,10,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdFif.reqQual/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/Primitives,308,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rcon/rrArb/Primitives,43,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rcon/slmx/Primitives,47,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrDMux/Primitives,18,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/Primitives,32,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrDMux/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/Primitives,17,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrDMux/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/Primitives,17,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrDMux/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/Primitives,737,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/genblk1.DPFF/Primitives,223,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrDMux/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrFif/Primitives,18,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrDMux/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrFif/Primitives,17,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/Primitives,61,11,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/Primitives,29,120,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/Primitives,943,198,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXIOutReg/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/Primitives,330,75,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,35,0,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_readByteCnt/Primitives,56,0,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/Primitives,0,69,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/Primitives,0,69,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/Primitives,77,48,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/slavestage_0/Primitives,64,1,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/slavestage_0/slave_arbiter/Primitives,3,3,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_APB_0/Core_APB_0/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
CCC_111MHz_0/CCC_111MHz_0/Primitives,0,0,0,0,0,0,0,0,1,1,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/Primitives,57,30,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/Primitives,42,15,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/Primitives,21,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/Primitives,60,31,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/Primitives,38,15,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/Primitives,24,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/Primitives,1048,523,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAIIIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAIOIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAOIIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAOOIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAlOIlI/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/Primitives,309,263,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAI0I1I/Primitives,21,1,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAIOO1I/CAXI4DMAI10Il/Primitives,13,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAIOO1I/Primitives,100,17,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/Primitives,257,174,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/Primitives,72,200,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/Primitives,66,101,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO1IIl/Primitives,64,56,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/Primitives,228,70,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlOIIl/Primitives,208,95,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/Primitives,116,139,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/Primitives,22,27,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/CAXI4DMAII11I/Primitives,21,13,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAl110I/Primitives,8,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAIIO0l_CAXI4DMAIIO0l_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/Primitives,273,8,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAll1lI/Primitives,3,5,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/Primitives,2,6,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/genblk1.CAXI4DMAlIO0I/Primitives,13,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/Primitives,376,24,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1OOI/Primitives,40,65,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl1lOI/Primitives,8,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/Primitives,39,0,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/Primitives,13,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/Primitives,20,22,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/Primitives,13,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/Primitives,18,22,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlOIOI/Primitives,20,0,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/Primitives,1,9,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_CLOCK_GEN/Primitives,37,19,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/Primitives,42,32,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/Primitives,20,19,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/Primitives,288,325,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/Primitives,1308,519,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/tpsram_0/tpsram_0/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
CoreDMA_IO_CTRL_0/axi4dma_init_0/Primitives,182,195,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/axi_io_ctrl_0/Primitives,271,284,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Primitives,0,0,0,0,0,0,0,0,1,0,0,0,0
PCIe_EP_0/PCIe_TL_CLK_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/PCIex4_0/Primitives,0,0,0,0,0,0,0,0,0,0,0,4,1
PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/Primitives,66,79,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/Primitives,17,18,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/sw_debounce_0/switch_debounce[1].deb/Primitives,17,18,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/sw_debounce_0/switch_debounce[2].deb/Primitives,17,18,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/Primitives,17,18,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,1,1,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_A_11_0/Primitives,0,0,0,0,12,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_A_13/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_A_14/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_A_15/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_BA/Primitives,0,0,0,0,3,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_CAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_CKE/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_CS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_ODT/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_RAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_RESET_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/Primitives,3,133,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/Primitives,69,84,0,0,0,0,0,0,1,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/Primitives,22,17,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/Primitives,29,29,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,598,213,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/Primitives,435,262,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,598,213,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/Primitives,435,262,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/Primitives,16,9,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/Primitives,6,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/Primitives,58,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/Primitives,58,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/Primitives,15,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/Primitives,15,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/Primitives,638,274,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/Primitives,19,172,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/Primitives,176,99,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/Primitives,176,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/Primitives,163,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/Primitives,69,50,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/Primitives,202,86,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/Primitives,40,29,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_WE_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR3_SS_0/DDRPHY_BLK_0/Primitives,0,1,0,0,3,1,0,0,1,0,0,0,0
PF_DDR3_SS_0/DLL_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Primitives,410,88,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_262/MSC_i_263/Primitives,0,1,0,0,0,0,0,0,1,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_111/Primitives,128,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_112/Primitives,3,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_115/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/MSC_i_116/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_114/Primitives,5,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_117/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/MSC_i_119/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/MSC_i_118/Primitives,3,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_113/Primitives,25,23,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/Primitives,39,19,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/Primitives,32,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_123/Primitives,95,181,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/MSC_i_127/Primitives,127,188,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_126/Primitives,28,24,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/Primitives,41,12,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/Primitives,88,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_130/Primitives,0,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_131/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_132/Primitives,73,39,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/MSC_i_133/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/Primitives,884,602,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_135/MSC_i_136/MSC_i_137/Primitives,8,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_135/MSC_i_136/Primitives,27,13,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_141/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_143/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_144/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_145/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_146/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_147/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_148/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_149/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_150/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_151/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_152/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/MSC_i_142/MSC_i_153/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_140/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_154/Primitives,286,397,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_156/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_158/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_159/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_160/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_161/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_162/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_163/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_164/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_165/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_166/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_167/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/MSC_i_157/MSC_i_168/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/MSC_i_155/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_139/Primitives,46,24,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169/Primitives,0,0,252,252,0,0,0,7,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_173/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_175/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_176/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_177/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_178/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_179/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_180/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_181/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_182/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_183/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_184/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/MSC_i_174/MSC_i_185/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_172/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_186/Primitives,110,125,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_188/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_190/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_191/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_192/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_193/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_194/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_195/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_196/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_197/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_198/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_199/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/MSC_i_189/MSC_i_200/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/MSC_i_187/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_171/Primitives,59,24,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_201/Primitives,0,0,108,108,0,0,0,3,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/MSC_i_204/Primitives,144,209,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_203/Primitives,50,41,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_205/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_209/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_211/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_212/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_213/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_214/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/MSC_i_210/MSC_i_215/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_208/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_216/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_217/Primitives,194,275,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_218/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_221/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_222/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_223/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_224/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/MSC_i_220/MSC_i_225/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/MSC_i_219/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_207/Primitives,47,15,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlC/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlD/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_230/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_232/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_233/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_234/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_235/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_236/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_237/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_238/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_239/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_240/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/MSC_i_231/MSC_i_241/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_229/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_242/Primitives,305,445,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_244/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_246/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_247/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_248/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_249/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_250/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_251/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_252/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_253/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_254/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/MSC_i_245/MSC_i_255/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/MSC_i_243/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_228/Primitives,58,23,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_256/Primitives,0,0,144,144,0,0,0,4,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/MSC_i_259/Primitives,157,230,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_258/Primitives,47,37,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_260/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/Primitives,657,1445,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_261/Primitives,170,141,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_83/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_84/Primitives,0,55,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_85/MSC_i_86/Primitives,1,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_87/Primitives,0,149,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_109/MSC_i_110/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_89/MSC_i_90/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_100/Primitives,148,86,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_101/Primitives,148,86,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_102/Primitives,149,86,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_103/Primitives,1,12,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_104/Primitives,163,60,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_106/Primitives,200,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_107/Primitives,134,16,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/MSC_i_108/Primitives,72,48,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_105/Primitives,222,47,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_92/Primitives,0,66,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_93/Primitives,340,86,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_94/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_96/Primitives,15,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_97/Primitives,96,58,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_98/Primitives,115,58,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/MSC_i_99/Primitives,8,80,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/MSC_i_91/Primitives,67,222,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_88/Primitives,69,115,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_10/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_11/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_12/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_13/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_14/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_15/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_16/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_17/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_18/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_19/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_20/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_21/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_22/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_23/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_24/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_25/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_26/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_27/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_28/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_29/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_30/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_31/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_32/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_33/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_34/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_35/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_36/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_37/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_38/Primitives,11,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_39/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_40/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_41/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_42/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_43/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_44/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_45/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_46/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_47/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_48/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_49/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_50/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_51/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_52/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_53/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_54/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_55/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_56/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_57/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_58/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_59/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_60/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_61/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_62/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_63/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_64/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_65/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_66/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_67/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_68/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_69/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_70/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_71/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_72/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_73/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_74/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_75/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_76/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_77/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_78/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_79/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_80/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_81/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/MSC_i_82/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_9/Primitives,0,82,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Primitives,209,402,0,0,0,0,0,0,0,0,0,0,0
PF_DDR3_SS_0/MSC_i_0/MSC_i_1/Primitives,0,129,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,1,1,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_ACT_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_11_0/Primitives,0,0,0,0,12,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_13/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_BA/Primitives,0,0,0,0,2,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_BG/Primitives,0,0,0,0,2,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CKE/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_ODT/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_RAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_RESET_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/Primitives,3,133,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/Primitives,75,84,0,0,0,0,0,0,1,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/Primitives,22,17,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/Primitives,29,29,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/Primitives,13,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,623,213,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/Primitives,450,262,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,623,213,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/Primitives,450,262,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/Primitives,16,9,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/Primitives,6,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/Primitives,58,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/Primitives,58,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/Primitives,14,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/Primitives,14,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/Primitives,642,274,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/Primitives,19,172,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/Primitives,187,99,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/Primitives,189,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/Primitives,179,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/Primitives,69,50,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/Primitives,201,78,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/Primitives,40,29,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/Primitives,0,389,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_WE_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/Primitives,0,1,0,0,3,1,0,0,1,0,0,0,0
PF_DDR4_SS_0/DLL_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_266/MSC_i_267/MSC_i_268/MSC_i_269/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_266/MSC_i_267/Primitives,421,91,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_266/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_271/MSC_i_272/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_274/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_275/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_276/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_277/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_278/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_279/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_280/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_281/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_282/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_283/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_284/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_285/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_286/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_287/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_288/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_289/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_290/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_291/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_292/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_293/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_294/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_295/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_296/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_297/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_298/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_299/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_300/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_301/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_302/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_303/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_304/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_305/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_306/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_307/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_308/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_309/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_310/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_311/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_312/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_313/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_314/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_315/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_316/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_317/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_318/Primitives,13,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_319/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_320/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_321/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_322/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_323/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_324/Primitives,11,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_325/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_326/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_327/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_328/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_329/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_330/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_331/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_332/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_333/Primitives,11,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_334/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_335/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_336/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_337/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_338/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_339/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_340/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_341/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_342/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_343/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_344/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_345/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_346/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_347/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_348/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_349/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_350/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_351/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_352/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_353/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_354/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_355/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_356/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_357/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_358/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_359/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_360/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_361/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_362/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_363/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_364/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_365/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_366/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_367/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_368/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_369/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_370/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_371/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_372/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_373/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_374/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_375/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_376/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_377/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_378/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_379/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_380/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_381/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_382/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_383/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_384/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_385/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_386/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/MSC_i_387/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_273/Primitives,0,94,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_388/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_390/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_391/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_392/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_393/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_394/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_395/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_396/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_397/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_398/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_399/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_400/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_401/Primitives,9,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_402/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_403/Primitives,3,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_404/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_405/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_406/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_407/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_408/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_409/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_410/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_411/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_412/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_413/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/MSC_i_414/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_389/Primitives,4,63,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_415/MSC_i_416/Primitives,1,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_417/Primitives,0,152,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_419/MSC_i_420/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_422/Primitives,1,72,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_423/Primitives,190,89,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_425/Primitives,23,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_426/Primitives,96,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_427/Primitives,15,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_428/Primitives,165,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_429/Primitives,15,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/MSC_i_430/Primitives,125,16,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_424/Primitives,135,81,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_431/Primitives,1,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_432/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_433/Primitives,27,17,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_435/Primitives,8,80,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_436/Primitives,190,59,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_437/Primitives,109,59,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_438/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_439/Primitives,8,80,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_440/Primitives,198,89,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_441/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_442/Primitives,193,89,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_443/Primitives,198,89,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_444/Primitives,1,15,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_445/Primitives,299,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/MSC_i_446/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_421/Primitives,244,190,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/MSC_i_447/MSC_i_448/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_418/Primitives,197,116,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_449/Primitives,128,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_450/Primitives,3,13,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_453/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/MSC_i_454/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_452/Primitives,5,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_455/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/MSC_i_457/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/MSC_i_456/Primitives,3,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_451/Primitives,32,25,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_459/MSC_i_460/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_459/MSC_i_460/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_459/MSC_i_460/Primitives,44,19,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_459/Primitives,35,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_461/Primitives,98,182,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/MSC_i_465/Primitives,126,188,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_464/Primitives,28,24,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/Primitives,47,12,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/Primitives,87,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_468/Primitives,0,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_469/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_470/Primitives,79,38,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/MSC_i_471/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/Primitives,902,600,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_472/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/MSC_i_476/Primitives,7,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_474/MSC_i_475/Primitives,28,13,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_480/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_482/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_483/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_484/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_485/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_486/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_487/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_488/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_489/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_490/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_491/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/MSC_i_481/MSC_i_492/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_479/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_493/Primitives,292,397,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_495/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_497/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_498/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_499/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_500/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_501/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_502/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_503/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_504/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_505/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_506/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/MSC_i_496/MSC_i_507/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/MSC_i_494/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_478/Primitives,48,33,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508/Primitives,0,0,252,252,0,0,0,7,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_512/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_514/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_515/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_516/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_517/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_518/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_519/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_520/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_521/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_522/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_523/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/MSC_i_513/MSC_i_524/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_511/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_525/Primitives,166,126,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_527/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_529/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_530/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_531/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_532/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_533/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_534/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_535/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_536/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_537/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_538/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/MSC_i_528/MSC_i_539/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/MSC_i_526/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_510/Primitives,61,31,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_540/Primitives,0,0,108,108,0,0,0,3,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/MSC_i_543/Primitives,144,209,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_542/Primitives,50,41,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_544/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_548/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_550/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_551/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_552/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_553/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/MSC_i_549/MSC_i_554/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_547/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_555/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_556/Primitives,191,272,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_557/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_559/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_561/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_562/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_563/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_564/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/MSC_i_560/MSC_i_565/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/MSC_i_558/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_546/Primitives,63,15,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlD/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_570/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_572/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_573/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_574/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_575/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_576/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_577/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_578/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_579/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_580/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/MSC_i_571/MSC_i_581/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_569/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_582/Primitives,305,445,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_584/Primitives,11,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_586/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_587/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_588/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_589/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_590/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_591/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_592/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_593/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_594/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/MSC_i_585/MSC_i_595/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/MSC_i_583/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_568/Primitives,61,40,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_596/Primitives,0,0,144,144,0,0,0,4,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/MSC_i_599/Primitives,172,230,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_598/Primitives,47,37,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_600/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/Primitives,613,1449,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_601/Primitives,171,141,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/Primitives,201,402,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_602/MSC_i_603/Primitives,0,1,0,0,0,0,0,0,1,0,0,0,0
PF_DDR4_SS_0/MSC_i_264/MSC_i_265/Primitives,0,129,0,0,0,0,0,0,0,0,0,0,0
PF_RESET_0/PF_RESET_0/Primitives,1,3,0,0,0,0,0,0,1,0,0,0,0
Primitives/Primitives,2,0,0,0,26,0,0,0,1,0,0,0,0
SRAM_AXI_0/COREAXI4SRAM_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/Primitives,297,209,0,0,0,0,0,0,0,0,0,0,0
SRAM_AXI_0/PF_TPSRAM_AHB_AXI_0/Primitives,2,0,72,72,0,0,0,2,0,0,0,0,0
