$date
	Fri Nov 04 18:25:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module dd $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! q_b $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#5000
1!
0"
1#
#10000
0#
1$
#15000
0!
1"
1#
#20000
0#
0$
#25000
1!
0"
1#
#30000
0#
1$
#35000
0!
1"
1#
#40000
0#
0$
#45000
1!
0"
1#
#50000
0#
1$
#55000
0!
1"
1#
#60000
0#
0$
#65000
1!
0"
1#
#70000
0#
1$
#75000
0!
1"
1#
#80000
0#
0$
#85000
1!
0"
1#
#90000
0#
1$
#95000
0!
1"
1#
#100000
0#
0$
#105000
1!
0"
1#
#110000
0#
1$
#115000
0!
1"
1#
#120000
0#
0$
#125000
1!
0"
1#
#130000
0#
1$
#135000
0!
1"
1#
#140000
0#
0$
#145000
1!
0"
1#
#150000
0#
1$
