* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Nov 27 2023 20:23:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP384
    Package:       QN32

Design statistics:
------------------
    FFs:                  25
    LUTs:                 26
    RAMs:                 0
    IOBs:                 5
    GBs:                  1
    PLLs:                 0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 26/384
        Combinational Logic Cells: 1        out of   384       0.260417%
        Sequential Logic Cells:    25       out of   384       6.51042%
        Logic Tiles:               5        out of   48        10.4167%
    Registers: 
        Logic Registers:           25       out of   384       6.51042%
        IO Registers:              0        out of   280       0
    Block RAMs:                    0        out of   0         -1.#IND%
    Pins:
        Input Pins:                2        out of   21        9.52381%
        Output Pins:               3        out of   21        14.2857%
        InOut Pins:                0        out of   21        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 4        out of   6         66.6667%
    Bank 1: 0        out of   5         0%
    Bank 0: 1        out of   6         16.6667%
    Bank 2: 0        out of   4         0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    5           Input      SB_LVCMOS    No       3        Simple Input   BTN1  
    8           Input      SB_LVCMOS    No       3        Simple Input   clk   

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    1           Output     SB_LVCMOS    No       3        Simple Output  LED2  
    2           Output     SB_LVCMOS    No       3        Simple Output  LED1  
    32          Output     SB_LVCMOS    No       0        Simple Output  LED3  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    1              3        IO         25      clk_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 1 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      162 out of   7992      2.02703%
                          Span 4        1 out of   2320      0.0431034%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        0 out of    336      0%

