#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 14 13:24:39 2022
# Process ID: 45009
# Current directory: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_adc_sink_i_0_synth_1
# Command line: vivado -log project_1_adc_sink_i_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_adc_sink_i_0.tcl
# Log file: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_adc_sink_i_0_synth_1/project_1_adc_sink_i_0.vds
# Journal file: /tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_adc_sink_i_0_synth_1/vivado.jou
# Running On: xcosswbld17, OS: Linux, CPU Frequency: 3162.764 MHz, CPU Physical cores: 32, Host memory: 404352 MB
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'NO'.
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
484 Beta devices matching pattern found, 484 enabled.
enable_beta_device: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2066.961 ; gain = 130.633 ; free physical = 250352 ; free virtual = 329303
source project_1_adc_sink_i_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:vendor' : Mandatory element missing or unexpected element found
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_quad_spi:3.2'. The one found in IP location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/axi_quad_spi' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_startup_io:startup_io:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/axi_quad_spi/startup_io.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/axi_quad_spi_v3_2/startup_io.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/usp_rf_data_converter_v2_6/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_hsclk_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_hsclk_debug_v1_0/gt_hsclk_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_hsclk_debug_v1_0/gt_hsclk_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_rxmargin_intf:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_rxmargin_intf_v1_0/gt_rxmargin_intf.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_rxmargin_intf_v1_0/gt_rxmargin_intf.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:acelite:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/acelite.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pspmc_v1_2/interfaces/acelite.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_debug_v1_0/gt_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_debug_v1_0/gt_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:transceiver_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_channel_debug:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_channel_debug_v1_0/gt_channel_debug.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_channel_debug_v1_0/gt_channel_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_bufgt:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_bufgt_v1_0/gt_bufgt.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/gt_quad_base_v1_1/interfaces/gt_bufgt_v1_0/gt_bufgt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_tx_interface:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_tx_interface_v1_0/gt_tx_interface.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/interfaces/gt_tx_interface_v1_0/gt_tx_interface.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:smmu:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/smmu.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pspmc_v1_2/interfaces/smmu.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:gt_rx_interface:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/gt_rx_interface_v1_0/gt_rx_interface.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/interfaces/gt_rx_interface_v1_0/gt_rx_interface.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/ip/ps_pmc/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: project_1_adc_sink_i_0
Command: synth_design -top project_1_adc_sink_i_0 -part xczu28dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46519
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3426.645 ; gain = 319.801 ; free physical = 212639 ; free virtual = 291590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4438.488; parent = 3432.586; children = 1005.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_adc_sink_i_0' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_adc_sink_i_0/synth/project_1_adc_sink_i_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'exdes_rfadc_data_sink' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:43]
INFO: [Synth 8-6157] synthesizing module 'xpm_mem_ds_dataCap' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:456]
INFO: [Synth 8-6157] synthesizing module 'xpm_mem_ds_wrap2' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:523]
INFO: [Synth 8-6157] synthesizing module 'xpm_mem_ds_sdpram_wrap' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:566]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:495]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'xpm_mem_ds_sdpram_wrap' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:566]
INFO: [Synth 8-6155] done synthesizing module 'xpm_mem_ds_wrap2' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:523]
INFO: [Synth 8-6155] done synthesizing module 'xpm_mem_ds_dataCap' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:456]
WARNING: [Synth 8-689] width (12) of port connection 'addrb' does not match port width (8) of module 'xpm_mem_ds_dataCap' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:137]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'rfadc_exdes_ctrl' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2404]
INFO: [Synth 8-6157] synthesizing module 'rfadc_exdes_ctrl_axi' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3570]
INFO: [Synth 8-6155] done synthesizing module 'rfadc_exdes_ctrl_axi' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3570]
INFO: [Synth 8-6157] synthesizing module 'adc_exdes_cfg' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:114]
INFO: [Synth 8-6155] done synthesizing module 'adc_exdes_cfg' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'adc0_rfadc_exdes_ctrl_axi' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:228]
INFO: [Synth 8-6157] synthesizing module 'rfadc_exdes_ctrl_hshk_pls_gen' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3328]
INFO: [Synth 8-6157] synthesizing module 'rfadc_exdes_ctrl_sync' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3483]
INFO: [Synth 8-6155] done synthesizing module 'rfadc_exdes_ctrl_sync' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3483]
INFO: [Synth 8-6155] done synthesizing module 'rfadc_exdes_ctrl_hshk_pls_gen' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:3328]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:449]
INFO: [Synth 8-6155] done synthesizing module 'adc0_rfadc_exdes_ctrl_axi' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:228]
INFO: [Synth 8-6157] synthesizing module 'adc1_rfadc_exdes_ctrl_axi' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:772]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:993]
INFO: [Synth 8-6155] done synthesizing module 'adc1_rfadc_exdes_ctrl_axi' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:772]
INFO: [Synth 8-6157] synthesizing module 'adc2_rfadc_exdes_ctrl_axi' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1316]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1537]
INFO: [Synth 8-6155] done synthesizing module 'adc2_rfadc_exdes_ctrl_axi' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1316]
INFO: [Synth 8-6157] synthesizing module 'adc3_rfadc_exdes_ctrl_axi' [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1860]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2081]
INFO: [Synth 8-6155] done synthesizing module 'adc3_rfadc_exdes_ctrl_axi' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:1860]
INFO: [Synth 8-6155] done synthesizing module 'rfadc_exdes_ctrl' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/usp_rf_data_converter_0exdes_rfadc_ctrl.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'exdes_rfadc_data_sink' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:43]
INFO: [Synth 8-6155] done synthesizing module 'project_1_adc_sink_i_0' (0#1) [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_adc_sink_i_0/synth/project_1_adc_sink_i_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element working_reg was removed.  [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:480]
WARNING: [Synth 8-3848] Net error_bus in module/entity exdes_rfadc_data_sink does not have driver. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:110]
WARNING: [Synth 8-3848] Net done_bus in module/entity exdes_rfadc_data_sink does not have driver. [/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/imports/src/exdes_rfadc_data_sink.v:112]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[31] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[30] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[29] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[28] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[27] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[26] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[25] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[24] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[23] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[22] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[21] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[20] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[19] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[18] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[17] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[16] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[15] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[14] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[13] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_wdata[12] in module adc_exdes_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module rfadc_exdes_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module rfadc_exdes_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module rfadc_exdes_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module rfadc_exdes_ctrl_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[127] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[126] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[125] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[124] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[123] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[122] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[121] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[120] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[119] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[118] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[117] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[116] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[115] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[114] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[113] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[112] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[111] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[110] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[109] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[108] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[107] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[106] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[105] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[104] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3502.551 ; gain = 395.707 ; free physical = 209868 ; free virtual = 288855
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4508.457; parent = 3502.555; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3520.363 ; gain = 413.520 ; free physical = 209559 ; free virtual = 288517
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4526.270; parent = 3520.367; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3520.363 ; gain = 413.520 ; free physical = 209397 ; free virtual = 288356
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4526.270; parent = 3520.367; children = 1005.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.363 ; gain = 0.000 ; free physical = 209209 ; free virtual = 288168
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_1_adc_sink_i_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_1_adc_sink_i_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_1_adc_sink_i_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_1_adc_sink_i_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3604.238 ; gain = 0.000 ; free physical = 206872 ; free virtual = 285837
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3628.051 ; gain = 23.812 ; free physical = 206824 ; free virtual = 285789
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/proj/xbuilds/2022.2_1014_2/installs/lin64/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3628.051 ; gain = 521.207 ; free physical = 204671 ; free virtual = 283651
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4633.957; parent = 3628.055; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3628.051 ; gain = 521.207 ; free physical = 204606 ; free virtual = 283584
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4633.957; parent = 3628.055; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_done_0i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_error_0i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_arstn_0i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3628.051 ; gain = 521.207 ; free physical = 204472 ; free virtual = 283451
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4633.957; parent = 3628.055; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3628.051 ; gain = 521.207 ; free physical = 203975 ; free virtual = 282974
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4633.957; parent = 3628.055; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 21    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 68    
+---RAMs : 
	              32K Bit	(256 X 128 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   7 Input   32 Bit        Muxes := 1     
	  57 Input   32 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 108   
	   4 Input    1 Bit        Muxes := 3     
	  21 Input    1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM ("\inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst /xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3628.051 ; gain = 521.207 ; free physical = 202710 ; free virtual = 281807
Synthesis current peak Physical Memory [PSS] (MB): peak = 2586.065; parent = 2467.109; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4633.957; parent = 3628.055; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3924.566 ; gain = 817.723 ; free physical = 197159 ; free virtual = 276348
Synthesis current peak Physical Memory [PSS] (MB): peak = 3032.381; parent = 2914.395; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.473; parent = 3924.570; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3925.566 ; gain = 818.723 ; free physical = 196992 ; free virtual = 276187
Synthesis current peak Physical Memory [PSS] (MB): peak = 3033.146; parent = 2915.159; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4931.473; parent = 3925.570; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 3944.598 ; gain = 837.754 ; free physical = 196629 ; free virtual = 275819
Synthesis current peak Physical Memory [PSS] (MB): peak = 3036.946; parent = 2918.960; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4950.504; parent = 3944.602; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 3954.504 ; gain = 847.660 ; free physical = 196307 ; free virtual = 275485
Synthesis current peak Physical Memory [PSS] (MB): peak = 3037.734; parent = 2919.379; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4960.410; parent = 3954.508; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 3954.504 ; gain = 847.660 ; free physical = 196212 ; free virtual = 275390
Synthesis current peak Physical Memory [PSS] (MB): peak = 3037.734; parent = 2919.382; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4960.410; parent = 3954.508; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3954.504 ; gain = 847.660 ; free physical = 196198 ; free virtual = 275376
Synthesis current peak Physical Memory [PSS] (MB): peak = 3037.789; parent = 2919.449; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4960.410; parent = 3954.508; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3954.504 ; gain = 847.660 ; free physical = 196173 ; free virtual = 275351
Synthesis current peak Physical Memory [PSS] (MB): peak = 3037.938; parent = 2919.529; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4960.410; parent = 3954.508; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3954.504 ; gain = 847.660 ; free physical = 196236 ; free virtual = 275414
Synthesis current peak Physical Memory [PSS] (MB): peak = 3037.938; parent = 2919.529; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4960.410; parent = 3954.508; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3954.504 ; gain = 847.660 ; free physical = 196278 ; free virtual = 275456
Synthesis current peak Physical Memory [PSS] (MB): peak = 3037.938; parent = 2919.529; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4960.410; parent = 3954.508; children = 1005.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |    27|
|3     |LUT3  |    57|
|4     |LUT4  |    93|
|5     |LUT5  |    78|
|6     |LUT6  |   249|
|7     |MUXF7 |    28|
|8     |MUXF8 |    12|
|9     |FDRE  |   692|
|10    |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3954.504 ; gain = 847.660 ; free physical = 196282 ; free virtual = 275461
Synthesis current peak Physical Memory [PSS] (MB): peak = 3038.066; parent = 2919.567; children = 118.956
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4960.410; parent = 3954.508; children = 1005.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3954.504 ; gain = 739.973 ; free physical = 198238 ; free virtual = 277416
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3954.512 ; gain = 847.660 ; free physical = 198156 ; free virtual = 277337
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3968.441 ; gain = 0.000 ; free physical = 198052 ; free virtual = 277235
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3996.191 ; gain = 0.000 ; free physical = 197308 ; free virtual = 276518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fd6c45e6
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 3996.191 ; gain = 1829.629 ; free physical = 197095 ; free virtual = 276310
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_adc_sink_i_0_synth_1/project_1_adc_sink_i_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP project_1_adc_sink_i_0, cache-ID = 1886570b4bd266f1
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rJl7ZfSWDC/temp/hwflow/hwflow_project_1/project_1.runs/project_1_adc_sink_i_0_synth_1/project_1_adc_sink_i_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_adc_sink_i_0_utilization_synth.rpt -pb project_1_adc_sink_i_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:26:35 2022...
