<stg><name>top_kernel_Pipeline_VITIS_LOOP_60_3</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln57_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln57

]]></Node>
<StgValue><ssdm name="sext_ln57_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln57_cast = sext i62 %sext_ln57_read

]]></Node>
<StgValue><ssdm name="sext_ln57_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln60 = store i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body9:0 %j = load i7 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body9:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body9:2 %icmp_ln60 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body9:3 %add_ln60 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9:4 %br_ln60 = br i1 %icmp_ln60, void %for.body9.split, void %for.end18.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="7">
<![CDATA[
for.body9.split:1 %trunc_ln60 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body9.split:5 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.body9.split:17 %switch_ln63 = switch i3 %trunc_ln60, void %arrayidx15.case.7, i3 0, void %arrayidx15.case.0, i3 1, void %arrayidx15.case.1, i3 2, void %arrayidx15.case.2, i3 3, void %arrayidx15.case.3, i3 4, void %arrayidx15.case.4, i3 5, void %arrayidx15.case.5, i3 6, void %arrayidx15.case.6

]]></Node>
<StgValue><ssdm name="switch_ln63"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx15.exit:12 %store_ln60 = store i7 %add_ln60, i7 %j_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body9.split:0 %A_addr = getelementptr i32 %A, i64 %sext_ln57_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body9.split:7 %A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr

]]></Node>
<StgValue><ssdm name="A_addr_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="32">
<![CDATA[
for.body9.split:8 %a = trunc i32 %A_addr_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end18.exitStub:0 %p_load5 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load5"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end18.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load5

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
for.end18.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body9.split:2 %specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln61"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body9.split:3 %speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln60"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body9.split:4 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
for.body9.split:6 %zext_ln60 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split:9 %row_buf_addr = getelementptr i24 %row_buf, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="row_buf_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split:10 %row_buf_1_addr = getelementptr i24 %row_buf_1, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="row_buf_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split:11 %row_buf_2_addr = getelementptr i24 %row_buf_2, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="row_buf_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split:12 %row_buf_3_addr = getelementptr i24 %row_buf_3, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="row_buf_3_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split:13 %row_buf_4_addr = getelementptr i24 %row_buf_4, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="row_buf_4_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split:14 %row_buf_5_addr = getelementptr i24 %row_buf_5, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="row_buf_5_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split:15 %row_buf_6_addr = getelementptr i24 %row_buf_6, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="row_buf_6_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body9.split:16 %row_buf_7_addr = getelementptr i24 %row_buf_7, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="row_buf_7_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx15.case.6:0 %store_ln63 = store i24 %a, i3 %row_buf_6_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.case.6:1 %br_ln63 = br void %arrayidx15.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx15.case.5:0 %store_ln63 = store i24 %a, i3 %row_buf_5_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.case.5:1 %br_ln63 = br void %arrayidx15.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx15.case.4:0 %store_ln63 = store i24 %a, i3 %row_buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.case.4:1 %br_ln63 = br void %arrayidx15.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx15.case.3:0 %store_ln63 = store i24 %a, i3 %row_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.case.3:1 %br_ln63 = br void %arrayidx15.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx15.case.2:0 %store_ln63 = store i24 %a, i3 %row_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.case.2:1 %br_ln63 = br void %arrayidx15.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx15.case.1:0 %store_ln63 = store i24 %a, i3 %row_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.case.1:1 %br_ln63 = br void %arrayidx15.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx15.case.0:0 %store_ln63 = store i24 %a, i3 %row_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.case.0:1 %br_ln63 = br void %arrayidx15.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
arrayidx15.case.7:0 %store_ln63 = store i24 %a, i3 %row_buf_7_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln60" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.case.7:1 %br_ln63 = br void %arrayidx15.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx15.exit:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="24">
<![CDATA[
arrayidx15.exit:1 %sext_ln64 = sext i24 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="24">
<![CDATA[
arrayidx15.exit:2 %sext_ln64_1 = sext i24 %a

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx15.exit:3 %add_ln64 = add i24 %a, i24 %p_load

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx15.exit:4 %add_ln64_1 = add i25 %sext_ln64_1, i25 %sext_ln64

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx15.exit:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln64_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx15.exit:6 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln64, i32 23

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx15.exit:7 %xor_ln64 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln64"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx15.exit:8 %and_ln64 = and i1 %tmp_71, i1 %xor_ln64

]]></Node>
<StgValue><ssdm name="and_ln64"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx15.exit:9 %xor_ln64_1 = xor i1 %tmp, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="xor_ln64_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx15.exit:10 %select_ln64 = select i1 %and_ln64, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx15.exit:11 %select_ln64_1 = select i1 %xor_ln64_1, i24 %select_ln64, i24 %add_ln64

]]></Node>
<StgValue><ssdm name="select_ln64_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx15.exit:13 %store_ln64 = store i24 %select_ln64_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.exit:14 %br_ln60 = br void %for.body9

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="A" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="sext_ln57" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln57"/></StgValue>
</port>
<port id="86" name="row_buf_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="row_buf_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="row_buf_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="row_buf_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="row_buf_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="row_buf_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="row_buf_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="row_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="96" from="StgValue_95" to="empty" fromId="95" toId="6">
</dataflow>
<dataflow id="97" from="StgValue_95" to="j_1" fromId="95" toId="7">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln57_read" fromId="98" toId="8">
</dataflow>
<dataflow id="100" from="sext_ln57" to="sext_ln57_read" fromId="85" toId="8">
</dataflow>
<dataflow id="101" from="sext_ln57_read" to="sext_ln57_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="102" toId="10">
</dataflow>
<dataflow id="104" from="A" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="106" from="empty_9" to="specinterface_ln0" fromId="105" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="109" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="111" from="empty_10" to="specinterface_ln0" fromId="110" toId="10">
</dataflow>
<dataflow id="112" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="113" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="115" from="empty_7" to="specinterface_ln0" fromId="114" toId="10">
</dataflow>
<dataflow id="117" from="empty_14" to="specinterface_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="118" from="empty_10" to="specinterface_ln0" fromId="110" toId="10">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="10">
</dataflow>
<dataflow id="121" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="10">
</dataflow>
<dataflow id="122" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="10">
</dataflow>
<dataflow id="123" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="10">
</dataflow>
<dataflow id="124" from="empty_10" to="specinterface_ln0" fromId="110" toId="10">
</dataflow>
<dataflow id="125" from="empty_10" to="specinterface_ln0" fromId="110" toId="10">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="10">
</dataflow>
<dataflow id="128" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="129" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="10">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln60" fromId="130" toId="11">
</dataflow>
<dataflow id="132" from="j_1" to="store_ln60" fromId="7" toId="11">
</dataflow>
<dataflow id="134" from="StgValue_133" to="store_ln0" fromId="133" toId="12">
</dataflow>
<dataflow id="135" from="empty" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="136" from="j_1" to="j" fromId="7" toId="14">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="137" toId="15">
</dataflow>
<dataflow id="139" from="A" to="specbitsmap_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="140" from="j" to="icmp_ln60" fromId="14" toId="16">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln60" fromId="141" toId="16">
</dataflow>
<dataflow id="143" from="j" to="add_ln60" fromId="14" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln60" fromId="144" toId="17">
</dataflow>
<dataflow id="146" from="icmp_ln60" to="br_ln60" fromId="16" toId="18">
</dataflow>
<dataflow id="147" from="j" to="trunc_ln60" fromId="14" toId="19">
</dataflow>
<dataflow id="149" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="lshr_ln" fromId="148" toId="20">
</dataflow>
<dataflow id="150" from="j" to="lshr_ln" fromId="14" toId="20">
</dataflow>
<dataflow id="152" from="StgValue_151" to="lshr_ln" fromId="151" toId="20">
</dataflow>
<dataflow id="154" from="StgValue_153" to="lshr_ln" fromId="153" toId="20">
</dataflow>
<dataflow id="155" from="trunc_ln60" to="switch_ln63" fromId="19" toId="21">
</dataflow>
<dataflow id="157" from="StgValue_156" to="switch_ln63" fromId="156" toId="21">
</dataflow>
<dataflow id="159" from="StgValue_158" to="switch_ln63" fromId="158" toId="21">
</dataflow>
<dataflow id="161" from="StgValue_160" to="switch_ln63" fromId="160" toId="21">
</dataflow>
<dataflow id="163" from="StgValue_162" to="switch_ln63" fromId="162" toId="21">
</dataflow>
<dataflow id="165" from="StgValue_164" to="switch_ln63" fromId="164" toId="21">
</dataflow>
<dataflow id="167" from="StgValue_166" to="switch_ln63" fromId="166" toId="21">
</dataflow>
<dataflow id="169" from="StgValue_168" to="switch_ln63" fromId="168" toId="21">
</dataflow>
<dataflow id="170" from="add_ln60" to="store_ln60" fromId="17" toId="22">
</dataflow>
<dataflow id="171" from="j_1" to="store_ln60" fromId="7" toId="22">
</dataflow>
<dataflow id="172" from="A" to="A_addr" fromId="84" toId="23">
</dataflow>
<dataflow id="173" from="sext_ln57_cast" to="A_addr" fromId="9" toId="23">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.m_axi.p1i32" to="A_addr_read" fromId="174" toId="24">
</dataflow>
<dataflow id="176" from="A_addr" to="A_addr_read" fromId="23" toId="24">
</dataflow>
<dataflow id="177" from="A_addr_read" to="a" fromId="24" toId="25">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecPipeline" to="specpipeline_ln61" fromId="178" toId="26">
</dataflow>
<dataflow id="180" from="StgValue_95" to="specpipeline_ln61" fromId="95" toId="26">
</dataflow>
<dataflow id="181" from="StgValue_107" to="specpipeline_ln61" fromId="107" toId="26">
</dataflow>
<dataflow id="182" from="StgValue_107" to="specpipeline_ln61" fromId="107" toId="26">
</dataflow>
<dataflow id="183" from="StgValue_107" to="specpipeline_ln61" fromId="107" toId="26">
</dataflow>
<dataflow id="184" from="empty_10" to="specpipeline_ln61" fromId="110" toId="26">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln60" fromId="185" toId="27">
</dataflow>
<dataflow id="188" from="StgValue_187" to="speclooptripcount_ln60" fromId="187" toId="27">
</dataflow>
<dataflow id="189" from="StgValue_187" to="speclooptripcount_ln60" fromId="187" toId="27">
</dataflow>
<dataflow id="190" from="StgValue_187" to="speclooptripcount_ln60" fromId="187" toId="27">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopName" to="specloopname_ln60" fromId="191" toId="28">
</dataflow>
<dataflow id="194" from="empty_4" to="specloopname_ln60" fromId="193" toId="28">
</dataflow>
<dataflow id="195" from="lshr_ln" to="zext_ln60" fromId="20" toId="29">
</dataflow>
<dataflow id="196" from="row_buf" to="row_buf_addr" fromId="93" toId="30">
</dataflow>
<dataflow id="198" from="StgValue_197" to="row_buf_addr" fromId="197" toId="30">
</dataflow>
<dataflow id="199" from="zext_ln60" to="row_buf_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="200" from="row_buf_1" to="row_buf_1_addr" fromId="92" toId="31">
</dataflow>
<dataflow id="201" from="StgValue_197" to="row_buf_1_addr" fromId="197" toId="31">
</dataflow>
<dataflow id="202" from="zext_ln60" to="row_buf_1_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="203" from="row_buf_2" to="row_buf_2_addr" fromId="91" toId="32">
</dataflow>
<dataflow id="204" from="StgValue_197" to="row_buf_2_addr" fromId="197" toId="32">
</dataflow>
<dataflow id="205" from="zext_ln60" to="row_buf_2_addr" fromId="29" toId="32">
</dataflow>
<dataflow id="206" from="row_buf_3" to="row_buf_3_addr" fromId="90" toId="33">
</dataflow>
<dataflow id="207" from="StgValue_197" to="row_buf_3_addr" fromId="197" toId="33">
</dataflow>
<dataflow id="208" from="zext_ln60" to="row_buf_3_addr" fromId="29" toId="33">
</dataflow>
<dataflow id="209" from="row_buf_4" to="row_buf_4_addr" fromId="89" toId="34">
</dataflow>
<dataflow id="210" from="StgValue_197" to="row_buf_4_addr" fromId="197" toId="34">
</dataflow>
<dataflow id="211" from="zext_ln60" to="row_buf_4_addr" fromId="29" toId="34">
</dataflow>
<dataflow id="212" from="row_buf_5" to="row_buf_5_addr" fromId="88" toId="35">
</dataflow>
<dataflow id="213" from="StgValue_197" to="row_buf_5_addr" fromId="197" toId="35">
</dataflow>
<dataflow id="214" from="zext_ln60" to="row_buf_5_addr" fromId="29" toId="35">
</dataflow>
<dataflow id="215" from="row_buf_6" to="row_buf_6_addr" fromId="87" toId="36">
</dataflow>
<dataflow id="216" from="StgValue_197" to="row_buf_6_addr" fromId="197" toId="36">
</dataflow>
<dataflow id="217" from="zext_ln60" to="row_buf_6_addr" fromId="29" toId="36">
</dataflow>
<dataflow id="218" from="row_buf_7" to="row_buf_7_addr" fromId="86" toId="37">
</dataflow>
<dataflow id="219" from="StgValue_197" to="row_buf_7_addr" fromId="197" toId="37">
</dataflow>
<dataflow id="220" from="zext_ln60" to="row_buf_7_addr" fromId="29" toId="37">
</dataflow>
<dataflow id="221" from="a" to="store_ln63" fromId="25" toId="38">
</dataflow>
<dataflow id="222" from="row_buf_6_addr" to="store_ln63" fromId="36" toId="38">
</dataflow>
<dataflow id="223" from="a" to="store_ln63" fromId="25" toId="40">
</dataflow>
<dataflow id="224" from="row_buf_5_addr" to="store_ln63" fromId="35" toId="40">
</dataflow>
<dataflow id="225" from="a" to="store_ln63" fromId="25" toId="42">
</dataflow>
<dataflow id="226" from="row_buf_4_addr" to="store_ln63" fromId="34" toId="42">
</dataflow>
<dataflow id="227" from="a" to="store_ln63" fromId="25" toId="44">
</dataflow>
<dataflow id="228" from="row_buf_3_addr" to="store_ln63" fromId="33" toId="44">
</dataflow>
<dataflow id="229" from="a" to="store_ln63" fromId="25" toId="46">
</dataflow>
<dataflow id="230" from="row_buf_2_addr" to="store_ln63" fromId="32" toId="46">
</dataflow>
<dataflow id="231" from="a" to="store_ln63" fromId="25" toId="48">
</dataflow>
<dataflow id="232" from="row_buf_1_addr" to="store_ln63" fromId="31" toId="48">
</dataflow>
<dataflow id="233" from="a" to="store_ln63" fromId="25" toId="50">
</dataflow>
<dataflow id="234" from="row_buf_addr" to="store_ln63" fromId="30" toId="50">
</dataflow>
<dataflow id="235" from="a" to="store_ln63" fromId="25" toId="52">
</dataflow>
<dataflow id="236" from="row_buf_7_addr" to="store_ln63" fromId="37" toId="52">
</dataflow>
<dataflow id="237" from="empty" to="p_load" fromId="6" toId="54">
</dataflow>
<dataflow id="238" from="p_load" to="sext_ln64" fromId="54" toId="55">
</dataflow>
<dataflow id="239" from="a" to="sext_ln64_1" fromId="25" toId="56">
</dataflow>
<dataflow id="240" from="a" to="add_ln64" fromId="25" toId="57">
</dataflow>
<dataflow id="241" from="p_load" to="add_ln64" fromId="54" toId="57">
</dataflow>
<dataflow id="242" from="sext_ln64_1" to="add_ln64_1" fromId="56" toId="58">
</dataflow>
<dataflow id="243" from="sext_ln64" to="add_ln64_1" fromId="55" toId="58">
</dataflow>
<dataflow id="245" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp" fromId="244" toId="59">
</dataflow>
<dataflow id="246" from="add_ln64_1" to="tmp" fromId="58" toId="59">
</dataflow>
<dataflow id="248" from="StgValue_247" to="tmp" fromId="247" toId="59">
</dataflow>
<dataflow id="250" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_71" fromId="249" toId="60">
</dataflow>
<dataflow id="251" from="add_ln64" to="tmp_71" fromId="57" toId="60">
</dataflow>
<dataflow id="253" from="StgValue_252" to="tmp_71" fromId="252" toId="60">
</dataflow>
<dataflow id="254" from="tmp" to="xor_ln64" fromId="59" toId="61">
</dataflow>
<dataflow id="256" from="StgValue_255" to="xor_ln64" fromId="255" toId="61">
</dataflow>
<dataflow id="257" from="tmp_71" to="and_ln64" fromId="60" toId="62">
</dataflow>
<dataflow id="258" from="xor_ln64" to="and_ln64" fromId="61" toId="62">
</dataflow>
<dataflow id="259" from="tmp" to="xor_ln64_1" fromId="59" toId="63">
</dataflow>
<dataflow id="260" from="tmp_71" to="xor_ln64_1" fromId="60" toId="63">
</dataflow>
<dataflow id="261" from="and_ln64" to="select_ln64" fromId="62" toId="64">
</dataflow>
<dataflow id="263" from="StgValue_262" to="select_ln64" fromId="262" toId="64">
</dataflow>
<dataflow id="265" from="StgValue_264" to="select_ln64" fromId="264" toId="64">
</dataflow>
<dataflow id="266" from="xor_ln64_1" to="select_ln64_1" fromId="63" toId="65">
</dataflow>
<dataflow id="267" from="select_ln64" to="select_ln64_1" fromId="64" toId="65">
</dataflow>
<dataflow id="268" from="add_ln64" to="select_ln64_1" fromId="57" toId="65">
</dataflow>
<dataflow id="269" from="select_ln64_1" to="store_ln64" fromId="65" toId="66">
</dataflow>
<dataflow id="270" from="empty" to="store_ln64" fromId="6" toId="66">
</dataflow>
<dataflow id="271" from="empty" to="p_load5" fromId="6" toId="68">
</dataflow>
<dataflow id="273" from="_ssdm_op_Write.ap_auto.i24P0A" to="write_ln0" fromId="272" toId="69">
</dataflow>
<dataflow id="274" from="p_out" to="write_ln0" fromId="94" toId="69">
</dataflow>
<dataflow id="275" from="p_load5" to="write_ln0" fromId="68" toId="69">
</dataflow>
<dataflow id="276" from="icmp_ln60" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="277" from="trunc_ln60" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="278" from="icmp_ln60" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
