# Reading pref.tcl
# do Hex2SSeg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b {E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/Hex2SSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:30 on Apr 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b" E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/Hex2SSeg.v 
# -- Compiling module Hex2SSeg
# 
# Top level modules:
# 	Hex2SSeg
# End time: 21:01:30 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b {E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/BCDtoSSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:30 on Apr 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b" E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/BCDtoSSeg.v 
# -- Compiling module BCDtoSSeg
# 
# Top level modules:
# 	BCDtoSSeg
# End time: 21:01:30 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b {E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:30 on Apr 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b" E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:01:31 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:01:31 on Apr 19,2021
# Loading work.testbench
# Loading work.Hex2SSeg
# Loading work.BCDtoSSeg
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut File: E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/testbench.v Line: 37
# ** Warning: (vsim-3722) E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/testbench.v(37): [TFMPC] - Missing connection for port 'led'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/testbench.v(61)
#    Time: 1 us  Iteration: 0  Instance: /testbench
# 1
# Break in NamedBeginStat TEST_CASE at E:/Users/tisam.SUPER-PC/Documents/GitHub/lab02/Lab_2b/testbench.v line 61
# End time: 21:16:11 on Apr 19,2021, Elapsed time: 0:14:40
# Errors: 0, Warnings: 2
