Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Mar 19 02:16:31 2019
| Host         : sieber running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.341     -702.511                     44                  289        0.105        0.000                      0                  289        4.500        0.000                       0                   139  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -27.341     -702.511                     44                  289        0.105        0.000                      0                  289        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           44  Failing Endpoints,  Worst Slack      -27.341ns,  Total Violation     -702.511ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.341ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.208ns  (logic 23.049ns (61.947%)  route 14.159ns (38.053%))
  Logic Levels:           96  (CARRY4=75 LUT1=1 LUT2=1 LUT3=14 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 f  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 f  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.814    40.766    uart/int/aux[8]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    40.890 f  uart/int/aux[8]_i_2/O
                         net (fo=5, routed)           0.449    41.338    uart/int/aux[8]_i_2_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I4_O)        0.124    41.462 r  uart/int/aux[13]_i_2/O
                         net (fo=3, routed)           0.486    41.948    uart/int/aux[13]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124    42.072 r  uart/int/aux[15]_i_6/O
                         net (fo=1, routed)           0.158    42.230    uart/int/aux[15]_i_6_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.124    42.354 r  uart/int/aux[15]_i_2/O
                         net (fo=1, routed)           0.000    42.354    uart/int/aux[15]_i_2_n_0
    SLICE_X4Y68          FDCE                                         r  uart/int/aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.497    14.838    uart/int/clk_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  uart/int/aux_reg[15]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X4Y68          FDCE (Setup_fdce_C_D)        0.031    15.013    uart/int/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -42.354    
  -------------------------------------------------------------------
                         slack                                -27.341    

Slack (VIOLATED) :        -27.301ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.166ns  (logic 23.049ns (62.017%)  route 14.117ns (37.983%))
  Logic Levels:           96  (CARRY4=75 LUT1=1 LUT2=1 LUT3=14 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 f  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 f  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.814    40.766    uart/int/aux[8]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    40.890 f  uart/int/aux[8]_i_2/O
                         net (fo=5, routed)           0.449    41.338    uart/int/aux[8]_i_2_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I4_O)        0.124    41.462 r  uart/int/aux[13]_i_2/O
                         net (fo=3, routed)           0.315    41.778    uart/int/aux[13]_i_2_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I3_O)        0.124    41.902 r  uart/int/aux[14]_i_2/O
                         net (fo=1, routed)           0.286    42.188    uart/int/data1[14]
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124    42.312 r  uart/int/aux[14]_i_1/O
                         net (fo=1, routed)           0.000    42.312    uart/int/aux[14]_i_1_n_0
    SLICE_X3Y71          FDCE                                         r  uart/int/aux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.497    14.838    uart/int/clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  uart/int/aux_reg[14]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.029    15.011    uart/int/aux_reg[14]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -42.312    
  -------------------------------------------------------------------
                         slack                                -27.301    

Slack (VIOLATED) :        -27.261ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.126ns  (logic 22.925ns (61.749%)  route 14.201ns (38.251%))
  Logic Levels:           95  (CARRY4=75 LUT1=1 LUT2=1 LUT3=14 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 f  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 f  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.814    40.766    uart/int/aux[8]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    40.890 f  uart/int/aux[8]_i_2/O
                         net (fo=5, routed)           0.695    41.585    uart/int/aux[8]_i_2_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124    41.709 r  uart/int/aux[12]_i_2/O
                         net (fo=1, routed)           0.439    42.148    uart/int/aux[12]_i_2_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    42.272 r  uart/int/aux[12]_i_1/O
                         net (fo=1, routed)           0.000    42.272    uart/int/aux[12]_i_1_n_0
    SLICE_X5Y71          FDCE                                         r  uart/int/aux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.495    14.836    uart/int/clk_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  uart/int/aux_reg[12]/C
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X5Y71          FDCE (Setup_fdce_C_D)        0.031    15.011    uart/int/aux_reg[12]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -42.272    
  -------------------------------------------------------------------
                         slack                                -27.261    

Slack (VIOLATED) :        -27.043ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.905ns  (logic 23.049ns (62.454%)  route 13.856ns (37.546%))
  Logic Levels:           96  (CARRY4=75 LUT1=1 LUT2=1 LUT3=14 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 f  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 f  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.814    40.766    uart/int/aux[8]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    40.890 f  uart/int/aux[8]_i_2/O
                         net (fo=5, routed)           0.329    41.219    uart/int/aux[8]_i_2_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.124    41.343 r  uart/int/aux[11]_i_3/O
                         net (fo=2, routed)           0.306    41.649    uart/int/aux[11]_i_3_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.124    41.773 r  uart/int/aux[11]_i_2/O
                         net (fo=1, routed)           0.154    41.928    uart/int/data1[11]
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.124    42.052 r  uart/int/aux[11]_i_1/O
                         net (fo=1, routed)           0.000    42.052    uart/int/aux[11]_i_1_n_0
    SLICE_X7Y71          FDCE                                         r  uart/int/aux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.495    14.836    uart/int/clk_IBUF_BUFG
    SLICE_X7Y71          FDCE                                         r  uart/int/aux_reg[11]/C
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X7Y71          FDCE (Setup_fdce_C_D)        0.029    15.009    uart/int/aux_reg[11]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -42.052    
  -------------------------------------------------------------------
                         slack                                -27.043    

Slack (VIOLATED) :        -27.010ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.925ns  (logic 23.049ns (62.421%)  route 13.876ns (37.579%))
  Logic Levels:           96  (CARRY4=75 LUT1=1 LUT2=1 LUT3=14 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 f  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 f  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.814    40.766    uart/int/aux[8]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    40.890 f  uart/int/aux[8]_i_2/O
                         net (fo=5, routed)           0.329    41.219    uart/int/aux[8]_i_2_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.124    41.343 r  uart/int/aux[11]_i_3/O
                         net (fo=2, routed)           0.318    41.661    uart/int/aux[11]_i_3_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.124    41.785 r  uart/int/aux[10]_i_2/O
                         net (fo=1, routed)           0.162    41.947    uart/int/aux[10]_i_2_n_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I4_O)        0.124    42.071 r  uart/int/aux[10]_i_1/O
                         net (fo=1, routed)           0.000    42.071    uart/int/aux[10]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  uart/int/aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.495    14.836    uart/int/clk_IBUF_BUFG
    SLICE_X6Y71          FDCE                                         r  uart/int/aux_reg[10]/C
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X6Y71          FDCE (Setup_fdce_C_D)        0.081    15.061    uart/int/aux_reg[10]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -42.071    
  -------------------------------------------------------------------
                         slack                                -27.010    

Slack (VIOLATED) :        -26.749ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.616ns  (logic 22.925ns (62.609%)  route 13.691ns (37.391%))
  Logic Levels:           95  (CARRY4=75 LUT1=1 LUT2=1 LUT3=14 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 f  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 f  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.814    40.766    uart/int/aux[8]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    40.890 f  uart/int/aux[8]_i_2/O
                         net (fo=5, routed)           0.449    41.338    uart/int/aux[8]_i_2_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I4_O)        0.124    41.462 r  uart/int/aux[13]_i_2/O
                         net (fo=3, routed)           0.176    41.638    uart/int/aux[13]_i_2_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.124    41.762 r  uart/int/aux[13]_i_1/O
                         net (fo=1, routed)           0.000    41.762    uart/int/aux[13]_i_1_n_0
    SLICE_X3Y71          FDCE                                         r  uart/int/aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.497    14.838    uart/int/clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  uart/int/aux_reg[13]/C
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.031    15.013    uart/int/aux_reg[13]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -41.762    
  -------------------------------------------------------------------
                         slack                                -26.749    

Slack (VIOLATED) :        -26.720ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.636ns  (logic 22.925ns (62.576%)  route 13.711ns (37.424%))
  Logic Levels:           95  (CARRY4=75 LUT1=1 LUT2=1 LUT3=15 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 f  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 f  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.814    40.766    uart/int/aux[8]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    40.890 f  uart/int/aux[8]_i_2/O
                         net (fo=5, routed)           0.482    41.372    uart/int/aux[8]_i_2_n_0
    SLICE_X6Y70          LUT3 (Prop_lut3_I0_O)        0.124    41.496 r  uart/int/aux[9]_i_2/O
                         net (fo=1, routed)           0.162    41.658    uart/int/aux[9]_i_2_n_0
    SLICE_X6Y70          LUT6 (Prop_lut6_I2_O)        0.124    41.782 r  uart/int/aux[9]_i_1/O
                         net (fo=1, routed)           0.000    41.782    uart/int/aux[9]_i_1_n_0
    SLICE_X6Y70          FDCE                                         r  uart/int/aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.496    14.837    uart/int/clk_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  uart/int/aux_reg[9]/C
                         clock pessimism              0.180    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)        0.081    15.062    uart/int/aux_reg[9]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -41.782    
  -------------------------------------------------------------------
                         slack                                -26.720    

Slack (VIOLATED) :        -26.658ns  (required time - arrival time)
  Source:                 uart/int/div_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.533ns  (logic 16.975ns (46.465%)  route 19.558ns (53.535%))
  Logic Levels:           76  (CARRY4=62 LUT2=1 LUT3=8 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X2Y20          FDPE                                         r  uart/int/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDPE (Prop_fdpe_C_Q)         0.518     5.664 r  uart/int/div_reg[0]/Q
                         net (fo=39, routed)          2.051     7.715    uart/int/div_reg_n_0_[0]
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.124     7.839 r  uart/int/state_reg2_carry_i_7/O
                         net (fo=1, routed)           0.000     7.839    uart/int/state_reg2_carry_i_7_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.371 r  uart/int/state_reg2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.371    uart/int/state_reg2_carry_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  uart/int/state_reg2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart/int/state_reg2_carry__0_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  uart/int/state_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.599    uart/int/state_reg2_carry__1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.827 r  uart/int/state_reg2_carry__2/CO[2]
                         net (fo=17, routed)          0.677     9.504    uart/int/state_reg2_carry__2_n_1
    SLICE_X4Y46          LUT3 (Prop_lut3_I1_O)        0.313     9.817 r  uart/int/out[7]_i_213/O
                         net (fo=1, routed)           0.000     9.817    uart/int/out[7]_i_213_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.367 r  uart/int/out_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    10.367    uart/int/out_reg[7]_i_191_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.481 r  uart/int/out_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000    10.481    uart/int/out_reg[7]_i_186_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.595 r  uart/int/out_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000    10.595    uart/int/out_reg[7]_i_181_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.709 r  uart/int/out_reg[7]_i_180/CO[3]
                         net (fo=17, routed)          1.200    11.910    uart/int/out_reg[7]_i_180_n_0
    SLICE_X5Y50          LUT3 (Prop_lut3_I0_O)        0.124    12.034 r  uart/int/out[7]_i_194/O
                         net (fo=1, routed)           0.000    12.034    uart/int/out[7]_i_194_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.584 r  uart/int/out_reg[7]_i_167/CO[3]
                         net (fo=1, routed)           0.000    12.584    uart/int/out_reg[7]_i_167_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  uart/int/out_reg[7]_i_162/CO[3]
                         net (fo=1, routed)           0.000    12.698    uart/int/out_reg[7]_i_162_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  uart/int/out_reg[7]_i_161/CO[3]
                         net (fo=17, routed)          0.957    13.769    uart/int/out_reg[7]_i_161_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.349 r  uart/int/out_reg[7]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.349    uart/int/out_reg[7]_i_153_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.463 r  uart/int/out_reg[7]_i_148/CO[3]
                         net (fo=1, routed)           0.000    14.463    uart/int/out_reg[7]_i_148_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  uart/int/out_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.577    uart/int/out_reg[7]_i_143_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  uart/int/out_reg[7]_i_142/CO[3]
                         net (fo=17, routed)          0.868    15.559    uart/int/out_reg[7]_i_142_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.154 r  uart/int/out_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    16.154    uart/int/out_reg[7]_i_134_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.271 r  uart/int/out_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.271    uart/int/out_reg[7]_i_129_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.388 r  uart/int/out_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.388    uart/int/out_reg[7]_i_124_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.505 r  uart/int/out_reg[7]_i_123/CO[3]
                         net (fo=17, routed)          0.963    17.467    uart/int/out_reg[7]_i_123_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.124    17.591 r  uart/int/out[7]_i_141/O
                         net (fo=1, routed)           0.000    17.591    uart/int/out[7]_i_141_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.141 r  uart/int/out_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    18.141    uart/int/out_reg[7]_i_103_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.255 r  uart/int/out_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.255    uart/int/out_reg[7]_i_98_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.369 r  uart/int/out_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    18.369    uart/int/out_reg[7]_i_93_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.483 r  uart/int/out_reg[7]_i_92/CO[3]
                         net (fo=17, routed)          1.067    19.550    uart/int/out_reg[7]_i_92_n_0
    SLICE_X3Y52          LUT3 (Prop_lut3_I0_O)        0.124    19.674 r  uart/int/out[7]_i_119/O
                         net (fo=1, routed)           0.000    19.674    uart/int/out[7]_i_119_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.224 r  uart/int/out_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.224    uart/int/out_reg[7]_i_78_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  uart/int/out_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.338    uart/int/out_reg[7]_i_62_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.452 r  uart/int/out_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.452    uart/int/out_reg[7]_i_57_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.566 r  uart/int/out_reg[7]_i_56/CO[3]
                         net (fo=17, routed)          1.030    21.596    uart/int/out_reg[7]_i_56_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.176 r  uart/int/out_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    22.176    uart/int/out_reg[7]_i_73_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  uart/int/out_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    22.290    uart/int/out_reg[7]_i_41_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  uart/int/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.404    uart/int/out_reg[7]_i_30_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  uart/int/out_reg[7]_i_29/CO[3]
                         net (fo=17, routed)          0.831    23.349    uart/int/out_reg[7]_i_29_n_0
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.124    23.473 r  uart/int/out[7]_i_113/O
                         net (fo=1, routed)           0.000    23.473    uart/int/out[7]_i_113_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.006 r  uart/int/out_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.006    uart/int/out_reg[7]_i_68_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.123 r  uart/int/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.123    uart/int/out_reg[7]_i_36_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.240 r  uart/int/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.240    uart/int/out_reg[7]_i_13_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.357 r  uart/int/out_reg[7]_i_11/CO[3]
                         net (fo=19, routed)          0.988    25.345    uart/int/out_reg[7]_i_11_n_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124    25.469 r  uart/int/out[7]_i_72/O
                         net (fo=1, routed)           0.000    25.469    uart/int/out[7]_i_72_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.001 r  uart/int/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.001    uart/int/out_reg[7]_i_35_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.115 r  uart/int/out_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.115    uart/int/out_reg[7]_i_12_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.229 r  uart/int/out_reg[7]_i_6/CO[3]
                         net (fo=20, routed)          1.060    27.289    uart/int/out_reg[7]_i_6_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.884 r  uart/int/out_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    27.884    uart/int/out_reg[7]_i_83_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.001 r  uart/int/out_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    28.001    uart/int/out_reg[7]_i_46_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.118 r  uart/int/out_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.118    uart/int/out_reg[7]_i_18_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.235 r  uart/int/out_reg[7]_i_7/CO[3]
                         net (fo=21, routed)          1.007    29.242    uart/int/out_reg[7]_i_7_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.822 r  uart/int/state_reg2__839_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.822    uart/int/state_reg2__839_carry_i_25_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.936 r  uart/int/out_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.936    uart/int/out_reg[7]_i_51_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.050 r  uart/int/out_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.050    uart/int/out_reg[7]_i_23_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.164 r  uart/int/out_reg[7]_i_8/CO[3]
                         net (fo=21, routed)          1.197    31.360    uart/int/out_reg[7]_i_8_n_0
    SLICE_X3Y57          LUT3 (Prop_lut3_I0_O)        0.124    31.484 r  uart/int/state_reg2__839_carry_i_30/O
                         net (fo=1, routed)           0.000    31.484    uart/int/state_reg2__839_carry_i_30_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.885 r  uart/int/state_reg2__839_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.885    uart/int/state_reg2__839_carry_i_21_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  uart/int/state_reg2__839_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.999    uart/int/state_reg2__839_carry_i_16_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  uart/int/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.113    uart/int/out_reg[3]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  uart/int/out_reg[3]_i_3/CO[3]
                         net (fo=19, routed)          1.164    33.391    uart/int/out_reg[3]_i_3_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.986 r  uart/int/state_reg2__839_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    33.986    uart/int/state_reg2__839_carry_i_12_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.103 r  uart/int/state_reg2__839_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.103    uart/int/state_reg2__839_carry__0_i_6_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.220 r  uart/int/state_reg2__839_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.220    uart/int/state_reg2__839_carry_i_7_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.337 r  uart/int/out_reg[2]_i_3/CO[3]
                         net (fo=19, routed)          1.246    35.583    uart/int/out_reg[2]_i_3_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.163 r  uart/int/state_reg2__839_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.163    uart/int/state_reg2__839_carry_i_2_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.277 r  uart/int/state_reg2__839_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.277    uart/int/state_reg2__839_carry__0_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.391 r  uart/int/state_reg2__839_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.391    uart/int/state_reg2__839_carry__1_i_1_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.505 r  uart/int/state_reg2__839_carry_i_1/CO[3]
                         net (fo=19, routed)          1.174    37.679    uart/int/state_reg2__839_carry_i_1_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I0_O)        0.124    37.803 r  uart/int/state_reg2__839_carry_i_6/O
                         net (fo=1, routed)           0.000    37.803    uart/int/state_reg2__839_carry_i_6_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.335 r  uart/int/state_reg2__839_carry/CO[3]
                         net (fo=1, routed)           0.000    38.335    uart/int/state_reg2__839_carry_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.449 r  uart/int/state_reg2__839_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.449    uart/int/state_reg2__839_carry__0_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.563 r  uart/int/state_reg2__839_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.563    uart/int/state_reg2__839_carry__1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.791 f  uart/int/state_reg2__839_carry__2/CO[2]
                         net (fo=2, routed)           0.559    39.349    uart/int/state_reg2__839_carry__2_n_1
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.313    39.662 f  uart/int/out[7]_i_28/O
                         net (fo=1, routed)           0.321    39.983    uart/int/out[7]_i_28_n_0
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124    40.107 r  uart/int/out[7]_i_9/O
                         net (fo=7, routed)           0.548    40.655    uart/int/out[7]_i_9_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.124    40.779 r  uart/int/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.351    41.130    uart/int/state_reg[0]_i_3_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124    41.254 r  uart/int/state_reg[0]_i_2/O
                         net (fo=1, routed)           0.301    41.555    uart/int/state_reg[0]_i_2_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I0_O)        0.124    41.679 r  uart/int/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    41.679    uart/int/state_reg[0]_i_1_n_0
    SLICE_X3Y62          FDCE                                         r  uart/int/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.505    14.846    uart/int/clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  uart/int/state_reg_reg[0]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X3Y62          FDCE (Setup_fdce_C_D)        0.031    15.021    uart/int/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -41.679    
  -------------------------------------------------------------------
                         slack                                -26.658    

Slack (VIOLATED) :        -26.449ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.314ns  (logic 22.801ns (62.789%)  route 13.513ns (37.211%))
  Logic Levels:           94  (CARRY4=75 LUT1=1 LUT2=1 LUT3=14 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 r  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 r  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.814    40.766    uart/int/aux[8]_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    40.890 r  uart/int/aux[8]_i_2/O
                         net (fo=5, routed)           0.446    41.336    uart/int/aux[8]_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I2_O)        0.124    41.460 r  uart/int/aux[8]_i_1/O
                         net (fo=1, routed)           0.000    41.460    uart/int/aux[8]_i_1_n_0
    SLICE_X7Y71          FDCE                                         r  uart/int/aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.495    14.836    uart/int/clk_IBUF_BUFG
    SLICE_X7Y71          FDCE                                         r  uart/int/aux_reg[8]/C
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X7Y71          FDCE (Setup_fdce_C_D)        0.031    15.011    uart/int/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -41.460    
  -------------------------------------------------------------------
                         slack                                -26.449    

Slack (VIOLATED) :        -26.313ns  (required time - arrival time)
  Source:                 uart/int/div_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/aux_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.182ns  (logic 22.925ns (63.360%)  route 13.257ns (36.640%))
  Logic Levels:           95  (CARRY4=75 LUT1=1 LUT2=1 LUT3=14 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.146    uart/int/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart/int/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/int/div_reg[4]/Q
                         net (fo=26, routed)          0.615     6.217    uart/int/div_reg_n_0_[4]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.341 r  uart/int/aux[9]_i_7/O
                         net (fo=1, routed)           0.000     6.341    uart/int/aux[9]_i_7_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.891 r  uart/int/aux_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/int/aux_reg[9]_i_3_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  uart/int/aux_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.005    uart/int/aux_reg[13]_i_3_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 f  uart/int/aux0__2_i_9/O[1]
                         net (fo=18, routed)          0.604     7.943    uart/int/aux1[15]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.303     8.246 r  uart/int/aux0__2_i_5/O
                         net (fo=1, routed)           0.000     8.246    uart/int/aux0__2_i_5_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.647 r  uart/int/aux0__2/CO[3]
                         net (fo=1, routed)           0.000     8.647    uart/int/aux0__2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.875 r  uart/int/aux0__3/CO[2]
                         net (fo=20, routed)          0.769     9.644    uart/int/aux0__3_n_1
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.313     9.957 r  uart/int/aux0__4_i_4/O
                         net (fo=1, routed)           0.000     9.957    uart/int/aux0__4_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.489 r  uart/int/aux0__4/CO[3]
                         net (fo=1, routed)           0.000    10.489    uart/int/aux0__4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.603 r  uart/int/aux0__5/CO[3]
                         net (fo=1, routed)           0.000    10.603    uart/int/aux0__5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.717 r  uart/int/aux0__6/CO[3]
                         net (fo=1, routed)           0.009    10.726    uart/int/aux0__6_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.840 r  uart/int/aux0__7/CO[3]
                         net (fo=1, routed)           0.000    10.840    uart/int/aux0__7_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.997 r  uart/int/aux0__8/CO[1]
                         net (fo=20, routed)          0.667    11.664    uart/int/aux0__8_n_2
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.993 r  uart/int/aux0__10_i_4/O
                         net (fo=1, routed)           0.000    11.993    uart/int/aux0__10_i_4_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.525 r  uart/int/aux0__10/CO[3]
                         net (fo=1, routed)           0.000    12.525    uart/int/aux0__10_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.639 r  uart/int/aux0__11/CO[3]
                         net (fo=1, routed)           0.000    12.639    uart/int/aux0__11_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.753 r  uart/int/aux0__12/CO[3]
                         net (fo=1, routed)           0.000    12.753    uart/int/aux0__12_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.910 r  uart/int/aux0__13/CO[1]
                         net (fo=20, routed)          0.643    13.554    uart/int/aux0__13_n_2
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.329    13.883 r  uart/int/aux0__14_i_5/O
                         net (fo=1, routed)           0.000    13.883    uart/int/aux0__14_i_5_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.415 r  uart/int/aux0__14/CO[3]
                         net (fo=1, routed)           0.000    14.415    uart/int/aux0__14_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.529 r  uart/int/aux0__15/CO[3]
                         net (fo=1, routed)           0.000    14.529    uart/int/aux0__15_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.643 r  uart/int/aux0__16/CO[3]
                         net (fo=1, routed)           0.000    14.643    uart/int/aux0__16_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.757 r  uart/int/aux0__17/CO[3]
                         net (fo=1, routed)           0.000    14.757    uart/int/aux0__17_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.914 r  uart/int/aux0__18/CO[1]
                         net (fo=20, routed)          0.654    15.568    uart/int/aux0__18_n_2
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.329    15.897 r  uart/int/aux0__19_i_5/O
                         net (fo=1, routed)           0.000    15.897    uart/int/aux0__19_i_5_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.429 r  uart/int/aux0__19/CO[3]
                         net (fo=1, routed)           0.000    16.429    uart/int/aux0__19_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.543 r  uart/int/aux0__20/CO[3]
                         net (fo=1, routed)           0.000    16.543    uart/int/aux0__20_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.657 r  uart/int/aux0__21/CO[3]
                         net (fo=1, routed)           0.000    16.657    uart/int/aux0__21_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.771 r  uart/int/aux0__22/CO[3]
                         net (fo=1, routed)           0.000    16.771    uart/int/aux0__22_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.928 r  uart/int/aux0__23/CO[1]
                         net (fo=20, routed)          0.664    17.592    uart/int/aux0__23_n_2
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.329    17.921 r  uart/int/aux0__24_i_5/O
                         net (fo=1, routed)           0.000    17.921    uart/int/aux0__24_i_5_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.453 r  uart/int/aux0__24/CO[3]
                         net (fo=1, routed)           0.000    18.453    uart/int/aux0__24_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.567 r  uart/int/aux0__25/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart/int/aux0__25_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.681 r  uart/int/aux0__26/CO[3]
                         net (fo=1, routed)           0.000    18.681    uart/int/aux0__26_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.795 r  uart/int/aux0__27/CO[3]
                         net (fo=1, routed)           0.000    18.795    uart/int/aux0__27_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.952 r  uart/int/aux0__28/CO[1]
                         net (fo=20, routed)          0.675    19.626    uart/int/aux0__28_n_2
    SLICE_X4Y40          LUT3 (Prop_lut3_I0_O)        0.329    19.955 r  uart/int/aux0__29_i_5/O
                         net (fo=1, routed)           0.000    19.955    uart/int/aux0__29_i_5_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.487 r  uart/int/aux0__29/CO[3]
                         net (fo=1, routed)           0.000    20.487    uart/int/aux0__29_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.601 r  uart/int/aux0__30/CO[3]
                         net (fo=1, routed)           0.000    20.601    uart/int/aux0__30_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.715 r  uart/int/aux0__31/CO[3]
                         net (fo=1, routed)           0.000    20.715    uart/int/aux0__31_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.829 r  uart/int/aux0__32/CO[3]
                         net (fo=1, routed)           0.000    20.829    uart/int/aux0__32_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.986 r  uart/int/aux0__33/CO[1]
                         net (fo=20, routed)          0.677    21.663    uart/int/aux0__33_n_2
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.329    21.992 r  uart/int/aux0__34_i_5/O
                         net (fo=1, routed)           0.000    21.992    uart/int/aux0__34_i_5_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.524 r  uart/int/aux0__34/CO[3]
                         net (fo=1, routed)           0.000    22.524    uart/int/aux0__34_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.638 r  uart/int/aux0__35/CO[3]
                         net (fo=1, routed)           0.000    22.638    uart/int/aux0__35_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  uart/int/aux0__36/CO[3]
                         net (fo=1, routed)           0.000    22.752    uart/int/aux0__36_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  uart/int/aux0__37/CO[3]
                         net (fo=1, routed)           0.000    22.866    uart/int/aux0__37_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.023 r  uart/int/aux0__38/CO[1]
                         net (fo=20, routed)          0.650    23.674    uart/int/aux0__38_n_2
    SLICE_X7Y46          LUT3 (Prop_lut3_I0_O)        0.329    24.003 r  uart/int/aux0__39_i_5/O
                         net (fo=1, routed)           0.000    24.003    uart/int/aux0__39_i_5_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.535 r  uart/int/aux0__39/CO[3]
                         net (fo=1, routed)           0.000    24.535    uart/int/aux0__39_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.649 r  uart/int/aux0__40/CO[3]
                         net (fo=1, routed)           0.000    24.649    uart/int/aux0__40_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.763 r  uart/int/aux0__41/CO[3]
                         net (fo=1, routed)           0.000    24.763    uart/int/aux0__41_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.877 r  uart/int/aux0__42/CO[3]
                         net (fo=1, routed)           0.001    24.878    uart/int/aux0__42_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.035 r  uart/int/aux0__43/CO[1]
                         net (fo=20, routed)          0.723    25.758    uart/int/aux0__43_n_2
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.329    26.087 r  uart/int/aux0__44_i_4/O
                         net (fo=1, routed)           0.000    26.087    uart/int/aux0__44_i_4_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.620 r  uart/int/aux0__44/CO[3]
                         net (fo=1, routed)           0.001    26.621    uart/int/aux0__44_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.738 r  uart/int/aux0__45/CO[3]
                         net (fo=1, routed)           0.000    26.738    uart/int/aux0__45_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.855 r  uart/int/aux0__46/CO[3]
                         net (fo=1, routed)           0.000    26.855    uart/int/aux0__46_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.972 r  uart/int/aux0__47/CO[3]
                         net (fo=1, routed)           0.000    26.972    uart/int/aux0__47_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.129 r  uart/int/aux0__48/CO[1]
                         net (fo=20, routed)          0.650    27.778    uart/int/aux0__48_n_2
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.332    28.110 r  uart/int/aux0__49_i_4/O
                         net (fo=1, routed)           0.000    28.110    uart/int/aux0__49_i_4_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.660 r  uart/int/aux0__49/CO[3]
                         net (fo=1, routed)           0.000    28.660    uart/int/aux0__49_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.774 r  uart/int/aux0__50/CO[3]
                         net (fo=1, routed)           0.000    28.774    uart/int/aux0__50_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.888 r  uart/int/aux0__51/CO[3]
                         net (fo=1, routed)           0.000    28.888    uart/int/aux0__51_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.002 r  uart/int/aux0__52/CO[3]
                         net (fo=1, routed)           0.000    29.002    uart/int/aux0__52_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.159 r  uart/int/aux0__53/CO[1]
                         net (fo=20, routed)          0.729    29.888    uart/int/aux0__53_n_2
    SLICE_X7Y56          LUT3 (Prop_lut3_I0_O)        0.329    30.217 r  uart/int/aux0__54_i_5/O
                         net (fo=1, routed)           0.000    30.217    uart/int/aux0__54_i_5_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.749 r  uart/int/aux0__54/CO[3]
                         net (fo=1, routed)           0.000    30.749    uart/int/aux0__54_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.863 r  uart/int/aux0__55/CO[3]
                         net (fo=1, routed)           0.000    30.863    uart/int/aux0__55_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.977 r  uart/int/aux0__56/CO[3]
                         net (fo=1, routed)           0.000    30.977    uart/int/aux0__56_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.091 r  uart/int/aux0__57/CO[3]
                         net (fo=1, routed)           0.000    31.091    uart/int/aux0__57_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.248 r  uart/int/aux0__58/CO[1]
                         net (fo=20, routed)          0.665    31.913    uart/int/aux0__58_n_2
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.329    32.242 r  uart/int/aux0__59_i_5/O
                         net (fo=1, routed)           0.000    32.242    uart/int/aux0__59_i_5_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.774 r  uart/int/aux0__59/CO[3]
                         net (fo=1, routed)           0.000    32.774    uart/int/aux0__59_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.888 r  uart/int/aux0__60/CO[3]
                         net (fo=1, routed)           0.000    32.888    uart/int/aux0__60_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.002 r  uart/int/aux0__61/CO[3]
                         net (fo=1, routed)           0.000    33.002    uart/int/aux0__61_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.116 r  uart/int/aux0__62/CO[3]
                         net (fo=1, routed)           0.000    33.116    uart/int/aux0__62_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.273 r  uart/int/aux0__63/CO[1]
                         net (fo=20, routed)          0.798    34.070    uart/int/aux0__63_n_2
    SLICE_X6Y63          LUT3 (Prop_lut3_I0_O)        0.329    34.399 r  uart/int/aux0__64_i_5/O
                         net (fo=1, routed)           0.000    34.399    uart/int/aux0__64_i_5_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.912 r  uart/int/aux0__64/CO[3]
                         net (fo=1, routed)           0.000    34.912    uart/int/aux0__64_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.029 r  uart/int/aux0__65/CO[3]
                         net (fo=1, routed)           0.000    35.029    uart/int/aux0__65_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.146 r  uart/int/aux0__66/CO[3]
                         net (fo=1, routed)           0.000    35.146    uart/int/aux0__66_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.263 r  uart/int/aux0__67/CO[3]
                         net (fo=1, routed)           0.000    35.263    uart/int/aux0__67_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.420 r  uart/int/aux0__68/CO[1]
                         net (fo=20, routed)          0.674    36.094    uart/int/aux0__68_n_2
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.332    36.426 r  uart/int/aux0__69_i_4/O
                         net (fo=1, routed)           0.000    36.426    uart/int/aux0__69_i_4_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.976 r  uart/int/aux0__69/CO[3]
                         net (fo=1, routed)           0.000    36.976    uart/int/aux0__69_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.090 r  uart/int/aux0__70/CO[3]
                         net (fo=1, routed)           0.000    37.090    uart/int/aux0__70_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.204 r  uart/int/aux0__71/CO[3]
                         net (fo=1, routed)           0.000    37.204    uart/int/aux0__71_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.318 r  uart/int/aux0__72/CO[3]
                         net (fo=1, routed)           0.000    37.318    uart/int/aux0__72_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.475 r  uart/int/aux0__73/CO[1]
                         net (fo=20, routed)          0.775    38.250    uart/int/aux0__73_n_2
    SLICE_X4Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.789    39.039 f  uart/int/aux0__74/O[2]
                         net (fo=2, routed)           0.611    39.650    uart/int/aux0__74_n_5
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.302    39.952 f  uart/int/aux[8]_i_4/O
                         net (fo=4, routed)           0.438    40.390    uart/int/aux[8]_i_4_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    40.514 r  uart/int/aux[7]_i_3/O
                         net (fo=2, routed)           0.415    40.929    uart/int/aux[7]_i_3_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I3_O)        0.124    41.053 r  uart/int/aux[7]_i_2/O
                         net (fo=1, routed)           0.151    41.204    uart/int/data1[7]
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124    41.328 r  uart/int/aux[7]_i_1/O
                         net (fo=1, routed)           0.000    41.328    uart/int/aux[7]_i_1_n_0
    SLICE_X7Y67          FDCE                                         r  uart/int/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.499    14.840    uart/int/clk_IBUF_BUFG
    SLICE_X7Y67          FDCE                                         r  uart/int/aux_reg[7]/C
                         clock pessimism              0.180    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X7Y67          FDCE (Setup_fdce_C_D)        0.031    15.015    uart/int/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -41.328    
  -------------------------------------------------------------------
                         slack                                -26.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.852%)  route 0.179ns (52.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    bip/control/clk_IBUF_BUFG
    SLICE_X8Y66          FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.179     1.785    Program_memory/Q[7]
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.995    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.680    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.514%)  route 0.181ns (52.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    bip/control/clk_IBUF_BUFG
    SLICE_X8Y66          FDCE                                         r  bip/control/aux_PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  bip/control/aux_PC_reg[6]/Q
                         net (fo=4, routed)           0.181     1.787    Program_memory/Q[6]
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.995    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.680    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    uart/br_g/clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  uart/br_g/ciclos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uart/br_g/ciclos_reg[2]/Q
                         net (fo=7, routed)           0.064     1.645    uart/br_g/ciclos[2]
    SLICE_X10Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.690 r  uart/br_g/ciclos[5]_i_1/O
                         net (fo=1, routed)           0.000     1.690    uart/br_g/data0[5]
    SLICE_X10Y68         FDRE                                         r  uart/br_g/ciclos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.824     1.952    uart/br_g/clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  uart/br_g/ciclos_reg[5]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.121     1.574    uart/br_g/ciclos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart/int/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.385%)  route 0.078ns (29.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.587     1.470    uart/int/clk_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  uart/int/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uart/int/out_reg[7]/Q
                         net (fo=4, routed)           0.078     1.689    uart/int/din[7]
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.045     1.734 r  uart/int/b_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.734    uart/tx_mod/D[0]
    SLICE_X5Y63          FDCE                                         r  uart/tx_mod/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.856     1.984    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  uart/tx_mod/b_reg_reg[7]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X5Y63          FDCE (Hold_fdce_C_D)         0.092     1.575    uart/tx_mod/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.382%)  route 0.242ns (59.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    bip/control/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  bip/control/aux_PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.164     1.607 r  bip/control/aux_PC_reg[3]/Q
                         net (fo=4, routed)           0.242     1.849    Program_memory/Q[3]
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.995    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.680    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.072%)  route 0.245ns (59.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.558     1.441    bip/control/clk_IBUF_BUFG
    SLICE_X8Y67          FDCE                                         r  bip/control/aux_PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164     1.605 r  bip/control/aux_PC_reg[8]/Q
                         net (fo=4, routed)           0.245     1.850    Program_memory/Q[8]
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.995    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.680    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.191%)  route 0.244ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.560     1.443    bip/control/clk_IBUF_BUFG
    SLICE_X8Y65          FDCE                                         r  bip/control/aux_PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.164     1.607 r  bip/control/aux_PC_reg[0]/Q
                         net (fo=5, routed)           0.244     1.851    Program_memory/Q[0]
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.995    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.680    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/int/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.235%)  route 0.123ns (39.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.589     1.472    uart/int/clk_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  uart/int/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  uart/int/i_reg[1]/Q
                         net (fo=14, routed)          0.123     1.736    uart/int/i_reg_n_0_[1]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  uart/int/i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.781    uart/int/i[5]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  uart/int/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.857     1.985    uart/int/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  uart/int/i_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.121     1.606    uart/int/i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.407%)  route 0.252ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.559     1.442    bip/control/clk_IBUF_BUFG
    SLICE_X8Y66          FDCE                                         r  bip/control/aux_PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  bip/control/aux_PC_reg[5]/Q
                         net (fo=4, routed)           0.252     1.858    Program_memory/Q[5]
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     1.995    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.680    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart/int/div_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int/div_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.860%)  route 0.130ns (41.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.586     1.469    uart/int/clk_IBUF_BUFG
    SLICE_X0Y20          FDPE                                         r  uart/int/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  uart/int/div_reg[1]/Q
                         net (fo=21, routed)          0.130     1.740    uart/int/div_reg_n_0_[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  uart/int/div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    uart/int/div[0]_i_1_n_0
    SLICE_X2Y20          FDPE                                         r  uart/int/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.855     1.982    uart/int/clk_IBUF_BUFG
    SLICE_X2Y20          FDPE                                         r  uart/int/div_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDPE (Hold_fdpe_C_D)         0.121     1.604    uart/int/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   Data_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13   Program_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y65    bip/control/aux_PC_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y67    bip/control/aux_PC_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y65    bip/control/aux_PC_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y65    bip/control/aux_PC_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y65    bip/control/aux_PC_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y66    bip/control/aux_PC_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y66    bip/control/aux_PC_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y62    uart/int/state_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64    uart/int/state_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y63    uart/int/state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y64    uart/int/tx_start_aux_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y62    uart/int/z_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64    uart/tx_mod/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64    uart/tx_mod/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63    uart/tx_mod/b_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63    uart/tx_mod/b_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y63    uart/tx_mod/b_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X2Y22    uart/int/div_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X2Y23    uart/int/div_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y61   bip/datapath/ACC_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y60   bip/datapath/ACC_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y61   bip/datapath/ACC_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y66    uart/rx_mod/b_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y66    uart/rx_mod/b_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y66    uart/rx_mod/b_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y67    uart/rx_mod/b_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y67    uart/rx_mod/b_reg_reg[4]/C



