$date
	Sun Aug 21 03:04:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CLAadder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % cin $end
$scope module claadderDUT $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ( c1 $end
$var wire 1 ) c2 $end
$var wire 1 * c3 $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 4 + sum [3:0] $end
$var wire 4 , P [3:0] $end
$var wire 4 - G [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
x*
x)
x(
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#5000
0"
0*
0)
0(
b1111 !
b1111 +
b0 -
b1111 ,
0%
b101 $
b101 '
b1010 #
b1010 &
#10000
1*
1)
b1101 !
b1101 +
b110 -
b1 ,
b111 $
b111 '
b110 #
b110 &
#15000
1(
b1110 !
b1110 +
1%
#20000
0*
0)
0(
b0 -
b1111 ,
b1111 !
b1111 +
0%
b101 $
b101 '
b1010 #
b1010 &
#25000
1(
1)
1*
1"
b1 -
b1110 ,
b1 !
b1 +
1%
b1 $
b1 '
b1111 #
b1111 &
#30000
