# Generated by Yosys 0.60 (git sha1 5bafeb77d, ccache clang++ 16.0.6 -fPIC -O3 -flto=thin)
autoidx 472
attribute \src "canon/r22sdf/verilog/DelayBuffer.v:4.1-32.10"
attribute \hdlname "DelayBuffer"
attribute \dynports 1
module $paramod$862f8836c8af6ecc79f155a17647fb488f522493\DelayBuffer
  parameter \DEPTH 1
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:8.25-8.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:9.25-9.30"
  wire width 64 input 2 \di_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:10.25-10.30"
  wire width 64 input 3 \di_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:11.25-11.30"
  wire width 64 output 4 \do_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:12.25-12.30"
  wire width 64 output 5 \do_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:17.9-17.10"
  wire width 32 signed \n
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 32 $0\n[31:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  process $proc$canon/r22sdf/verilog/DelayBuffer.v:20$470
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\n[31:0] 0
    assign $0\buf_re[0][63:0] \di_re
    assign $0\buf_im[0][63:0] \di_im
    sync posedge \clock
      update \n $0\n[31:0]
      update \buf_re[0] $0\buf_re[0][63:0]
      update \buf_im[0] $0\buf_im[0][63:0]
  end
  connect \do_re \buf_re[0]
  connect \do_im \buf_im[0]
end
attribute \src "canon/r22sdf/verilog/DelayBuffer.v:4.1-32.10"
attribute \hdlname "DelayBuffer"
attribute \dynports 1
module $paramod$b2a7e7bb51375afc8de89abc2acb416c43786b05\DelayBuffer
  parameter \DEPTH 2
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:8.25-8.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:9.25-9.30"
  wire width 64 input 2 \di_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:10.25-10.30"
  wire width 64 input 3 \di_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:11.25-11.30"
  wire width 64 output 4 \do_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:12.25-12.30"
  wire width 64 output 5 \do_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:17.9-17.10"
  wire width 32 signed \n
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 32 $0\n[31:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  process $proc$canon/r22sdf/verilog/DelayBuffer.v:20$471
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\buf_re[1][63:0] \buf_re[0]
    assign $0\buf_im[1][63:0] \buf_im[0]
    assign $0\n[31:0] 0
    assign $0\buf_re[0][63:0] \di_re
    assign $0\buf_im[0][63:0] \di_im
    sync posedge \clock
      update \n $0\n[31:0]
      update \buf_re[0] $0\buf_re[0][63:0]
      update \buf_re[1] $0\buf_re[1][63:0]
      update \buf_im[0] $0\buf_im[0][63:0]
      update \buf_im[1] $0\buf_im[1][63:0]
  end
  connect \do_re \buf_re[1]
  connect \do_im \buf_im[1]
end
attribute \src "canon/r22sdf/verilog/Multiply.v:4.1-35.10"
attribute \hdlname "Multiply"
attribute \dynports 1
module $paramod\Multiply\WIDTH=32'00000000000000000000000001000000
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/Multiply.v:7.33-7.37"
  wire width 64 input 1 signed \a_re
  attribute \src "canon/r22sdf/verilog/Multiply.v:8.33-8.37"
  wire width 64 input 2 signed \a_im
  attribute \src "canon/r22sdf/verilog/Multiply.v:9.33-9.37"
  wire width 64 input 3 signed \b_re
  attribute \src "canon/r22sdf/verilog/Multiply.v:10.33-10.37"
  wire width 64 input 4 signed \b_im
  attribute \src "canon/r22sdf/verilog/Multiply.v:11.33-11.37"
  wire width 64 output 5 signed \m_re
  attribute \src "canon/r22sdf/verilog/Multiply.v:12.33-12.37"
  wire width 64 output 6 signed \m_im
  attribute \src "canon/r22sdf/verilog/Multiply.v:15.29-15.33"
  wire width 128 signed \arbr
  attribute \src "canon/r22sdf/verilog/Multiply.v:15.35-15.39"
  wire width 128 signed \arbi
  attribute \src "canon/r22sdf/verilog/Multiply.v:15.41-15.45"
  wire width 128 signed \aibr
  attribute \src "canon/r22sdf/verilog/Multiply.v:15.47-15.51"
  wire width 128 signed \aibi
  attribute \src "canon/r22sdf/verilog/Multiply.v:16.29-16.36"
  wire width 64 signed \sc_arbr
  attribute \src "canon/r22sdf/verilog/Multiply.v:16.38-16.45"
  wire width 64 signed \sc_arbi
  attribute \src "canon/r22sdf/verilog/Multiply.v:16.47-16.54"
  wire width 64 signed \sc_aibr
  attribute \src "canon/r22sdf/verilog/Multiply.v:16.56-16.63"
  wire width 64 signed \sc_aibi
  attribute \src "canon/r22sdf/verilog/Multiply.v:19.16-19.27"
  wire width 128 signed $mul$canon/r22sdf/verilog/Multiply.v:19$432_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:20.16-20.27"
  wire width 128 signed $mul$canon/r22sdf/verilog/Multiply.v:20$433_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:21.16-21.27"
  wire width 128 signed $mul$canon/r22sdf/verilog/Multiply.v:21$434_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:22.16-22.27"
  wire width 128 signed $mul$canon/r22sdf/verilog/Multiply.v:22$435_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:25.19-25.37"
  wire width 128 signed $sshr$canon/r22sdf/verilog/Multiply.v:25$436_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:26.19-26.37"
  wire width 128 signed $sshr$canon/r22sdf/verilog/Multiply.v:26$437_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:27.19-27.37"
  wire width 128 signed $sshr$canon/r22sdf/verilog/Multiply.v:27$438_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:28.19-28.37"
  wire width 128 signed $sshr$canon/r22sdf/verilog/Multiply.v:28$439_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:32.16-32.33"
  wire width 64 signed $sub$canon/r22sdf/verilog/Multiply.v:32$440_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:33.16-33.33"
  wire width 64 signed $add$canon/r22sdf/verilog/Multiply.v:33$441_Y
  attribute \src "canon/r22sdf/verilog/Multiply.v:19.16-19.27"
  cell $mul $mul$canon/r22sdf/verilog/Multiply.v:19$432
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 128
    connect \A \a_re
    connect \B \b_re
    connect \Y $mul$canon/r22sdf/verilog/Multiply.v:19$432_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:20.16-20.27"
  cell $mul $mul$canon/r22sdf/verilog/Multiply.v:20$433
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 128
    connect \A \a_re
    connect \B \b_im
    connect \Y $mul$canon/r22sdf/verilog/Multiply.v:20$433_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:21.16-21.27"
  cell $mul $mul$canon/r22sdf/verilog/Multiply.v:21$434
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 128
    connect \A \a_im
    connect \B \b_re
    connect \Y $mul$canon/r22sdf/verilog/Multiply.v:21$434_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:22.16-22.27"
  cell $mul $mul$canon/r22sdf/verilog/Multiply.v:22$435
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 128
    connect \A \a_im
    connect \B \b_im
    connect \Y $mul$canon/r22sdf/verilog/Multiply.v:22$435_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:25.19-25.37"
  cell $sshr $sshr$canon/r22sdf/verilog/Multiply.v:25$436
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A \arbr
    connect \B 63
    connect \Y $sshr$canon/r22sdf/verilog/Multiply.v:25$436_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:26.19-26.37"
  cell $sshr $sshr$canon/r22sdf/verilog/Multiply.v:26$437
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A \arbi
    connect \B 63
    connect \Y $sshr$canon/r22sdf/verilog/Multiply.v:26$437_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:27.19-27.37"
  cell $sshr $sshr$canon/r22sdf/verilog/Multiply.v:27$438
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A \aibr
    connect \B 63
    connect \Y $sshr$canon/r22sdf/verilog/Multiply.v:27$438_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:28.19-28.37"
  cell $sshr $sshr$canon/r22sdf/verilog/Multiply.v:28$439
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A \aibi
    connect \B 63
    connect \Y $sshr$canon/r22sdf/verilog/Multiply.v:28$439_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:32.16-32.33"
  cell $sub $sub$canon/r22sdf/verilog/Multiply.v:32$440
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \sc_arbr
    connect \B \sc_aibi
    connect \Y $sub$canon/r22sdf/verilog/Multiply.v:32$440_Y
  end
  attribute \src "canon/r22sdf/verilog/Multiply.v:33.16-33.33"
  cell $add $add$canon/r22sdf/verilog/Multiply.v:33$441
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \sc_arbi
    connect \B \sc_aibr
    connect \Y $add$canon/r22sdf/verilog/Multiply.v:33$441_Y
  end
  connect \arbr $mul$canon/r22sdf/verilog/Multiply.v:19$432_Y
  connect \arbi $mul$canon/r22sdf/verilog/Multiply.v:20$433_Y
  connect \aibr $mul$canon/r22sdf/verilog/Multiply.v:21$434_Y
  connect \aibi $mul$canon/r22sdf/verilog/Multiply.v:22$435_Y
  connect \sc_arbr $sshr$canon/r22sdf/verilog/Multiply.v:25$436_Y [63:0]
  connect \sc_arbi $sshr$canon/r22sdf/verilog/Multiply.v:26$437_Y [63:0]
  connect \sc_aibr $sshr$canon/r22sdf/verilog/Multiply.v:27$438_Y [63:0]
  connect \sc_aibi $sshr$canon/r22sdf/verilog/Multiply.v:28$439_Y [63:0]
  connect \m_re $sub$canon/r22sdf/verilog/Multiply.v:32$440_Y
  connect \m_im $add$canon/r22sdf/verilog/Multiply.v:33$441_Y
end
attribute \src "canon/r22sdf/verilog/DelayBuffer.v:4.1-32.10"
attribute \hdlname "DelayBuffer"
attribute \dynports 1
module $paramod$e7cccfcda593dde103266fb125691268b7765595\DelayBuffer
  parameter \DEPTH 16
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:8.25-8.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:9.25-9.30"
  wire width 64 input 2 \di_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:10.25-10.30"
  wire width 64 input 3 \di_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:11.25-11.30"
  wire width 64 output 4 \do_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:12.25-12.30"
  wire width 64 output 5 \do_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:17.9-17.10"
  wire width 32 signed \n
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[2]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[3]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[4]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[5]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[6]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[7]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[8]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[9]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[10]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[11]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[12]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[13]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[14]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[15]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[2]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[3]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[4]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[5]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[6]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[7]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[8]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[9]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[10]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[11]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[12]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[13]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[14]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[15]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 32 $0\n[31:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[2][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[3][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[4][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[5][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[6][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[7][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[8][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[9][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[10][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[11][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[12][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[13][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[14][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[15][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[2][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[3][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[4][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[5][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[6][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[7][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[8][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[9][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[10][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[11][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[12][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[13][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[14][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[15][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  process $proc$canon/r22sdf/verilog/DelayBuffer.v:20$442
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\buf_re[15][63:0] \buf_re[14]
    assign $0\buf_im[15][63:0] \buf_im[14]
    assign $0\buf_re[14][63:0] \buf_re[13]
    assign $0\buf_im[14][63:0] \buf_im[13]
    assign $0\buf_re[13][63:0] \buf_re[12]
    assign $0\buf_im[13][63:0] \buf_im[12]
    assign $0\buf_re[12][63:0] \buf_re[11]
    assign $0\buf_im[12][63:0] \buf_im[11]
    assign $0\buf_re[11][63:0] \buf_re[10]
    assign $0\buf_im[11][63:0] \buf_im[10]
    assign $0\buf_re[10][63:0] \buf_re[9]
    assign $0\buf_im[10][63:0] \buf_im[9]
    assign $0\buf_re[9][63:0] \buf_re[8]
    assign $0\buf_im[9][63:0] \buf_im[8]
    assign $0\buf_re[8][63:0] \buf_re[7]
    assign $0\buf_im[8][63:0] \buf_im[7]
    assign $0\buf_re[7][63:0] \buf_re[6]
    assign $0\buf_im[7][63:0] \buf_im[6]
    assign $0\buf_re[6][63:0] \buf_re[5]
    assign $0\buf_im[6][63:0] \buf_im[5]
    assign $0\buf_re[5][63:0] \buf_re[4]
    assign $0\buf_im[5][63:0] \buf_im[4]
    assign $0\buf_re[4][63:0] \buf_re[3]
    assign $0\buf_im[4][63:0] \buf_im[3]
    assign $0\buf_re[3][63:0] \buf_re[2]
    assign $0\buf_im[3][63:0] \buf_im[2]
    assign $0\buf_re[2][63:0] \buf_re[1]
    assign $0\buf_im[2][63:0] \buf_im[1]
    assign $0\buf_re[1][63:0] \buf_re[0]
    assign $0\buf_im[1][63:0] \buf_im[0]
    assign $0\n[31:0] 0
    assign $0\buf_re[0][63:0] \di_re
    assign $0\buf_im[0][63:0] \di_im
    sync posedge \clock
      update \n $0\n[31:0]
      update \buf_re[0] $0\buf_re[0][63:0]
      update \buf_re[1] $0\buf_re[1][63:0]
      update \buf_re[2] $0\buf_re[2][63:0]
      update \buf_re[3] $0\buf_re[3][63:0]
      update \buf_re[4] $0\buf_re[4][63:0]
      update \buf_re[5] $0\buf_re[5][63:0]
      update \buf_re[6] $0\buf_re[6][63:0]
      update \buf_re[7] $0\buf_re[7][63:0]
      update \buf_re[8] $0\buf_re[8][63:0]
      update \buf_re[9] $0\buf_re[9][63:0]
      update \buf_re[10] $0\buf_re[10][63:0]
      update \buf_re[11] $0\buf_re[11][63:0]
      update \buf_re[12] $0\buf_re[12][63:0]
      update \buf_re[13] $0\buf_re[13][63:0]
      update \buf_re[14] $0\buf_re[14][63:0]
      update \buf_re[15] $0\buf_re[15][63:0]
      update \buf_im[0] $0\buf_im[0][63:0]
      update \buf_im[1] $0\buf_im[1][63:0]
      update \buf_im[2] $0\buf_im[2][63:0]
      update \buf_im[3] $0\buf_im[3][63:0]
      update \buf_im[4] $0\buf_im[4][63:0]
      update \buf_im[5] $0\buf_im[5][63:0]
      update \buf_im[6] $0\buf_im[6][63:0]
      update \buf_im[7] $0\buf_im[7][63:0]
      update \buf_im[8] $0\buf_im[8][63:0]
      update \buf_im[9] $0\buf_im[9][63:0]
      update \buf_im[10] $0\buf_im[10][63:0]
      update \buf_im[11] $0\buf_im[11][63:0]
      update \buf_im[12] $0\buf_im[12][63:0]
      update \buf_im[13] $0\buf_im[13][63:0]
      update \buf_im[14] $0\buf_im[14][63:0]
      update \buf_im[15] $0\buf_im[15][63:0]
  end
  connect \do_re \buf_re[15]
  connect \do_im \buf_im[15]
end
attribute \src "canon/r22sdf/verilog/Butterfly.v:4.1-32.10"
attribute \hdlname "Butterfly"
attribute \dynports 1
module $paramod$d613ae374f9ff1cab433da4902a8408d119bcb1e\Butterfly
  parameter \WIDTH 64
  parameter \RH 1
  attribute \src "canon/r22sdf/verilog/Butterfly.v:8.33-8.38"
  wire width 64 input 1 signed \x0_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:9.33-9.38"
  wire width 64 input 2 signed \x0_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:10.33-10.38"
  wire width 64 input 3 signed \x1_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:11.33-11.38"
  wire width 64 input 4 signed \x1_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:12.33-12.38"
  wire width 64 output 5 signed \y0_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:13.33-13.38"
  wire width 64 output 6 signed \y0_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:14.33-14.38"
  wire width 64 output 7 signed \y1_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:15.33-15.38"
  wire width 64 output 8 signed \y1_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:18.25-18.31"
  wire width 65 signed \add_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:18.33-18.39"
  wire width 65 signed \add_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:18.41-18.47"
  wire width 65 signed \sub_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:18.49-18.55"
  wire width 65 signed \sub_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:21.18-21.31"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:21$443_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:22.18-22.31"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:22$444_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:23.18-23.31"
  wire width 65 signed $sub$canon/r22sdf/verilog/Butterfly.v:23$445_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:24.18-24.31"
  wire width 65 signed $sub$canon/r22sdf/verilog/Butterfly.v:24$446_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:27.18-27.29"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:27$447_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:27.17-27.36"
  wire width 65 signed $sshr$canon/r22sdf/verilog/Butterfly.v:27$448_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:28.18-28.29"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:28$449_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:28.17-28.36"
  wire width 65 signed $sshr$canon/r22sdf/verilog/Butterfly.v:28$450_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:29.18-29.29"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:29$451_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:29.17-29.36"
  wire width 65 signed $sshr$canon/r22sdf/verilog/Butterfly.v:29$452_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:30.18-30.29"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:30$453_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:30.17-30.36"
  wire width 65 signed $sshr$canon/r22sdf/verilog/Butterfly.v:30$454_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:21.18-21.31"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:21$443
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \x0_re
    connect \B \x1_re
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:21$443_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:22.18-22.31"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:22$444
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \x0_im
    connect \B \x1_im
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:22$444_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:23.18-23.31"
  cell $sub $sub$canon/r22sdf/verilog/Butterfly.v:23$445
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \x0_re
    connect \B \x1_re
    connect \Y $sub$canon/r22sdf/verilog/Butterfly.v:23$445_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:24.18-24.31"
  cell $sub $sub$canon/r22sdf/verilog/Butterfly.v:24$446
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \x0_im
    connect \B \x1_im
    connect \Y $sub$canon/r22sdf/verilog/Butterfly.v:24$446_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:27.18-27.29"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:27$447
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A \add_re
    connect \B 1
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:27$447_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:27.17-27.36"
  cell $sshr $sshr$canon/r22sdf/verilog/Butterfly.v:27$448
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A $add$canon/r22sdf/verilog/Butterfly.v:27$447_Y
    connect \B 1
    connect \Y $sshr$canon/r22sdf/verilog/Butterfly.v:27$448_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:28.18-28.29"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:28$449
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A \add_im
    connect \B 1
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:28$449_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:28.17-28.36"
  cell $sshr $sshr$canon/r22sdf/verilog/Butterfly.v:28$450
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A $add$canon/r22sdf/verilog/Butterfly.v:28$449_Y
    connect \B 1
    connect \Y $sshr$canon/r22sdf/verilog/Butterfly.v:28$450_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:29.18-29.29"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:29$451
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A \sub_re
    connect \B 1
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:29$451_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:29.17-29.36"
  cell $sshr $sshr$canon/r22sdf/verilog/Butterfly.v:29$452
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A $add$canon/r22sdf/verilog/Butterfly.v:29$451_Y
    connect \B 1
    connect \Y $sshr$canon/r22sdf/verilog/Butterfly.v:29$452_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:30.18-30.29"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:30$453
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A \sub_im
    connect \B 1
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:30$453_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:30.17-30.36"
  cell $sshr $sshr$canon/r22sdf/verilog/Butterfly.v:30$454
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A $add$canon/r22sdf/verilog/Butterfly.v:30$453_Y
    connect \B 1
    connect \Y $sshr$canon/r22sdf/verilog/Butterfly.v:30$454_Y
  end
  connect \add_re $add$canon/r22sdf/verilog/Butterfly.v:21$443_Y
  connect \add_im $add$canon/r22sdf/verilog/Butterfly.v:22$444_Y
  connect \sub_re $sub$canon/r22sdf/verilog/Butterfly.v:23$445_Y
  connect \sub_im $sub$canon/r22sdf/verilog/Butterfly.v:24$446_Y
  connect \y0_re $sshr$canon/r22sdf/verilog/Butterfly.v:27$448_Y [63:0]
  connect \y0_im $sshr$canon/r22sdf/verilog/Butterfly.v:28$450_Y [63:0]
  connect \y1_re $sshr$canon/r22sdf/verilog/Butterfly.v:29$452_Y [63:0]
  connect \y1_im $sshr$canon/r22sdf/verilog/Butterfly.v:30$454_Y [63:0]
end
attribute \src "canon/r22sdf/verilog/DelayBuffer.v:4.1-32.10"
attribute \hdlname "DelayBuffer"
attribute \dynports 1
module $paramod$06a621a209e58a2e081ce16fe5409d8612367be5\DelayBuffer
  parameter \DEPTH 32
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:8.25-8.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:9.25-9.30"
  wire width 64 input 2 \di_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:10.25-10.30"
  wire width 64 input 3 \di_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:11.25-11.30"
  wire width 64 output 4 \do_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:12.25-12.30"
  wire width 64 output 5 \do_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:17.9-17.10"
  wire width 32 signed \n
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[2]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[3]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[4]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[5]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[6]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[7]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[8]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[9]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[10]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[11]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[12]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[13]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[14]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[15]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[16]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[17]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[18]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[19]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[20]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[21]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[22]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[23]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[24]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[25]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[26]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[27]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[28]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[29]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[30]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[31]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[2]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[3]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[4]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[5]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[6]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[7]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[8]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[9]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[10]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[11]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[12]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[13]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[14]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[15]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[16]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[17]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[18]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[19]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[20]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[21]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[22]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[23]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[24]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[25]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[26]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[27]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[28]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[29]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[30]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[31]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 32 $0\n[31:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[2][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[3][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[4][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[5][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[6][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[7][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[8][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[9][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[10][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[11][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[12][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[13][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[14][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[15][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[16][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[17][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[18][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[19][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[20][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[21][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[22][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[23][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[24][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[25][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[26][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[27][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[28][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[29][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[30][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[31][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[2][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[3][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[4][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[5][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[6][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[7][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[8][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[9][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[10][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[11][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[12][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[13][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[14][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[15][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[16][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[17][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[18][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[19][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[20][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[21][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[22][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[23][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[24][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[25][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[26][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[27][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[28][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[29][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[30][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[31][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  process $proc$canon/r22sdf/verilog/DelayBuffer.v:20$455
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\buf_re[31][63:0] \buf_re[30]
    assign $0\buf_im[31][63:0] \buf_im[30]
    assign $0\buf_re[30][63:0] \buf_re[29]
    assign $0\buf_im[30][63:0] \buf_im[29]
    assign $0\buf_re[29][63:0] \buf_re[28]
    assign $0\buf_im[29][63:0] \buf_im[28]
    assign $0\buf_re[28][63:0] \buf_re[27]
    assign $0\buf_im[28][63:0] \buf_im[27]
    assign $0\buf_re[27][63:0] \buf_re[26]
    assign $0\buf_im[27][63:0] \buf_im[26]
    assign $0\buf_re[26][63:0] \buf_re[25]
    assign $0\buf_im[26][63:0] \buf_im[25]
    assign $0\buf_re[25][63:0] \buf_re[24]
    assign $0\buf_im[25][63:0] \buf_im[24]
    assign $0\buf_re[24][63:0] \buf_re[23]
    assign $0\buf_im[24][63:0] \buf_im[23]
    assign $0\buf_re[23][63:0] \buf_re[22]
    assign $0\buf_im[23][63:0] \buf_im[22]
    assign $0\buf_re[22][63:0] \buf_re[21]
    assign $0\buf_im[22][63:0] \buf_im[21]
    assign $0\buf_re[21][63:0] \buf_re[20]
    assign $0\buf_im[21][63:0] \buf_im[20]
    assign $0\buf_re[20][63:0] \buf_re[19]
    assign $0\buf_im[20][63:0] \buf_im[19]
    assign $0\buf_re[19][63:0] \buf_re[18]
    assign $0\buf_im[19][63:0] \buf_im[18]
    assign $0\buf_re[18][63:0] \buf_re[17]
    assign $0\buf_im[18][63:0] \buf_im[17]
    assign $0\buf_re[17][63:0] \buf_re[16]
    assign $0\buf_im[17][63:0] \buf_im[16]
    assign $0\buf_re[16][63:0] \buf_re[15]
    assign $0\buf_im[16][63:0] \buf_im[15]
    assign $0\buf_re[15][63:0] \buf_re[14]
    assign $0\buf_im[15][63:0] \buf_im[14]
    assign $0\buf_re[14][63:0] \buf_re[13]
    assign $0\buf_im[14][63:0] \buf_im[13]
    assign $0\buf_re[13][63:0] \buf_re[12]
    assign $0\buf_im[13][63:0] \buf_im[12]
    assign $0\buf_re[12][63:0] \buf_re[11]
    assign $0\buf_im[12][63:0] \buf_im[11]
    assign $0\buf_re[11][63:0] \buf_re[10]
    assign $0\buf_im[11][63:0] \buf_im[10]
    assign $0\buf_re[10][63:0] \buf_re[9]
    assign $0\buf_im[10][63:0] \buf_im[9]
    assign $0\buf_re[9][63:0] \buf_re[8]
    assign $0\buf_im[9][63:0] \buf_im[8]
    assign $0\buf_re[8][63:0] \buf_re[7]
    assign $0\buf_im[8][63:0] \buf_im[7]
    assign $0\buf_re[7][63:0] \buf_re[6]
    assign $0\buf_im[7][63:0] \buf_im[6]
    assign $0\buf_re[6][63:0] \buf_re[5]
    assign $0\buf_im[6][63:0] \buf_im[5]
    assign $0\buf_re[5][63:0] \buf_re[4]
    assign $0\buf_im[5][63:0] \buf_im[4]
    assign $0\buf_re[4][63:0] \buf_re[3]
    assign $0\buf_im[4][63:0] \buf_im[3]
    assign $0\buf_re[3][63:0] \buf_re[2]
    assign $0\buf_im[3][63:0] \buf_im[2]
    assign $0\buf_re[2][63:0] \buf_re[1]
    assign $0\buf_im[2][63:0] \buf_im[1]
    assign $0\buf_re[1][63:0] \buf_re[0]
    assign $0\buf_im[1][63:0] \buf_im[0]
    assign $0\n[31:0] 0
    assign $0\buf_re[0][63:0] \di_re
    assign $0\buf_im[0][63:0] \di_im
    sync posedge \clock
      update \n $0\n[31:0]
      update \buf_re[0] $0\buf_re[0][63:0]
      update \buf_re[1] $0\buf_re[1][63:0]
      update \buf_re[2] $0\buf_re[2][63:0]
      update \buf_re[3] $0\buf_re[3][63:0]
      update \buf_re[4] $0\buf_re[4][63:0]
      update \buf_re[5] $0\buf_re[5][63:0]
      update \buf_re[6] $0\buf_re[6][63:0]
      update \buf_re[7] $0\buf_re[7][63:0]
      update \buf_re[8] $0\buf_re[8][63:0]
      update \buf_re[9] $0\buf_re[9][63:0]
      update \buf_re[10] $0\buf_re[10][63:0]
      update \buf_re[11] $0\buf_re[11][63:0]
      update \buf_re[12] $0\buf_re[12][63:0]
      update \buf_re[13] $0\buf_re[13][63:0]
      update \buf_re[14] $0\buf_re[14][63:0]
      update \buf_re[15] $0\buf_re[15][63:0]
      update \buf_re[16] $0\buf_re[16][63:0]
      update \buf_re[17] $0\buf_re[17][63:0]
      update \buf_re[18] $0\buf_re[18][63:0]
      update \buf_re[19] $0\buf_re[19][63:0]
      update \buf_re[20] $0\buf_re[20][63:0]
      update \buf_re[21] $0\buf_re[21][63:0]
      update \buf_re[22] $0\buf_re[22][63:0]
      update \buf_re[23] $0\buf_re[23][63:0]
      update \buf_re[24] $0\buf_re[24][63:0]
      update \buf_re[25] $0\buf_re[25][63:0]
      update \buf_re[26] $0\buf_re[26][63:0]
      update \buf_re[27] $0\buf_re[27][63:0]
      update \buf_re[28] $0\buf_re[28][63:0]
      update \buf_re[29] $0\buf_re[29][63:0]
      update \buf_re[30] $0\buf_re[30][63:0]
      update \buf_re[31] $0\buf_re[31][63:0]
      update \buf_im[0] $0\buf_im[0][63:0]
      update \buf_im[1] $0\buf_im[1][63:0]
      update \buf_im[2] $0\buf_im[2][63:0]
      update \buf_im[3] $0\buf_im[3][63:0]
      update \buf_im[4] $0\buf_im[4][63:0]
      update \buf_im[5] $0\buf_im[5][63:0]
      update \buf_im[6] $0\buf_im[6][63:0]
      update \buf_im[7] $0\buf_im[7][63:0]
      update \buf_im[8] $0\buf_im[8][63:0]
      update \buf_im[9] $0\buf_im[9][63:0]
      update \buf_im[10] $0\buf_im[10][63:0]
      update \buf_im[11] $0\buf_im[11][63:0]
      update \buf_im[12] $0\buf_im[12][63:0]
      update \buf_im[13] $0\buf_im[13][63:0]
      update \buf_im[14] $0\buf_im[14][63:0]
      update \buf_im[15] $0\buf_im[15][63:0]
      update \buf_im[16] $0\buf_im[16][63:0]
      update \buf_im[17] $0\buf_im[17][63:0]
      update \buf_im[18] $0\buf_im[18][63:0]
      update \buf_im[19] $0\buf_im[19][63:0]
      update \buf_im[20] $0\buf_im[20][63:0]
      update \buf_im[21] $0\buf_im[21][63:0]
      update \buf_im[22] $0\buf_im[22][63:0]
      update \buf_im[23] $0\buf_im[23][63:0]
      update \buf_im[24] $0\buf_im[24][63:0]
      update \buf_im[25] $0\buf_im[25][63:0]
      update \buf_im[26] $0\buf_im[26][63:0]
      update \buf_im[27] $0\buf_im[27][63:0]
      update \buf_im[28] $0\buf_im[28][63:0]
      update \buf_im[29] $0\buf_im[29][63:0]
      update \buf_im[30] $0\buf_im[30][63:0]
      update \buf_im[31] $0\buf_im[31][63:0]
  end
  connect \do_re \buf_re[31]
  connect \do_im \buf_im[31]
end
attribute \src "canon/r22sdf/verilog/Twiddle64.v:4.1-104.10"
module \Twiddle
  parameter \TW_FF 1
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:7.21-7.26"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:8.21-8.25"
  wire width 6 input 2 \addr
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:9.21-9.26"
  wire width 16 output 3 \tw_re
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:10.21-10.26"
  wire width 16 output 4 \tw_im
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:15.13-15.18"
  wire width 16 \mx_re
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:16.13-16.18"
  wire width 16 \mx_im
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:17.13-17.18"
  wire width 16 \ff_re
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:18.13-18.18"
  wire width 16 \ff_im
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[1]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[2]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[3]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[4]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[5]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[6]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[7]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[8]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[9]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[10]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[11]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[12]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[13]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[14]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[15]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[16]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[17]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[18]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[19]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[20]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[21]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[22]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[23]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[24]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[25]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[26]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[27]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[28]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[29]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[30]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[31]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[32]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[33]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[34]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[35]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[36]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[37]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[38]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[39]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[40]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[41]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[42]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[43]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[44]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[45]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[46]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[47]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[48]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[49]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[50]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[51]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[52]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[53]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[54]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[55]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[56]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[57]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[58]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[59]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[60]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[61]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[62]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:13.13-13.18"
  wire width 16 \wn_re[63]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[1]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[2]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[3]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[4]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[5]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[6]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[7]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[8]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[9]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[10]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[11]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[12]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[13]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[14]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[15]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[16]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[17]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[18]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[19]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[20]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[21]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[22]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[23]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[24]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[25]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[26]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[27]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[28]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[29]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[30]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[31]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[32]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[33]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[34]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[35]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[36]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[37]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[38]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[39]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[40]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[41]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[42]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[43]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[44]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[45]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[46]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[47]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[48]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[49]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[50]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[51]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[52]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[53]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[54]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[55]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[56]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[57]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[58]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[59]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[60]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[61]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[62]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:14.13-14.18"
  wire width 16 \wn_im[63]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
  wire width 6 $mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_ADDR
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
  wire width 16 $mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
  wire width 6 $mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_ADDR
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
  wire width 16 $mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:23.1-26.4"
  wire width 16 $0\ff_re[15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:23.1-26.4"
  wire width 16 $0\ff_im[15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
  wire width 16 $0$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$98
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
  wire width 16 $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
  wire width 16 $0$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$101
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
  wire width 16 $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:39.9-39.29"
  wire width 16 $0\wn_re[0][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:39.41-39.61"
  wire width 16 $0\wn_im[0][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:40.9-40.29"
  wire width 16 $0\wn_re[1][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:40.41-40.61"
  wire width 16 $0\wn_im[1][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:41.9-41.29"
  wire width 16 $0\wn_re[2][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:41.41-41.61"
  wire width 16 $0\wn_im[2][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:42.9-42.29"
  wire width 16 $0\wn_re[3][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:42.41-42.61"
  wire width 16 $0\wn_im[3][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:43.9-43.29"
  wire width 16 $0\wn_re[4][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:43.41-43.61"
  wire width 16 $0\wn_im[4][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:44.9-44.29"
  wire width 16 $0\wn_re[5][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:44.41-44.61"
  wire width 16 $0\wn_im[5][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:45.9-45.29"
  wire width 16 $0\wn_re[6][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:45.41-45.61"
  wire width 16 $0\wn_im[6][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:46.9-46.29"
  wire width 16 $0\wn_re[7][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:46.41-46.61"
  wire width 16 $0\wn_im[7][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:47.9-47.29"
  wire width 16 $0\wn_re[8][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:47.41-47.61"
  wire width 16 $0\wn_im[8][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:48.9-48.29"
  wire width 16 $0\wn_re[9][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:48.41-48.61"
  wire width 16 $0\wn_im[9][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:49.9-49.29"
  wire width 16 $0\wn_re[10][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:49.41-49.61"
  wire width 16 $0\wn_im[10][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:50.9-50.29"
  wire width 16 $0\wn_re[11][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:50.41-50.61"
  wire width 16 $0\wn_im[11][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:51.9-51.29"
  wire width 16 $0\wn_re[12][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:51.41-51.61"
  wire width 16 $0\wn_im[12][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:52.9-52.29"
  wire width 16 $0\wn_re[13][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:52.41-52.61"
  wire width 16 $0\wn_im[13][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:53.9-53.29"
  wire width 16 $0\wn_re[14][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:53.41-53.61"
  wire width 16 $0\wn_im[14][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:54.9-54.29"
  wire width 16 $0\wn_re[15][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:54.41-54.61"
  wire width 16 $0\wn_im[15][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:55.9-55.29"
  wire width 16 $0\wn_re[16][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:55.41-55.61"
  wire width 16 $0\wn_im[16][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:56.9-56.29"
  wire width 16 $0\wn_re[17][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:56.41-56.61"
  wire width 16 $0\wn_im[17][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:57.9-57.29"
  wire width 16 $0\wn_re[18][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:57.41-57.61"
  wire width 16 $0\wn_im[18][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:58.9-58.29"
  wire width 16 $0\wn_re[19][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:58.41-58.61"
  wire width 16 $0\wn_im[19][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:59.9-59.29"
  wire width 16 $0\wn_re[20][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:59.41-59.61"
  wire width 16 $0\wn_im[20][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:60.9-60.29"
  wire width 16 $0\wn_re[21][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:60.41-60.61"
  wire width 16 $0\wn_im[21][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:61.9-61.29"
  wire width 16 $0\wn_re[22][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:61.41-61.61"
  wire width 16 $0\wn_im[22][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:62.9-62.29"
  wire width 16 $0\wn_re[23][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:62.41-62.61"
  wire width 16 $0\wn_im[23][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:63.9-63.29"
  wire width 16 $0\wn_re[24][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:63.41-63.61"
  wire width 16 $0\wn_im[24][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:64.9-64.29"
  wire width 16 $0\wn_re[25][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:64.41-64.61"
  wire width 16 $0\wn_im[25][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:65.9-65.29"
  wire width 16 $0\wn_re[26][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:65.41-65.61"
  wire width 16 $0\wn_im[26][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:66.9-66.29"
  wire width 16 $0\wn_re[27][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:66.41-66.61"
  wire width 16 $0\wn_im[27][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:67.9-67.29"
  wire width 16 $0\wn_re[28][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:67.41-67.61"
  wire width 16 $0\wn_im[28][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:68.9-68.29"
  wire width 16 $0\wn_re[29][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:68.41-68.61"
  wire width 16 $0\wn_im[29][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:69.9-69.29"
  wire width 16 $0\wn_re[30][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:69.41-69.61"
  wire width 16 $0\wn_im[30][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:70.9-70.29"
  wire width 16 $0\wn_re[31][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:70.41-70.61"
  wire width 16 $0\wn_im[31][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:71.9-71.29"
  wire width 16 $0\wn_re[32][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:71.41-71.61"
  wire width 16 $0\wn_im[32][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:72.9-72.29"
  wire width 16 $0\wn_re[33][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:72.41-72.61"
  wire width 16 $0\wn_im[33][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:73.9-73.29"
  wire width 16 $0\wn_re[34][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:73.41-73.61"
  wire width 16 $0\wn_im[34][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:74.9-74.29"
  wire width 16 $0\wn_re[35][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:74.41-74.61"
  wire width 16 $0\wn_im[35][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:75.9-75.29"
  wire width 16 $0\wn_re[36][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:75.41-75.61"
  wire width 16 $0\wn_im[36][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:76.9-76.29"
  wire width 16 $0\wn_re[37][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:76.41-76.61"
  wire width 16 $0\wn_im[37][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:77.9-77.29"
  wire width 16 $0\wn_re[38][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:77.41-77.61"
  wire width 16 $0\wn_im[38][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:78.9-78.29"
  wire width 16 $0\wn_re[39][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:78.41-78.61"
  wire width 16 $0\wn_im[39][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:79.9-79.29"
  wire width 16 $0\wn_re[40][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:79.41-79.61"
  wire width 16 $0\wn_im[40][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:80.9-80.29"
  wire width 16 $0\wn_re[41][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:80.41-80.61"
  wire width 16 $0\wn_im[41][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:81.9-81.29"
  wire width 16 $0\wn_re[42][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:81.41-81.61"
  wire width 16 $0\wn_im[42][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:82.9-82.29"
  wire width 16 $0\wn_re[43][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:82.41-82.61"
  wire width 16 $0\wn_im[43][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:83.9-83.29"
  wire width 16 $0\wn_re[44][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:83.41-83.61"
  wire width 16 $0\wn_im[44][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:84.9-84.29"
  wire width 16 $0\wn_re[45][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:84.41-84.61"
  wire width 16 $0\wn_im[45][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:85.9-85.29"
  wire width 16 $0\wn_re[46][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:85.41-85.61"
  wire width 16 $0\wn_im[46][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:86.9-86.29"
  wire width 16 $0\wn_re[47][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:86.41-86.61"
  wire width 16 $0\wn_im[47][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:87.9-87.29"
  wire width 16 $0\wn_re[48][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:87.41-87.61"
  wire width 16 $0\wn_im[48][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:88.9-88.29"
  wire width 16 $0\wn_re[49][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:88.41-88.61"
  wire width 16 $0\wn_im[49][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:89.9-89.29"
  wire width 16 $0\wn_re[50][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:89.41-89.61"
  wire width 16 $0\wn_im[50][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:90.9-90.29"
  wire width 16 $0\wn_re[51][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:90.41-90.61"
  wire width 16 $0\wn_im[51][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:91.9-91.29"
  wire width 16 $0\wn_re[52][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:91.41-91.61"
  wire width 16 $0\wn_im[52][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:92.9-92.29"
  wire width 16 $0\wn_re[53][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:92.41-92.61"
  wire width 16 $0\wn_im[53][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:93.9-93.29"
  wire width 16 $0\wn_re[54][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:93.41-93.61"
  wire width 16 $0\wn_im[54][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:94.9-94.29"
  wire width 16 $0\wn_re[55][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:94.41-94.61"
  wire width 16 $0\wn_im[55][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:95.9-95.29"
  wire width 16 $0\wn_re[56][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:95.41-95.61"
  wire width 16 $0\wn_im[56][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:96.9-96.29"
  wire width 16 $0\wn_re[57][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:96.41-96.61"
  wire width 16 $0\wn_im[57][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:97.9-97.29"
  wire width 16 $0\wn_re[58][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:97.41-97.61"
  wire width 16 $0\wn_im[58][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:98.9-98.29"
  wire width 16 $0\wn_re[59][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:98.41-98.61"
  wire width 16 $0\wn_im[59][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:99.9-99.29"
  wire width 16 $0\wn_re[60][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:99.41-99.61"
  wire width 16 $0\wn_im[60][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:100.9-100.29"
  wire width 16 $0\wn_re[61][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:100.41-100.61"
  wire width 16 $0\wn_im[61][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:101.9-101.29"
  wire width 16 $0\wn_re[62][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:101.41-101.61"
  wire width 16 $0\wn_im[62][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:102.9-102.29"
  wire width 16 $0\wn_re[63][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:102.41-102.61"
  wire width 16 $0\wn_im[63][15:0]
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:23.1-26.4"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:23$96
    assign { } { }
    assign { } { }
    assign $0\ff_re[15:0] \mx_re
    assign $0\ff_im[15:0] \mx_im
    sync posedge \clock
      update \ff_re $0\ff_re[15:0]
      update \ff_im $0\ff_im[15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:20$97
    assign { } { }
    assign $0$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$98 $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
    switch $mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_ADDR
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'000000
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[0]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'000001
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[1]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'000010
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[2]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'000011
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[3]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'000100
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[4]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'000101
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[5]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'000110
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[6]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'000111
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[7]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'001000
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[8]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'001001
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[9]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'001010
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[10]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'001011
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[11]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'001100
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[12]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'001101
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[13]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'001110
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[14]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'001111
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[15]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'010000
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[16]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'010001
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[17]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'010010
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[18]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'010011
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[19]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'010100
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[20]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'010101
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[21]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'010110
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[22]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'010111
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[23]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'011000
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[24]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'011001
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[25]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'011010
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[26]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'011011
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[27]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'011100
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[28]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'011101
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[29]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'011110
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[30]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'011111
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[31]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'100000
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[32]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'100001
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[33]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'100010
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[34]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'100011
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[35]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'100100
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[36]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'100101
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[37]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'100110
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[38]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'100111
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[39]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'101000
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[40]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'101001
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[41]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'101010
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[42]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'101011
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[43]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'101100
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[44]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'101101
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[45]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'101110
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[46]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'101111
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[47]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'110000
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[48]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'110001
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[49]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'110010
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[50]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'110011
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[51]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'110100
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[52]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'110101
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[53]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'110110
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[54]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'110111
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[55]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'111000
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[56]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'111001
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[57]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'111010
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[58]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'111011
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[59]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'111100
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[60]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'111101
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[61]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'111110
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[62]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 6'111111
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 \wn_re[63]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:20.17-20.22"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$99 16'x
    end
    sync always
      update $mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA $0$mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA[15:0]$98
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:21$100
    assign { } { }
    assign $0$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$101 $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
    switch $mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_ADDR
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'000000
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[0]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'000001
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[1]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'000010
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[2]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'000011
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[3]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'000100
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[4]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'000101
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[5]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'000110
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[6]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'000111
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[7]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'001000
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[8]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'001001
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[9]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'001010
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[10]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'001011
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[11]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'001100
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[12]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'001101
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[13]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'001110
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[14]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'001111
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[15]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'010000
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[16]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'010001
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[17]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'010010
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[18]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'010011
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[19]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'010100
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[20]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'010101
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[21]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'010110
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[22]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'010111
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[23]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'011000
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[24]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'011001
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[25]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'011010
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[26]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'011011
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[27]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'011100
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[28]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'011101
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[29]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'011110
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[30]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'011111
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[31]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'100000
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[32]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'100001
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[33]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'100010
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[34]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'100011
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[35]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'100100
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[36]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'100101
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[37]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'100110
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[38]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'100111
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[39]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'101000
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[40]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'101001
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[41]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'101010
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[42]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'101011
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[43]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'101100
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[44]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'101101
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[45]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'101110
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[46]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'101111
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[47]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'110000
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[48]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'110001
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[49]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'110010
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[50]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'110011
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[51]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'110100
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[52]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'110101
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[53]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'110110
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[54]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'110111
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[55]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'111000
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[56]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'111001
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[57]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'111010
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[58]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'111011
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[59]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'111100
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[60]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'111101
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[61]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'111110
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[62]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 6'111111
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 \wn_im[63]
    attribute \src "canon/r22sdf/verilog/Twiddle64.v:21.17-21.22"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$102 16'x
    end
    sync always
      update $mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA $0$mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA[15:0]$101
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:39.9-39.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:39$103
    assign { } { }
    assign $0\wn_re[0][15:0] 16'0000000000000000
    sync always
      update \wn_re[0] $0\wn_re[0][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:39.41-39.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:39$104
    assign { } { }
    assign $0\wn_im[0][15:0] 16'0000000000000000
    sync always
      update \wn_im[0] $0\wn_im[0][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:40.9-40.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:40$105
    assign { } { }
    assign $0\wn_re[1][15:0] 16'0111111101100010
    sync always
      update \wn_re[1] $0\wn_re[1][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:40.41-40.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:40$106
    assign { } { }
    assign $0\wn_im[1][15:0] 16'1111001101110100
    sync always
      update \wn_im[1] $0\wn_im[1][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:41.9-41.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:41$107
    assign { } { }
    assign $0\wn_re[2][15:0] 16'0111110110001010
    sync always
      update \wn_re[2] $0\wn_re[2][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:41.41-41.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:41$108
    assign { } { }
    assign $0\wn_im[2][15:0] 16'1110011100000111
    sync always
      update \wn_im[2] $0\wn_im[2][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:42.9-42.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:42$109
    assign { } { }
    assign $0\wn_re[3][15:0] 16'0111101001111101
    sync always
      update \wn_re[3] $0\wn_re[3][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:42.41-42.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:42$110
    assign { } { }
    assign $0\wn_im[3][15:0] 16'1101101011011000
    sync always
      update \wn_im[3] $0\wn_im[3][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:43.9-43.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:43$111
    assign { } { }
    assign $0\wn_re[4][15:0] 16'0111011001000010
    sync always
      update \wn_re[4] $0\wn_re[4][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:43.41-43.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:43$112
    assign { } { }
    assign $0\wn_im[4][15:0] 16'1100111100000100
    sync always
      update \wn_im[4] $0\wn_im[4][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:44.9-44.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:44$113
    assign { } { }
    assign $0\wn_re[5][15:0] 16'0111000011100011
    sync always
      update \wn_re[5] $0\wn_re[5][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:44.41-44.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:44$114
    assign { } { }
    assign $0\wn_im[5][15:0] 16'1100001110101001
    sync always
      update \wn_im[5] $0\wn_im[5][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:45.9-45.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:45$115
    assign { } { }
    assign $0\wn_re[6][15:0] 16'0110101001101110
    sync always
      update \wn_re[6] $0\wn_re[6][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:45.41-45.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:45$116
    assign { } { }
    assign $0\wn_im[6][15:0] 16'1011100011100011
    sync always
      update \wn_im[6] $0\wn_im[6][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:46.9-46.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:46$117
    assign { } { }
    assign $0\wn_re[7][15:0] 16'0110001011110010
    sync always
      update \wn_re[7] $0\wn_re[7][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:46.41-46.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:46$118
    assign { } { }
    assign $0\wn_im[7][15:0] 16'1010111011001100
    sync always
      update \wn_im[7] $0\wn_im[7][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:47.9-47.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:47$119
    assign { } { }
    assign $0\wn_re[8][15:0] 16'0101101010000010
    sync always
      update \wn_re[8] $0\wn_re[8][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:47.41-47.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:47$120
    assign { } { }
    assign $0\wn_im[8][15:0] 16'1010010101111110
    sync always
      update \wn_im[8] $0\wn_im[8][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:48.9-48.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:48$121
    assign { } { }
    assign $0\wn_re[9][15:0] 16'0101000100110100
    sync always
      update \wn_re[9] $0\wn_re[9][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:48.41-48.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:48$122
    assign { } { }
    assign $0\wn_im[9][15:0] 16'1001110100001110
    sync always
      update \wn_im[9] $0\wn_im[9][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:49.9-49.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:49$123
    assign { } { }
    assign $0\wn_re[10][15:0] 16'0100011100011101
    sync always
      update \wn_re[10] $0\wn_re[10][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:49.41-49.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:49$124
    assign { } { }
    assign $0\wn_im[10][15:0] 16'1001010110010010
    sync always
      update \wn_im[10] $0\wn_im[10][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:50.9-50.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:50$125
    assign { } { }
    assign $0\wn_re[11][15:0] 16'0011110001010111
    sync always
      update \wn_re[11] $0\wn_re[11][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:50.41-50.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:50$126
    assign { } { }
    assign $0\wn_im[11][15:0] 16'1000111100011101
    sync always
      update \wn_im[11] $0\wn_im[11][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:51.9-51.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:51$127
    assign { } { }
    assign $0\wn_re[12][15:0] 16'0011000011111100
    sync always
      update \wn_re[12] $0\wn_re[12][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:51.41-51.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:51$128
    assign { } { }
    assign $0\wn_im[12][15:0] 16'1000100110111110
    sync always
      update \wn_im[12] $0\wn_im[12][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:52.9-52.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:52$129
    assign { } { }
    assign $0\wn_re[13][15:0] 16'0010010100101000
    sync always
      update \wn_re[13] $0\wn_re[13][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:52.41-52.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:52$130
    assign { } { }
    assign $0\wn_im[13][15:0] 16'1000010110000011
    sync always
      update \wn_im[13] $0\wn_im[13][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:53.9-53.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:53$131
    assign { } { }
    assign $0\wn_re[14][15:0] 16'0001100011111001
    sync always
      update \wn_re[14] $0\wn_re[14][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:53.41-53.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:53$132
    assign { } { }
    assign $0\wn_im[14][15:0] 16'1000001001110110
    sync always
      update \wn_im[14] $0\wn_im[14][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:54.9-54.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:54$133
    assign { } { }
    assign $0\wn_re[15][15:0] 16'0000110010001100
    sync always
      update \wn_re[15] $0\wn_re[15][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:54.41-54.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:54$134
    assign { } { }
    assign $0\wn_im[15][15:0] 16'1000000010011110
    sync always
      update \wn_im[15] $0\wn_im[15][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:55.9-55.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:55$135
    assign { } { }
    assign $0\wn_re[16][15:0] 16'0000000000000000
    sync always
      update \wn_re[16] $0\wn_re[16][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:55.41-55.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:55$136
    assign { } { }
    assign $0\wn_im[16][15:0] 16'1000000000000000
    sync always
      update \wn_im[16] $0\wn_im[16][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:56.9-56.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:56$137
    assign { } { }
    assign $0\wn_re[17][15:0] 16'x
    sync always
      update \wn_re[17] $0\wn_re[17][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:56.41-56.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:56$138
    assign { } { }
    assign $0\wn_im[17][15:0] 16'x
    sync always
      update \wn_im[17] $0\wn_im[17][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:57.9-57.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:57$139
    assign { } { }
    assign $0\wn_re[18][15:0] 16'1110011100000111
    sync always
      update \wn_re[18] $0\wn_re[18][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:57.41-57.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:57$140
    assign { } { }
    assign $0\wn_im[18][15:0] 16'1000001001110110
    sync always
      update \wn_im[18] $0\wn_im[18][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:58.9-58.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:58$141
    assign { } { }
    assign $0\wn_re[19][15:0] 16'x
    sync always
      update \wn_re[19] $0\wn_re[19][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:58.41-58.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:58$142
    assign { } { }
    assign $0\wn_im[19][15:0] 16'x
    sync always
      update \wn_im[19] $0\wn_im[19][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:59.9-59.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:59$143
    assign { } { }
    assign $0\wn_re[20][15:0] 16'1100111100000100
    sync always
      update \wn_re[20] $0\wn_re[20][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:59.41-59.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:59$144
    assign { } { }
    assign $0\wn_im[20][15:0] 16'1000100110111110
    sync always
      update \wn_im[20] $0\wn_im[20][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:60.9-60.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:60$145
    assign { } { }
    assign $0\wn_re[21][15:0] 16'1100001110101001
    sync always
      update \wn_re[21] $0\wn_re[21][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:60.41-60.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:60$146
    assign { } { }
    assign $0\wn_im[21][15:0] 16'1000111100011101
    sync always
      update \wn_im[21] $0\wn_im[21][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:61.9-61.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:61$147
    assign { } { }
    assign $0\wn_re[22][15:0] 16'1011100011100011
    sync always
      update \wn_re[22] $0\wn_re[22][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:61.41-61.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:61$148
    assign { } { }
    assign $0\wn_im[22][15:0] 16'1001010110010010
    sync always
      update \wn_im[22] $0\wn_im[22][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:62.9-62.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:62$149
    assign { } { }
    assign $0\wn_re[23][15:0] 16'x
    sync always
      update \wn_re[23] $0\wn_re[23][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:62.41-62.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:62$150
    assign { } { }
    assign $0\wn_im[23][15:0] 16'x
    sync always
      update \wn_im[23] $0\wn_im[23][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:63.9-63.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:63$151
    assign { } { }
    assign $0\wn_re[24][15:0] 16'1010010101111110
    sync always
      update \wn_re[24] $0\wn_re[24][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:63.41-63.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:63$152
    assign { } { }
    assign $0\wn_im[24][15:0] 16'1010010101111110
    sync always
      update \wn_im[24] $0\wn_im[24][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:64.9-64.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:64$153
    assign { } { }
    assign $0\wn_re[25][15:0] 16'x
    sync always
      update \wn_re[25] $0\wn_re[25][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:64.41-64.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:64$154
    assign { } { }
    assign $0\wn_im[25][15:0] 16'x
    sync always
      update \wn_im[25] $0\wn_im[25][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:65.9-65.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:65$155
    assign { } { }
    assign $0\wn_re[26][15:0] 16'1001010110010010
    sync always
      update \wn_re[26] $0\wn_re[26][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:65.41-65.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:65$156
    assign { } { }
    assign $0\wn_im[26][15:0] 16'1011100011100011
    sync always
      update \wn_im[26] $0\wn_im[26][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:66.9-66.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:66$157
    assign { } { }
    assign $0\wn_re[27][15:0] 16'1000111100011101
    sync always
      update \wn_re[27] $0\wn_re[27][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:66.41-66.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:66$158
    assign { } { }
    assign $0\wn_im[27][15:0] 16'1100001110101001
    sync always
      update \wn_im[27] $0\wn_im[27][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:67.9-67.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:67$159
    assign { } { }
    assign $0\wn_re[28][15:0] 16'1000100110111110
    sync always
      update \wn_re[28] $0\wn_re[28][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:67.41-67.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:67$160
    assign { } { }
    assign $0\wn_im[28][15:0] 16'1100111100000100
    sync always
      update \wn_im[28] $0\wn_im[28][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:68.9-68.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:68$161
    assign { } { }
    assign $0\wn_re[29][15:0] 16'x
    sync always
      update \wn_re[29] $0\wn_re[29][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:68.41-68.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:68$162
    assign { } { }
    assign $0\wn_im[29][15:0] 16'x
    sync always
      update \wn_im[29] $0\wn_im[29][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:69.9-69.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:69$163
    assign { } { }
    assign $0\wn_re[30][15:0] 16'1000001001110110
    sync always
      update \wn_re[30] $0\wn_re[30][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:69.41-69.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:69$164
    assign { } { }
    assign $0\wn_im[30][15:0] 16'1110011100000111
    sync always
      update \wn_im[30] $0\wn_im[30][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:70.9-70.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:70$165
    assign { } { }
    assign $0\wn_re[31][15:0] 16'x
    sync always
      update \wn_re[31] $0\wn_re[31][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:70.41-70.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:70$166
    assign { } { }
    assign $0\wn_im[31][15:0] 16'x
    sync always
      update \wn_im[31] $0\wn_im[31][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:71.9-71.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:71$167
    assign { } { }
    assign $0\wn_re[32][15:0] 16'x
    sync always
      update \wn_re[32] $0\wn_re[32][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:71.41-71.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:71$168
    assign { } { }
    assign $0\wn_im[32][15:0] 16'x
    sync always
      update \wn_im[32] $0\wn_im[32][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:72.9-72.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:72$169
    assign { } { }
    assign $0\wn_re[33][15:0] 16'1000000010011110
    sync always
      update \wn_re[33] $0\wn_re[33][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:72.41-72.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:72$170
    assign { } { }
    assign $0\wn_im[33][15:0] 16'0000110010001100
    sync always
      update \wn_im[33] $0\wn_im[33][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:73.9-73.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:73$171
    assign { } { }
    assign $0\wn_re[34][15:0] 16'x
    sync always
      update \wn_re[34] $0\wn_re[34][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:73.41-73.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:73$172
    assign { } { }
    assign $0\wn_im[34][15:0] 16'x
    sync always
      update \wn_im[34] $0\wn_im[34][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:74.9-74.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:74$173
    assign { } { }
    assign $0\wn_re[35][15:0] 16'x
    sync always
      update \wn_re[35] $0\wn_re[35][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:74.41-74.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:74$174
    assign { } { }
    assign $0\wn_im[35][15:0] 16'x
    sync always
      update \wn_im[35] $0\wn_im[35][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:75.9-75.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:75$175
    assign { } { }
    assign $0\wn_re[36][15:0] 16'1000100110111110
    sync always
      update \wn_re[36] $0\wn_re[36][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:75.41-75.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:75$176
    assign { } { }
    assign $0\wn_im[36][15:0] 16'0011000011111100
    sync always
      update \wn_im[36] $0\wn_im[36][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:76.9-76.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:76$177
    assign { } { }
    assign $0\wn_re[37][15:0] 16'x
    sync always
      update \wn_re[37] $0\wn_re[37][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:76.41-76.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:76$178
    assign { } { }
    assign $0\wn_im[37][15:0] 16'x
    sync always
      update \wn_im[37] $0\wn_im[37][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:77.9-77.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:77$179
    assign { } { }
    assign $0\wn_re[38][15:0] 16'x
    sync always
      update \wn_re[38] $0\wn_re[38][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:77.41-77.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:77$180
    assign { } { }
    assign $0\wn_im[38][15:0] 16'x
    sync always
      update \wn_im[38] $0\wn_im[38][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:78.9-78.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:78$181
    assign { } { }
    assign $0\wn_re[39][15:0] 16'1001110100001110
    sync always
      update \wn_re[39] $0\wn_re[39][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:78.41-78.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:78$182
    assign { } { }
    assign $0\wn_im[39][15:0] 16'0101000100110100
    sync always
      update \wn_im[39] $0\wn_im[39][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:79.9-79.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:79$183
    assign { } { }
    assign $0\wn_re[40][15:0] 16'x
    sync always
      update \wn_re[40] $0\wn_re[40][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:79.41-79.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:79$184
    assign { } { }
    assign $0\wn_im[40][15:0] 16'x
    sync always
      update \wn_im[40] $0\wn_im[40][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:80.9-80.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:80$185
    assign { } { }
    assign $0\wn_re[41][15:0] 16'x
    sync always
      update \wn_re[41] $0\wn_re[41][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:80.41-80.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:80$186
    assign { } { }
    assign $0\wn_im[41][15:0] 16'x
    sync always
      update \wn_im[41] $0\wn_im[41][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:81.9-81.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:81$187
    assign { } { }
    assign $0\wn_re[42][15:0] 16'1011100011100011
    sync always
      update \wn_re[42] $0\wn_re[42][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:81.41-81.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:81$188
    assign { } { }
    assign $0\wn_im[42][15:0] 16'0110101001101110
    sync always
      update \wn_im[42] $0\wn_im[42][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:82.9-82.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:82$189
    assign { } { }
    assign $0\wn_re[43][15:0] 16'x
    sync always
      update \wn_re[43] $0\wn_re[43][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:82.41-82.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:82$190
    assign { } { }
    assign $0\wn_im[43][15:0] 16'x
    sync always
      update \wn_im[43] $0\wn_im[43][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:83.9-83.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:83$191
    assign { } { }
    assign $0\wn_re[44][15:0] 16'x
    sync always
      update \wn_re[44] $0\wn_re[44][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:83.41-83.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:83$192
    assign { } { }
    assign $0\wn_im[44][15:0] 16'x
    sync always
      update \wn_im[44] $0\wn_im[44][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:84.9-84.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:84$193
    assign { } { }
    assign $0\wn_re[45][15:0] 16'1101101011011000
    sync always
      update \wn_re[45] $0\wn_re[45][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:84.41-84.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:84$194
    assign { } { }
    assign $0\wn_im[45][15:0] 16'0111101001111101
    sync always
      update \wn_im[45] $0\wn_im[45][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:85.9-85.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:85$195
    assign { } { }
    assign $0\wn_re[46][15:0] 16'x
    sync always
      update \wn_re[46] $0\wn_re[46][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:85.41-85.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:85$196
    assign { } { }
    assign $0\wn_im[46][15:0] 16'x
    sync always
      update \wn_im[46] $0\wn_im[46][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:86.9-86.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:86$197
    assign { } { }
    assign $0\wn_re[47][15:0] 16'x
    sync always
      update \wn_re[47] $0\wn_re[47][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:86.41-86.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:86$198
    assign { } { }
    assign $0\wn_im[47][15:0] 16'x
    sync always
      update \wn_im[47] $0\wn_im[47][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:87.9-87.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:87$199
    assign { } { }
    assign $0\wn_re[48][15:0] 16'x
    sync always
      update \wn_re[48] $0\wn_re[48][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:87.41-87.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:87$200
    assign { } { }
    assign $0\wn_im[48][15:0] 16'x
    sync always
      update \wn_im[48] $0\wn_im[48][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:88.9-88.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:88$201
    assign { } { }
    assign $0\wn_re[49][15:0] 16'x
    sync always
      update \wn_re[49] $0\wn_re[49][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:88.41-88.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:88$202
    assign { } { }
    assign $0\wn_im[49][15:0] 16'x
    sync always
      update \wn_im[49] $0\wn_im[49][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:89.9-89.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:89$203
    assign { } { }
    assign $0\wn_re[50][15:0] 16'x
    sync always
      update \wn_re[50] $0\wn_re[50][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:89.41-89.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:89$204
    assign { } { }
    assign $0\wn_im[50][15:0] 16'x
    sync always
      update \wn_im[50] $0\wn_im[50][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:90.9-90.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:90$205
    assign { } { }
    assign $0\wn_re[51][15:0] 16'x
    sync always
      update \wn_re[51] $0\wn_re[51][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:90.41-90.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:90$206
    assign { } { }
    assign $0\wn_im[51][15:0] 16'x
    sync always
      update \wn_im[51] $0\wn_im[51][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:91.9-91.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:91$207
    assign { } { }
    assign $0\wn_re[52][15:0] 16'x
    sync always
      update \wn_re[52] $0\wn_re[52][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:91.41-91.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:91$208
    assign { } { }
    assign $0\wn_im[52][15:0] 16'x
    sync always
      update \wn_im[52] $0\wn_im[52][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:92.9-92.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:92$209
    assign { } { }
    assign $0\wn_re[53][15:0] 16'x
    sync always
      update \wn_re[53] $0\wn_re[53][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:92.41-92.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:92$210
    assign { } { }
    assign $0\wn_im[53][15:0] 16'x
    sync always
      update \wn_im[53] $0\wn_im[53][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:93.9-93.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:93$211
    assign { } { }
    assign $0\wn_re[54][15:0] 16'x
    sync always
      update \wn_re[54] $0\wn_re[54][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:93.41-93.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:93$212
    assign { } { }
    assign $0\wn_im[54][15:0] 16'x
    sync always
      update \wn_im[54] $0\wn_im[54][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:94.9-94.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:94$213
    assign { } { }
    assign $0\wn_re[55][15:0] 16'x
    sync always
      update \wn_re[55] $0\wn_re[55][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:94.41-94.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:94$214
    assign { } { }
    assign $0\wn_im[55][15:0] 16'x
    sync always
      update \wn_im[55] $0\wn_im[55][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:95.9-95.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:95$215
    assign { } { }
    assign $0\wn_re[56][15:0] 16'x
    sync always
      update \wn_re[56] $0\wn_re[56][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:95.41-95.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:95$216
    assign { } { }
    assign $0\wn_im[56][15:0] 16'x
    sync always
      update \wn_im[56] $0\wn_im[56][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:96.9-96.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:96$217
    assign { } { }
    assign $0\wn_re[57][15:0] 16'x
    sync always
      update \wn_re[57] $0\wn_re[57][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:96.41-96.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:96$218
    assign { } { }
    assign $0\wn_im[57][15:0] 16'x
    sync always
      update \wn_im[57] $0\wn_im[57][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:97.9-97.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:97$219
    assign { } { }
    assign $0\wn_re[58][15:0] 16'x
    sync always
      update \wn_re[58] $0\wn_re[58][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:97.41-97.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:97$220
    assign { } { }
    assign $0\wn_im[58][15:0] 16'x
    sync always
      update \wn_im[58] $0\wn_im[58][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:98.9-98.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:98$221
    assign { } { }
    assign $0\wn_re[59][15:0] 16'x
    sync always
      update \wn_re[59] $0\wn_re[59][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:98.41-98.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:98$222
    assign { } { }
    assign $0\wn_im[59][15:0] 16'x
    sync always
      update \wn_im[59] $0\wn_im[59][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:99.9-99.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:99$223
    assign { } { }
    assign $0\wn_re[60][15:0] 16'x
    sync always
      update \wn_re[60] $0\wn_re[60][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:99.41-99.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:99$224
    assign { } { }
    assign $0\wn_im[60][15:0] 16'x
    sync always
      update \wn_im[60] $0\wn_im[60][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:100.9-100.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:100$225
    assign { } { }
    assign $0\wn_re[61][15:0] 16'x
    sync always
      update \wn_re[61] $0\wn_re[61][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:100.41-100.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:100$226
    assign { } { }
    assign $0\wn_im[61][15:0] 16'x
    sync always
      update \wn_im[61] $0\wn_im[61][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:101.9-101.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:101$227
    assign { } { }
    assign $0\wn_re[62][15:0] 16'x
    sync always
      update \wn_re[62] $0\wn_re[62][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:101.41-101.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:101$228
    assign { } { }
    assign $0\wn_im[62][15:0] 16'x
    sync always
      update \wn_im[62] $0\wn_im[62][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:102.9-102.29"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:102$229
    assign { } { }
    assign $0\wn_re[63][15:0] 16'x
    sync always
      update \wn_re[63] $0\wn_re[63][15:0]
  end
  attribute \src "canon/r22sdf/verilog/Twiddle64.v:102.41-102.61"
  process $proc$canon/r22sdf/verilog/Twiddle64.v:102$230
    assign { } { }
    assign $0\wn_im[63][15:0] 16'x
    sync always
      update \wn_im[63] $0\wn_im[63][15:0]
  end
  connect \mx_re $mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_DATA
  connect \mx_im $mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_DATA
  connect \tw_re \ff_re
  connect \tw_im \ff_im
  connect $mem2reg_rd$\wn_re$canon/r22sdf/verilog/Twiddle64.v:20$94_ADDR \addr
  connect $mem2reg_rd$\wn_im$canon/r22sdf/verilog/Twiddle64.v:21$95_ADDR \addr
end
attribute \hdlname "FFT"
attribute \dynports 1
attribute \top 1
attribute \src "canon/r22sdf/verilog/FFT64.v:4.1-62.10"
module \FFT
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/FFT64.v:27.17-27.26"
  wire width 64 \su2_do_im
  attribute \src "canon/r22sdf/verilog/FFT64.v:26.17-26.26"
  wire width 64 \su2_do_re
  attribute \src "canon/r22sdf/verilog/FFT64.v:25.17-25.26"
  wire \su2_do_en
  attribute \src "canon/r22sdf/verilog/FFT64.v:24.17-24.26"
  wire width 64 \su1_do_im
  attribute \src "canon/r22sdf/verilog/FFT64.v:23.17-23.26"
  wire width 64 \su1_do_re
  attribute \src "canon/r22sdf/verilog/FFT64.v:22.17-22.26"
  wire \su1_do_en
  attribute \src "canon/r22sdf/verilog/FFT64.v:14.25-14.30"
  wire width 64 output 8 \do_im
  attribute \src "canon/r22sdf/verilog/FFT64.v:13.25-13.30"
  wire width 64 output 7 \do_re
  attribute \src "canon/r22sdf/verilog/FFT64.v:12.25-12.30"
  wire output 6 \do_en
  attribute \src "canon/r22sdf/verilog/FFT64.v:11.25-11.30"
  wire width 64 input 5 \di_im
  attribute \src "canon/r22sdf/verilog/FFT64.v:10.25-10.30"
  wire width 64 input 4 \di_re
  attribute \src "canon/r22sdf/verilog/FFT64.v:9.25-9.30"
  wire input 3 \di_en
  attribute \src "canon/r22sdf/verilog/FFT64.v:8.25-8.30"
  wire input 2 \reset
  attribute \src "canon/r22sdf/verilog/FFT64.v:7.25-7.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/FFT64.v:51.39-60.2"
  cell $paramod$3a4a6b030fb5923507654bb1f3de719d96a7657a\SdfUnit \SU3
    connect \clock \clock
    connect \reset \reset
    connect \di_en \su2_do_en
    connect \di_re \su2_do_re
    connect \di_im \su2_do_im
    connect \do_en \do_en
    connect \do_re \do_re
    connect \do_im \do_im
  end
  attribute \src "canon/r22sdf/verilog/FFT64.v:40.40-49.2"
  cell $paramod$573b5488d8b8cbb3337ddd4ff9be573bdbd84b1b\SdfUnit \SU2
    connect \clock \clock
    connect \reset \reset
    connect \di_en \su1_do_en
    connect \di_re \su1_do_re
    connect \di_im \su1_do_im
    connect \do_en \su2_do_en
    connect \do_re \su2_do_re
    connect \do_im \su2_do_im
  end
  attribute \src "canon/r22sdf/verilog/FFT64.v:29.40-38.2"
  cell $paramod$3c620c1d62db73e12eb6fdbd057f37293c56901c\SdfUnit \SU1
    connect \clock \clock
    connect \reset \reset
    connect \di_en \di_en
    connect \di_re \di_re
    connect \di_im \di_im
    connect \do_en \su1_do_en
    connect \do_re \su1_do_re
    connect \do_im \su1_do_im
  end
end
attribute \src "canon/r22sdf/verilog/SdfUnit.v:4.1-277.10"
attribute \hdlname "SdfUnit"
attribute \dynports 1
module $paramod$3c620c1d62db73e12eb6fdbd057f37293c56901c\SdfUnit
  parameter \N 64
  parameter \M 64
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:9.25-9.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:10.25-10.30"
  wire input 2 \reset
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:11.25-11.30"
  wire input 3 \di_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:12.25-12.30"
  wire width 64 input 4 \di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:13.25-13.30"
  wire width 64 input 5 \di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:14.25-14.30"
  wire output 6 \do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:15.25-15.30"
  wire width 64 output 7 \do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:16.25-16.30"
  wire width 64 output 8 \do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:37.17-37.25"
  wire width 6 \di_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:38.17-38.23"
  wire \bf1_bf
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:39.17-39.26"
  wire width 64 \bf1_x0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:40.17-40.26"
  wire width 64 \bf1_x0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:41.17-41.26"
  wire width 64 \bf1_x1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:42.17-42.26"
  wire width 64 \bf1_x1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:43.17-43.26"
  wire width 64 \bf1_y0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:44.17-44.26"
  wire width 64 \bf1_y0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:45.17-45.26"
  wire width 64 \bf1_y1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:46.17-46.26"
  wire width 64 \bf1_y1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:47.17-47.26"
  wire width 64 \db1_di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:48.17-48.26"
  wire width 64 \db1_di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:49.17-49.26"
  wire width 64 \db1_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:50.17-50.26"
  wire width 64 \db1_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:51.17-51.26"
  wire width 64 \bf1_sp_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:52.17-52.26"
  wire width 64 \bf1_sp_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:53.17-53.26"
  wire \bf1_sp_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:54.17-54.26"
  wire width 6 \bf1_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:55.17-55.26"
  wire \bf1_start
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:56.17-56.24"
  wire \bf1_end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:57.17-57.23"
  wire \bf1_mj
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:58.17-58.26"
  wire width 64 \bf1_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:59.17-59.26"
  wire width 64 \bf1_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:62.17-62.23"
  wire \bf2_bf
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:63.17-63.26"
  wire width 64 \bf2_x0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:64.17-64.26"
  wire width 64 \bf2_x0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:65.17-65.26"
  wire width 64 \bf2_x1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:66.17-66.26"
  wire width 64 \bf2_x1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:67.17-67.26"
  wire width 64 \bf2_y0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:68.17-68.26"
  wire width 64 \bf2_y0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:69.17-69.26"
  wire width 64 \bf2_y1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:70.17-70.26"
  wire width 64 \bf2_y1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:71.17-71.26"
  wire width 64 \db2_di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:72.17-72.26"
  wire width 64 \db2_di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:73.17-73.26"
  wire width 64 \db2_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:74.17-74.26"
  wire width 64 \db2_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:75.17-75.26"
  wire width 64 \bf2_sp_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:76.17-76.26"
  wire width 64 \bf2_sp_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:77.17-77.26"
  wire \bf2_sp_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:78.17-78.26"
  wire width 6 \bf2_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:79.17-79.26"
  wire \bf2_start
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:80.17-80.24"
  wire \bf2_end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:81.17-81.26"
  wire width 64 \bf2_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:82.17-82.26"
  wire width 64 \bf2_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:83.17-83.26"
  wire \bf2_do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:86.17-86.23"
  wire width 2 \tw_sel
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:87.17-87.23"
  wire width 4 \tw_num
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:88.17-88.24"
  wire width 6 \tw_addr
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:89.17-89.22"
  wire width 64 \tw_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:90.17-90.22"
  wire width 64 \tw_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:91.17-91.22"
  wire \mu_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:92.17-92.24"
  wire width 64 \mu_a_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:93.17-93.24"
  wire width 64 \mu_a_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:94.17-94.24"
  wire width 64 \mu_m_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:95.17-95.24"
  wire width 64 \mu_m_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:96.17-96.25"
  wire width 64 \mu_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:97.17-97.25"
  wire width 64 \mu_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:98.17-98.25"
  wire \mu_do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:103.1-109.4"
  wire width 6 $0\di_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.30-107.45"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:107$234_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.21-107.62"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:107$235_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:113.21-113.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:113$236_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:114.21-114.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:114$237_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:115.21-115.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:115$238_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:116.21-116.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:116$239_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:137.21-137.47"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:137$240_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:138.21-138.47"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:138$241_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.42-139.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:139$242_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.21-139.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:139$243_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.51-140.61"
  wire width 64 $neg$canon/r22sdf/verilog/SdfUnit.v:140$244_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.42-140.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:140$245_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.21-140.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:140$246_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  wire $0\bf1_sp_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  wire width 6 $0\bf1_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.41-147.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:147$248_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.22-147.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:147$249_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.35-148.51"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:148$250_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.22-148.68"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:148$251_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:151.22-151.50"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:151$252_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:152.20-152.45"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:152$253_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:153.19-153.53"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:153$254_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  wire width 64 $0\bf1_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  wire width 64 $0\bf1_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:163.1-165.4"
  wire $0\bf2_bf[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:168.21-168.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:168$257_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:169.21-169.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:169$258_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:170.21-170.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:170$259_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:171.21-171.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:171$260_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:194.21-194.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:194$261_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:195.21-195.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:195$262_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:196.21-196.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:196$263_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:197.21-197.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:197$264_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  wire $0\bf2_sp_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  wire width 6 $0\bf2_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.41-204.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:204$266_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.22-204.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:204$267_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.35-205.51"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:205$268_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.22-205.68"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:205$269_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:209.1-211.4"
  wire $0\bf2_start[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.19-210.48"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:210$271_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.18-210.61"
  wire $and$canon/r22sdf/verilog/SdfUnit.v:210$272_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:212.20-212.45"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:212$273_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  wire width 64 $0\bf2_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  wire width 64 $0\bf2_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:219.1-225.4"
  wire $0\bf2_do_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:232.18-232.44"
  wire width 6 $shl$canon/r22sdf/verilog/SdfUnit.v:232$276_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:233.19-233.34"
  wire width 6 $mul$canon/r22sdf/verilog/SdfUnit.v:233$277_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:243.1-245.4"
  wire $0\mu_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:244.15-244.39"
  wire $ne$canon/r22sdf/verilog/SdfUnit.v:244$279_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:247.19-247.52"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:247$280_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:248.19-248.52"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:248$281_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  wire width 64 $0\mu_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  wire width 64 $0\mu_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:260.17-260.44"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:260$283_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:261.17-261.44"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:261$284_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:264.1-270.4"
  wire $0\mu_do_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.30-107.45"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:107$234
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \di_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:107$234_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.21-107.62"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:107$235
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:107$234_Y
    connect \S \di_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:107$235_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:113.21-113.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:113$236
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db1_do_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:113$236_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:114.21-114.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:114$237
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db1_do_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:114$237_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:115.21-115.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:115$238
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \di_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:115$238_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:116.21-116.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:116$239
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \di_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:116$239_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:118.35-127.2"
  cell $paramod$2e5b1f834ac84bf9294e91116250feb1b78d0f9d\Butterfly \BF1
    connect \x0_re \bf1_x0_re
    connect \x0_im \bf1_x0_im
    connect \x1_re \bf1_x1_re
    connect \x1_im \bf1_x1_im
    connect \y0_re \bf1_y0_re
    connect \y0_im \bf1_y0_im
    connect \y1_re \bf1_y1_re
    connect \y1_im \bf1_y1_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:129.51-135.2"
  cell $paramod$06a621a209e58a2e081ce16fe5409d8612367be5\DelayBuffer \DB1
    connect \clock \clock
    connect \di_re \db1_di_re
    connect \di_im \db1_di_im
    connect \do_re \db1_do_re
    connect \do_im \db1_do_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:137.21-137.47"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:137$240
    parameter \WIDTH 64
    connect \A \di_re
    connect \B \bf1_y1_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:137$240_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:138.21-138.47"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:138$241
    parameter \WIDTH 64
    connect \A \di_im
    connect \B \bf1_y1_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:138$241_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.42-139.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:139$242
    parameter \WIDTH 64
    connect \A \db1_do_re
    connect \B \db1_do_im
    connect \S \bf1_mj
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:139$242_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.21-139.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:139$243
    parameter \WIDTH 64
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:139$242_Y
    connect \B \bf1_y0_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:139$243_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.51-140.61"
  cell $neg $neg$canon/r22sdf/verilog/SdfUnit.v:140$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \db1_do_re
    connect \Y $neg$canon/r22sdf/verilog/SdfUnit.v:140$244_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.42-140.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:140$245
    parameter \WIDTH 64
    connect \A \db1_do_im
    connect \B $neg$canon/r22sdf/verilog/SdfUnit.v:140$244_Y
    connect \S \bf1_mj
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:140$245_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.21-140.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:140$246
    parameter \WIDTH 64
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:140$245_Y
    connect \B \bf1_y0_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:140$246_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.41-147.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:147$248
    parameter \WIDTH 1
    connect \A \bf1_sp_en
    connect \B 1'0
    connect \S \bf1_end
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:147$248_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.22-147.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:147$249
    parameter \WIDTH 1
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:147$248_Y
    connect \B 1'1
    connect \S \bf1_start
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:147$249_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.35-148.51"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:148$250
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bf1_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:148$250_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.22-148.68"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:148$251
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:148$250_Y
    connect \S \bf1_sp_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:148$251_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:151.22-151.50"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:151$252
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \di_count
    connect \B 31
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:151$252_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:152.20-152.45"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:152$253
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf1_count
    connect \B 63
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:152$253_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:153.19-153.53"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:153$254
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bf1_count [5:4]
    connect \B 2'11
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:153$254_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:168.21-168.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:168$257
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db2_do_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:168$257_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:169.21-169.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:169$258
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db2_do_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:169$258_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:170.21-170.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:170$259
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf1_do_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:170$259_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:171.21-171.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:171$260
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf1_do_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:171$260_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:175.35-184.2"
  cell $paramod$d613ae374f9ff1cab433da4902a8408d119bcb1e\Butterfly \BF2
    connect \x0_re \bf2_x0_re
    connect \x0_im \bf2_x0_im
    connect \x1_re \bf2_x1_re
    connect \x1_im \bf2_x1_im
    connect \y0_re \bf2_y0_re
    connect \y0_im \bf2_y0_im
    connect \y1_re \bf2_y1_re
    connect \y1_im \bf2_y1_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:186.51-192.2"
  cell $paramod$e7cccfcda593dde103266fb125691268b7765595\DelayBuffer \DB2
    connect \clock \clock
    connect \di_re \db2_di_re
    connect \di_im \db2_di_im
    connect \do_re \db2_do_re
    connect \do_im \db2_do_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:194.21-194.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:194$261
    parameter \WIDTH 64
    connect \A \bf1_do_re
    connect \B \bf2_y1_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:194$261_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:195.21-195.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:195$262
    parameter \WIDTH 64
    connect \A \bf1_do_im
    connect \B \bf2_y1_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:195$262_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:196.21-196.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:196$263
    parameter \WIDTH 64
    connect \A \db2_do_re
    connect \B \bf2_y0_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:196$263_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:197.21-197.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:197$264
    parameter \WIDTH 64
    connect \A \db2_do_im
    connect \B \bf2_y0_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:197$264_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.41-204.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:204$266
    parameter \WIDTH 1
    connect \A \bf2_sp_en
    connect \B 1'0
    connect \S \bf2_end
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:204$266_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.22-204.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:204$267
    parameter \WIDTH 1
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:204$266_Y
    connect \B 1'1
    connect \S \bf2_start
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:204$267_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.35-205.51"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:205$268
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bf2_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:205$268_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.22-205.68"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:205$269
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:205$268_Y
    connect \S \bf2_sp_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:205$269_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.19-210.48"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:210$271
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf1_count
    connect \B 15
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:210$271_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.18-210.61"
  cell $and $and$canon/r22sdf/verilog/SdfUnit.v:210$272
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$canon/r22sdf/verilog/SdfUnit.v:210$271_Y
    connect \B \bf1_sp_en
    connect \Y $and$canon/r22sdf/verilog/SdfUnit.v:210$272_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:212.20-212.45"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:212$273
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf2_count
    connect \B 63
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:212$273_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:232.18-232.44"
  cell $shl $shl$canon/r22sdf/verilog/SdfUnit.v:232$276
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 6
    connect \A \bf2_count
    connect \B 0
    connect \Y $shl$canon/r22sdf/verilog/SdfUnit.v:232$276_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:233.19-233.34"
  cell $mul $mul$canon/r22sdf/verilog/SdfUnit.v:233$277
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A \tw_num
    connect \B \tw_sel
    connect \Y $mul$canon/r22sdf/verilog/SdfUnit.v:233$277_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:235.9-240.2"
  attribute \module_not_derived 1
  cell \Twiddle \TW
    connect \clock \clock
    connect \addr \tw_addr
    connect \tw_re \tw_re [15:0]
    connect \tw_im \tw_im [15:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:244.15-244.39"
  cell $ne $ne$canon/r22sdf/verilog/SdfUnit.v:244$279
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \tw_addr
    connect \B 6'000000
    connect \Y $ne$canon/r22sdf/verilog/SdfUnit.v:244$279_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:247.19-247.52"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:247$280
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf2_do_re
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:247$280_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:248.19-248.52"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:248$281
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf2_do_im
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:248$281_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:250.27-257.2"
  cell $paramod\Multiply\WIDTH=32'00000000000000000000000001000000 \MU
    connect \a_re \mu_a_re
    connect \a_im \mu_a_im
    connect \b_re \tw_re
    connect \b_im \tw_im
    connect \m_re \mu_m_re
    connect \m_im \mu_m_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:260.17-260.44"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:260$283
    parameter \WIDTH 64
    connect \A \bf2_do_re
    connect \B \mu_m_re
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:260$283_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:261.17-261.44"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:261$284
    parameter \WIDTH 64
    connect \A \bf2_do_im
    connect \B \mu_m_im
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:261$284_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:103.1-109.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:103$233
    assign $0\di_count[5:0] \di_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:104.5-108.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:104.9-104.14"
      case 1'1
        assign $0\di_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:106.9-106.13"
      case 
        assign $0\di_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:107$235_Y
    end
    sync posedge \clock
      update \di_count $0\di_count[5:0]
    sync posedge \reset
      update \di_count $0\di_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:142$247
    assign $0\bf1_sp_en[0:0] \bf1_sp_en
    assign $0\bf1_count[5:0] \bf1_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:143.5-149.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:143.9-143.14"
      case 1'1
        assign $0\bf1_sp_en[0:0] 1'0
        assign $0\bf1_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:146.9-146.13"
      case 
        assign $0\bf1_sp_en[0:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:147$249_Y
        assign $0\bf1_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:148$251_Y
    end
    sync posedge \clock
      update \bf1_sp_en $0\bf1_sp_en[0:0]
      update \bf1_count $0\bf1_count[5:0]
    sync posedge \reset
      update \bf1_sp_en $0\bf1_sp_en[0:0]
      update \bf1_count $0\bf1_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:155$255
    assign { } { }
    assign { } { }
    assign $0\bf1_do_re[63:0] \bf1_sp_re
    assign $0\bf1_do_im[63:0] \bf1_sp_im
    sync posedge \clock
      update \bf1_do_re $0\bf1_do_re[63:0]
      update \bf1_do_im $0\bf1_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:163.1-165.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:163$256
    assign { } { }
    assign $0\bf2_bf[0:0] \bf1_count [4]
    sync posedge \clock
      update \bf2_bf $0\bf2_bf[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:199$265
    assign $0\bf2_sp_en[0:0] \bf2_sp_en
    assign $0\bf2_count[5:0] \bf2_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:200.5-206.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:200.9-200.14"
      case 1'1
        assign $0\bf2_sp_en[0:0] 1'0
        assign $0\bf2_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:203.9-203.13"
      case 
        assign $0\bf2_sp_en[0:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:204$267_Y
        assign $0\bf2_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:205$269_Y
    end
    sync posedge \clock
      update \bf2_sp_en $0\bf2_sp_en[0:0]
      update \bf2_count $0\bf2_count[5:0]
    sync posedge \reset
      update \bf2_sp_en $0\bf2_sp_en[0:0]
      update \bf2_count $0\bf2_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:209.1-211.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:209$270
    assign { } { }
    assign $0\bf2_start[0:0] $and$canon/r22sdf/verilog/SdfUnit.v:210$272_Y
    sync posedge \clock
      update \bf2_start $0\bf2_start[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:214$274
    assign { } { }
    assign { } { }
    assign $0\bf2_do_re[63:0] \bf2_sp_re
    assign $0\bf2_do_im[63:0] \bf2_sp_im
    sync posedge \clock
      update \bf2_do_re $0\bf2_do_re[63:0]
      update \bf2_do_im $0\bf2_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:219.1-225.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:219$275
    assign $0\bf2_do_en[0:0] \bf2_do_en
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:220.5-224.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:220.9-220.14"
      case 1'1
        assign $0\bf2_do_en[0:0] 1'0
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:222.9-222.13"
      case 
        assign $0\bf2_do_en[0:0] \bf2_sp_en
    end
    sync posedge \clock
      update \bf2_do_en $0\bf2_do_en[0:0]
    sync posedge \reset
      update \bf2_do_en $0\bf2_do_en[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:243.1-245.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:243$278
    assign { } { }
    assign $0\mu_en[0:0] $ne$canon/r22sdf/verilog/SdfUnit.v:244$279_Y
    sync posedge \clock
      update \mu_en $0\mu_en[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:259$282
    assign { } { }
    assign { } { }
    assign $0\mu_do_re[63:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:260$283_Y
    assign $0\mu_do_im[63:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:261$284_Y
    sync posedge \clock
      update \mu_do_re $0\mu_do_re[63:0]
      update \mu_do_im $0\mu_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:264.1-270.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:264$285
    assign $0\mu_do_en[0:0] \mu_do_en
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:265.5-269.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:265.9-265.14"
      case 1'1
        assign $0\mu_do_en[0:0] 1'0
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:267.9-267.13"
      case 
        assign $0\mu_do_en[0:0] \bf2_do_en
    end
    sync posedge \clock
      update \mu_do_en $0\mu_do_en[0:0]
    sync posedge \reset
      update \mu_do_en $0\mu_do_en[0:0]
  end
  connect \bf1_bf \di_count [5]
  connect \bf1_x0_re $ternary$canon/r22sdf/verilog/SdfUnit.v:113$236_Y
  connect \bf1_x0_im $ternary$canon/r22sdf/verilog/SdfUnit.v:114$237_Y
  connect \bf1_x1_re $ternary$canon/r22sdf/verilog/SdfUnit.v:115$238_Y
  connect \bf1_x1_im $ternary$canon/r22sdf/verilog/SdfUnit.v:116$239_Y
  connect \db1_di_re $ternary$canon/r22sdf/verilog/SdfUnit.v:137$240_Y
  connect \db1_di_im $ternary$canon/r22sdf/verilog/SdfUnit.v:138$241_Y
  connect \bf1_sp_re $ternary$canon/r22sdf/verilog/SdfUnit.v:139$243_Y
  connect \bf1_sp_im $ternary$canon/r22sdf/verilog/SdfUnit.v:140$246_Y
  connect \bf1_start $eq$canon/r22sdf/verilog/SdfUnit.v:151$252_Y
  connect \bf1_end $eq$canon/r22sdf/verilog/SdfUnit.v:152$253_Y
  connect \bf1_mj $eq$canon/r22sdf/verilog/SdfUnit.v:153$254_Y
  connect \bf2_x0_re $ternary$canon/r22sdf/verilog/SdfUnit.v:168$257_Y
  connect \bf2_x0_im $ternary$canon/r22sdf/verilog/SdfUnit.v:169$258_Y
  connect \bf2_x1_re $ternary$canon/r22sdf/verilog/SdfUnit.v:170$259_Y
  connect \bf2_x1_im $ternary$canon/r22sdf/verilog/SdfUnit.v:171$260_Y
  connect \db2_di_re $ternary$canon/r22sdf/verilog/SdfUnit.v:194$261_Y
  connect \db2_di_im $ternary$canon/r22sdf/verilog/SdfUnit.v:195$262_Y
  connect \bf2_sp_re $ternary$canon/r22sdf/verilog/SdfUnit.v:196$263_Y
  connect \bf2_sp_im $ternary$canon/r22sdf/verilog/SdfUnit.v:197$264_Y
  connect \bf2_end $eq$canon/r22sdf/verilog/SdfUnit.v:212$273_Y
  connect \tw_sel [1] \bf2_count [4]
  connect \tw_sel [0] \bf2_count [5]
  connect \tw_num $shl$canon/r22sdf/verilog/SdfUnit.v:232$276_Y [3:0]
  connect \tw_addr $mul$canon/r22sdf/verilog/SdfUnit.v:233$277_Y
  connect \mu_a_re $ternary$canon/r22sdf/verilog/SdfUnit.v:247$280_Y
  connect \mu_a_im $ternary$canon/r22sdf/verilog/SdfUnit.v:248$281_Y
  connect \do_en \mu_do_en
  connect \do_re \mu_do_re
  connect \do_im \mu_do_im
  connect \tw_im [63:16] 48'000000000000000000000000000000000000000000000000
  connect \tw_re [63:16] 48'000000000000000000000000000000000000000000000000
end
attribute \src "canon/r22sdf/verilog/SdfUnit.v:4.1-277.10"
attribute \hdlname "SdfUnit"
attribute \dynports 1
module $paramod$573b5488d8b8cbb3337ddd4ff9be573bdbd84b1b\SdfUnit
  parameter \N 64
  parameter \M 16
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:9.25-9.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:10.25-10.30"
  wire input 2 \reset
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:11.25-11.30"
  wire input 3 \di_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:12.25-12.30"
  wire width 64 input 4 \di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:13.25-13.30"
  wire width 64 input 5 \di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:14.25-14.30"
  wire output 6 \do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:15.25-15.30"
  wire width 64 output 7 \do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:16.25-16.30"
  wire width 64 output 8 \do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:37.17-37.25"
  wire width 6 \di_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:38.17-38.23"
  wire \bf1_bf
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:39.17-39.26"
  wire width 64 \bf1_x0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:40.17-40.26"
  wire width 64 \bf1_x0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:41.17-41.26"
  wire width 64 \bf1_x1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:42.17-42.26"
  wire width 64 \bf1_x1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:43.17-43.26"
  wire width 64 \bf1_y0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:44.17-44.26"
  wire width 64 \bf1_y0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:45.17-45.26"
  wire width 64 \bf1_y1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:46.17-46.26"
  wire width 64 \bf1_y1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:47.17-47.26"
  wire width 64 \db1_di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:48.17-48.26"
  wire width 64 \db1_di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:49.17-49.26"
  wire width 64 \db1_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:50.17-50.26"
  wire width 64 \db1_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:51.17-51.26"
  wire width 64 \bf1_sp_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:52.17-52.26"
  wire width 64 \bf1_sp_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:53.17-53.26"
  wire \bf1_sp_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:54.17-54.26"
  wire width 6 \bf1_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:55.17-55.26"
  wire \bf1_start
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:56.17-56.24"
  wire \bf1_end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:57.17-57.23"
  wire \bf1_mj
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:58.17-58.26"
  wire width 64 \bf1_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:59.17-59.26"
  wire width 64 \bf1_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:62.17-62.23"
  wire \bf2_bf
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:63.17-63.26"
  wire width 64 \bf2_x0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:64.17-64.26"
  wire width 64 \bf2_x0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:65.17-65.26"
  wire width 64 \bf2_x1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:66.17-66.26"
  wire width 64 \bf2_x1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:67.17-67.26"
  wire width 64 \bf2_y0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:68.17-68.26"
  wire width 64 \bf2_y0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:69.17-69.26"
  wire width 64 \bf2_y1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:70.17-70.26"
  wire width 64 \bf2_y1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:71.17-71.26"
  wire width 64 \db2_di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:72.17-72.26"
  wire width 64 \db2_di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:73.17-73.26"
  wire width 64 \db2_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:74.17-74.26"
  wire width 64 \db2_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:75.17-75.26"
  wire width 64 \bf2_sp_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:76.17-76.26"
  wire width 64 \bf2_sp_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:77.17-77.26"
  wire \bf2_sp_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:78.17-78.26"
  wire width 6 \bf2_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:79.17-79.26"
  wire \bf2_start
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:80.17-80.24"
  wire \bf2_end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:81.17-81.26"
  wire width 64 \bf2_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:82.17-82.26"
  wire width 64 \bf2_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:83.17-83.26"
  wire \bf2_do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:86.17-86.23"
  wire width 2 \tw_sel
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:87.17-87.23"
  wire width 4 \tw_num
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:88.17-88.24"
  wire width 6 \tw_addr
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:89.17-89.22"
  wire width 64 \tw_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:90.17-90.22"
  wire width 64 \tw_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:91.17-91.22"
  wire \mu_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:92.17-92.24"
  wire width 64 \mu_a_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:93.17-93.24"
  wire width 64 \mu_a_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:94.17-94.24"
  wire width 64 \mu_m_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:95.17-95.24"
  wire width 64 \mu_m_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:96.17-96.25"
  wire width 64 \mu_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:97.17-97.25"
  wire width 64 \mu_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:98.17-98.25"
  wire \mu_do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:103.1-109.4"
  wire width 6 $0\di_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.30-107.45"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:107$289_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.21-107.62"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:107$290_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:113.21-113.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:113$291_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:114.21-114.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:114$292_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:115.21-115.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:115$293_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:116.21-116.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:116$294_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:137.21-137.47"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:137$295_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:138.21-138.47"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:138$296_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.42-139.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:139$297_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.21-139.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:139$298_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.51-140.61"
  wire width 64 $neg$canon/r22sdf/verilog/SdfUnit.v:140$299_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.42-140.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:140$300_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.21-140.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:140$301_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  wire $0\bf1_sp_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  wire width 6 $0\bf1_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.41-147.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:147$303_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.22-147.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:147$304_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.35-148.51"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:148$305_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.22-148.68"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:148$306_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:151.22-151.50"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:151$307_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:152.20-152.45"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:152$308_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:153.19-153.53"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:153$309_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  wire width 64 $0\bf1_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  wire width 64 $0\bf1_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:163.1-165.4"
  wire $0\bf2_bf[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:168.21-168.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:168$312_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:169.21-169.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:169$313_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:170.21-170.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:170$314_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:171.21-171.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:171$315_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:194.21-194.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:194$316_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:195.21-195.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:195$317_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:196.21-196.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:196$318_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:197.21-197.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:197$319_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  wire $0\bf2_sp_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  wire width 6 $0\bf2_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.41-204.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:204$321_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.22-204.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:204$322_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.35-205.51"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:205$323_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.22-205.68"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:205$324_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:209.1-211.4"
  wire $0\bf2_start[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.19-210.48"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:210$326_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.18-210.61"
  wire $and$canon/r22sdf/verilog/SdfUnit.v:210$327_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:212.20-212.45"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:212$328_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  wire width 64 $0\bf2_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  wire width 64 $0\bf2_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:219.1-225.4"
  wire $0\bf2_do_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:232.18-232.44"
  wire width 6 $shl$canon/r22sdf/verilog/SdfUnit.v:232$331_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:233.19-233.34"
  wire width 6 $mul$canon/r22sdf/verilog/SdfUnit.v:233$332_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:243.1-245.4"
  wire $0\mu_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:244.15-244.39"
  wire $ne$canon/r22sdf/verilog/SdfUnit.v:244$334_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:247.19-247.52"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:247$335_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:248.19-248.52"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:248$336_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  wire width 64 $0\mu_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  wire width 64 $0\mu_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:260.17-260.44"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:260$338_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:261.17-261.44"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:261$339_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:264.1-270.4"
  wire $0\mu_do_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.30-107.45"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:107$289
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \di_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:107$289_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.21-107.62"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:107$290
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:107$289_Y
    connect \S \di_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:107$290_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:113.21-113.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:113$291
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db1_do_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:113$291_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:114.21-114.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:114$292
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db1_do_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:114$292_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:115.21-115.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:115$293
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \di_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:115$293_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:116.21-116.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:116$294
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \di_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:116$294_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:118.35-127.2"
  cell $paramod$2e5b1f834ac84bf9294e91116250feb1b78d0f9d\Butterfly \BF1
    connect \x0_re \bf1_x0_re
    connect \x0_im \bf1_x0_im
    connect \x1_re \bf1_x1_re
    connect \x1_im \bf1_x1_im
    connect \y0_re \bf1_y0_re
    connect \y0_im \bf1_y0_im
    connect \y1_re \bf1_y1_re
    connect \y1_im \bf1_y1_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:129.51-135.2"
  cell $paramod$8e879a38c296fd831ce3b2fab610d4e24ffe6786\DelayBuffer \DB1
    connect \clock \clock
    connect \di_re \db1_di_re
    connect \di_im \db1_di_im
    connect \do_re \db1_do_re
    connect \do_im \db1_do_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:137.21-137.47"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:137$295
    parameter \WIDTH 64
    connect \A \di_re
    connect \B \bf1_y1_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:137$295_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:138.21-138.47"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:138$296
    parameter \WIDTH 64
    connect \A \di_im
    connect \B \bf1_y1_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:138$296_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.42-139.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:139$297
    parameter \WIDTH 64
    connect \A \db1_do_re
    connect \B \db1_do_im
    connect \S \bf1_mj
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:139$297_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.21-139.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:139$298
    parameter \WIDTH 64
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:139$297_Y
    connect \B \bf1_y0_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:139$298_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.51-140.61"
  cell $neg $neg$canon/r22sdf/verilog/SdfUnit.v:140$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \db1_do_re
    connect \Y $neg$canon/r22sdf/verilog/SdfUnit.v:140$299_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.42-140.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:140$300
    parameter \WIDTH 64
    connect \A \db1_do_im
    connect \B $neg$canon/r22sdf/verilog/SdfUnit.v:140$299_Y
    connect \S \bf1_mj
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:140$300_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.21-140.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:140$301
    parameter \WIDTH 64
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:140$300_Y
    connect \B \bf1_y0_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:140$301_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.41-147.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:147$303
    parameter \WIDTH 1
    connect \A \bf1_sp_en
    connect \B 1'0
    connect \S \bf1_end
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:147$303_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.22-147.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:147$304
    parameter \WIDTH 1
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:147$303_Y
    connect \B 1'1
    connect \S \bf1_start
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:147$304_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.35-148.51"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:148$305
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bf1_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:148$305_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.22-148.68"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:148$306
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:148$305_Y
    connect \S \bf1_sp_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:148$306_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:151.22-151.50"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:151$307
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \di_count
    connect \B 7
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:151$307_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:152.20-152.45"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:152$308
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf1_count
    connect \B 63
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:152$308_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:153.19-153.53"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:153$309
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bf1_count [3:2]
    connect \B 2'11
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:153$309_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:168.21-168.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:168$312
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db2_do_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:168$312_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:169.21-169.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:169$313
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db2_do_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:169$313_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:170.21-170.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:170$314
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf1_do_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:170$314_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:171.21-171.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:171$315
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf1_do_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:171$315_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:175.35-184.2"
  cell $paramod$d613ae374f9ff1cab433da4902a8408d119bcb1e\Butterfly \BF2
    connect \x0_re \bf2_x0_re
    connect \x0_im \bf2_x0_im
    connect \x1_re \bf2_x1_re
    connect \x1_im \bf2_x1_im
    connect \y0_re \bf2_y0_re
    connect \y0_im \bf2_y0_im
    connect \y1_re \bf2_y1_re
    connect \y1_im \bf2_y1_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:186.51-192.2"
  cell $paramod$b2706b78f3db07351b9438f5db3ddfd899bf68e6\DelayBuffer \DB2
    connect \clock \clock
    connect \di_re \db2_di_re
    connect \di_im \db2_di_im
    connect \do_re \db2_do_re
    connect \do_im \db2_do_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:194.21-194.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:194$316
    parameter \WIDTH 64
    connect \A \bf1_do_re
    connect \B \bf2_y1_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:194$316_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:195.21-195.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:195$317
    parameter \WIDTH 64
    connect \A \bf1_do_im
    connect \B \bf2_y1_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:195$317_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:196.21-196.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:196$318
    parameter \WIDTH 64
    connect \A \db2_do_re
    connect \B \bf2_y0_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:196$318_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:197.21-197.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:197$319
    parameter \WIDTH 64
    connect \A \db2_do_im
    connect \B \bf2_y0_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:197$319_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.41-204.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:204$321
    parameter \WIDTH 1
    connect \A \bf2_sp_en
    connect \B 1'0
    connect \S \bf2_end
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:204$321_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.22-204.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:204$322
    parameter \WIDTH 1
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:204$321_Y
    connect \B 1'1
    connect \S \bf2_start
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:204$322_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.35-205.51"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:205$323
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bf2_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:205$323_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.22-205.68"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:205$324
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:205$323_Y
    connect \S \bf2_sp_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:205$324_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.19-210.48"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:210$326
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf1_count
    connect \B 3
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:210$326_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.18-210.61"
  cell $and $and$canon/r22sdf/verilog/SdfUnit.v:210$327
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$canon/r22sdf/verilog/SdfUnit.v:210$326_Y
    connect \B \bf1_sp_en
    connect \Y $and$canon/r22sdf/verilog/SdfUnit.v:210$327_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:212.20-212.45"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:212$328
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf2_count
    connect \B 63
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:212$328_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:232.18-232.44"
  cell $shl $shl$canon/r22sdf/verilog/SdfUnit.v:232$331
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 6
    connect \A \bf2_count
    connect \B 2
    connect \Y $shl$canon/r22sdf/verilog/SdfUnit.v:232$331_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:233.19-233.34"
  cell $mul $mul$canon/r22sdf/verilog/SdfUnit.v:233$332
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A \tw_num
    connect \B \tw_sel
    connect \Y $mul$canon/r22sdf/verilog/SdfUnit.v:233$332_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:235.9-240.2"
  attribute \module_not_derived 1
  cell \Twiddle \TW
    connect \clock \clock
    connect \addr \tw_addr
    connect \tw_re \tw_re [15:0]
    connect \tw_im \tw_im [15:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:244.15-244.39"
  cell $ne $ne$canon/r22sdf/verilog/SdfUnit.v:244$334
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \tw_addr
    connect \B 6'000000
    connect \Y $ne$canon/r22sdf/verilog/SdfUnit.v:244$334_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:247.19-247.52"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:247$335
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf2_do_re
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:247$335_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:248.19-248.52"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:248$336
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf2_do_im
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:248$336_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:250.27-257.2"
  cell $paramod\Multiply\WIDTH=32'00000000000000000000000001000000 \MU
    connect \a_re \mu_a_re
    connect \a_im \mu_a_im
    connect \b_re \tw_re
    connect \b_im \tw_im
    connect \m_re \mu_m_re
    connect \m_im \mu_m_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:260.17-260.44"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:260$338
    parameter \WIDTH 64
    connect \A \bf2_do_re
    connect \B \mu_m_re
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:260$338_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:261.17-261.44"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:261$339
    parameter \WIDTH 64
    connect \A \bf2_do_im
    connect \B \mu_m_im
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:261$339_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:103.1-109.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:103$288
    assign $0\di_count[5:0] \di_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:104.5-108.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:104.9-104.14"
      case 1'1
        assign $0\di_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:106.9-106.13"
      case 
        assign $0\di_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:107$290_Y
    end
    sync posedge \clock
      update \di_count $0\di_count[5:0]
    sync posedge \reset
      update \di_count $0\di_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:142$302
    assign $0\bf1_sp_en[0:0] \bf1_sp_en
    assign $0\bf1_count[5:0] \bf1_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:143.5-149.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:143.9-143.14"
      case 1'1
        assign $0\bf1_sp_en[0:0] 1'0
        assign $0\bf1_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:146.9-146.13"
      case 
        assign $0\bf1_sp_en[0:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:147$304_Y
        assign $0\bf1_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:148$306_Y
    end
    sync posedge \clock
      update \bf1_sp_en $0\bf1_sp_en[0:0]
      update \bf1_count $0\bf1_count[5:0]
    sync posedge \reset
      update \bf1_sp_en $0\bf1_sp_en[0:0]
      update \bf1_count $0\bf1_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:155$310
    assign { } { }
    assign { } { }
    assign $0\bf1_do_re[63:0] \bf1_sp_re
    assign $0\bf1_do_im[63:0] \bf1_sp_im
    sync posedge \clock
      update \bf1_do_re $0\bf1_do_re[63:0]
      update \bf1_do_im $0\bf1_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:163.1-165.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:163$311
    assign { } { }
    assign $0\bf2_bf[0:0] \bf1_count [2]
    sync posedge \clock
      update \bf2_bf $0\bf2_bf[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:199$320
    assign $0\bf2_sp_en[0:0] \bf2_sp_en
    assign $0\bf2_count[5:0] \bf2_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:200.5-206.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:200.9-200.14"
      case 1'1
        assign $0\bf2_sp_en[0:0] 1'0
        assign $0\bf2_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:203.9-203.13"
      case 
        assign $0\bf2_sp_en[0:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:204$322_Y
        assign $0\bf2_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:205$324_Y
    end
    sync posedge \clock
      update \bf2_sp_en $0\bf2_sp_en[0:0]
      update \bf2_count $0\bf2_count[5:0]
    sync posedge \reset
      update \bf2_sp_en $0\bf2_sp_en[0:0]
      update \bf2_count $0\bf2_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:209.1-211.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:209$325
    assign { } { }
    assign $0\bf2_start[0:0] $and$canon/r22sdf/verilog/SdfUnit.v:210$327_Y
    sync posedge \clock
      update \bf2_start $0\bf2_start[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:214$329
    assign { } { }
    assign { } { }
    assign $0\bf2_do_re[63:0] \bf2_sp_re
    assign $0\bf2_do_im[63:0] \bf2_sp_im
    sync posedge \clock
      update \bf2_do_re $0\bf2_do_re[63:0]
      update \bf2_do_im $0\bf2_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:219.1-225.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:219$330
    assign $0\bf2_do_en[0:0] \bf2_do_en
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:220.5-224.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:220.9-220.14"
      case 1'1
        assign $0\bf2_do_en[0:0] 1'0
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:222.9-222.13"
      case 
        assign $0\bf2_do_en[0:0] \bf2_sp_en
    end
    sync posedge \clock
      update \bf2_do_en $0\bf2_do_en[0:0]
    sync posedge \reset
      update \bf2_do_en $0\bf2_do_en[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:243.1-245.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:243$333
    assign { } { }
    assign $0\mu_en[0:0] $ne$canon/r22sdf/verilog/SdfUnit.v:244$334_Y
    sync posedge \clock
      update \mu_en $0\mu_en[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:259$337
    assign { } { }
    assign { } { }
    assign $0\mu_do_re[63:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:260$338_Y
    assign $0\mu_do_im[63:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:261$339_Y
    sync posedge \clock
      update \mu_do_re $0\mu_do_re[63:0]
      update \mu_do_im $0\mu_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:264.1-270.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:264$340
    assign $0\mu_do_en[0:0] \mu_do_en
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:265.5-269.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:265.9-265.14"
      case 1'1
        assign $0\mu_do_en[0:0] 1'0
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:267.9-267.13"
      case 
        assign $0\mu_do_en[0:0] \bf2_do_en
    end
    sync posedge \clock
      update \mu_do_en $0\mu_do_en[0:0]
    sync posedge \reset
      update \mu_do_en $0\mu_do_en[0:0]
  end
  connect \bf1_bf \di_count [3]
  connect \bf1_x0_re $ternary$canon/r22sdf/verilog/SdfUnit.v:113$291_Y
  connect \bf1_x0_im $ternary$canon/r22sdf/verilog/SdfUnit.v:114$292_Y
  connect \bf1_x1_re $ternary$canon/r22sdf/verilog/SdfUnit.v:115$293_Y
  connect \bf1_x1_im $ternary$canon/r22sdf/verilog/SdfUnit.v:116$294_Y
  connect \db1_di_re $ternary$canon/r22sdf/verilog/SdfUnit.v:137$295_Y
  connect \db1_di_im $ternary$canon/r22sdf/verilog/SdfUnit.v:138$296_Y
  connect \bf1_sp_re $ternary$canon/r22sdf/verilog/SdfUnit.v:139$298_Y
  connect \bf1_sp_im $ternary$canon/r22sdf/verilog/SdfUnit.v:140$301_Y
  connect \bf1_start $eq$canon/r22sdf/verilog/SdfUnit.v:151$307_Y
  connect \bf1_end $eq$canon/r22sdf/verilog/SdfUnit.v:152$308_Y
  connect \bf1_mj $eq$canon/r22sdf/verilog/SdfUnit.v:153$309_Y
  connect \bf2_x0_re $ternary$canon/r22sdf/verilog/SdfUnit.v:168$312_Y
  connect \bf2_x0_im $ternary$canon/r22sdf/verilog/SdfUnit.v:169$313_Y
  connect \bf2_x1_re $ternary$canon/r22sdf/verilog/SdfUnit.v:170$314_Y
  connect \bf2_x1_im $ternary$canon/r22sdf/verilog/SdfUnit.v:171$315_Y
  connect \db2_di_re $ternary$canon/r22sdf/verilog/SdfUnit.v:194$316_Y
  connect \db2_di_im $ternary$canon/r22sdf/verilog/SdfUnit.v:195$317_Y
  connect \bf2_sp_re $ternary$canon/r22sdf/verilog/SdfUnit.v:196$318_Y
  connect \bf2_sp_im $ternary$canon/r22sdf/verilog/SdfUnit.v:197$319_Y
  connect \bf2_end $eq$canon/r22sdf/verilog/SdfUnit.v:212$328_Y
  connect \tw_sel [1] \bf2_count [2]
  connect \tw_sel [0] \bf2_count [3]
  connect \tw_num $shl$canon/r22sdf/verilog/SdfUnit.v:232$331_Y [3:0]
  connect \tw_addr $mul$canon/r22sdf/verilog/SdfUnit.v:233$332_Y
  connect \mu_a_re $ternary$canon/r22sdf/verilog/SdfUnit.v:247$335_Y
  connect \mu_a_im $ternary$canon/r22sdf/verilog/SdfUnit.v:248$336_Y
  connect \do_en \mu_do_en
  connect \do_re \mu_do_re
  connect \do_im \mu_do_im
  connect \tw_im [63:16] 48'000000000000000000000000000000000000000000000000
  connect \tw_re [63:16] 48'000000000000000000000000000000000000000000000000
end
attribute \src "canon/r22sdf/verilog/SdfUnit.v:4.1-277.10"
attribute \hdlname "SdfUnit"
attribute \dynports 1
module $paramod$3a4a6b030fb5923507654bb1f3de719d96a7657a\SdfUnit
  parameter \N 64
  parameter \M 4
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:9.25-9.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:10.25-10.30"
  wire input 2 \reset
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:11.25-11.30"
  wire input 3 \di_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:12.25-12.30"
  wire width 64 input 4 \di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:13.25-13.30"
  wire width 64 input 5 \di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:14.25-14.30"
  wire output 6 \do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:15.25-15.30"
  wire width 64 output 7 \do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:16.25-16.30"
  wire width 64 output 8 \do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:37.17-37.25"
  wire width 6 \di_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:38.17-38.23"
  wire \bf1_bf
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:39.17-39.26"
  wire width 64 \bf1_x0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:40.17-40.26"
  wire width 64 \bf1_x0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:41.17-41.26"
  wire width 64 \bf1_x1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:42.17-42.26"
  wire width 64 \bf1_x1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:43.17-43.26"
  wire width 64 \bf1_y0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:44.17-44.26"
  wire width 64 \bf1_y0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:45.17-45.26"
  wire width 64 \bf1_y1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:46.17-46.26"
  wire width 64 \bf1_y1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:47.17-47.26"
  wire width 64 \db1_di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:48.17-48.26"
  wire width 64 \db1_di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:49.17-49.26"
  wire width 64 \db1_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:50.17-50.26"
  wire width 64 \db1_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:51.17-51.26"
  wire width 64 \bf1_sp_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:52.17-52.26"
  wire width 64 \bf1_sp_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:53.17-53.26"
  wire \bf1_sp_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:54.17-54.26"
  wire width 6 \bf1_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:55.17-55.26"
  wire \bf1_start
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:56.17-56.24"
  wire \bf1_end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:57.17-57.23"
  wire \bf1_mj
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:58.17-58.26"
  wire width 64 \bf1_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:59.17-59.26"
  wire width 64 \bf1_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:62.17-62.23"
  wire \bf2_bf
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:63.17-63.26"
  wire width 64 \bf2_x0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:64.17-64.26"
  wire width 64 \bf2_x0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:65.17-65.26"
  wire width 64 \bf2_x1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:66.17-66.26"
  wire width 64 \bf2_x1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:67.17-67.26"
  wire width 64 \bf2_y0_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:68.17-68.26"
  wire width 64 \bf2_y0_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:69.17-69.26"
  wire width 64 \bf2_y1_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:70.17-70.26"
  wire width 64 \bf2_y1_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:71.17-71.26"
  wire width 64 \db2_di_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:72.17-72.26"
  wire width 64 \db2_di_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:73.17-73.26"
  wire width 64 \db2_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:74.17-74.26"
  wire width 64 \db2_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:75.17-75.26"
  wire width 64 \bf2_sp_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:76.17-76.26"
  wire width 64 \bf2_sp_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:77.17-77.26"
  wire \bf2_sp_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:78.17-78.26"
  wire width 6 \bf2_count
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:79.17-79.26"
  wire \bf2_start
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:80.17-80.24"
  wire \bf2_end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:81.17-81.26"
  wire width 64 \bf2_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:82.17-82.26"
  wire width 64 \bf2_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:83.17-83.26"
  wire \bf2_do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:86.17-86.23"
  wire width 2 \tw_sel
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:87.17-87.23"
  wire width 4 \tw_num
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:88.17-88.24"
  wire width 6 \tw_addr
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:89.17-89.22"
  wire width 64 \tw_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:90.17-90.22"
  wire width 64 \tw_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:91.17-91.22"
  wire \mu_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:92.17-92.24"
  wire width 64 \mu_a_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:93.17-93.24"
  wire width 64 \mu_a_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:94.17-94.24"
  wire width 64 \mu_m_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:95.17-95.24"
  wire width 64 \mu_m_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:96.17-96.25"
  wire width 64 \mu_do_re
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:97.17-97.25"
  wire width 64 \mu_do_im
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:98.17-98.25"
  wire \mu_do_en
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:103.1-109.4"
  wire width 6 $0\di_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.30-107.45"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:107$344_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.21-107.62"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:107$345_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:113.21-113.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:113$346_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:114.21-114.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:114$347_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:115.21-115.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:115$348_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:116.21-116.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:116$349_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:137.21-137.47"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:137$350_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:138.21-138.47"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:138$351_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.42-139.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:139$352_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.21-139.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:139$353_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.51-140.61"
  wire width 64 $neg$canon/r22sdf/verilog/SdfUnit.v:140$354_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.42-140.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:140$355_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.21-140.73"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:140$356_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  wire $0\bf1_sp_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  wire width 6 $0\bf1_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.41-147.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:147$358_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.22-147.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:147$359_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.35-148.51"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:148$360_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.22-148.68"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:148$361_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:151.22-151.50"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:151$362_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:152.20-152.45"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:152$363_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:153.19-153.53"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:153$364_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  wire width 64 $0\bf1_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  wire width 64 $0\bf1_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:163.1-165.4"
  wire $0\bf2_bf[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:168.21-168.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:168$367_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:169.21-169.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:169$368_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:170.21-170.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:170$369_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:171.21-171.55"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:171$370_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:194.21-194.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:194$371_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:195.21-195.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:195$372_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:196.21-196.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:196$373_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:197.21-197.51"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:197$374_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  wire $0\bf2_sp_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  wire width 6 $0\bf2_count[5:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.41-204.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:204$376_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.22-204.67"
  wire $ternary$canon/r22sdf/verilog/SdfUnit.v:204$377_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.35-205.51"
  wire width 6 $add$canon/r22sdf/verilog/SdfUnit.v:205$378_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.22-205.68"
  wire width 6 $ternary$canon/r22sdf/verilog/SdfUnit.v:205$379_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:209.1-211.4"
  wire $0\bf2_start[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.19-210.48"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:210$381_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.18-210.61"
  wire $and$canon/r22sdf/verilog/SdfUnit.v:210$382_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:212.20-212.45"
  wire $eq$canon/r22sdf/verilog/SdfUnit.v:212$383_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  wire width 64 $0\bf2_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  wire width 64 $0\bf2_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:219.1-225.4"
  wire $0\bf2_do_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:232.18-232.44"
  wire width 6 $shl$canon/r22sdf/verilog/SdfUnit.v:232$386_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:233.19-233.34"
  wire width 6 $mul$canon/r22sdf/verilog/SdfUnit.v:233$387_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:243.1-245.4"
  wire $0\mu_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:244.15-244.39"
  wire $ne$canon/r22sdf/verilog/SdfUnit.v:244$389_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:247.19-247.52"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:247$390_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:248.19-248.52"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:248$391_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  wire width 64 $0\mu_do_re[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  wire width 64 $0\mu_do_im[63:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:260.17-260.44"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:260$393_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:261.17-261.44"
  wire width 64 $ternary$canon/r22sdf/verilog/SdfUnit.v:261$394_Y
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:264.1-270.4"
  wire $0\mu_do_en[0:0]
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.30-107.45"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:107$344
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \di_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:107$344_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:107.21-107.62"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:107$345
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:107$344_Y
    connect \S \di_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:107$345_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:113.21-113.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:113$346
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db1_do_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:113$346_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:114.21-114.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:114$347
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db1_do_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:114$347_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:115.21-115.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:115$348
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \di_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:115$348_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:116.21-116.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:116$349
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \di_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:116$349_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:118.35-127.2"
  cell $paramod$2e5b1f834ac84bf9294e91116250feb1b78d0f9d\Butterfly \BF1
    connect \x0_re \bf1_x0_re
    connect \x0_im \bf1_x0_im
    connect \x1_re \bf1_x1_re
    connect \x1_im \bf1_x1_im
    connect \y0_re \bf1_y0_re
    connect \y0_im \bf1_y0_im
    connect \y1_re \bf1_y1_re
    connect \y1_im \bf1_y1_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:129.51-135.2"
  cell $paramod$b2a7e7bb51375afc8de89abc2acb416c43786b05\DelayBuffer \DB1
    connect \clock \clock
    connect \di_re \db1_di_re
    connect \di_im \db1_di_im
    connect \do_re \db1_do_re
    connect \do_im \db1_do_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:137.21-137.47"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:137$350
    parameter \WIDTH 64
    connect \A \di_re
    connect \B \bf1_y1_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:137$350_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:138.21-138.47"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:138$351
    parameter \WIDTH 64
    connect \A \di_im
    connect \B \bf1_y1_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:138$351_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.42-139.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:139$352
    parameter \WIDTH 64
    connect \A \db1_do_re
    connect \B \db1_do_im
    connect \S \bf1_mj
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:139$352_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:139.21-139.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:139$353
    parameter \WIDTH 64
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:139$352_Y
    connect \B \bf1_y0_re
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:139$353_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.51-140.61"
  cell $neg $neg$canon/r22sdf/verilog/SdfUnit.v:140$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \db1_do_re
    connect \Y $neg$canon/r22sdf/verilog/SdfUnit.v:140$354_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.42-140.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:140$355
    parameter \WIDTH 64
    connect \A \db1_do_im
    connect \B $neg$canon/r22sdf/verilog/SdfUnit.v:140$354_Y
    connect \S \bf1_mj
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:140$355_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:140.21-140.73"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:140$356
    parameter \WIDTH 64
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:140$355_Y
    connect \B \bf1_y0_im
    connect \S \bf1_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:140$356_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.41-147.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:147$358
    parameter \WIDTH 1
    connect \A \bf1_sp_en
    connect \B 1'0
    connect \S \bf1_end
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:147$358_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:147.22-147.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:147$359
    parameter \WIDTH 1
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:147$358_Y
    connect \B 1'1
    connect \S \bf1_start
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:147$359_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.35-148.51"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:148$360
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bf1_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:148$360_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:148.22-148.68"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:148$361
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:148$360_Y
    connect \S \bf1_sp_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:148$361_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:151.22-151.50"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:151$362
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \di_count
    connect \B 1
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:151$362_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:152.20-152.45"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:152$363
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf1_count
    connect \B 63
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:152$363_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:153.19-153.53"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:153$364
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bf1_count [1:0]
    connect \B 2'11
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:153$364_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:168.21-168.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:168$367
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db2_do_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:168$367_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:169.21-169.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:169$368
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \db2_do_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:169$368_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:170.21-170.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:170$369
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf1_do_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:170$369_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:171.21-171.55"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:171$370
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf1_do_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:171$370_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:175.35-184.2"
  cell $paramod$d613ae374f9ff1cab433da4902a8408d119bcb1e\Butterfly \BF2
    connect \x0_re \bf2_x0_re
    connect \x0_im \bf2_x0_im
    connect \x1_re \bf2_x1_re
    connect \x1_im \bf2_x1_im
    connect \y0_re \bf2_y0_re
    connect \y0_im \bf2_y0_im
    connect \y1_re \bf2_y1_re
    connect \y1_im \bf2_y1_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:186.51-192.2"
  cell $paramod$862f8836c8af6ecc79f155a17647fb488f522493\DelayBuffer \DB2
    connect \clock \clock
    connect \di_re \db2_di_re
    connect \di_im \db2_di_im
    connect \do_re \db2_do_re
    connect \do_im \db2_do_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:194.21-194.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:194$371
    parameter \WIDTH 64
    connect \A \bf1_do_re
    connect \B \bf2_y1_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:194$371_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:195.21-195.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:195$372
    parameter \WIDTH 64
    connect \A \bf1_do_im
    connect \B \bf2_y1_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:195$372_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:196.21-196.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:196$373
    parameter \WIDTH 64
    connect \A \db2_do_re
    connect \B \bf2_y0_re
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:196$373_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:197.21-197.51"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:197$374
    parameter \WIDTH 64
    connect \A \db2_do_im
    connect \B \bf2_y0_im
    connect \S \bf2_bf
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:197$374_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.41-204.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:204$376
    parameter \WIDTH 1
    connect \A \bf2_sp_en
    connect \B 1'0
    connect \S \bf2_end
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:204$376_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:204.22-204.67"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:204$377
    parameter \WIDTH 1
    connect \A $ternary$canon/r22sdf/verilog/SdfUnit.v:204$376_Y
    connect \B 1'1
    connect \S \bf2_start
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:204$377_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.35-205.51"
  cell $add $add$canon/r22sdf/verilog/SdfUnit.v:205$378
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bf2_count
    connect \B 1'1
    connect \Y $add$canon/r22sdf/verilog/SdfUnit.v:205$378_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:205.22-205.68"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:205$379
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $add$canon/r22sdf/verilog/SdfUnit.v:205$378_Y
    connect \S \bf2_sp_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:205$379_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.19-210.48"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:210$381
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf1_count
    connect \B 0
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:210$381_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:210.18-210.61"
  cell $and $and$canon/r22sdf/verilog/SdfUnit.v:210$382
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$canon/r22sdf/verilog/SdfUnit.v:210$381_Y
    connect \B \bf1_sp_en
    connect \Y $and$canon/r22sdf/verilog/SdfUnit.v:210$382_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:212.20-212.45"
  cell $eq $eq$canon/r22sdf/verilog/SdfUnit.v:212$383
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bf2_count
    connect \B 63
    connect \Y $eq$canon/r22sdf/verilog/SdfUnit.v:212$383_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:232.18-232.44"
  cell $shl $shl$canon/r22sdf/verilog/SdfUnit.v:232$386
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 6
    connect \A \bf2_count
    connect \B 4
    connect \Y $shl$canon/r22sdf/verilog/SdfUnit.v:232$386_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:233.19-233.34"
  cell $mul $mul$canon/r22sdf/verilog/SdfUnit.v:233$387
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A \tw_num
    connect \B \tw_sel
    connect \Y $mul$canon/r22sdf/verilog/SdfUnit.v:233$387_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:235.9-240.2"
  attribute \module_not_derived 1
  cell \Twiddle \TW
    connect \clock \clock
    connect \addr \tw_addr
    connect \tw_re \tw_re [15:0]
    connect \tw_im \tw_im [15:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:244.15-244.39"
  cell $ne $ne$canon/r22sdf/verilog/SdfUnit.v:244$389
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \tw_addr
    connect \B 6'000000
    connect \Y $ne$canon/r22sdf/verilog/SdfUnit.v:244$389_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:247.19-247.52"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:247$390
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf2_do_re
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:247$390_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:248.19-248.52"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:248$391
    parameter \WIDTH 64
    connect \A 64'x
    connect \B \bf2_do_im
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:248$391_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:250.27-257.2"
  cell $paramod\Multiply\WIDTH=32'00000000000000000000000001000000 \MU
    connect \a_re \mu_a_re
    connect \a_im \mu_a_im
    connect \b_re \tw_re
    connect \b_im \tw_im
    connect \m_re \mu_m_re
    connect \m_im \mu_m_im
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:260.17-260.44"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:260$393
    parameter \WIDTH 64
    connect \A \bf2_do_re
    connect \B \mu_m_re
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:260$393_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:261.17-261.44"
  cell $mux $ternary$canon/r22sdf/verilog/SdfUnit.v:261$394
    parameter \WIDTH 64
    connect \A \bf2_do_im
    connect \B \mu_m_im
    connect \S \mu_en
    connect \Y $ternary$canon/r22sdf/verilog/SdfUnit.v:261$394_Y
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:103.1-109.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:103$343
    assign $0\di_count[5:0] \di_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:104.5-108.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:104.9-104.14"
      case 1'1
        assign $0\di_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:106.9-106.13"
      case 
        assign $0\di_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:107$345_Y
    end
    sync posedge \clock
      update \di_count $0\di_count[5:0]
    sync posedge \reset
      update \di_count $0\di_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:142.1-150.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:142$357
    assign $0\bf1_sp_en[0:0] \bf1_sp_en
    assign $0\bf1_count[5:0] \bf1_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:143.5-149.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:143.9-143.14"
      case 1'1
        assign $0\bf1_sp_en[0:0] 1'0
        assign $0\bf1_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:146.9-146.13"
      case 
        assign $0\bf1_sp_en[0:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:147$359_Y
        assign $0\bf1_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:148$361_Y
    end
    sync posedge \clock
      update \bf1_sp_en $0\bf1_sp_en[0:0]
      update \bf1_count $0\bf1_count[5:0]
    sync posedge \reset
      update \bf1_sp_en $0\bf1_sp_en[0:0]
      update \bf1_count $0\bf1_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:155.1-158.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:155$365
    assign { } { }
    assign { } { }
    assign $0\bf1_do_re[63:0] \bf1_sp_re
    assign $0\bf1_do_im[63:0] \bf1_sp_im
    sync posedge \clock
      update \bf1_do_re $0\bf1_do_re[63:0]
      update \bf1_do_im $0\bf1_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:163.1-165.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:163$366
    assign { } { }
    assign $0\bf2_bf[0:0] \bf1_count [0]
    sync posedge \clock
      update \bf2_bf $0\bf2_bf[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:199.1-207.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:199$375
    assign $0\bf2_sp_en[0:0] \bf2_sp_en
    assign $0\bf2_count[5:0] \bf2_count
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:200.5-206.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:200.9-200.14"
      case 1'1
        assign $0\bf2_sp_en[0:0] 1'0
        assign $0\bf2_count[5:0] 6'000000
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:203.9-203.13"
      case 
        assign $0\bf2_sp_en[0:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:204$377_Y
        assign $0\bf2_count[5:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:205$379_Y
    end
    sync posedge \clock
      update \bf2_sp_en $0\bf2_sp_en[0:0]
      update \bf2_count $0\bf2_count[5:0]
    sync posedge \reset
      update \bf2_sp_en $0\bf2_sp_en[0:0]
      update \bf2_count $0\bf2_count[5:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:209.1-211.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:209$380
    assign { } { }
    assign $0\bf2_start[0:0] $and$canon/r22sdf/verilog/SdfUnit.v:210$382_Y
    sync posedge \clock
      update \bf2_start $0\bf2_start[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:214.1-217.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:214$384
    assign { } { }
    assign { } { }
    assign $0\bf2_do_re[63:0] \bf2_sp_re
    assign $0\bf2_do_im[63:0] \bf2_sp_im
    sync posedge \clock
      update \bf2_do_re $0\bf2_do_re[63:0]
      update \bf2_do_im $0\bf2_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:219.1-225.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:219$385
    assign $0\bf2_do_en[0:0] \bf2_do_en
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:220.5-224.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:220.9-220.14"
      case 1'1
        assign $0\bf2_do_en[0:0] 1'0
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:222.9-222.13"
      case 
        assign $0\bf2_do_en[0:0] \bf2_sp_en
    end
    sync posedge \clock
      update \bf2_do_en $0\bf2_do_en[0:0]
    sync posedge \reset
      update \bf2_do_en $0\bf2_do_en[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:243.1-245.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:243$388
    assign { } { }
    assign $0\mu_en[0:0] $ne$canon/r22sdf/verilog/SdfUnit.v:244$389_Y
    sync posedge \clock
      update \mu_en $0\mu_en[0:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:259.1-262.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:259$392
    assign { } { }
    assign { } { }
    assign $0\mu_do_re[63:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:260$393_Y
    assign $0\mu_do_im[63:0] $ternary$canon/r22sdf/verilog/SdfUnit.v:261$394_Y
    sync posedge \clock
      update \mu_do_re $0\mu_do_re[63:0]
      update \mu_do_im $0\mu_do_im[63:0]
  end
  attribute \src "canon/r22sdf/verilog/SdfUnit.v:264.1-270.4"
  process $proc$canon/r22sdf/verilog/SdfUnit.v:264$395
    assign $0\mu_do_en[0:0] \mu_do_en
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:265.5-269.8"
    switch \reset
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:265.9-265.14"
      case 1'1
        assign $0\mu_do_en[0:0] 1'0
    attribute \src "canon/r22sdf/verilog/SdfUnit.v:267.9-267.13"
      case 
        assign $0\mu_do_en[0:0] \bf2_do_en
    end
    sync posedge \clock
      update \mu_do_en $0\mu_do_en[0:0]
    sync posedge \reset
      update \mu_do_en $0\mu_do_en[0:0]
  end
  connect \bf1_bf \di_count [1]
  connect \bf1_x0_re $ternary$canon/r22sdf/verilog/SdfUnit.v:113$346_Y
  connect \bf1_x0_im $ternary$canon/r22sdf/verilog/SdfUnit.v:114$347_Y
  connect \bf1_x1_re $ternary$canon/r22sdf/verilog/SdfUnit.v:115$348_Y
  connect \bf1_x1_im $ternary$canon/r22sdf/verilog/SdfUnit.v:116$349_Y
  connect \db1_di_re $ternary$canon/r22sdf/verilog/SdfUnit.v:137$350_Y
  connect \db1_di_im $ternary$canon/r22sdf/verilog/SdfUnit.v:138$351_Y
  connect \bf1_sp_re $ternary$canon/r22sdf/verilog/SdfUnit.v:139$353_Y
  connect \bf1_sp_im $ternary$canon/r22sdf/verilog/SdfUnit.v:140$356_Y
  connect \bf1_start $eq$canon/r22sdf/verilog/SdfUnit.v:151$362_Y
  connect \bf1_end $eq$canon/r22sdf/verilog/SdfUnit.v:152$363_Y
  connect \bf1_mj $eq$canon/r22sdf/verilog/SdfUnit.v:153$364_Y
  connect \bf2_x0_re $ternary$canon/r22sdf/verilog/SdfUnit.v:168$367_Y
  connect \bf2_x0_im $ternary$canon/r22sdf/verilog/SdfUnit.v:169$368_Y
  connect \bf2_x1_re $ternary$canon/r22sdf/verilog/SdfUnit.v:170$369_Y
  connect \bf2_x1_im $ternary$canon/r22sdf/verilog/SdfUnit.v:171$370_Y
  connect \db2_di_re $ternary$canon/r22sdf/verilog/SdfUnit.v:194$371_Y
  connect \db2_di_im $ternary$canon/r22sdf/verilog/SdfUnit.v:195$372_Y
  connect \bf2_sp_re $ternary$canon/r22sdf/verilog/SdfUnit.v:196$373_Y
  connect \bf2_sp_im $ternary$canon/r22sdf/verilog/SdfUnit.v:197$374_Y
  connect \bf2_end $eq$canon/r22sdf/verilog/SdfUnit.v:212$383_Y
  connect \tw_sel [1] \bf2_count [0]
  connect \tw_sel [0] \bf2_count [1]
  connect \tw_num $shl$canon/r22sdf/verilog/SdfUnit.v:232$386_Y [3:0]
  connect \tw_addr $mul$canon/r22sdf/verilog/SdfUnit.v:233$387_Y
  connect \mu_a_re $ternary$canon/r22sdf/verilog/SdfUnit.v:247$390_Y
  connect \mu_a_im $ternary$canon/r22sdf/verilog/SdfUnit.v:248$391_Y
  connect \do_en \bf2_do_en
  connect \do_re \bf2_do_re
  connect \do_im \bf2_do_im
  connect \tw_im [63:16] 48'000000000000000000000000000000000000000000000000
  connect \tw_re [63:16] 48'000000000000000000000000000000000000000000000000
end
attribute \src "canon/r22sdf/verilog/Butterfly.v:4.1-32.10"
attribute \hdlname "Butterfly"
attribute \dynports 1
module $paramod$2e5b1f834ac84bf9294e91116250feb1b78d0f9d\Butterfly
  parameter \WIDTH 64
  parameter \RH 0
  attribute \src "canon/r22sdf/verilog/Butterfly.v:8.33-8.38"
  wire width 64 input 1 signed \x0_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:9.33-9.38"
  wire width 64 input 2 signed \x0_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:10.33-10.38"
  wire width 64 input 3 signed \x1_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:11.33-11.38"
  wire width 64 input 4 signed \x1_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:12.33-12.38"
  wire width 64 output 5 signed \y0_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:13.33-13.38"
  wire width 64 output 6 signed \y0_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:14.33-14.38"
  wire width 64 output 7 signed \y1_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:15.33-15.38"
  wire width 64 output 8 signed \y1_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:18.25-18.31"
  wire width 65 signed \add_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:18.33-18.39"
  wire width 65 signed \add_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:18.41-18.47"
  wire width 65 signed \sub_re
  attribute \src "canon/r22sdf/verilog/Butterfly.v:18.49-18.55"
  wire width 65 signed \sub_im
  attribute \src "canon/r22sdf/verilog/Butterfly.v:21.18-21.31"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:21$456_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:22.18-22.31"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:22$457_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:23.18-23.31"
  wire width 65 signed $sub$canon/r22sdf/verilog/Butterfly.v:23$458_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:24.18-24.31"
  wire width 65 signed $sub$canon/r22sdf/verilog/Butterfly.v:24$459_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:27.18-27.29"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:27$460_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:27.17-27.36"
  wire width 65 signed $sshr$canon/r22sdf/verilog/Butterfly.v:27$461_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:28.18-28.29"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:28$462_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:28.17-28.36"
  wire width 65 signed $sshr$canon/r22sdf/verilog/Butterfly.v:28$463_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:29.18-29.29"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:29$464_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:29.17-29.36"
  wire width 65 signed $sshr$canon/r22sdf/verilog/Butterfly.v:29$465_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:30.18-30.29"
  wire width 65 signed $add$canon/r22sdf/verilog/Butterfly.v:30$466_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:30.17-30.36"
  wire width 65 signed $sshr$canon/r22sdf/verilog/Butterfly.v:30$467_Y
  attribute \src "canon/r22sdf/verilog/Butterfly.v:21.18-21.31"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:21$456
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \x0_re
    connect \B \x1_re
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:21$456_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:22.18-22.31"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:22$457
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \x0_im
    connect \B \x1_im
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:22$457_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:23.18-23.31"
  cell $sub $sub$canon/r22sdf/verilog/Butterfly.v:23$458
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \x0_re
    connect \B \x1_re
    connect \Y $sub$canon/r22sdf/verilog/Butterfly.v:23$458_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:24.18-24.31"
  cell $sub $sub$canon/r22sdf/verilog/Butterfly.v:24$459
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \x0_im
    connect \B \x1_im
    connect \Y $sub$canon/r22sdf/verilog/Butterfly.v:24$459_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:27.18-27.29"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:27$460
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A \add_re
    connect \B 0
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:27$460_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:27.17-27.36"
  cell $sshr $sshr$canon/r22sdf/verilog/Butterfly.v:27$461
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A $add$canon/r22sdf/verilog/Butterfly.v:27$460_Y
    connect \B 1
    connect \Y $sshr$canon/r22sdf/verilog/Butterfly.v:27$461_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:28.18-28.29"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:28$462
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A \add_im
    connect \B 0
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:28$462_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:28.17-28.36"
  cell $sshr $sshr$canon/r22sdf/verilog/Butterfly.v:28$463
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A $add$canon/r22sdf/verilog/Butterfly.v:28$462_Y
    connect \B 1
    connect \Y $sshr$canon/r22sdf/verilog/Butterfly.v:28$463_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:29.18-29.29"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:29$464
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A \sub_re
    connect \B 0
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:29$464_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:29.17-29.36"
  cell $sshr $sshr$canon/r22sdf/verilog/Butterfly.v:29$465
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A $add$canon/r22sdf/verilog/Butterfly.v:29$464_Y
    connect \B 1
    connect \Y $sshr$canon/r22sdf/verilog/Butterfly.v:29$465_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:30.18-30.29"
  cell $add $add$canon/r22sdf/verilog/Butterfly.v:30$466
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A \sub_im
    connect \B 0
    connect \Y $add$canon/r22sdf/verilog/Butterfly.v:30$466_Y
  end
  attribute \src "canon/r22sdf/verilog/Butterfly.v:30.17-30.36"
  cell $sshr $sshr$canon/r22sdf/verilog/Butterfly.v:30$467
    parameter \A_SIGNED 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 65
    connect \A $add$canon/r22sdf/verilog/Butterfly.v:30$466_Y
    connect \B 1
    connect \Y $sshr$canon/r22sdf/verilog/Butterfly.v:30$467_Y
  end
  connect \add_re $add$canon/r22sdf/verilog/Butterfly.v:21$456_Y
  connect \add_im $add$canon/r22sdf/verilog/Butterfly.v:22$457_Y
  connect \sub_re $sub$canon/r22sdf/verilog/Butterfly.v:23$458_Y
  connect \sub_im $sub$canon/r22sdf/verilog/Butterfly.v:24$459_Y
  connect \y0_re $sshr$canon/r22sdf/verilog/Butterfly.v:27$461_Y [63:0]
  connect \y0_im $sshr$canon/r22sdf/verilog/Butterfly.v:28$463_Y [63:0]
  connect \y1_re $sshr$canon/r22sdf/verilog/Butterfly.v:29$465_Y [63:0]
  connect \y1_im $sshr$canon/r22sdf/verilog/Butterfly.v:30$467_Y [63:0]
end
attribute \src "canon/r22sdf/verilog/DelayBuffer.v:4.1-32.10"
attribute \hdlname "DelayBuffer"
attribute \dynports 1
module $paramod$b2706b78f3db07351b9438f5db3ddfd899bf68e6\DelayBuffer
  parameter \DEPTH 4
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:8.25-8.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:9.25-9.30"
  wire width 64 input 2 \di_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:10.25-10.30"
  wire width 64 input 3 \di_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:11.25-11.30"
  wire width 64 output 4 \do_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:12.25-12.30"
  wire width 64 output 5 \do_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:17.9-17.10"
  wire width 32 signed \n
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[2]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[3]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[2]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[3]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 32 $0\n[31:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[2][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[3][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[2][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[3][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  process $proc$canon/r22sdf/verilog/DelayBuffer.v:20$468
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\buf_re[3][63:0] \buf_re[2]
    assign $0\buf_im[3][63:0] \buf_im[2]
    assign $0\buf_re[2][63:0] \buf_re[1]
    assign $0\buf_im[2][63:0] \buf_im[1]
    assign $0\buf_re[1][63:0] \buf_re[0]
    assign $0\buf_im[1][63:0] \buf_im[0]
    assign $0\n[31:0] 0
    assign $0\buf_re[0][63:0] \di_re
    assign $0\buf_im[0][63:0] \di_im
    sync posedge \clock
      update \n $0\n[31:0]
      update \buf_re[0] $0\buf_re[0][63:0]
      update \buf_re[1] $0\buf_re[1][63:0]
      update \buf_re[2] $0\buf_re[2][63:0]
      update \buf_re[3] $0\buf_re[3][63:0]
      update \buf_im[0] $0\buf_im[0][63:0]
      update \buf_im[1] $0\buf_im[1][63:0]
      update \buf_im[2] $0\buf_im[2][63:0]
      update \buf_im[3] $0\buf_im[3][63:0]
  end
  connect \do_re \buf_re[3]
  connect \do_im \buf_im[3]
end
attribute \src "canon/r22sdf/verilog/DelayBuffer.v:4.1-32.10"
attribute \hdlname "DelayBuffer"
attribute \dynports 1
module $paramod$8e879a38c296fd831ce3b2fab610d4e24ffe6786\DelayBuffer
  parameter \DEPTH 8
  parameter \WIDTH 64
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:8.25-8.30"
  wire input 1 \clock
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:9.25-9.30"
  wire width 64 input 2 \di_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:10.25-10.30"
  wire width 64 input 3 \di_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:11.25-11.30"
  wire width 64 output 4 \do_re
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:12.25-12.30"
  wire width 64 output 5 \do_im
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:17.9-17.10"
  wire width 32 signed \n
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[2]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[3]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[4]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[5]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[6]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:15.17-15.23"
  wire width 64 \buf_re[7]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[1]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[2]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[3]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[4]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[5]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[6]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:16.17-16.23"
  wire width 64 \buf_im[7]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 32 $0\n[31:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[2][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[3][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[4][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[5][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[6][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_re[7][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[0][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[1][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[2][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[3][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[4][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[5][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[6][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  wire width 64 $0\buf_im[7][63:0]
  attribute \src "canon/r22sdf/verilog/DelayBuffer.v:20.1-27.4"
  process $proc$canon/r22sdf/verilog/DelayBuffer.v:20$469
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\buf_re[7][63:0] \buf_re[6]
    assign $0\buf_im[7][63:0] \buf_im[6]
    assign $0\buf_re[6][63:0] \buf_re[5]
    assign $0\buf_im[6][63:0] \buf_im[5]
    assign $0\buf_re[5][63:0] \buf_re[4]
    assign $0\buf_im[5][63:0] \buf_im[4]
    assign $0\buf_re[4][63:0] \buf_re[3]
    assign $0\buf_im[4][63:0] \buf_im[3]
    assign $0\buf_re[3][63:0] \buf_re[2]
    assign $0\buf_im[3][63:0] \buf_im[2]
    assign $0\buf_re[2][63:0] \buf_re[1]
    assign $0\buf_im[2][63:0] \buf_im[1]
    assign $0\buf_re[1][63:0] \buf_re[0]
    assign $0\buf_im[1][63:0] \buf_im[0]
    assign $0\n[31:0] 0
    assign $0\buf_re[0][63:0] \di_re
    assign $0\buf_im[0][63:0] \di_im
    sync posedge \clock
      update \n $0\n[31:0]
      update \buf_re[0] $0\buf_re[0][63:0]
      update \buf_re[1] $0\buf_re[1][63:0]
      update \buf_re[2] $0\buf_re[2][63:0]
      update \buf_re[3] $0\buf_re[3][63:0]
      update \buf_re[4] $0\buf_re[4][63:0]
      update \buf_re[5] $0\buf_re[5][63:0]
      update \buf_re[6] $0\buf_re[6][63:0]
      update \buf_re[7] $0\buf_re[7][63:0]
      update \buf_im[0] $0\buf_im[0][63:0]
      update \buf_im[1] $0\buf_im[1][63:0]
      update \buf_im[2] $0\buf_im[2][63:0]
      update \buf_im[3] $0\buf_im[3][63:0]
      update \buf_im[4] $0\buf_im[4][63:0]
      update \buf_im[5] $0\buf_im[5][63:0]
      update \buf_im[6] $0\buf_im[6][63:0]
      update \buf_im[7] $0\buf_im[7][63:0]
  end
  connect \do_re \buf_re[7]
  connect \do_im \buf_im[7]
end
