# Reading L:/Programmering/Quartus_prime/modelsim_ase/tcl/vsim/pref.tcl
# do math_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:14 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:04:14 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:15 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# End time: 20:04:15 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  math_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" math_tb 
# Start time: 20:04:15 on May 20,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.math_tb(tb)
# Loading work.math(behaviour)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "A".
#    Time: 0 ps  Iteration: 0  Instance: /math_tb/uut File: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd Line: 8
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./math_run_msim_rtl_vhdl.do PAUSED at line 12
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:25 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:05:25 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:26 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(26): Cannot resolve slice name as type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(27): Cannot resolve slice name as type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(39): VHDL Compiler exiting
# End time: 20:05:26 on May 20,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:52 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:05:52 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:52 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(26): Cannot resolve slice name as type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(27): Cannot resolve slice name as type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(39): VHDL Compiler exiting
# End time: 20:05:52 on May 20,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:19 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:06:19 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:19 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(25): Cannot resolve slice name as type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(26): Cannot resolve slice name as type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(38): VHDL Compiler exiting
# End time: 20:06:19 on May 20,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:06:47 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:47 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(38): VHDL Compiler exiting
# End time: 20:06:47 on May 20,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:27 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:07:27 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:27 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): Constant "i" is type std.STANDARD.INTEGER; expecting type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): Integer literal 4 is not of type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): near ")": (vcom-1576) expecting ';'.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(38): VHDL Compiler exiting
# End time: 20:07:27 on May 20,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:08 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:08:08 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:08 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): Constant "i" is type std.STANDARD.INTEGER; expecting type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): Integer literal 4 is not of type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): (vcom-1192) Array length is 4; aggregate length is 2.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(38): VHDL Compiler exiting
# End time: 20:08:08 on May 20,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:31 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:08:31 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:31 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.INTEGER' to 'ieee.NUMERIC_STD.UNSIGNED' (numeric to array).
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(38): VHDL Compiler exiting
# End time: 20:08:31 on May 20,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:35 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:08:35 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:35 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.INTEGER' to 'ieee.NUMERIC_STD.UNSIGNED' (numeric to array).
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(38): VHDL Compiler exiting
# End time: 20:08:35 on May 20,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:46 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:08:46 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:46 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): (vcom-1394) Type conversion operand must be a single expression that is not a range.
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(33): ** Error: (vcom-1583) Illegal type converson from 'std.STANDARD.INTEGER' to 'ieee.NUMERIC_STD.UNSIGNED' (numeric to array).
# ** Error: C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht(38): VHDL Compiler exiting
# End time: 20:08:46 on May 20,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./math_run_msim_rtl_vhdl.do line 10
# L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}"
do math_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:15 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math
# -- Compiling architecture behaviour of math
# End time: 20:09:15 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:15 on May 20,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity math_tb
# -- Compiling architecture tb of math_tb
# End time: 20:09:15 on May 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  math_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" math_tb 
# Start time: 20:04:15 on May 20,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.math_tb(tb)
# Loading work.math(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /math_tb/uut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /math_tb/uut
# End time: 20:15:35 on May 20,2022, Elapsed time: 0:11:20
# Errors: 1, Warnings: 2
