 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 04:42:57 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_5 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_52 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_5/CK (DFFR_X2)                       0.0000     0.0000 r
  R_5/QN (DFFR_X2)                       0.4138     0.4138 f
  U1175/ZN (INV_X4)                      0.1794     0.5931 r
  U921/ZN (XNOR2_X1)                     0.4018     0.9950 r
  U829/ZN (XNOR2_X1)                     0.3725     1.3675 r
  U1198/ZN (XNOR2_X1)                    0.3804     1.7479 r
  U1092/ZN (AND4_X1)                     0.2461     1.9940 r
  U1287/ZN (NOR3_X1)                     0.0701     2.0641 f
  R_52/D (DFF_X1)                        0.0000     2.0641 f
  data arrival time                                 2.0641

  clock clk (rise edge)                  2.4500     2.4500
  clock network delay (ideal)            0.0000     2.4500
  clock uncertainty                     -0.0500     2.4000
  R_52/CK (DFF_X1)                       0.0000     2.4000 r
  library setup time                    -0.3357     2.0643
  data required time                                2.0643
  -----------------------------------------------------------
  data required time                                2.0643
  data arrival time                                -2.0641
  -----------------------------------------------------------
  slack (MET)                                       0.0002


1
