   1              		.arch armv7-a
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 4
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"r_cpg_lld_rza2m.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.R_CPG_UninitialiseHwIf,"ax",%progbits
  17              		.align	2
  18              		.global	R_CPG_UninitialiseHwIf
  19              		.arch armv7-a
  20              		.syntax unified
  21              		.arm
  22              		.fpu neon
  24              	R_CPG_UninitialiseHwIf:
  25              	.LFB11:
  26              		.file 1 "../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c"
   1:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*******************************************************************************
   2:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * DISCLAIMER
   3:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * This software is supplied by Renesas Electronics Corporation and is only
   4:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * intended for use with Renesas products. No other uses are authorized. This
   5:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * software is owned by Renesas Electronics Corporation and is protected under
   6:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * all applicable laws, including copyright laws.
   7:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   8:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
   9:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
  10:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
  11:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
  12:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
  13:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
  14:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
  15:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  16:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Renesas reserves the right, without notice, to make changes to this software
  17:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * and to discontinue the availability of this software. By using this software,
  18:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * you agree to the additional terms and conditions found by accessing the
  19:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * following link:
  20:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * http://www.renesas.com/disclaimer
  21:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
  22:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *******************************************************************************/
  23:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*******************************************************************************
  24:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * File Name    : r_cpg_lld_rza2m.c
  25:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * $Rev: 732 $
  26:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * $Date:: 2018-11-21 11:23:46 +0900#$
  27:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Device(s)    : RZ/A2M
  28:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Tool-Chain   : e2Studio Ver 7.0.0
  29:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *              : GCC ARM Embedded 5.4.1.20160919
  30:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * OS           : None
  31:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * H/W Platform : RZ/A2M Evaluation Board
  32:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Description  : RZ/A2M Sample Program - Low level function of CPG module
  33:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Operation    :
  34:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** * Limitations  :
  35:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** *******************************************************************************/
  36:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  37:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  38:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Includes   <System Includes> , "Project Includes"
  39:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  40:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "rza_io_regrw.h"
  41:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "iodefine.h"
  42:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "iobitmask.h"
  43:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_typedefs.h"
  44:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_hld_api.h"
  45:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_drv_link.h"
  46:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** #include "r_cpg_drv_sc_cfg.h"
  47:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  48:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  49:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Typedef definitions
  50:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  51:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  52:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  53:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  54:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Macro definitions
  55:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  56:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  57:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  58:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  59:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Imported global variables and functions (from other files)
  60:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  61:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  62:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  63:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  64:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Exported global variables and functions (to be accessed by other files)
  65:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  66:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  67:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  68:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
  69:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** Private global variables and functions
  70:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** ******************************************************************************/
  71:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! Version Information */
  72:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static const st_drv_info_t gs_lld_info =
  73:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  74:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
  75:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ((STDIO_CPG_RZ_LLD_VERSION_MAJOR << 16) + STDIO_CPG_RZ_LLD_VERSION_MINOR)
  76:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     },
  77:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     STDIO_CPG_RZ_LLD_BUILD_NUM,
  78:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     STDIO_CPG_RZ_LLD_DRV_NAME
  79:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** };
  80:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  81:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! EXTAL frequency (khz) */
  82:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_extal_frequency_khz = 24000.0;
  83:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  84:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! PLL frequency (khz) */
  85:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_pll_frequency_khz = 1056000.0;
  86:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  87:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! ICLK divisor */
  88:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_iclk_divisor = 2;
  89:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  90:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! ICLK frequency (khz) */
  91:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_iclk_frequency_khz = 528000.0;
  92:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  93:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! BCLK divisor */
  94:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_bclk_divisor = 8;
  95:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  96:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! BCLK frequency (khz) */
  97:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_bclk_frequency_khz = 132000.0;
  98:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
  99:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! P1CLK divisor */
 100:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t gs_cpg_p1clk_divisor = 16;
 101:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 102:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! P1CLK frequency (khz) */
 103:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static float64_t gs_cpg_p1clk_frequency_khz = 66000.0;
 104:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 105:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /*! flag to check initialised or not */
 106:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static bool_t gs_drv_cpg_is_initialized = false;
 107:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 108:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 109:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      cpg_io_reg_write_8
 110:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Write 8 bit I/O register
 111:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 112:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 113:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 114:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 115:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 116:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 117:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 118:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 119:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_8(volatile uint8_t * ioreg, uint8_t write_value, uint8_t shift, uint32
 120:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 121:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint8_t reg_value;
 122:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 123:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 124:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;                                         /* Read from register */
 125:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint8_t)((reg_value & (~mask)) | (unsigned)(write_value << shift)); /* Modify 
 126:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 127:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 128:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 129:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 130:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 131:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
 132:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 133:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 134:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_8
 135:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 136:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 137:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 138:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      cpg_io_reg_write_16
 139:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Write 16 bit I/O register
 140:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 141:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 142:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 143:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 144:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 145:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 146:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 147:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 148:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_16(volatile uint16_t * ioreg, uint16_t write_value, uint16_t shift, ui
 149:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 150:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t reg_value;
 151:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 152:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 153:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 154:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;                                         /* Read from register */
 155:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint16_t)((reg_value & (~mask)) | (unsigned)(write_value << shift)); /* Modify
 156:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 157:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 158:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 159:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 160:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
 162:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 163:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 164:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_16
 165:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 166:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 167:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 168:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      cpg_io_reg_write_32
 169:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Write 32 bit I/O register
 170:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 171:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  write_value: value to write
 172:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 173:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 174:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   @note if pass IOREG_NONMASK_ACCESS to the mask,
 175:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         this function does not read the previous value
 176:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                         and write entire bit of write_value without shifting.
 177:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 178:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static void cpg_io_reg_write_32(volatile uint32_t * ioreg, uint32_t write_value, uint32_t shift, ui
 179:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 180:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint32_t reg_value;
 181:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 182:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 183:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = *ioreg;                                         /* Read from register */
 184:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & (~mask)) | (unsigned)(write_value << shift); /* Modify value      
 185:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 186:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 187:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 188:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = write_value;
 189:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 190:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     *ioreg    = reg_value;                                      /* Write to register  */
 191:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 192:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 193:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_write_32
 194:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 195:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 196:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 197:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      cpg_io_reg_read_8
 198:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Read 8 bit I/O register
 199:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 200:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 201:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 202:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 203:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 204:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint8_t cpg_io_reg_read_8(volatile uint8_t * ioreg, uint8_t shift, uint32_t mask)
 205:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 206:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint8_t reg_value;
 207:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 208:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;                         /* Read from register            */
 209:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 210:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 211:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint8_t)((reg_value & mask) >> shift);    /* Clear other bit and Bit shift */
 212:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 213:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 214:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 215:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 216:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 217:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_8
 218:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 219:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 220:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 221:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      cpg_io_reg_read_16
 222:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Read 16 bit I/O register
 223:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 224:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 225:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 226:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 227:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint16_t cpg_io_reg_read_16(volatile uint16_t * ioreg, uint16_t shift, uint32_t mask)
 229:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t reg_value;
 231:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;                         /* Read from register            */
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 234:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 235:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (uint16_t)((reg_value & mask) >> shift);    /* Clear other bit and Bit shift */
 236:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 237:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 239:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 240:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 241:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_16
 242:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 243:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 244:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 245:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      cpg_io_reg_read_32
 246:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Read 32 bit I/O register
 247:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  ioreg: register address
 248:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  shift: beginning target bit in register (LSB is 0)
 249:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  mask: target bit mask in register
 250:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @return     read value
 251:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 252:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static uint32_t cpg_io_reg_read_32(volatile uint32_t * ioreg, uint32_t shift, uint32_t mask)
 253:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 254:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint32_t reg_value;
 255:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 256:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     reg_value = *ioreg;                         /* Read from register            */
 257:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 258:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 259:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & mask) >> shift;    /* Clear other bit and Bit shift */
 260:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 261:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 262:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (reg_value);
 263:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 264:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 265:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_io_reg_read_32
 266:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 267:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 268:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 269:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      is_nearly_equal
 270:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Check two value is nearly equal or not
 271:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  value1: 1st value
 272:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  value2: 2nd value
 273:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     true nearly equal
 274:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     false not nearly equal
 275:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static bool_t is_nearly_equal(float64_t value1, float64_t value2)
 277:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     bool_t result;
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 283:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 284:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         result = true;
 285:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 286:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 287:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         result = false;
 289:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (result);
 291:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 292:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 293:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function is_nearly_equal
 294:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 295:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 296:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 297:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      R_CPG_InitialiseHwIf
 298:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Prepare the CPG driver for operation
 299:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS Successful operate
 300:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 301:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_InitialiseHwIf( void )
 302:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 303:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 304:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 305:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     retval = DRV_SUCCESS;
 306:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 307:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* only initialises at first time */
 308:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( !gs_drv_cpg_is_initialized )
 309:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 310:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* standby_mode_en bit of Power Control Register setting */
 311:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_write_32(&pl310.REG15_POWER_CTRL.LONG, 1, PL310_REG15_POWER_CTRL_standby_mode_en
 312:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_read_32(&pl310.REG15_POWER_CTRL.LONG, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCES
 313:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_drv_cpg_is_initialized = true;
 314:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 315:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* Initialise clock setting configured on SC by user */
 316:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         retval = R_CPG_SetXtalClock(s_sc_cpg_xtal_frequency_khz_config);
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 318:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 319:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetMainClock(&s_sc_cpg_main_clock_config);
 320:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 321:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 322:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 323:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetSubClockDividers(&s_sc_cpg_sub_clock_div_config[0], (sizeof s_sc_cpg_
 324:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 326:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 327:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_SetSubClockSource(&s_sc_cpg_sub_clock_src_config[0], (sizeof s_sc_cpg_su
 328:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 330:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             retval = R_CPG_ConfigExtClockPin(&s_sc_cpg_ext_clk_config);
 332:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 333:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 334:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 335:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 336:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (retval);
 337:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 338:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 339:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_InitialiseHwIf
 340:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 341:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 342:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 343:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      R_CPG_UninitialiseHwIf
 344:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Finalise the CPG driver for operation
 345:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS Successful operate
 346:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 347:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_UninitialiseHwIf( void )
 348:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  27              		.loc 1 348 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 349:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 350:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
  32              		.loc 1 350 5 view .LVU1
 351:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
  33              		.loc 1 351 1 is_stmt 0 view .LVU2
  34 0000 0000A0E3 		mov	r0, #0
  35 0004 1EFF2FE1 		bx	lr
  36              		.cfi_endproc
  37              	.LFE11:
  39              		.section	.text.R_CPG_SetXtalClock,"ax",%progbits
  40              		.align	2
  41              		.global	R_CPG_SetXtalClock
  42              		.syntax unified
  43              		.arm
  44              		.fpu neon
  46              	R_CPG_SetXtalClock:
  47              	.LVL0:
  48              	.LFB12:
 352:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 353:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_UninitialiseHwIf
 354:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 355:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 356:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 357:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      R_CPG_SetXtalClock
 358:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Change XTAL clock
 359:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             @note It is only store in local variable and does not
 360:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   re-configure each driver's parameter.
 361:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  frequency_khz: XTAL clock by KHz
 362:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS     Successful operate
 363:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_ERROR Failure operate
 364:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 365:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetXtalClock(float64_t frequency_khz)
 366:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
  49              		.loc 1 366 1 is_stmt 1 view -0
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
 367:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
  54              		.loc 1 367 5 view .LVU4
 368:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (frequency_khz >= 10000.0) && (frequency_khz <= 12000.0) )
  55              		.loc 1 368 5 view .LVU5
  56              		.loc 1 368 8 is_stmt 0 view .LVU6
  57 0000 300BDFED 		vldr.64	d16, .L19
  58 0004 E00BB4EE 		vcmpe.f64	d0, d16
  59 0008 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
  60 000c 040000BA 		blt	.L3
  61              		.loc 1 368 37 discriminator 1 view .LVU7
  62 0010 2E0BDFED 		vldr.64	d16, .L19+8
  63 0014 E00BB4EE 		vcmpe.f64	d0, d16
  64 0018 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 369:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 370:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_pll_frequency_khz = frequency_khz * 88.0;
  65              		.loc 1 370 50 discriminator 1 view .LVU8
  66 001c 2D0BDF9D 		vldrls.64	d16, .L19+16
 368:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (frequency_khz >= 10000.0) && (frequency_khz <= 12000.0) )
  67              		.loc 1 368 37 discriminator 1 view .LVU9
  68 0020 0800009A 		bls	.L18
  69              	.L3:
 371:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 372:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 373:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( (frequency_khz >= 20000.0) && (frequency_khz <= 24000.0) )
  70              		.loc 1 373 10 is_stmt 1 view .LVU10
  71              		.loc 1 373 13 is_stmt 0 view .LVU11
  72 0024 2D0BDFED 		vldr.64	d16, .L19+24
  73 0028 E00BB4EE 		vcmpe.f64	d0, d16
  74 002c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
  75 0030 220000BA 		blt	.L17
  76              		.loc 1 373 42 discriminator 1 view .LVU12
  77 0034 2B0BDFED 		vldr.64	d16, .L19+32
  78 0038 E00BB4EE 		vcmpe.f64	d0, d16
  79 003c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
  80 0040 1E00008A 		bhi	.L17
 374:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 375:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_pll_frequency_khz = frequency_khz * 44.0;
  81              		.loc 1 375 9 is_stmt 1 view .LVU13
  82              		.loc 1 375 50 is_stmt 0 view .LVU14
  83 0044 290BDFED 		vldr.64	d16, .L19+40
  84              	.L18:
  85              		.loc 1 375 50 view .LVU15
  86 0048 200B60EE 		vmul.f64	d16, d0, d16
 376:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
 377:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 378:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 379:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_ERROR;
 381:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 382:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 383:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( DRV_SUCCESS == ret )
 384:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 385:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* calculate updated frequency */
 386:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_iclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_iclk_divisor;
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 389:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
  87              		.loc 1 389 36 view .LVU16
  88 004c 0000A0E3 		mov	r0, #0
 375:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
  89              		.loc 1 375 34 view .LVU17
  90 0050 A0309FE5 		ldr	r3, .L19+48
  91 0054 000BC3ED 		vstr.64	d16, [r3]
 376:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = DRV_SUCCESS;
  92              		.loc 1 376 9 is_stmt 1 view .LVU18
  93              	.LVL1:
 383:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
  94              		.loc 1 383 5 view .LVU19
 386:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
  95              		.loc 1 386 9 view .LVU20
 386:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
  96              		.loc 1 386 62 is_stmt 0 view .LVU21
  97 0058 98309FE5 		ldr	r3, .L19+48
  98 005c 001BD3ED 		vldr.64	d17, [r3]
  99 0060 94309FE5 		ldr	r3, .L19+52
 100 0064 003093E5 		ldr	r3, [r3]
 101 0068 903A07EE 		vmov	s15, r3	@ int
 102 006c 670BF8EE 		vcvt.f64.u32	d16, s15
 386:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 103              		.loc 1 386 35 view .LVU22
 104 0070 88309FE5 		ldr	r3, .L19+56
 386:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 105              		.loc 1 386 62 view .LVU23
 106 0074 A02BC1EE 		vdiv.f64	d18, d17, d16
 386:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 107              		.loc 1 386 35 view .LVU24
 108 0078 002BC3ED 		vstr.64	d18, [r3]
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 109              		.loc 1 387 9 is_stmt 1 view .LVU25
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 110              		.loc 1 387 62 is_stmt 0 view .LVU26
 111 007c 80309FE5 		ldr	r3, .L19+60
 112 0080 003093E5 		ldr	r3, [r3]
 113 0084 903A07EE 		vmov	s15, r3	@ int
 114 0088 670BF8EE 		vcvt.f64.u32	d16, s15
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 115              		.loc 1 387 35 view .LVU27
 116 008c 74309FE5 		ldr	r3, .L19+64
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 117              		.loc 1 387 62 view .LVU28
 118 0090 A02BC1EE 		vdiv.f64	d18, d17, d16
 387:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 119              		.loc 1 387 35 view .LVU29
 120 0094 002BC3ED 		vstr.64	d18, [r3]
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 121              		.loc 1 388 9 is_stmt 1 view .LVU30
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 122              		.loc 1 388 63 is_stmt 0 view .LVU31
 123 0098 6C309FE5 		ldr	r3, .L19+68
 124 009c 003093E5 		ldr	r3, [r3]
 125 00a0 903A07EE 		vmov	s15, r3	@ int
 126 00a4 670BF8EE 		vcvt.f64.u32	d16, s15
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 127              		.loc 1 388 36 view .LVU32
 128 00a8 60309FE5 		ldr	r3, .L19+72
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 129              		.loc 1 388 63 view .LVU33
 130 00ac A02BC1EE 		vdiv.f64	d18, d17, d16
 388:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_cpg_extal_frequency_khz = frequency_khz;
 131              		.loc 1 388 36 view .LVU34
 132 00b0 002BC3ED 		vstr.64	d18, [r3]
 133              		.loc 1 389 9 is_stmt 1 view .LVU35
 134              		.loc 1 389 36 is_stmt 0 view .LVU36
 135 00b4 58309FE5 		ldr	r3, .L19+76
 136 00b8 000B83ED 		vstr.64	d0, [r3]
 137 00bc 1EFF2FE1 		bx	lr
 138              	.LVL2:
 139              	.L17:
 380:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 140              		.loc 1 380 13 view .LVU37
 141 00c0 0000E0E3 		mvn	r0, #0
 390:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 391:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 392:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (ret);
 142              		.loc 1 392 5 is_stmt 1 view .LVU38
 393:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 143              		.loc 1 393 1 is_stmt 0 view .LVU39
 144 00c4 1EFF2FE1 		bx	lr
 145              	.L20:
 146              		.align	3
 147              	.L19:
 148 00c8 00000000 		.word	0
 149 00cc 0088C340 		.word	1086556160
 150 00d0 00000000 		.word	0
 151 00d4 0070C740 		.word	1086812160
 152 00d8 00000000 		.word	0
 153 00dc 00005640 		.word	1079377920
 154 00e0 00000000 		.word	0
 155 00e4 0088D340 		.word	1087604736
 156 00e8 00000000 		.word	0
 157 00ec 0070D740 		.word	1087860736
 158 00f0 00000000 		.word	0
 159 00f4 00004640 		.word	1078329344
 160 00f8 00000000 		.word	.LANCHOR0
 161 00fc 00000000 		.word	.LANCHOR2
 162 0100 00000000 		.word	.LANCHOR1
 163 0104 00000000 		.word	.LANCHOR4
 164 0108 00000000 		.word	.LANCHOR3
 165 010c 00000000 		.word	.LANCHOR6
 166 0110 00000000 		.word	.LANCHOR5
 167 0114 00000000 		.word	.LANCHOR7
 168              		.cfi_endproc
 169              	.LFE12:
 171              		.section	.text.R_CPG_SetMainClock,"ax",%progbits
 172              		.align	2
 173              		.global	R_CPG_SetMainClock
 174              		.syntax unified
 175              		.arm
 176              		.fpu neon
 178              	R_CPG_SetMainClock:
 179              	.LVL3:
 180              	.LFB13:
 394:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 395:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetXtalClock
 396:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 397:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 398:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 399:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief      R_CPG_SetMainClock
 400:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             Change Main clock frequency
 401:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *             @note RZ/A2M can not adjust main clock ratio.
 402:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   If dedicated frequency is not fit in the ratio, this
 403:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                   function fails.
 404:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]  p_main_clk_settings: main clock frequency setting
 405:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_SUCCESS     Successful operate
 406:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval     DRV_ERROR Failure operate
 407:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 408:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetMainClock(const st_r_drv_cpg_set_main_t * p_main_clk_settings)
 409:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 181              		.loc 1 409 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 410:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* Can't modify main clock on RZA2M.
 411:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****      * This function just checks if value is reasonable.
 412:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****      */
 413:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 414:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_CLOCK_SOURCE_PLL != p_main_clk_settings->clk_src )
 186              		.loc 1 414 5 view .LVU41
 187              		.loc 1 414 8 is_stmt 0 view .LVU42
 188 0000 0030D0E5 		ldrb	r3, [r0]	@ zero_extendqisi2
 189 0004 000053E3 		cmp	r3, #0
 190 0008 0D00001A 		bne	.L27
 415:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 416:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* RZA2M main clock only support from PLL */
 417:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 418:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 419:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 420:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( !is_nearly_equal(p_main_clk_settings->main_clk_frequency_khz, gs_cpg_pll_frequency_khz) )
 191              		.loc 1 420 5 is_stmt 1 view .LVU43
 192              		.loc 1 420 11 is_stmt 0 view .LVU44
 193 000c 020BD0ED 		vldr.64	d16, [r0, #8]
 194 0010 34309FE5 		ldr	r3, .L28
 195              	.LBB52:
 196              	.LBB53:
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 197              		.loc 1 280 15 view .LVU45
 198 0014 002BF4EE 		vmov.f64	d18, #1.25e-1
 199              	.LBE53:
 200              	.LBE52:
 201              		.loc 1 420 11 view .LVU46
 202 0018 001BD3ED 		vldr.64	d17, [r3]
 203              	.LVL4:
 204              	.LBB55:
 205              	.LBI52:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 206              		.loc 1 276 15 is_stmt 1 view .LVU47
 207              	.LBB54:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 208              		.loc 1 278 5 view .LVU48
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 209              		.loc 1 279 5 view .LVU49
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 210              		.loc 1 280 5 view .LVU50
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 211              		.loc 1 281 5 view .LVU51
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 212              		.loc 1 282 5 view .LVU52
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 213              		.loc 1 280 15 is_stmt 0 view .LVU53
 214 001c E23B70EE 		vsub.f64	d19, d16, d18
 215              	.LVL5:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 216              		.loc 1 282 8 view .LVU54
 217 0020 E31BF4EE 		vcmpe.f64	d17, d19
 218 0024 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 219 0028 050000DA 		ble	.L27
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 220              		.loc 1 281 15 view .LVU55
 221 002c A20B70EE 		vadd.f64	d16, d16, d18
 222              	.LVL6:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 223              		.loc 1 282 31 view .LVU56
 224 0030 E01BF4EE 		vcmpe.f64	d17, d16
 225 0034 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 226 0038 0000E053 		mvnpl	r0, #0
 227              	.LVL7:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 228              		.loc 1 282 31 view .LVU57
 229 003c 0000A043 		movmi	r0, #0
 230 0040 1EFF2FE1 		bx	lr
 231              	.LVL8:
 232              	.L27:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 233              		.loc 1 282 31 view .LVU58
 234              	.LBE54:
 235              	.LBE55:
 421:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 422:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 236              		.loc 1 422 16 view .LVU59
 237 0044 0000E0E3 		mvn	r0, #0
 238              	.LVL9:
 423:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 424:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 425:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 426:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 239              		.loc 1 426 1 view .LVU60
 240 0048 1EFF2FE1 		bx	lr
 241              	.L29:
 242              		.align	2
 243              	.L28:
 244 004c 00000000 		.word	.LANCHOR0
 245              		.cfi_endproc
 246              	.LFE13:
 248              		.section	.text.R_CPG_SetSubClockDividers,"ax",%progbits
 249              		.align	2
 250              		.global	R_CPG_SetSubClockDividers
 251              		.syntax unified
 252              		.arm
 253              		.fpu neon
 255              	R_CPG_SetSubClockDividers:
 256              	.LVL10:
 257              	.LFB15:
 427:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 428:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetMainClock
 429:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 430:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 431:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 432:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          cpg_modify_frqcr
 433:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 Make frqcr value for setting clock ratio
 434:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_setting: sub clock frequency setting
 435:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in/out]  p_frqcr: receive previous value and return modified
 436:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 437:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 438:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 439:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static int_t cpg_modify_frqcr(const st_r_drv_cpg_set_sub_t * p_sub_clk_setting, uint16_t * p_frqcr)
 440:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 441:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t div_d;
 442:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t fc;
 443:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 444:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* here the comparison floating value with zero is OK for avoiding divide by zero */
 445:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( is_nearly_equal( 0, p_sub_clk_setting->sub_clk_frequency_khz ) )
 446:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 447:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         /* ZERO value gets error */
 448:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 449:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 450:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     div_d = gs_cpg_pll_frequency_khz / p_sub_clk_setting->sub_clk_frequency_khz;
 451:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 452:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_SUB_CLOCK_ICLK == p_sub_clk_setting->clk_sub_src )
 453:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 454:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 2 , div_d ) )
 455:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 456:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 0;
 457:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 458:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 4 , div_d ) )
 459:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 460:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 1;
 461:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 462:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 8 , div_d ) )
 463:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 464:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 465:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 466:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 16 , div_d ) )
 467:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 468:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 469:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 470:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 471:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 472:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 473:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 474:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_IFC);
 475:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_IFC_SHIFT);
 476:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 477:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_BCLK == p_sub_clk_setting->clk_sub_src )
 478:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 479:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 8 , div_d ) )
 480:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 481:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 1;
 482:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 483:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 16 , div_d ) )
 484:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 485:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 486:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 487:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 32 , div_d ) )
 488:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 489:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 490:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 491:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 492:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 493:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 494:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_BFC);
 496:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_BFC_SHIFT);
 497:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 498:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_P1CLK == p_sub_clk_setting->clk_sub_src )
 499:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 500:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( is_nearly_equal( 16 , div_d ) )
 501:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 502:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 2;
 503:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 504:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( is_nearly_equal( 32 , div_d ) )
 505:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 506:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             fc = 3;
 507:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 508:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 509:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 510:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 511:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 512:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) &= (uint16_t)(~CPG_FRQCR_PFC);
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_PFC_SHIFT);
 514:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 515:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 516:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 517:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 518:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 519:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 520:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 521:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 522:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 523:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function cpg_modify_frqcr
 524:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 525:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 526:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 527:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          R_CPG_SetSubClockDividers
 528:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 Set clock divider for suitable the specified sub clock parameter
 529:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_settings: sub clock frequency setting
 530:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      count: count of sub clock settings
 531:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 532:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 533:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @note RZ/A2M restricts the combination of clock ratio in listed below:
 534:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       FRQCR  | Instruction | Bus  | Peripheral1
 535:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       ------ | ----------- | ---- | -----------
 536:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x012  | 1/2         | 1/8  | 1/16
 537:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x112  | 1/4         | 1/8  | 1/16
 538:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x212  | 1/8         | 1/8  | 1/16
 539:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x322  | 1/16        | 1/16 | 1/16
 540:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       0x333  | 1/16        | 1/32 | 1/32
 541:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *
 542:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       Settings except listed above may causes unpredictable behaviour and
 543:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *       this function does not allow.
 544:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 545:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetSubClockDividers(const st_r_drv_cpg_set_sub_t * p_sub_clk_settings, uint32_t count)
 546:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 258              		.loc 1 546 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 547:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 262              		.loc 1 547 5 view .LVU62
 548:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t check_frqcr;
 263              		.loc 1 548 5 view .LVU63
 549:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 264              		.loc 1 549 5 view .LVU64
 550:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 551:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 552:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr = cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 265              		.loc 1 552 5 view .LVU65
 266              	.LBB84:
 267              	.LBI84:
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 268              		.loc 1 228 17 view .LVU66
 269              	.LBB85:
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 270              		.loc 1 230 5 view .LVU67
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 271              		.loc 1 232 5 view .LVU68
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 272              		.loc 1 232 15 is_stmt 0 view .LVU69
 273 0000 20C39FE5 		ldr	ip, .L118+56
 274 0004 010280E0 		add	r0, r0, r1, lsl #4
 275              	.LVL11:
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 276              		.loc 1 232 15 view .LVU70
 277              	.LBE85:
 278              	.LBE84:
 279              	.LBB88:
 280              	.LBB89:
 450:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 281              		.loc 1 450 38 view .LVU71
 282 0008 1C239FE5 		ldr	r2, .L118+60
 283              	.LBB90:
 284              	.LBB91:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 285              		.loc 1 282 8 view .LVU72
 286 000c B72BDFED 		vldr.64	d18, .L118
 287              	.LBE91:
 288              	.LBE90:
 289              	.LBE89:
 290              	.LBE88:
 291              	.LBB128:
 292              	.LBB86:
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 293              		.loc 1 232 15 view .LVU73
 294 0010 BF3E5CE1 		ldrh	r3, [ip, #-239]
 295              	.LBE86:
 296              	.LBE128:
 297              	.LBB129:
 298              	.LBB122:
 450:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 299              		.loc 1 450 38 view .LVU74
 300 0014 001BD2ED 		vldr.64	d17, [r2]
 301              	.LBB94:
 302              	.LBB95:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 303              		.loc 1 282 8 view .LVU75
 304 0018 B65BDFED 		vldr.64	d21, .L118+8
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 305              		.loc 1 282 31 view .LVU76
 306 001c B76BDFED 		vldr.64	d22, .L118+16
 307              	.LBE95:
 308              	.LBE94:
 309              	.LBB97:
 310              	.LBB92:
 311 0020 B83BDFED 		vldr.64	d19, .L118+24
 312              	.LBE92:
 313              	.LBE97:
 314              	.LBE122:
 315              	.LBE129:
 316              	.LBB130:
 317              	.LBB87:
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 318              		.loc 1 232 15 view .LVU77
 319 0024 7330FFE6 		uxth	r3, r3
 320              	.LVL12:
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 321              		.loc 1 233 5 is_stmt 1 view .LVU78
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 322              		.loc 1 238 5 view .LVU79
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 323              		.loc 1 238 5 is_stmt 0 view .LVU80
 324              	.LBE87:
 325              	.LBE130:
 553:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 554:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 555:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     while (0 != count)
 326              		.loc 1 555 5 is_stmt 1 view .LVU81
 327              	.LBB131:
 328              	.LBB123:
 329              	.LBB98:
 330              	.LBB99:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 331              		.loc 1 282 8 is_stmt 0 view .LVU82
 332 0028 B87BDFED 		vldr.64	d23, .L118+32
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 333              		.loc 1 282 31 view .LVU83
 334 002c B98BDFED 		vldr.64	d24, .L118+40
 335              	.LBE99:
 336              	.LBE98:
 337              	.LBB101:
 338              	.LBB102:
 339 0030 BABBDFED 		vldr.64	d27, .L118+48
 340              	.LBE102:
 341              	.LBE101:
 342              	.LBB104:
 343              	.LBB105:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 344              		.loc 1 282 8 view .LVU84
 345 0034 009BFCEE 		vmov.f64	d25, #-1.25e-1
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 346              		.loc 1 282 31 view .LVU85
 347 0038 00ABF4EE 		vmov.f64	d26, #1.25e-1
 348              	.L31:
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 349              		.loc 1 282 31 view .LVU86
 350              	.LBE105:
 351              	.LBE104:
 352              	.LBE123:
 353              	.LBE131:
 354              		.loc 1 555 11 is_stmt 1 view .LVU87
 355 003c 000051E3 		cmp	r1, #0
 356 0040 3B00001A 		bne	.L59
 556:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 557:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         count--;
 558:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 559:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = cpg_modify_frqcr(&p_sub_clk_settings[count], &frqcr);
 560:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 561:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 562:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (ret);
 563:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 564:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 565:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 566:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* check unless valid combination */
 567:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     check_frqcr = frqcr & (CPG_FRQCR_IFC | CPG_FRQCR_BFC | CPG_FRQCR_PFC);
 357              		.loc 1 567 5 view .LVU88
 358              		.loc 1 567 17 is_stmt 0 view .LVU89
 359 0044 331300E3 		movw	r1, #819
 360              	.LVL13:
 568:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( check_frqcr )
 361              		.loc 1 568 5 view .LVU90
 362 0048 120200E3 		movw	r0, #530
 567:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( check_frqcr )
 363              		.loc 1 567 17 view .LVU91
 364 004c 012003E0 		and	r2, r3, r1
 365              	.LVL14:
 366              		.loc 1 568 5 is_stmt 1 view .LVU92
 367 0050 000052E1 		cmp	r2, r0
 368 0054 0400000A 		beq	.L60
 369 0058 9200008A 		bhi	.L61
 370 005c 332200E3 		movw	r2, #563
 371              	.LVL15:
 372              		.loc 1 568 5 is_stmt 0 view .LVU93
 373 0060 022003E0 		and	r2, r3, r2
 374 0064 120052E3 		cmp	r2, #18
 375              	.L117:
 376 0068 9D00001A 		bne	.L86
 377              	.L60:
 569:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 570:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x012: /* "VALID":do nothing, fall through */
 571:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x112: /* "VALID":do nothing, fall through */
 572:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x212: /* "VALID":do nothing, fall through */
 573:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x322: /* "VALID":do nothing, fall through */
 574:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0x333: /* "VALID":do nothing, fall through */
 575:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 576:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 378              		.loc 1 576 13 is_stmt 1 view .LVU94
 577:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 578:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 579:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 580:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 581:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 582:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 583:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 584:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* update local divisor variables */
 585:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_IFC)>>CPG_FRQCR_IFC_SHIFT)
 379              		.loc 1 585 5 view .LVU95
 380              		.loc 1 585 35 is_stmt 0 view .LVU96
 381 006c 5314E1E7 		ubfx	r1, r3, #8, #2
 382              	.LVL16:
 383              		.loc 1 585 35 view .LVU97
 384 0070 B8229FE5 		ldr	r2, .L118+64
 385              		.loc 1 585 5 view .LVU98
 386 0074 020051E3 		cmp	r1, #2
 546:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 387              		.loc 1 546 1 view .LVU99
 388 0078 04E02DE5 		str	lr, [sp, #-4]!
 389              		.cfi_def_cfa_offset 4
 390              		.cfi_offset 14, -4
 586:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 587:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 0:
 588:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 589:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 2;
 590:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 591:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 592:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 1:
 593:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 594:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 4;
 595:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 596:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 597:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 598:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 599:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 8;
 391              		.loc 1 599 33 view .LVU100
 392 007c 0810A003 		moveq	r1, #8
 585:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 393              		.loc 1 585 5 view .LVU101
 394 0080 0500000A 		beq	.L113
 395 0084 030051E3 		cmp	r1, #3
 600:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 601:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 602:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 603:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 604:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_iclk_divisor = 16;
 396              		.loc 1 604 33 view .LVU102
 397 0088 1010A003 		moveq	r1, #16
 585:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 398              		.loc 1 585 5 view .LVU103
 399 008c 0200000A 		beq	.L113
 400 0090 010051E3 		cmp	r1, #1
 589:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 401              		.loc 1 589 13 is_stmt 1 view .LVU104
 589:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 402              		.loc 1 589 33 is_stmt 0 view .LVU105
 403 0094 0210A013 		movne	r1, #2
 594:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 404              		.loc 1 594 13 is_stmt 1 view .LVU106
 594:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 405              		.loc 1 594 33 is_stmt 0 view .LVU107
 406 0098 0410A003 		moveq	r1, #4
 407              	.L113:
 605:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 606:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 607:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 608:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 609:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 610:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 611:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 612:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 613:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_BFC)>>CPG_FRQCR_BFC_SHIFT)
 408              		.loc 1 613 35 view .LVU108
 409 009c 5302E1E7 		ubfx	r0, r3, #4, #2
 604:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 410              		.loc 1 604 33 view .LVU109
 411 00a0 001082E5 		str	r1, [r2]
 605:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 412              		.loc 1 605 13 is_stmt 1 view .LVU110
 413              		.loc 1 613 5 view .LVU111
 414 00a4 020050E3 		cmp	r0, #2
 415 00a8 84129FE5 		ldr	r1, .L118+68
 416 00ac 8200000A 		beq	.L66
 417 00b0 030050E3 		cmp	r0, #3
 418 00b4 8300000A 		beq	.L67
 419 00b8 010050E3 		cmp	r0, #1
 614:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 615:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 1:
 616:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 617:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 8;
 420              		.loc 1 617 33 is_stmt 0 view .LVU112
 421 00bc 0800A003 		moveq	r0, #8
 613:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 422              		.loc 1 613 5 view .LVU113
 423 00c0 7E00000A 		beq	.L114
 424              	.L68:
 618:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 619:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 620:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 621:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 622:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 16;
 623:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 624:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 625:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 626:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 627:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_bclk_divisor = 32;
 628:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 629:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 630:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 631:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 632:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 633:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 634:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 635:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 636:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch((frqcr & CPG_FRQCR_PFC)>>CPG_FRQCR_PFC_SHIFT)
 425              		.loc 1 636 5 is_stmt 1 view .LVU114
 426 00c4 03E003E2 		and	lr, r3, #3
 427 00c8 68029FE5 		ldr	r0, .L118+72
 428 00cc 02005EE3 		cmp	lr, #2
 429 00d0 7E00000A 		beq	.L69
 430 00d4 03005EE3 		cmp	lr, #3
 431 00d8 7F00000A 		beq	.L70
 432              	.L71:
 637:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 638:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 2:
 639:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 640:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_p1clk_divisor = 16;
 641:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 642:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 643:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case 3:
 644:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 645:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             gs_cpg_p1clk_divisor = 32;
 646:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 647:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 648:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 649:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 650:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             /* never execute */
 651:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 652:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 653:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 654:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 655:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* calculate updated frequency */
 656:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_iclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_iclk_divisor;
 433              		.loc 1 656 5 view .LVU115
 434              		.loc 1 656 58 is_stmt 0 view .LVU116
 435 00dc 002092E5 		ldr	r2, [r2]
 436 00e0 902A07EE 		vmov	s15, r2	@ int
 437 00e4 670BF8EE 		vcvt.f64.u32	d16, s15
 438              		.loc 1 656 31 view .LVU117
 439 00e8 4C229FE5 		ldr	r2, .L118+76
 440              		.loc 1 656 58 view .LVU118
 441 00ec A02BC1EE 		vdiv.f64	d18, d17, d16
 442              		.loc 1 656 31 view .LVU119
 443 00f0 002BC2ED 		vstr.64	d18, [r2]
 657:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_bclk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_bclk_divisor;
 444              		.loc 1 657 5 is_stmt 1 view .LVU120
 445              		.loc 1 657 58 is_stmt 0 view .LVU121
 446 00f4 002091E5 		ldr	r2, [r1]
 447 00f8 902A07EE 		vmov	s15, r2	@ int
 448 00fc 670BF8EE 		vcvt.f64.u32	d16, s15
 449              		.loc 1 657 31 view .LVU122
 450 0100 38229FE5 		ldr	r2, .L118+80
 451              		.loc 1 657 58 view .LVU123
 452 0104 A02BC1EE 		vdiv.f64	d18, d17, d16
 453              		.loc 1 657 31 view .LVU124
 454 0108 002BC2ED 		vstr.64	d18, [r2]
 658:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 455              		.loc 1 658 5 is_stmt 1 view .LVU125
 456              		.loc 1 658 59 is_stmt 0 view .LVU126
 457 010c 002090E5 		ldr	r2, [r0]
 659:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 660:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 661:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.FRQCR.WORD, frqcr, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 662:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 663:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 664:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 458              		.loc 1 664 12 view .LVU127
 459 0110 0000A0E3 		mov	r0, #0
 658:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 460              		.loc 1 658 59 view .LVU128
 461 0114 902A07EE 		vmov	s15, r2	@ int
 462 0118 670BF8EE 		vcvt.f64.u32	d16, s15
 658:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 463              		.loc 1 658 32 view .LVU129
 464 011c 20229FE5 		ldr	r2, .L118+84
 658:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 465              		.loc 1 658 59 view .LVU130
 466 0120 A02BC1EE 		vdiv.f64	d18, d17, d16
 658:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     gs_cpg_p1clk_frequency_khz = gs_cpg_pll_frequency_khz / gs_cpg_p1clk_divisor;
 467              		.loc 1 658 32 view .LVU131
 468 0124 002BC2ED 		vstr.64	d18, [r2]
 661:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 469              		.loc 1 661 5 is_stmt 1 view .LVU132
 470              	.LVL17:
 471              	.LBB132:
 472              	.LBI132:
 148:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 473              		.loc 1 148 13 view .LVU133
 474              	.LBB133:
 150:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 475              		.loc 1 150 5 view .LVU134
 152:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 476              		.loc 1 152 5 view .LVU135
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 477              		.loc 1 161 5 view .LVU136
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 478              		.loc 1 161 15 is_stmt 0 view .LVU137
 479 0128 BF3E4CE1 		strh	r3, [ip, #-239]	@ movhi
 480              	.LVL18:
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 481              		.loc 1 161 15 view .LVU138
 482              	.LBE133:
 483              	.LBE132:
 662:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 484              		.loc 1 662 5 is_stmt 1 view .LVU139
 485              	.LBB134:
 486              	.LBI134:
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 487              		.loc 1 228 17 view .LVU140
 488              	.LBB135:
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 489              		.loc 1 230 5 view .LVU141
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 490              		.loc 1 232 5 view .LVU142
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 491              		.loc 1 232 15 is_stmt 0 view .LVU143
 492 012c BF3E5CE1 		ldrh	r3, [ip, #-239]
 493              	.LVL19:
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 494              		.loc 1 233 5 is_stmt 1 view .LVU144
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 495              		.loc 1 238 5 view .LVU145
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 496              		.loc 1 238 5 is_stmt 0 view .LVU146
 497              	.LBE135:
 498              	.LBE134:
 499              		.loc 1 664 5 is_stmt 1 view .LVU147
 665:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 500              		.loc 1 665 1 is_stmt 0 view .LVU148
 501 0130 04F09DE4 		ldr	pc, [sp], #4
 502              	.LVL20:
 503              	.L59:
 504              		.cfi_def_cfa_offset 0
 505              		.cfi_restore 14
 557:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 506              		.loc 1 557 9 is_stmt 1 view .LVU149
 507              	.LBB136:
 508              	.LBB124:
 445:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 509              		.loc 1 445 10 is_stmt 0 view .LVU150
 510 0134 024B50ED 		vldr.64	d20, [r0, #-8]
 511              	.LBE124:
 512              	.LBE136:
 557:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 513              		.loc 1 557 14 view .LVU151
 514 0138 011041E2 		sub	r1, r1, #1
 515              	.LVL21:
 559:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 516              		.loc 1 559 9 is_stmt 1 view .LVU152
 517              	.LBB137:
 518              	.LBI88:
 439:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 519              		.loc 1 439 14 view .LVU153
 520              	.LBB125:
 441:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t fc;
 521              		.loc 1 441 5 view .LVU154
 442:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 522              		.loc 1 442 5 view .LVU155
 445:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 523              		.loc 1 445 5 view .LVU156
 524              	.LBB107:
 525              	.LBI104:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 526              		.loc 1 276 15 view .LVU157
 527              	.LBB106:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 528              		.loc 1 278 5 view .LVU158
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 529              		.loc 1 279 5 view .LVU159
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 530              		.loc 1 280 5 view .LVU160
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 531              		.loc 1 281 5 view .LVU161
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 532              		.loc 1 282 5 view .LVU162
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 533              		.loc 1 282 8 is_stmt 0 view .LVU163
 534 013c E94BF4EE 		vcmpe.f64	d20, d25
 535 0140 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 536 0144 020000DA 		ble	.L32
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 537              		.loc 1 282 31 view .LVU164
 538 0148 EA4BF4EE 		vcmpe.f64	d20, d26
 539 014c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 540 0150 6300004A 		bmi	.L86
 541              	.L32:
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 542              		.loc 1 288 9 is_stmt 1 view .LVU165
 543              	.LVL22:
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 544              		.loc 1 290 5 view .LVU166
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 545              		.loc 1 290 5 is_stmt 0 view .LVU167
 546              	.LBE106:
 547              	.LBE107:
 450:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 548              		.loc 1 450 5 is_stmt 1 view .LVU168
 452:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 549              		.loc 1 452 49 is_stmt 0 view .LVU169
 550 0154 102050E5 		ldrb	r2, [r0, #-16]	@ zero_extendqisi2
 450:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 551              		.loc 1 450 11 view .LVU170
 552 0158 A40BC1EE 		vdiv.f64	d16, d17, d20
 553              	.LVL23:
 452:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 554              		.loc 1 452 5 is_stmt 1 view .LVU171
 452:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 555              		.loc 1 452 8 is_stmt 0 view .LVU172
 556 015c 000052E3 		cmp	r2, #0
 557 0160 2300001A 		bne	.L35
 454:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 558              		.loc 1 454 9 is_stmt 1 view .LVU173
 559              	.LVL24:
 560              	.LBB108:
 561              	.LBI108:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 562              		.loc 1 276 15 view .LVU174
 563              	.LBB109:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 564              		.loc 1 278 5 view .LVU175
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 565              		.loc 1 279 5 view .LVU176
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 566              		.loc 1 280 5 view .LVU177
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 567              		.loc 1 281 5 view .LVU178
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 568              		.loc 1 282 5 view .LVU179
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 569              		.loc 1 282 8 is_stmt 0 view .LVU180
 570 0164 0E4BF7EE 		vmov.f64	d20, #1.875e+0
 571 0168 E40BF4EE 		vcmpe.f64	d16, d20
 572 016c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 573 0170 030000DA 		ble	.L36
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 574              		.loc 1 282 31 view .LVU181
 575 0174 014BF0EE 		vmov.f64	d20, #2.125e+0
 576 0178 E40BF4EE 		vcmpe.f64	d16, d20
 577 017c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 578 0180 1300004A 		bmi	.L38
 579              	.L36:
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 580              		.loc 1 288 9 is_stmt 1 view .LVU182
 581              	.LVL25:
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 582              		.loc 1 290 5 view .LVU183
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 583              		.loc 1 290 5 is_stmt 0 view .LVU184
 584              	.LBE109:
 585              	.LBE108:
 458:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 586              		.loc 1 458 14 is_stmt 1 view .LVU185
 587              	.LBB110:
 588              	.LBI101:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 589              		.loc 1 276 15 view .LVU186
 590              	.LBB103:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 591              		.loc 1 278 5 view .LVU187
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 592              		.loc 1 279 5 view .LVU188
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 593              		.loc 1 280 5 view .LVU189
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 594              		.loc 1 281 5 view .LVU190
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 595              		.loc 1 282 5 view .LVU191
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 596              		.loc 1 282 8 is_stmt 0 view .LVU192
 597 0184 0F4BF0EE 		vmov.f64	d20, #3.875e+0
 598 0188 E40BF4EE 		vcmpe.f64	d16, d20
 599 018c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 600 0190 020000DA 		ble	.L39
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 601              		.loc 1 282 31 view .LVU193
 602 0194 EB0BF4EE 		vcmpe.f64	d16, d27
 603 0198 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 604 019c 1000004A 		bmi	.L74
 605              	.L39:
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 606              		.loc 1 288 9 is_stmt 1 view .LVU194
 607              	.LVL26:
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 608              		.loc 1 290 5 view .LVU195
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 609              		.loc 1 290 5 is_stmt 0 view .LVU196
 610              	.LBE103:
 611              	.LBE110:
 462:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 612              		.loc 1 462 14 is_stmt 1 view .LVU197
 613              	.LBB111:
 614              	.LBI111:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 615              		.loc 1 276 15 view .LVU198
 616              	.LBB112:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 617              		.loc 1 278 5 view .LVU199
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 618              		.loc 1 279 5 view .LVU200
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 619              		.loc 1 280 5 view .LVU201
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 620              		.loc 1 281 5 view .LVU202
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 621              		.loc 1 282 5 view .LVU203
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 622              		.loc 1 282 8 is_stmt 0 view .LVU204
 623 01a0 E70BF4EE 		vcmpe.f64	d16, d23
 624 01a4 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 625 01a8 020000DA 		ble	.L41
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 626              		.loc 1 282 31 view .LVU205
 627 01ac E80BF4EE 		vcmpe.f64	d16, d24
 628 01b0 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 629 01b4 0C00004A 		bmi	.L75
 630              	.L41:
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 631              		.loc 1 288 9 is_stmt 1 view .LVU206
 632              	.LVL27:
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 633              		.loc 1 290 5 view .LVU207
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 634              		.loc 1 290 5 is_stmt 0 view .LVU208
 635              	.LBE112:
 636              	.LBE111:
 466:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 637              		.loc 1 466 14 is_stmt 1 view .LVU209
 638              	.LBB113:
 639              	.LBI113:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 640              		.loc 1 276 15 view .LVU210
 641              	.LBB114:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 642              		.loc 1 278 5 view .LVU211
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 643              		.loc 1 279 5 view .LVU212
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 644              		.loc 1 280 5 view .LVU213
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 645              		.loc 1 281 5 view .LVU214
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 646              		.loc 1 282 5 view .LVU215
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 647              		.loc 1 282 8 is_stmt 0 view .LVU216
 648 01b8 E20BF4EE 		vcmpe.f64	d16, d18
 649 01bc 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 650 01c0 470000DA 		ble	.L86
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 651              		.loc 1 282 31 view .LVU217
 652 01c4 E30BF4EE 		vcmpe.f64	d16, d19
 653 01c8 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 654 01cc 4400005A 		bpl	.L86
 655              	.LBE114:
 656              	.LBE113:
 468:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 657              		.loc 1 468 16 view .LVU218
 658 01d0 0320A0E3 		mov	r2, #3
 659              	.LVL28:
 660              	.L38:
 474:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_IFC_SHIFT);
 661              		.loc 1 474 9 is_stmt 1 view .LVU219
 475:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 662              		.loc 1 475 9 view .LVU220
 474:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_IFC_SHIFT);
 663              		.loc 1 474 20 is_stmt 0 view .LVU221
 664 01d4 033CC3E3 		bic	r3, r3, #768
 665              	.LVL29:
 475:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 666              		.loc 1 475 20 view .LVU222
 667 01d8 023483E1 		orr	r3, r3, r2, lsl #8
 668              	.LVL30:
 475:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 669              		.loc 1 475 20 view .LVU223
 670              	.LBE125:
 671              	.LBE137:
 560:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 672              		.loc 1 560 9 is_stmt 1 view .LVU224
 673              	.L45:
 560:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 674              		.loc 1 560 9 is_stmt 0 view .LVU225
 675 01dc 100040E2 		sub	r0, r0, #16
 676 01e0 95FFFFEA 		b	.L31
 677              	.LVL31:
 678              	.L74:
 679              	.LBB138:
 680              	.LBB126:
 460:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 681              		.loc 1 460 16 view .LVU226
 682 01e4 0120A0E3 		mov	r2, #1
 683 01e8 F9FFFFEA 		b	.L38
 684              	.LVL32:
 685              	.L75:
 464:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 686              		.loc 1 464 16 view .LVU227
 687 01ec 0220A0E3 		mov	r2, #2
 688 01f0 F7FFFFEA 		b	.L38
 689              	.LVL33:
 690              	.L35:
 477:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 691              		.loc 1 477 10 is_stmt 1 view .LVU228
 477:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 692              		.loc 1 477 13 is_stmt 0 view .LVU229
 693 01f4 010052E3 		cmp	r2, #1
 694 01f8 1800001A 		bne	.L46
 479:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 695              		.loc 1 479 9 is_stmt 1 view .LVU230
 696              	.LVL34:
 697              	.LBB115:
 698              	.LBI98:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 699              		.loc 1 276 15 view .LVU231
 700              	.LBB100:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 701              		.loc 1 278 5 view .LVU232
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 702              		.loc 1 279 5 view .LVU233
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 703              		.loc 1 280 5 view .LVU234
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 704              		.loc 1 281 5 view .LVU235
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 705              		.loc 1 282 5 view .LVU236
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 706              		.loc 1 282 8 is_stmt 0 view .LVU237
 707 01fc E70BF4EE 		vcmpe.f64	d16, d23
 708 0200 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 709 0204 020000DA 		ble	.L47
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 710              		.loc 1 282 31 view .LVU238
 711 0208 E80BF4EE 		vcmpe.f64	d16, d24
 712 020c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 713 0210 0C00004A 		bmi	.L49
 714              	.L47:
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 715              		.loc 1 288 9 is_stmt 1 view .LVU239
 716              	.LVL35:
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 717              		.loc 1 290 5 view .LVU240
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 718              		.loc 1 290 5 is_stmt 0 view .LVU241
 719              	.LBE100:
 720              	.LBE115:
 483:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 721              		.loc 1 483 14 is_stmt 1 view .LVU242
 722              	.LBB116:
 723              	.LBI116:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 724              		.loc 1 276 15 view .LVU243
 725              	.LBB117:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 726              		.loc 1 278 5 view .LVU244
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 727              		.loc 1 279 5 view .LVU245
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 728              		.loc 1 280 5 view .LVU246
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 729              		.loc 1 281 5 view .LVU247
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 730              		.loc 1 282 5 view .LVU248
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 731              		.loc 1 282 8 is_stmt 0 view .LVU249
 732 0214 E20BF4EE 		vcmpe.f64	d16, d18
 733 0218 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 734 021c 020000DA 		ble	.L50
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 735              		.loc 1 282 31 view .LVU250
 736 0220 E30BF4EE 		vcmpe.f64	d16, d19
 737 0224 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 738 0228 0A00004A 		bmi	.L79
 739              	.L50:
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 740              		.loc 1 288 9 is_stmt 1 view .LVU251
 741              	.LVL36:
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 742              		.loc 1 290 5 view .LVU252
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 743              		.loc 1 290 5 is_stmt 0 view .LVU253
 744              	.LBE117:
 745              	.LBE116:
 487:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 746              		.loc 1 487 14 is_stmt 1 view .LVU254
 747              	.LBB118:
 748              	.LBI118:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 749              		.loc 1 276 15 view .LVU255
 750              	.LBB119:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 751              		.loc 1 278 5 view .LVU256
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 752              		.loc 1 279 5 view .LVU257
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 753              		.loc 1 280 5 view .LVU258
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 754              		.loc 1 281 5 view .LVU259
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 755              		.loc 1 282 5 view .LVU260
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 756              		.loc 1 282 8 is_stmt 0 view .LVU261
 757 022c E50BF4EE 		vcmpe.f64	d16, d21
 758 0230 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 759 0234 2A0000DA 		ble	.L86
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 760              		.loc 1 282 31 view .LVU262
 761 0238 E60BF4EE 		vcmpe.f64	d16, d22
 762 023c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 763 0240 2700005A 		bpl	.L86
 764              	.LBE119:
 765              	.LBE118:
 489:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 766              		.loc 1 489 16 view .LVU263
 767 0244 0320A0E3 		mov	r2, #3
 768              	.LVL37:
 769              	.L49:
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_BFC_SHIFT);
 770              		.loc 1 495 9 is_stmt 1 view .LVU264
 496:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 771              		.loc 1 496 9 view .LVU265
 495:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_BFC_SHIFT);
 772              		.loc 1 495 20 is_stmt 0 view .LVU266
 773 0248 3030C3E3 		bic	r3, r3, #48
 774              	.LVL38:
 496:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 775              		.loc 1 496 20 view .LVU267
 776 024c 022283E1 		orr	r2, r3, r2, lsl #4
 777              	.LVL39:
 778              	.L112:
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 779              		.loc 1 513 20 view .LVU268
 780 0250 7230FFE6 		uxth	r3, r2
 781              	.LVL40:
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 782              		.loc 1 513 20 view .LVU269
 783              	.LBE126:
 784              	.LBE138:
 560:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 785              		.loc 1 560 9 is_stmt 1 view .LVU270
 786 0254 E0FFFFEA 		b	.L45
 787              	.LVL41:
 788              	.L79:
 789              	.LBB139:
 790              	.LBB127:
 485:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 791              		.loc 1 485 16 is_stmt 0 view .LVU271
 792 0258 0220A0E3 		mov	r2, #2
 793 025c F9FFFFEA 		b	.L49
 794              	.LVL42:
 795              	.L46:
 498:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 796              		.loc 1 498 10 is_stmt 1 view .LVU272
 498:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 797              		.loc 1 498 13 is_stmt 0 view .LVU273
 798 0260 020052E3 		cmp	r2, #2
 799 0264 1E00001A 		bne	.L86
 500:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 800              		.loc 1 500 9 is_stmt 1 view .LVU274
 801              	.LVL43:
 802              	.LBB120:
 803              	.LBI90:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 804              		.loc 1 276 15 view .LVU275
 805              	.LBB93:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 806              		.loc 1 278 5 view .LVU276
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 807              		.loc 1 279 5 view .LVU277
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 808              		.loc 1 280 5 view .LVU278
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 809              		.loc 1 281 5 view .LVU279
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 810              		.loc 1 282 5 view .LVU280
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 811              		.loc 1 282 8 is_stmt 0 view .LVU281
 812 0268 E20BF4EE 		vcmpe.f64	d16, d18
 813 026c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 814 0270 020000DA 		ble	.L54
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 815              		.loc 1 282 31 view .LVU282
 816 0274 E30BF4EE 		vcmpe.f64	d16, d19
 817 0278 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 818 027c 0600004A 		bmi	.L56
 819              	.L54:
 288:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 820              		.loc 1 288 9 is_stmt 1 view .LVU283
 821              	.LVL44:
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 822              		.loc 1 290 5 view .LVU284
 290:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 823              		.loc 1 290 5 is_stmt 0 view .LVU285
 824              	.LBE93:
 825              	.LBE120:
 504:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 826              		.loc 1 504 14 is_stmt 1 view .LVU286
 827              	.LBB121:
 828              	.LBI94:
 276:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 829              		.loc 1 276 15 view .LVU287
 830              	.LBB96:
 278:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     static const float64_t margin = 0.125;      /* margin */
 831              		.loc 1 278 5 view .LVU288
 279:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t low_water = value1 - margin;
 832              		.loc 1 279 5 view .LVU289
 280:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     float64_t high_water = value1 + margin;
 833              		.loc 1 280 5 view .LVU290
 281:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( (low_water < value2) && (value2 < high_water) )
 834              		.loc 1 281 5 view .LVU291
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 835              		.loc 1 282 5 view .LVU292
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 836              		.loc 1 282 8 is_stmt 0 view .LVU293
 837 0280 E50BF4EE 		vcmpe.f64	d16, d21
 838 0284 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 839 0288 150000DA 		ble	.L86
 282:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 840              		.loc 1 282 31 view .LVU294
 841 028c E60BF4EE 		vcmpe.f64	d16, d22
 842 0290 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 843 0294 1200005A 		bpl	.L86
 844              	.LBE96:
 845              	.LBE121:
 506:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 846              		.loc 1 506 16 view .LVU295
 847 0298 0320A0E3 		mov	r2, #3
 848              	.LVL45:
 849              	.L56:
 512:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_PFC_SHIFT);
 850              		.loc 1 512 9 is_stmt 1 view .LVU296
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 851              		.loc 1 513 9 view .LVU297
 512:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         (*p_frqcr) |= (uint16_t)(fc << CPG_FRQCR_PFC_SHIFT);
 852              		.loc 1 512 20 is_stmt 0 view .LVU298
 853 029c 0330C3E3 		bic	r3, r3, #3
 854              	.LVL46:
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 855              		.loc 1 513 20 view .LVU299
 856 02a0 032082E1 		orr	r2, r2, r3
 857              	.LVL47:
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 858              		.loc 1 513 20 view .LVU300
 859 02a4 E9FFFFEA 		b	.L112
 860              	.LVL48:
 861              	.L61:
 513:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 862              		.loc 1 513 20 view .LVU301
 863              	.LBE127:
 864              	.LBE139:
 568:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 865              		.loc 1 568 5 view .LVU302
 866 02a8 220300E3 		movw	r0, #802
 867 02ac 000052E1 		cmp	r2, r0
 868 02b0 6DFFFF0A 		beq	.L60
 869 02b4 010052E1 		cmp	r2, r1
 870 02b8 6AFFFFEA 		b	.L117
 871              	.LVL49:
 872              	.L66:
 873              		.cfi_def_cfa_offset 4
 874              		.cfi_offset 14, -4
 622:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 875              		.loc 1 622 13 is_stmt 1 view .LVU303
 622:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 876              		.loc 1 622 33 is_stmt 0 view .LVU304
 877 02bc 1000A0E3 		mov	r0, #16
 878              	.L114:
 627:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 879              		.loc 1 627 33 view .LVU305
 880 02c0 000081E5 		str	r0, [r1]
 628:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 881              		.loc 1 628 13 is_stmt 1 view .LVU306
 882 02c4 7EFFFFEA 		b	.L68
 883              	.L67:
 627:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 884              		.loc 1 627 13 view .LVU307
 627:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 885              		.loc 1 627 33 is_stmt 0 view .LVU308
 886 02c8 2000A0E3 		mov	r0, #32
 887 02cc FBFFFFEA 		b	.L114
 888              	.L69:
 640:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 889              		.loc 1 640 13 is_stmt 1 view .LVU309
 640:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 890              		.loc 1 640 34 is_stmt 0 view .LVU310
 891 02d0 10E0A0E3 		mov	lr, #16
 892              	.L115:
 645:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 893              		.loc 1 645 34 view .LVU311
 894 02d4 00E080E5 		str	lr, [r0]
 646:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 895              		.loc 1 646 13 is_stmt 1 view .LVU312
 896 02d8 7FFFFFEA 		b	.L71
 897              	.L70:
 645:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 898              		.loc 1 645 13 view .LVU313
 645:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 899              		.loc 1 645 34 is_stmt 0 view .LVU314
 900 02dc 20E0A0E3 		mov	lr, #32
 901 02e0 FBFFFFEA 		b	.L115
 902              	.LVL50:
 903              	.L86:
 904              		.cfi_def_cfa_offset 0
 905              		.cfi_restore 14
 568:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 906              		.loc 1 568 5 view .LVU315
 907 02e4 0000E0E3 		mvn	r0, #0
 908              	.LVL51:
 909              		.loc 1 665 1 view .LVU316
 910 02e8 1EFF2FE1 		bx	lr
 911              	.L119:
 912 02ec 00F020E3 		.align	3
 913              	.L118:
 914 02f0 00000000 		.word	0
 915 02f4 00C02F40 		.word	1076871168
 916 02f8 00000000 		.word	0
 917 02fc 00E03F40 		.word	1077927936
 918 0300 00000000 		.word	0
 919 0304 00104040 		.word	1077940224
 920 0308 00000000 		.word	0
 921 030c 00203040 		.word	1076895744
 922 0310 00000000 		.word	0
 923 0314 00801F40 		.word	1075806208
 924 0318 00000000 		.word	0
 925 031c 00402040 		.word	1075855360
 926 0320 00000000 		.word	0
 927 0324 00801040 		.word	1074823168
 928 0328 FF00FEFC 		.word	-50462465
 929 032c 00000000 		.word	.LANCHOR0
 930 0330 00000000 		.word	.LANCHOR2
 931 0334 00000000 		.word	.LANCHOR4
 932 0338 00000000 		.word	.LANCHOR6
 933 033c 00000000 		.word	.LANCHOR1
 934 0340 00000000 		.word	.LANCHOR3
 935 0344 00000000 		.word	.LANCHOR5
 936              		.cfi_endproc
 937              	.LFE15:
 939              		.section	.text.R_CPG_SetSubClockSource,"ax",%progbits
 940              		.align	2
 941              		.global	R_CPG_SetSubClockSource
 942              		.syntax unified
 943              		.arm
 944              		.fpu neon
 946              	R_CPG_SetSubClockSource:
 947              	.LVL52:
 948              	.LFB17:
 666:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 667:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetSubClockDividers
 668:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 669:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 670:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 671:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          set_sub_clock_source
 672:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 Make CKIOSEL and SCLKSEL value for setting external clock
 673:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_setting: external clock selector setting
 674:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_ckiosel: clock selector value for CKIO pin
 675:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_sclksel: clock selector value for serial flash
 676:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 677:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 678:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 679:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** static int_t set_sub_clock_source(const st_r_drv_cpg_set_src_t * p_sub_clk_setting, uint16_t *p_cki
 680:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( CPG_SUB_CLOCK_CKIO == p_sub_clk_setting->clk_sub_selection )
 682:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 683:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 684:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 685:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) &= (uint16_t)(~CPG_CKIOSEL_CKIOSEL);
 686:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(0 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 687:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 688:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 689:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 690:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) &= (uint16_t)(~CPG_CKIOSEL_CKIOSEL);
 691:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(1 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 692:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 693:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 694:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 695:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 696:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 697:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 698:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_OCTAMEM == p_sub_clk_setting->clk_sub_selection )
 699:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 700:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 701:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 702:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 703:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_OCTCR_SHIFT);
 704:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 705:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 706:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 707:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 708:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_OCTCR_SHIFT);
 709:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 710:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 711:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 712:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 713:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_OCTCR_SHIFT);
 714:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 715:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 716:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 717:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_OCTCR);
 718:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_OCTCR_SHIFT);
 719:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 720:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 721:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 722:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 723:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 724:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 725:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_HYPERBUS == p_sub_clk_setting->clk_sub_selection )
 726:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 727:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 728:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 729:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 730:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_HYMCR_SHIFT);
 731:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 732:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 733:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 734:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 735:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_HYMCR_SHIFT);
 736:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 737:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 738:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 739:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 740:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_HYMCR_SHIFT);
 741:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 742:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 743:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 744:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_HYMCR);
 745:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_HYMCR_SHIFT);
 746:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 747:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 748:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 749:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 750:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 751:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 752:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else if ( CPG_SUB_CLOCK_SPICLK == p_sub_clk_setting->clk_sub_selection )
 753:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( CPG_SUB_CLOCK_P0CLK_IN == p_sub_clk_setting->clk_src_option )
 755:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 756:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 757:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_SPICR_SHIFT);
 758:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 759:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_P1CLK_IN == p_sub_clk_setting->clk_src_option )
 760:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 761:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 762:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_SPICR_SHIFT);
 763:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_BCLK_IN == p_sub_clk_setting->clk_src_option )
 765:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 766:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 767:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_SPICR_SHIFT);
 768:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else if ( CPG_SUB_CLOCK_GCLK_IN == p_sub_clk_setting->clk_src_option )
 770:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 771:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) &= (uint16_t)(~CPG_SCLKSEL_SPICR);
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_SPICR_SHIFT);
 773:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 774:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         else
 775:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 776:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 777:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 778:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 779:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     else
 780:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 781:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 782:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 783:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 784:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 785:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 786:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function set_sub_clock_source
 787:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 788:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 789:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 790:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          R_CPG_SetSubClockSource
 791:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 Set clock selector for external clock
 792:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_sub_clk_settings: external clock selector setting
 793:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      count: count of sub clock source
 794:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 795:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 796:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 797:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_SetSubClockSource(const st_r_drv_cpg_set_src_t * p_sub_clk_settings, uint32_t count)
 798:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 949              		.loc 1 798 1 is_stmt 1 view -0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 0
 952              		@ frame_needed = 0, uses_anonymous_args = 0
 799:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 953              		.loc 1 799 5 view .LVU318
 800:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t ckiosel;
 954              		.loc 1 800 5 view .LVU319
 801:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t sclksel;
 955              		.loc 1 801 5 view .LVU320
 802:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 803:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 804:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     ckiosel = cpg_io_reg_read_16(&CPG.CKIOSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 956              		.loc 1 804 5 view .LVU321
 957              	.LBB154:
 958              	.LBI154:
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 959              		.loc 1 228 17 view .LVU322
 960              	.LBB155:
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 961              		.loc 1 230 5 view .LVU323
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 962              		.loc 1 232 5 view .LVU324
 963              	.LBE155:
 964              	.LBE154:
 798:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t ret;
 965              		.loc 1 798 1 is_stmt 0 view .LVU325
 966 0000 04E02DE5 		str	lr, [sp, #-4]!
 967              		.cfi_def_cfa_offset 4
 968              		.cfi_offset 14, -4
 969 0004 810080E0 		add	r0, r0, r1, lsl #1
 970              	.LVL53:
 971              	.LBB158:
 972              	.LBB156:
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 973              		.loc 1 232 15 view .LVU326
 974 0008 54E19FE5 		ldr	lr, .L146
 975 000c BFCF5EE1 		ldrh	ip, [lr, #-255]
 976              	.LBE156:
 977              	.LBE158:
 978              	.LBB159:
 979              	.LBB160:
 980 0010 BB3F5EE1 		ldrh	r3, [lr, #-251]
 981              	.LBE160:
 982              	.LBE159:
 983              	.LBB162:
 984              	.LBB157:
 985 0014 7CC0FFE6 		uxth	ip, ip
 986              	.LVL54:
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 987              		.loc 1 233 5 is_stmt 1 view .LVU327
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 988              		.loc 1 238 5 view .LVU328
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 989              		.loc 1 238 5 is_stmt 0 view .LVU329
 990              	.LBE157:
 991              	.LBE162:
 805:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     sclksel = cpg_io_reg_read_16(&CPG.SCLKSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 992              		.loc 1 805 5 is_stmt 1 view .LVU330
 993              	.LBB163:
 994              	.LBI159:
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 995              		.loc 1 228 17 view .LVU331
 996              	.LBB161:
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 997              		.loc 1 230 5 view .LVU332
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 998              		.loc 1 232 5 view .LVU333
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 999              		.loc 1 232 15 is_stmt 0 view .LVU334
 1000 0018 7330FFE6 		uxth	r3, r3
 1001              	.LVL55:
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1002              		.loc 1 233 5 is_stmt 1 view .LVU335
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1003              		.loc 1 238 5 view .LVU336
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1004              		.loc 1 238 5 is_stmt 0 view .LVU337
 1005              	.LBE161:
 1006              	.LBE163:
 806:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 807:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 808:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     while (0 != count)
 1007              		.loc 1 808 5 is_stmt 1 view .LVU338
 1008              	.L121:
 1009              		.loc 1 808 11 view .LVU339
 1010 001c 000051E3 		cmp	r1, #0
 1011 0020 0500001A 		bne	.L137
 809:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 810:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         count--;
 811:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 812:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         ret = set_sub_clock_source(&p_sub_clk_settings[count], &ckiosel, &sclksel);
 813:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 814:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 815:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (ret);
 816:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 817:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 818:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 819:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 820:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.CKIOSEL.WORD, ckiosel, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1012              		.loc 1 820 5 view .LVU340
 1013              	.LVL56:
 1014              	.LBB164:
 1015              	.LBI164:
 148:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1016              		.loc 1 148 13 view .LVU341
 1017              	.LBB165:
 150:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1018              		.loc 1 150 5 view .LVU342
 152:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1019              		.loc 1 152 5 view .LVU343
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1020              		.loc 1 161 5 view .LVU344
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1021              		.loc 1 161 15 is_stmt 0 view .LVU345
 1022 0024 BFCF4EE1 		strh	ip, [lr, #-255]	@ movhi
 1023              	.LVL57:
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1024              		.loc 1 161 15 view .LVU346
 1025              	.LBE165:
 1026              	.LBE164:
 821:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.SCLKSEL.WORD, sclksel, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1027              		.loc 1 821 5 is_stmt 1 view .LVU347
 1028              	.LBB166:
 1029              	.LBI166:
 148:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1030              		.loc 1 148 13 view .LVU348
 1031              	.LBB167:
 150:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1032              		.loc 1 150 5 view .LVU349
 152:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1033              		.loc 1 152 5 view .LVU350
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1034              		.loc 1 161 5 view .LVU351
 1035              	.LBE167:
 1036              	.LBE166:
 822:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.CKIOSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 823:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.SCLKSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 824:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 825:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1037              		.loc 1 825 12 is_stmt 0 view .LVU352
 1038 0028 0100A0E1 		mov	r0, r1
 1039              	.LBB169:
 1040              	.LBB168:
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1041              		.loc 1 161 15 view .LVU353
 1042 002c BB3F4EE1 		strh	r3, [lr, #-251]	@ movhi
 1043              	.LVL58:
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1044              		.loc 1 161 15 view .LVU354
 1045              	.LBE168:
 1046              	.LBE169:
 822:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.CKIOSEL.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1047              		.loc 1 822 5 is_stmt 1 view .LVU355
 1048              	.LBB170:
 1049              	.LBI170:
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1050              		.loc 1 228 17 view .LVU356
 1051              	.LBB171:
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1052              		.loc 1 230 5 view .LVU357
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1053              		.loc 1 232 5 view .LVU358
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1054              		.loc 1 232 15 is_stmt 0 view .LVU359
 1055 0030 BF3F5EE1 		ldrh	r3, [lr, #-255]
 1056              	.LVL59:
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1057              		.loc 1 233 5 is_stmt 1 view .LVU360
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1058              		.loc 1 238 5 view .LVU361
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1059              		.loc 1 238 5 is_stmt 0 view .LVU362
 1060              	.LBE171:
 1061              	.LBE170:
 823:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1062              		.loc 1 823 5 is_stmt 1 view .LVU363
 1063              	.LBB172:
 1064              	.LBI172:
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1065              		.loc 1 228 17 view .LVU364
 1066              	.LBB173:
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1067              		.loc 1 230 5 view .LVU365
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1068              		.loc 1 232 5 view .LVU366
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1069              		.loc 1 232 15 is_stmt 0 view .LVU367
 1070 0034 BB3F5EE1 		ldrh	r3, [lr, #-251]
 1071              	.LVL60:
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1072              		.loc 1 233 5 is_stmt 1 view .LVU368
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1073              		.loc 1 238 5 view .LVU369
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1074              		.loc 1 238 5 is_stmt 0 view .LVU370
 1075              	.LBE173:
 1076              	.LBE172:
 1077              		.loc 1 825 5 is_stmt 1 view .LVU371
 1078              		.loc 1 825 12 is_stmt 0 view .LVU372
 1079 0038 04F09DE4 		ldr	pc, [sp], #4
 1080              	.LVL61:
 1081              	.L137:
 810:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1082              		.loc 1 810 9 is_stmt 1 view .LVU373
 1083              	.LBB174:
 1084              	.LBB175:
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1085              		.loc 1 681 49 is_stmt 0 view .LVU374
 1086 003c 022050E5 		ldrb	r2, [r0, #-2]	@ zero_extendqisi2
 1087              	.LBE175:
 1088              	.LBE174:
 810:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1089              		.loc 1 810 14 view .LVU375
 1090 0040 011041E2 		sub	r1, r1, #1
 1091              	.LVL62:
 812:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS != ret )
 1092              		.loc 1 812 9 is_stmt 1 view .LVU376
 1093              	.LBB177:
 1094              	.LBI174:
 679:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1095              		.loc 1 679 14 view .LVU377
 1096              	.LBB176:
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1097              		.loc 1 681 5 view .LVU378
 681:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1098              		.loc 1 681 8 is_stmt 0 view .LVU379
 1099 0044 000052E3 		cmp	r2, #0
 1100 0048 0A00001A 		bne	.L122
 683:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1101              		.loc 1 683 9 is_stmt 1 view .LVU380
 683:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1102              		.loc 1 683 56 is_stmt 0 view .LVU381
 1103 004c 012050E5 		ldrb	r2, [r0, #-1]	@ zero_extendqisi2
 683:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1104              		.loc 1 683 12 view .LVU382
 1105 0050 000052E3 		cmp	r2, #0
 685:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(0 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 1106              		.loc 1 685 26 view .LVU383
 1107 0054 03C0CC03 		biceq	ip, ip, #3
 1108              	.LVL63:
 683:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1109              		.loc 1 683 12 view .LVU384
 1110 0058 0300000A 		beq	.L145
 688:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1111              		.loc 1 688 14 is_stmt 1 view .LVU385
 688:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1112              		.loc 1 688 17 is_stmt 0 view .LVU386
 1113 005c 010052E3 		cmp	r2, #1
 1114 0060 3D00001A 		bne	.L142
 690:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(1 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 1115              		.loc 1 690 13 is_stmt 1 view .LVU387
 691:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1116              		.loc 1 691 13 view .LVU388
 690:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_ckiosel) |= (uint16_t)(1 << CPG_CKIOSEL_CKIOSEL_SHIFT);
 1117              		.loc 1 690 26 is_stmt 0 view .LVU389
 1118 0064 03C0CCE3 		bic	ip, ip, #3
 691:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1119              		.loc 1 691 26 view .LVU390
 1120 0068 01C08CE3 		orr	ip, ip, #1
 1121              	.L145:
 1122 006c 7CC0FFE6 		uxth	ip, ip
 1123              	.LVL64:
 1124              	.L124:
 691:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1125              		.loc 1 691 26 view .LVU391
 1126 0070 020040E2 		sub	r0, r0, #2
 1127              	.LVL65:
 691:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1128              		.loc 1 691 26 view .LVU392
 1129 0074 E8FFFFEA 		b	.L121
 1130              	.LVL66:
 1131              	.L122:
 698:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1132              		.loc 1 698 10 is_stmt 1 view .LVU393
 698:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1133              		.loc 1 698 13 is_stmt 0 view .LVU394
 1134 0078 010052E3 		cmp	r2, #1
 1135 007c 1100001A 		bne	.L126
 700:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1136              		.loc 1 700 9 is_stmt 1 view .LVU395
 700:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1137              		.loc 1 700 57 is_stmt 0 view .LVU396
 1138 0080 012050E5 		ldrb	r2, [r0, #-1]	@ zero_extendqisi2
 700:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1139              		.loc 1 700 12 view .LVU397
 1140 0084 030052E3 		cmp	r2, #3
 702:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_OCTCR_SHIFT);
 1141              		.loc 1 702 26 view .LVU398
 1142 0088 033CC303 		biceq	r3, r3, #768
 1143              	.LVL67:
 700:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1144              		.loc 1 700 12 view .LVU399
 1145 008c 0B00000A 		beq	.L144
 705:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1146              		.loc 1 705 14 is_stmt 1 view .LVU400
 705:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1147              		.loc 1 705 17 is_stmt 0 view .LVU401
 1148 0090 010052E3 		cmp	r2, #1
 707:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_OCTCR_SHIFT);
 1149              		.loc 1 707 26 view .LVU402
 1150 0094 033CC303 		biceq	r3, r3, #768
 708:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1151              		.loc 1 708 26 view .LVU403
 1152 0098 013C8303 		orreq	r3, r3, #256
 705:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1153              		.loc 1 705 17 view .LVU404
 1154 009c 0700000A 		beq	.L144
 710:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1155              		.loc 1 710 14 is_stmt 1 view .LVU405
 710:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1156              		.loc 1 710 17 is_stmt 0 view .LVU406
 1157 00a0 000052E3 		cmp	r2, #0
 712:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_OCTCR_SHIFT);
 1158              		.loc 1 712 26 view .LVU407
 1159 00a4 033CC303 		biceq	r3, r3, #768
 713:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1160              		.loc 1 713 26 view .LVU408
 1161 00a8 023C8303 		orreq	r3, r3, #512
 710:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1162              		.loc 1 710 17 view .LVU409
 1163 00ac 0300000A 		beq	.L144
 715:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1164              		.loc 1 715 14 is_stmt 1 view .LVU410
 715:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1165              		.loc 1 715 17 is_stmt 0 view .LVU411
 1166 00b0 020052E3 		cmp	r2, #2
 1167 00b4 2800001A 		bne	.L142
 717:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_OCTCR_SHIFT);
 1168              		.loc 1 717 13 is_stmt 1 view .LVU412
 718:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1169              		.loc 1 718 13 view .LVU413
 717:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_OCTCR_SHIFT);
 1170              		.loc 1 717 26 is_stmt 0 view .LVU414
 1171 00b8 033CC3E3 		bic	r3, r3, #768
 718:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1172              		.loc 1 718 26 view .LVU415
 1173 00bc 033C83E3 		orr	r3, r3, #768
 1174              	.L144:
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1175              		.loc 1 772 26 view .LVU416
 1176 00c0 7330FFE6 		uxth	r3, r3
 1177              	.LVL68:
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1178              		.loc 1 772 26 view .LVU417
 1179 00c4 E9FFFFEA 		b	.L124
 1180              	.L126:
 725:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1181              		.loc 1 725 10 is_stmt 1 view .LVU418
 725:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1182              		.loc 1 725 13 is_stmt 0 view .LVU419
 1183 00c8 020052E3 		cmp	r2, #2
 1184 00cc 1000001A 		bne	.L130
 727:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1185              		.loc 1 727 9 is_stmt 1 view .LVU420
 727:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1186              		.loc 1 727 57 is_stmt 0 view .LVU421
 1187 00d0 012050E5 		ldrb	r2, [r0, #-1]	@ zero_extendqisi2
 727:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1188              		.loc 1 727 12 view .LVU422
 1189 00d4 030052E3 		cmp	r2, #3
 729:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_HYMCR_SHIFT);
 1190              		.loc 1 729 26 view .LVU423
 1191 00d8 3030C303 		biceq	r3, r3, #48
 1192              	.LVL69:
 727:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1193              		.loc 1 727 12 view .LVU424
 1194 00dc F7FFFF0A 		beq	.L144
 732:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1195              		.loc 1 732 14 is_stmt 1 view .LVU425
 732:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1196              		.loc 1 732 17 is_stmt 0 view .LVU426
 1197 00e0 010052E3 		cmp	r2, #1
 734:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_HYMCR_SHIFT);
 1198              		.loc 1 734 26 view .LVU427
 1199 00e4 3030C303 		biceq	r3, r3, #48
 735:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1200              		.loc 1 735 26 view .LVU428
 1201 00e8 10308303 		orreq	r3, r3, #16
 732:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1202              		.loc 1 732 17 view .LVU429
 1203 00ec F3FFFF0A 		beq	.L144
 737:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1204              		.loc 1 737 14 is_stmt 1 view .LVU430
 737:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1205              		.loc 1 737 17 is_stmt 0 view .LVU431
 1206 00f0 000052E3 		cmp	r2, #0
 739:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_HYMCR_SHIFT);
 1207              		.loc 1 739 26 view .LVU432
 1208 00f4 3030C303 		biceq	r3, r3, #48
 740:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1209              		.loc 1 740 26 view .LVU433
 1210 00f8 20308303 		orreq	r3, r3, #32
 737:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1211              		.loc 1 737 17 view .LVU434
 1212 00fc EFFFFF0A 		beq	.L144
 742:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1213              		.loc 1 742 14 is_stmt 1 view .LVU435
 742:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1214              		.loc 1 742 17 is_stmt 0 view .LVU436
 1215 0100 020052E3 		cmp	r2, #2
 1216 0104 1400001A 		bne	.L142
 744:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_HYMCR_SHIFT);
 1217              		.loc 1 744 13 is_stmt 1 view .LVU437
 745:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1218              		.loc 1 745 13 view .LVU438
 744:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_HYMCR_SHIFT);
 1219              		.loc 1 744 26 is_stmt 0 view .LVU439
 1220 0108 3030C3E3 		bic	r3, r3, #48
 745:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1221              		.loc 1 745 26 view .LVU440
 1222 010c 303083E3 		orr	r3, r3, #48
 1223 0110 EAFFFFEA 		b	.L144
 1224              	.LVL70:
 1225              	.L130:
 752:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1226              		.loc 1 752 10 is_stmt 1 view .LVU441
 752:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1227              		.loc 1 752 13 is_stmt 0 view .LVU442
 1228 0114 030052E3 		cmp	r2, #3
 1229 0118 0F00001A 		bne	.L142
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1230              		.loc 1 754 9 is_stmt 1 view .LVU443
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1231              		.loc 1 754 57 is_stmt 0 view .LVU444
 1232 011c 012050E5 		ldrb	r2, [r0, #-1]	@ zero_extendqisi2
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1233              		.loc 1 754 12 view .LVU445
 1234 0120 030052E3 		cmp	r2, #3
 756:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(0 << CPG_SCLKSEL_SPICR_SHIFT);
 1235              		.loc 1 756 26 view .LVU446
 1236 0124 0330C303 		biceq	r3, r3, #3
 1237              	.LVL71:
 754:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1238              		.loc 1 754 12 view .LVU447
 1239 0128 E4FFFF0A 		beq	.L144
 759:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1240              		.loc 1 759 14 is_stmt 1 view .LVU448
 759:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1241              		.loc 1 759 17 is_stmt 0 view .LVU449
 1242 012c 010052E3 		cmp	r2, #1
 761:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(1 << CPG_SCLKSEL_SPICR_SHIFT);
 1243              		.loc 1 761 26 view .LVU450
 1244 0130 0330C303 		biceq	r3, r3, #3
 762:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1245              		.loc 1 762 26 view .LVU451
 1246 0134 01308303 		orreq	r3, r3, #1
 759:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1247              		.loc 1 759 17 view .LVU452
 1248 0138 E0FFFF0A 		beq	.L144
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1249              		.loc 1 764 14 is_stmt 1 view .LVU453
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1250              		.loc 1 764 17 is_stmt 0 view .LVU454
 1251 013c 000052E3 		cmp	r2, #0
 766:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(2 << CPG_SCLKSEL_SPICR_SHIFT);
 1252              		.loc 1 766 26 view .LVU455
 1253 0140 0330C303 		biceq	r3, r3, #3
 767:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1254              		.loc 1 767 26 view .LVU456
 1255 0144 02308303 		orreq	r3, r3, #2
 764:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1256              		.loc 1 764 17 view .LVU457
 1257 0148 DCFFFF0A 		beq	.L144
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1258              		.loc 1 769 14 is_stmt 1 view .LVU458
 769:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1259              		.loc 1 769 17 is_stmt 0 view .LVU459
 1260 014c 020052E3 		cmp	r2, #2
 771:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_SPICR_SHIFT);
 1261              		.loc 1 771 13 is_stmt 1 view .LVU460
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1262              		.loc 1 772 13 view .LVU461
 771:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             (*p_sclksel) |= (uint16_t)(3 << CPG_SCLKSEL_SPICR_SHIFT);
 1263              		.loc 1 771 26 is_stmt 0 view .LVU462
 1264 0150 0330C303 		biceq	r3, r3, #3
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1265              		.loc 1 772 26 view .LVU463
 1266 0154 03308303 		orreq	r3, r3, #3
 1267 0158 D8FFFF0A 		beq	.L144
 1268              	.LVL72:
 1269              	.L142:
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1270              		.loc 1 772 26 view .LVU464
 1271 015c 0000E0E3 		mvn	r0, #0
 1272              	.LVL73:
 772:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1273              		.loc 1 772 26 view .LVU465
 1274              	.LBE176:
 1275              	.LBE177:
 826:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1276              		.loc 1 826 1 view .LVU466
 1277 0160 04F09DE4 		ldr	pc, [sp], #4
 1278              	.L147:
 1279              		.align	2
 1280              	.L146:
 1281 0164 FF01FEFC 		.word	-50462209
 1282              		.cfi_endproc
 1283              	.LFE17:
 1285              		.section	.text.R_CPG_ConfigExtClockPin,"ax",%progbits
 1286              		.align	2
 1287              		.global	R_CPG_ConfigExtClockPin
 1288              		.syntax unified
 1289              		.arm
 1290              		.fpu neon
 1292              	R_CPG_ConfigExtClockPin:
 1293              	.LVL74:
 1294              	.LFB18:
 827:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 828:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_SetSubClockSource
 829:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 830:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 831:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 832:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          R_CPG_ConfigExtClockPin
 833:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 Set external CKIO clock behaviour that controls supplying
 834:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 external clock output while in software standby state and
 835:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 in deep standby state.
 836:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      p_ext_pin_settings: external clock behaviour setting
 837:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 838:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 839:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 840:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_ConfigExtClockPin(const st_r_drv_cpg_ext_clk_t * p_ext_pin_settings)
 841:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1295              		.loc 1 841 1 is_stmt 1 view -0
 1296              		.cfi_startproc
 1297              		@ args = 0, pretend = 0, frame = 0
 1298              		@ frame_needed = 0, uses_anonymous_args = 0
 1299              		@ link register save eliminated.
 842:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     uint16_t frqcr;
 1300              		.loc 1 842 5 view .LVU468
 843:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 844:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* read previous settings */
 845:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr = cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1301              		.loc 1 845 5 view .LVU469
 1302              	.LBB178:
 1303              	.LBI178:
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1304              		.loc 1 228 17 view .LVU470
 1305              	.LBB179:
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1306              		.loc 1 230 5 view .LVU471
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1307              		.loc 1 232 5 view .LVU472
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1308              		.loc 1 232 15 is_stmt 0 view .LVU473
 1309 0000 84209FE5 		ldr	r2, .L160
 1310              	.LBE179:
 1311              	.LBE178:
 846:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 847:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* keep bit except CPG_FRQCR_CKOEN and CPG_FRQCR_CKOEN2 */
 848:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     frqcr &= (uint16_t)(~(CPG_FRQCR_CKOEN|CPG_FRQCR_CKOEN2));
 1312              		.loc 1 848 11 view .LVU474
 1313 0004 FF3F08E3 		movw	r3, #36863
 1314              	.LBB181:
 1315              	.LBB180:
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1316              		.loc 1 232 15 view .LVU475
 1317 0008 BF1E52E1 		ldrh	r1, [r2, #-239]
 1318              	.LVL75:
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1319              		.loc 1 233 5 is_stmt 1 view .LVU476
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1320              		.loc 1 238 5 view .LVU477
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1321              		.loc 1 238 5 is_stmt 0 view .LVU478
 1322              	.LBE180:
 1323              	.LBE181:
 1324              		.loc 1 848 5 is_stmt 1 view .LVU479
 1325              		.loc 1 848 11 is_stmt 0 view .LVU480
 1326 000c 013003E0 		and	r3, r3, r1
 1327              	.LVL76:
 849:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 850:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* overwrite parameter settings */
 851:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( p_ext_pin_settings->clk_ext )
 1328              		.loc 1 851 5 is_stmt 1 view .LVU481
 1329 0010 0010D0E5 		ldrb	r1, [r0]	@ zero_extendqisi2
 1330 0014 070051E3 		cmp	r1, #7
 1331 0018 01F19F97 		ldrls	pc, [pc, r1, asl #2]
 1332 001c 180000EA 		b	.L159
 1333              	.L151:
 1334 0020 40000000 		.word	.L158
 1335 0024 54000000 		.word	.L157
 1336 0028 5C000000 		.word	.L156
 1337 002c 64000000 		.word	.L155
 1338 0030 44000000 		.word	.L154
 1339 0034 6C000000 		.word	.L153
 1340 0038 74000000 		.word	.L152
 1341 003c 7C000000 		.word	.L150
 1342              	.L158:
 852:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 853:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_DEEP_HIZ:
 854:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 855:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(0<<CPG_FRQCR_CKOEN_SHIFT));
 1343              		.loc 1 855 13 view .LVU482
 1344              		.loc 1 855 19 is_stmt 0 view .LVU483
 1345 0040 013983E3 		orr	r3, r3, #16384
 1346              	.LVL77:
 856:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1347              		.loc 1 856 13 is_stmt 1 view .LVU484
 1348              	.L154:
 857:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 858:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_DEEP_LOW:
 859:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 860:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(1<<CPG_FRQCR_CKOEN_SHIFT));
 861:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 862:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 863:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_LOW_NORM_ON_STDBY_OP_DEEP_LOWHIGH:
 864:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 865:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(2<<CPG_FRQCR_CKOEN_SHIFT));
 866:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 867:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 868:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_OFF_HIZ:
 869:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 870:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((1<<CPG_FRQCR_CKOEN2_SHIFT)|(3<<CPG_FRQCR_CKOEN_SHIFT));
 871:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 872:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 873:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_DEEP_HIZ:
 874:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 875:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(0<<CPG_FRQCR_CKOEN_SHIFT));
 876:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 877:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 878:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_DEEP_LOW:
 879:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 880:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(1<<CPG_FRQCR_CKOEN_SHIFT));
 881:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 882:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 883:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_NORM_ON_STDBY_OP_DEEP_LOWHIGH:
 884:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 885:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(2<<CPG_FRQCR_CKOEN_SHIFT));
 886:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 887:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 888:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_CKIO_INVALID_UNSTBLE_OFF_HIZ:
 889:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 890:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             frqcr |= ((0<<CPG_FRQCR_CKOEN2_SHIFT)|(3<<CPG_FRQCR_CKOEN_SHIFT));
 891:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 892:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 893:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 894:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 895:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return DRV_ERROR;
 896:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 897:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 898:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 899:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     /* write new settings */
 900:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_write_16(&CPG.FRQCR.WORD, frqcr, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1349              		.loc 1 900 5 view .LVU485
 1350              	.LBB182:
 1351              	.LBI182:
 148:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1352              		.loc 1 148 13 view .LVU486
 1353              	.LBB183:
 150:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1354              		.loc 1 150 5 view .LVU487
 152:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1355              		.loc 1 152 5 view .LVU488
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1356              		.loc 1 161 5 view .LVU489
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1357              		.loc 1 161 15 is_stmt 0 view .LVU490
 1358 0044 BF3E42E1 		strh	r3, [r2, #-239]	@ movhi
 1359              	.LVL78:
 161:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1360              		.loc 1 161 15 view .LVU491
 1361              	.LBE183:
 1362              	.LBE182:
 901:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     cpg_io_reg_read_16(&CPG.FRQCR.WORD, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
 1363              		.loc 1 901 5 is_stmt 1 view .LVU492
 1364              	.LBB184:
 1365              	.LBI184:
 228:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1366              		.loc 1 228 17 view .LVU493
 1367              	.LBB185:
 230:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1368              		.loc 1 230 5 view .LVU494
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1369              		.loc 1 232 5 view .LVU495
 1370              	.LBE185:
 1371              	.LBE184:
 902:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 903:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1372              		.loc 1 903 12 is_stmt 0 view .LVU496
 1373 0048 0000A0E3 		mov	r0, #0
 1374              	.LVL79:
 1375              	.LBB187:
 1376              	.LBB186:
 232:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1377              		.loc 1 232 15 view .LVU497
 1378 004c BF3E52E1 		ldrh	r3, [r2, #-239]
 1379              	.LVL80:
 233:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1380              		.loc 1 233 5 is_stmt 1 view .LVU498
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1381              		.loc 1 238 5 view .LVU499
 238:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1382              		.loc 1 238 5 is_stmt 0 view .LVU500
 1383              	.LBE186:
 1384              	.LBE187:
 1385              		.loc 1 903 5 is_stmt 1 view .LVU501
 1386              		.loc 1 903 12 is_stmt 0 view .LVU502
 1387 0050 1EFF2FE1 		bx	lr
 1388              	.LVL81:
 1389              	.L157:
 860:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1390              		.loc 1 860 13 is_stmt 1 view .LVU503
 860:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1391              		.loc 1 860 19 is_stmt 0 view .LVU504
 1392 0054 053A83E3 		orr	r3, r3, #20480
 1393              	.LVL82:
 861:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1394              		.loc 1 861 13 is_stmt 1 view .LVU505
 1395 0058 F9FFFFEA 		b	.L154
 1396              	.L156:
 865:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1397              		.loc 1 865 13 view .LVU506
 865:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1398              		.loc 1 865 19 is_stmt 0 view .LVU507
 1399 005c 063A83E3 		orr	r3, r3, #24576
 1400              	.LVL83:
 866:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1401              		.loc 1 866 13 is_stmt 1 view .LVU508
 1402 0060 F7FFFFEA 		b	.L154
 1403              	.L155:
 870:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1404              		.loc 1 870 13 view .LVU509
 870:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1405              		.loc 1 870 19 is_stmt 0 view .LVU510
 1406 0064 073A83E3 		orr	r3, r3, #28672
 1407              	.LVL84:
 871:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1408              		.loc 1 871 13 is_stmt 1 view .LVU511
 1409 0068 F5FFFFEA 		b	.L154
 1410              	.L153:
 880:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1411              		.loc 1 880 13 view .LVU512
 880:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1412              		.loc 1 880 19 is_stmt 0 view .LVU513
 1413 006c 013A83E3 		orr	r3, r3, #4096
 1414              	.LVL85:
 881:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1415              		.loc 1 881 13 is_stmt 1 view .LVU514
 1416 0070 F3FFFFEA 		b	.L154
 1417              	.L152:
 885:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1418              		.loc 1 885 13 view .LVU515
 885:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1419              		.loc 1 885 19 is_stmt 0 view .LVU516
 1420 0074 023A83E3 		orr	r3, r3, #8192
 1421              	.LVL86:
 886:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1422              		.loc 1 886 13 is_stmt 1 view .LVU517
 1423 0078 F1FFFFEA 		b	.L154
 1424              	.L150:
 890:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1425              		.loc 1 890 13 view .LVU518
 890:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1426              		.loc 1 890 19 is_stmt 0 view .LVU519
 1427 007c 033A83E3 		orr	r3, r3, #12288
 1428              	.LVL87:
 891:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1429              		.loc 1 891 13 is_stmt 1 view .LVU520
 1430 0080 EFFFFFEA 		b	.L154
 1431              	.L159:
 851:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1432              		.loc 1 851 32 is_stmt 0 view .LVU521
 1433 0084 0000E0E3 		mvn	r0, #0
 1434              	.LVL88:
 904:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1435              		.loc 1 904 1 view .LVU522
 1436 0088 1EFF2FE1 		bx	lr
 1437              	.L161:
 1438              		.align	2
 1439              	.L160:
 1440 008c FF00FEFC 		.word	-50462465
 1441              		.cfi_endproc
 1442              	.LFE18:
 1444              		.section	.text.R_CPG_InitialiseHwIf,"ax",%progbits
 1445              		.align	2
 1446              		.global	R_CPG_InitialiseHwIf
 1447              		.syntax unified
 1448              		.arm
 1449              		.fpu neon
 1451              	R_CPG_InitialiseHwIf:
 1452              	.LFB10:
 302:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 1453              		.loc 1 302 1 is_stmt 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 0
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 303:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1457              		.loc 1 303 5 view .LVU524
 305:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1458              		.loc 1 305 5 view .LVU525
 1459              	.LVL89:
 308:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1460              		.loc 1 308 5 view .LVU526
 308:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1461              		.loc 1 308 10 is_stmt 0 view .LVU527
 1462 0000 90109FE5 		ldr	r1, .L169+8
 308:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1463              		.loc 1 308 8 view .LVU528
 1464 0004 003091E5 		ldr	r3, [r1]
 1465 0008 000053E3 		cmp	r3, #0
 1466 000c 1C00001A 		bne	.L164
 311:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         cpg_io_reg_read_32(&pl310.REG15_POWER_CTRL.LONG, IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCES
 1467              		.loc 1 311 9 is_stmt 1 view .LVU529
 1468              	.LVL90:
 1469              	.LBB188:
 1470              	.LBI188:
 178:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1471              		.loc 1 178 13 view .LVU530
 1472              	.LBB189:
 180:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1473              		.loc 1 180 5 view .LVU531
 181:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1474              		.loc 1 181 5 view .LVU532
 183:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & (~mask)) | (unsigned)(write_value << shift); /* Modify value      
 1475              		.loc 1 183 9 view .LVU533
 183:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & (~mask)) | (unsigned)(write_value << shift); /* Modify value      
 1476              		.loc 1 183 19 is_stmt 0 view .LVU534
 1477 0010 84309FE5 		ldr	r3, .L169+12
 1478              	.LBE189:
 1479              	.LBE188:
 302:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     int_t retval;
 1480              		.loc 1 302 1 view .LVU535
 1481 0014 10402DE9 		push	{r4, lr}
 1482              		.cfi_def_cfa_offset 8
 1483              		.cfi_offset 4, -8
 1484              		.cfi_offset 14, -4
 316:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 1485              		.loc 1 316 18 view .LVU536
 1486 0018 1C0B9FED 		vldr.64	d0, .L169
 1487              	.LBB191:
 1488              	.LBB190:
 183:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         reg_value = (reg_value & (~mask)) | (unsigned)(write_value << shift); /* Modify value      
 1489              		.loc 1 183 19 view .LVU537
 1490 001c 802F93E5 		ldr	r2, [r3, #3968]
 1491              	.LVL91:
 184:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 1492              		.loc 1 184 9 is_stmt 1 view .LVU538
 184:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 1493              		.loc 1 184 19 is_stmt 0 view .LVU539
 1494 0020 012082E3 		orr	r2, r2, #1
 1495              	.LVL92:
 190:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1496              		.loc 1 190 5 is_stmt 1 view .LVU540
 190:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1497              		.loc 1 190 15 is_stmt 0 view .LVU541
 1498 0024 802F83E5 		str	r2, [r3, #3968]
 1499              	.LVL93:
 190:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1500              		.loc 1 190 15 view .LVU542
 1501              	.LBE190:
 1502              	.LBE191:
 312:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         gs_drv_cpg_is_initialized = true;
 1503              		.loc 1 312 9 is_stmt 1 view .LVU543
 1504              	.LBB192:
 1505              	.LBI192:
 252:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1506              		.loc 1 252 17 view .LVU544
 1507              	.LBB193:
 254:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1508              		.loc 1 254 5 view .LVU545
 256:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1509              		.loc 1 256 5 view .LVU546
 256:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( IOREG_NONMASK_ACCESS != mask )
 1510              		.loc 1 256 15 is_stmt 0 view .LVU547
 1511 0028 803F93E5 		ldr	r3, [r3, #3968]
 257:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1512              		.loc 1 257 5 is_stmt 1 view .LVU548
 262:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1513              		.loc 1 262 5 view .LVU549
 1514              	.LVL94:
 262:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1515              		.loc 1 262 5 is_stmt 0 view .LVU550
 1516              	.LBE193:
 1517              	.LBE192:
 313:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1518              		.loc 1 313 9 is_stmt 1 view .LVU551
 313:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1519              		.loc 1 313 35 is_stmt 0 view .LVU552
 1520 002c 0130A0E3 		mov	r3, #1
 1521 0030 003081E5 		str	r3, [r1]
 316:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 1522              		.loc 1 316 9 is_stmt 1 view .LVU553
 316:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         if ( DRV_SUCCESS == retval )
 1523              		.loc 1 316 18 is_stmt 0 view .LVU554
 1524 0034 FEFFFFEB 		bl	R_CPG_SetXtalClock
 1525              	.LVL95:
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1526              		.loc 1 317 9 is_stmt 1 view .LVU555
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1527              		.loc 1 317 12 is_stmt 0 view .LVU556
 1528 0038 000050E3 		cmp	r0, #0
 317:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1529              		.loc 1 317 12 view .LVU557
 1530 003c 1080BD18 		popne	{r4, pc}
 319:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1531              		.loc 1 319 13 is_stmt 1 view .LVU558
 319:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1532              		.loc 1 319 22 is_stmt 0 view .LVU559
 1533 0040 58009FE5 		ldr	r0, .L169+16
 1534              	.LVL96:
 319:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1535              		.loc 1 319 22 view .LVU560
 1536 0044 FEFFFFEB 		bl	R_CPG_SetMainClock
 1537              	.LVL97:
 321:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1538              		.loc 1 321 9 is_stmt 1 view .LVU561
 321:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1539              		.loc 1 321 12 is_stmt 0 view .LVU562
 1540 0048 000050E3 		cmp	r0, #0
 321:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1541              		.loc 1 321 12 view .LVU563
 1542 004c 1080BD18 		popne	{r4, pc}
 323:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1543              		.loc 1 323 13 is_stmt 1 view .LVU564
 323:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1544              		.loc 1 323 22 is_stmt 0 view .LVU565
 1545 0050 4C009FE5 		ldr	r0, .L169+20
 1546              	.LVL98:
 323:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1547              		.loc 1 323 22 view .LVU566
 1548 0054 0310A0E3 		mov	r1, #3
 1549 0058 FEFFFFEB 		bl	R_CPG_SetSubClockDividers
 1550              	.LVL99:
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1551              		.loc 1 325 9 is_stmt 1 view .LVU567
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1552              		.loc 1 325 12 is_stmt 0 view .LVU568
 1553 005c 000050E3 		cmp	r0, #0
 325:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1554              		.loc 1 325 12 view .LVU569
 1555 0060 1080BD18 		popne	{r4, pc}
 327:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1556              		.loc 1 327 13 is_stmt 1 view .LVU570
 327:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1557              		.loc 1 327 22 is_stmt 0 view .LVU571
 1558 0064 3C009FE5 		ldr	r0, .L169+24
 1559              	.LVL100:
 327:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1560              		.loc 1 327 22 view .LVU572
 1561 0068 0410A0E3 		mov	r1, #4
 1562 006c FEFFFFEB 		bl	R_CPG_SetSubClockSource
 1563              	.LVL101:
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1564              		.loc 1 329 9 is_stmt 1 view .LVU573
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1565              		.loc 1 329 12 is_stmt 0 view .LVU574
 1566 0070 000050E3 		cmp	r0, #0
 329:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 1567              		.loc 1 329 12 view .LVU575
 1568 0074 1080BD18 		popne	{r4, pc}
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1569              		.loc 1 331 13 is_stmt 1 view .LVU576
 337:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 1570              		.loc 1 337 1 is_stmt 0 view .LVU577
 1571 0078 1040BDE8 		pop	{r4, lr}
 1572              		.cfi_restore 14
 1573              		.cfi_restore 4
 1574              		.cfi_def_cfa_offset 0
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1575              		.loc 1 331 22 view .LVU578
 1576 007c 28009FE5 		ldr	r0, .L169+28
 1577              	.LVL102:
 331:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1578              		.loc 1 331 22 view .LVU579
 1579 0080 FEFFFFEA 		b	R_CPG_ConfigExtClockPin
 1580              	.LVL103:
 1581              	.L164:
 305:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 1582              		.loc 1 305 12 view .LVU580
 1583 0084 0000A0E3 		mov	r0, #0
 336:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1584              		.loc 1 336 5 is_stmt 1 view .LVU581
 337:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 1585              		.loc 1 337 1 is_stmt 0 view .LVU582
 1586 0088 1EFF2FE1 		bx	lr
 1587              	.L170:
 1588 008c 00F020E3 		.align	3
 1589              	.L169:
 1590 0090 00000000 		.word	0
 1591 0094 0070D740 		.word	1087860736
 1592 0098 00000000 		.word	.LANCHOR8
 1593 009c 0030001F 		.word	520105984
 1594 00a0 00000000 		.word	.LANCHOR9
 1595 00a4 00000000 		.word	.LANCHOR10
 1596 00a8 00000000 		.word	.LANCHOR11
 1597 00ac 00000000 		.word	.LANCHOR12
 1598              		.cfi_endproc
 1599              	.LFE10:
 1601              		.section	.text.R_CPG_GetClock,"ax",%progbits
 1602              		.align	2
 1603              		.global	R_CPG_GetClock
 1604              		.syntax unified
 1605              		.arm
 1606              		.fpu neon
 1608              	R_CPG_GetClock:
 1609              	.LVL104:
 1610              	.LFB19:
 905:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 906:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_ConfigExtPinClock
 907:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 908:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 909:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 910:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief          R_CPG_GetClock
 911:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *                 Get current clock frequency
 912:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[in]      src: desired clock source
 913:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]     p_freq: obtained frequency
 914:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_SUCCESS     Successful operate
 915:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval         DRV_ERROR Failure operate
 916:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 917:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_GetClock(e_r_drv_cpg_get_freq_src_t src, float64_t * p_freq)
 918:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1611              		.loc 1 918 1 is_stmt 1 view -0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 1615              		@ link register save eliminated.
 919:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     if ( NULL == p_freq )
 1616              		.loc 1 919 5 view .LVU584
 1617              		.loc 1 919 8 is_stmt 0 view .LVU585
 1618 0000 000051E3 		cmp	r1, #0
 1619              		.loc 1 919 8 view .LVU586
 1620 0004 2400000A 		beq	.L181
 920:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 921:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         return (DRV_ERROR);
 922:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 923:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 924:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     switch ( src )
 1621              		.loc 1 924 5 is_stmt 1 view .LVU587
 1622 0008 060050E3 		cmp	r0, #6
 1623 000c 00F19F97 		ldrls	pc, [pc, r0, asl #2]
 1624 0010 210000EA 		b	.L181
 1625              	.L174:
 1626 0014 30000000 		.word	.L173
 1627 0018 44000000 		.word	.L179
 1628 001c 4C000000 		.word	.L178
 1629 0020 74000000 		.word	.L177
 1630 0024 7C000000 		.word	.L176
 1631 0028 84000000 		.word	.L175
 1632 002c 30000000 		.word	.L173
 1633              	.L173:
 925:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 926:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_EXTAL:
 927:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 928:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_extal_frequency_khz;
 1634              		.loc 1 928 13 view .LVU588
 1635              		.loc 1 928 21 is_stmt 0 view .LVU589
 1636 0030 78309FE5 		ldr	r3, .L184+8
 1637              	.L182:
 929:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 930:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 931:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_ICLK:
 932:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 933:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_iclk_frequency_khz;
 1638              		.loc 1 933 21 view .LVU590
 1639 0034 D020C3E1 		ldrd	r2, [r3]
 1640 0038 F020C1E1 		strd	r2, [r1]
 1641              	.L183:
 934:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1642              		.loc 1 934 13 is_stmt 1 view .LVU591
 935:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 936:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_GCLK:
 937:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = (gs_cpg_pll_frequency_khz * 2.0) / gs_cpg_bclk_divisor;
 939:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 940:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 941:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_BCLK:
 942:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 943:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_bclk_frequency_khz;
 944:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 945:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 946:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_P1CLK:
 947:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 948:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_p1clk_frequency_khz;
 949:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 950:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 951:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_P0CLK:
 952:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 953:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_pll_frequency_khz / 32.0;
 954:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 955:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 956:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         case CPG_FREQ_RTCEXTAL:
 957:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 958:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             *p_freq = gs_cpg_extal_frequency_khz;
 959:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 960:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 961:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         default:
 962:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         {
 963:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             return (DRV_ERROR);
 964:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 965:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     }
 966:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 967:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1643              		.loc 1 967 12 is_stmt 0 view .LVU592
 1644 003c 0000A0E3 		mov	r0, #0
 1645              	.LVL105:
 934:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1646              		.loc 1 934 13 view .LVU593
 1647 0040 1EFF2FE1 		bx	lr
 1648              	.LVL106:
 1649              	.L179:
 933:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1650              		.loc 1 933 13 is_stmt 1 view .LVU594
 933:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1651              		.loc 1 933 21 is_stmt 0 view .LVU595
 1652 0044 68309FE5 		ldr	r3, .L184+12
 1653 0048 F9FFFFEA 		b	.L182
 1654              	.L178:
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1655              		.loc 1 938 13 is_stmt 1 view .LVU596
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1656              		.loc 1 938 49 is_stmt 0 view .LVU597
 1657 004c 64309FE5 		ldr	r3, .L184+16
 1658 0050 000BD3ED 		vldr.64	d16, [r3]
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1659              		.loc 1 938 56 view .LVU598
 1660 0054 60309FE5 		ldr	r3, .L184+20
 1661 0058 003093E5 		ldr	r3, [r3]
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1662              		.loc 1 938 49 view .LVU599
 1663 005c A00B70EE 		vadd.f64	d16, d16, d16
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1664              		.loc 1 938 56 view .LVU600
 1665 0060 903A07EE 		vmov	s15, r3	@ int
 1666 0064 671BF8EE 		vcvt.f64.u32	d17, s15
 1667 0068 A12BC0EE 		vdiv.f64	d18, d16, d17
 938:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1668              		.loc 1 938 21 view .LVU601
 1669 006c 002BC1ED 		vstr.64	d18, [r1]
 939:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1670              		.loc 1 939 13 is_stmt 1 view .LVU602
 1671 0070 F1FFFFEA 		b	.L183
 1672              	.L177:
 943:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1673              		.loc 1 943 13 view .LVU603
 943:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1674              		.loc 1 943 21 is_stmt 0 view .LVU604
 1675 0074 44309FE5 		ldr	r3, .L184+24
 1676 0078 EDFFFFEA 		b	.L182
 1677              	.L176:
 948:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1678              		.loc 1 948 13 is_stmt 1 view .LVU605
 948:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1679              		.loc 1 948 21 is_stmt 0 view .LVU606
 1680 007c 40309FE5 		ldr	r3, .L184+28
 1681 0080 EBFFFFEA 		b	.L182
 1682              	.L175:
 953:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1683              		.loc 1 953 13 is_stmt 1 view .LVU607
 953:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1684              		.loc 1 953 48 is_stmt 0 view .LVU608
 1685 0084 2C309FE5 		ldr	r3, .L184+16
 1686 0088 061BDFED 		vldr.64	d17, .L184
 1687 008c 000BD3ED 		vldr.64	d16, [r3]
 1688 0090 A10B60EE 		vmul.f64	d16, d16, d17
 953:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****             break;
 1689              		.loc 1 953 21 view .LVU609
 1690 0094 000BC1ED 		vstr.64	d16, [r1]
 954:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****         }
 1691              		.loc 1 954 13 is_stmt 1 view .LVU610
 1692 0098 E7FFFFEA 		b	.L183
 1693              	.L181:
 919:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     {
 1694              		.loc 1 919 8 is_stmt 0 view .LVU611
 1695 009c 0000E0E3 		mvn	r0, #0
 1696              	.LVL107:
 968:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1697              		.loc 1 968 1 view .LVU612
 1698 00a0 1EFF2FE1 		bx	lr
 1699              	.L185:
 1700 00a4 00F020E3 		.align	3
 1701              	.L184:
 1702 00a8 00000000 		.word	0
 1703 00ac 0000A03F 		.word	1067450368
 1704 00b0 00000000 		.word	.LANCHOR7
 1705 00b4 00000000 		.word	.LANCHOR1
 1706 00b8 00000000 		.word	.LANCHOR0
 1707 00bc 00000000 		.word	.LANCHOR4
 1708 00c0 00000000 		.word	.LANCHOR3
 1709 00c4 00000000 		.word	.LANCHOR5
 1710              		.cfi_endproc
 1711              	.LFE19:
 1713              		.section	.rodata.R_CPG_GetVersion.str1.1,"aMS",%progbits,1
 1714              	.LC0:
 1715 0000 4C4C4420 		.ascii	"LLD EBK_RZA2M CPG\000"
 1715      45424B5F 
 1715      525A4132 
 1715      4D204350 
 1715      4700
 1716              		.section	.text.R_CPG_GetVersion,"ax",%progbits
 1717              		.align	2
 1718              		.global	R_CPG_GetVersion
 1719              		.syntax unified
 1720              		.arm
 1721              		.fpu neon
 1723              	R_CPG_GetVersion:
 1724              	.LVL108:
 1725              	.LFB20:
 969:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /******************************************************************************
 970:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * End of function R_CPG_GetClock
 971:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  ******************************************************************************/
 972:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 973:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** /**
 974:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @brief       R_CPG_GetVersion
 975:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  *              Gets the version number of this low-level driver
 976:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @param[out]  p_ver_info: returns the driver information
 977:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  * @retval      DRV_SUCCESS Always returned
 978:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****  */
 979:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** int_t R_CPG_GetVersion(st_ver_info_t *p_ver_info)
 980:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** {
 1726              		.loc 1 980 1 is_stmt 1 view -0
 1727              		.cfi_startproc
 1728              		@ args = 0, pretend = 0, frame = 0
 1729              		@ frame_needed = 0, uses_anonymous_args = 0
 1730              		@ link register save eliminated.
 981:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.p_szdriver_name = gs_lld_info.p_szdriver_name;
 1731              		.loc 1 981 5 view .LVU614
 1732              		.loc 1 981 37 is_stmt 0 view .LVU615
 1733 0000 18209FE5 		ldr	r2, .L187
 980:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.p_szdriver_name = gs_lld_info.p_szdriver_name;
 1734              		.loc 1 980 1 view .LVU616
 1735 0004 0030A0E1 		mov	r3, r0
 1736              		.loc 1 981 37 view .LVU617
 1737 0008 142080E5 		str	r2, [r0, #20]
 982:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.version.sub.major = gs_lld_info.version.sub.major;
 1738              		.loc 1 982 5 is_stmt 1 view .LVU618
 983:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.version.sub.minor = gs_lld_info.version.sub.minor;
 1739              		.loc 1 983 5 view .LVU619
 984:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.build = gs_lld_info.build;
 1740              		.loc 1 984 5 view .LVU620
 983:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     p_ver_info->lld.version.sub.minor = gs_lld_info.version.sub.minor;
 1741              		.loc 1 983 39 is_stmt 0 view .LVU621
 1742 000c 10209FE5 		ldr	r2, .L187+4
 1743 0010 0C2080E5 		str	r2, [r0, #12]
 1744              		.loc 1 984 27 view .LVU622
 1745 0014 0000A0E3 		mov	r0, #0
 1746              	.LVL109:
 1747              		.loc 1 984 27 view .LVU623
 1748 0018 100083E5 		str	r0, [r3, #16]
 985:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** 
 986:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c ****     return (DRV_SUCCESS);
 1749              		.loc 1 986 5 is_stmt 1 view .LVU624
 987:../generate/drivers/r_cpg/src/lld/r_cpg_lld_rza2m.c **** }
 1750              		.loc 1 987 1 is_stmt 0 view .LVU625
 1751 001c 1EFF2FE1 		bx	lr
 1752              	.L188:
 1753              		.align	2
 1754              	.L187:
 1755 0020 00000000 		.word	.LC0
 1756 0024 01000100 		.word	65537
 1757              		.cfi_endproc
 1758              	.LFE20:
 1760              		.section	.bss.gs_drv_cpg_is_initialized,"aw",%nobits
 1761              		.align	2
 1762              		.set	.LANCHOR8,. + 0
 1765              	gs_drv_cpg_is_initialized:
 1766 0000 00000000 		.space	4
 1767              		.section	.data.gs_cpg_bclk_divisor,"aw"
 1768              		.align	2
 1769              		.set	.LANCHOR4,. + 0
 1772              	gs_cpg_bclk_divisor:
 1773 0000 08000000 		.word	8
 1774              		.section	.data.gs_cpg_bclk_frequency_khz,"aw"
 1775              		.align	3
 1776              		.set	.LANCHOR3,. + 0
 1779              	gs_cpg_bclk_frequency_khz:
 1780 0000 00000000 		.word	0
 1781 0004 001D0041 		.word	1090526464
 1782              		.section	.data.gs_cpg_extal_frequency_khz,"aw"
 1783              		.align	3
 1784              		.set	.LANCHOR7,. + 0
 1787              	gs_cpg_extal_frequency_khz:
 1788 0000 00000000 		.word	0
 1789 0004 0070D740 		.word	1087860736
 1790              		.section	.data.gs_cpg_iclk_divisor,"aw"
 1791              		.align	2
 1792              		.set	.LANCHOR2,. + 0
 1795              	gs_cpg_iclk_divisor:
 1796 0000 02000000 		.word	2
 1797              		.section	.data.gs_cpg_iclk_frequency_khz,"aw"
 1798              		.align	3
 1799              		.set	.LANCHOR1,. + 0
 1802              	gs_cpg_iclk_frequency_khz:
 1803 0000 00000000 		.word	0
 1804 0004 001D2041 		.word	1092623616
 1805              		.section	.data.gs_cpg_p1clk_divisor,"aw"
 1806              		.align	2
 1807              		.set	.LANCHOR6,. + 0
 1810              	gs_cpg_p1clk_divisor:
 1811 0000 10000000 		.word	16
 1812              		.section	.data.gs_cpg_p1clk_frequency_khz,"aw"
 1813              		.align	3
 1814              		.set	.LANCHOR5,. + 0
 1817              	gs_cpg_p1clk_frequency_khz:
 1818 0000 00000000 		.word	0
 1819 0004 001DF040 		.word	1089477888
 1820              		.section	.data.gs_cpg_pll_frequency_khz,"aw"
 1821              		.align	3
 1822              		.set	.LANCHOR0,. + 0
 1825              	gs_cpg_pll_frequency_khz:
 1826 0000 00000000 		.word	0
 1827 0004 001D3041 		.word	1093672192
 1828              		.section	.rodata.s_sc_cpg_ext_clk_config,"a"
 1829              		.set	.LANCHOR12,. + 0
 1832              	s_sc_cpg_ext_clk_config:
 1833 0000 07       		.byte	7
 1834              		.section	.rodata.s_sc_cpg_main_clock_config,"a"
 1835              		.align	3
 1836              		.set	.LANCHOR9,. + 0
 1839              	s_sc_cpg_main_clock_config:
 1840 0000 00       		.byte	0
 1841 0001 00000000 		.space	7
 1841      000000
 1842 0008 00000000 		.word	0
 1843 000c 001D3041 		.word	1093672192
 1844              		.section	.rodata.s_sc_cpg_sub_clock_div_config,"a"
 1845              		.align	3
 1846              		.set	.LANCHOR10,. + 0
 1849              	s_sc_cpg_sub_clock_div_config:
 1850 0000 00       		.byte	0
 1851 0001 00000000 		.space	7
 1851      000000
 1852 0008 00000000 		.word	0
 1853 000c 001D2041 		.word	1092623616
 1854 0010 01       		.byte	1
 1855 0011 00000000 		.space	7
 1855      000000
 1856 0018 00000000 		.word	0
 1857 001c 001D0041 		.word	1090526464
 1858 0020 02       		.byte	2
 1859 0021 00000000 		.space	7
 1859      000000
 1860 0028 00000000 		.word	0
 1861 002c 001DF040 		.word	1089477888
 1862              		.section	.rodata.s_sc_cpg_sub_clock_src_config,"a"
 1863              		.set	.LANCHOR11,. + 0
 1866              	s_sc_cpg_sub_clock_src_config:
 1867 0000 00       		.byte	0
 1868 0001 00       		.byte	0
 1869 0002 01       		.byte	1
 1870 0003 02       		.byte	2
 1871 0004 02       		.byte	2
 1872 0005 02       		.byte	2
 1873 0006 03       		.byte	3
 1874 0007 00       		.byte	0
 1875              		.text
 1876              	.Letext0:
 1877              		.file 2 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 1878              		.file 3 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 1879              		.file 4 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-none
 1880              		.file 5 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 1881              		.file 6 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 1882              		.file 7 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 1883              		.file 8 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 1884              		.file 9 "D:/Projects/e2_studio/RZ_A2M/workspace/Renesas-9.9/Renesas-9.7-TrafficLight/bootloader/ge
 1885              		.file 10 "D:/Projects/e2_studio/RZ_A2M/workspace/Renesas-9.9/Renesas-9.7-TrafficLight/bootloader/g
 1886              		.file 11 "D:/Projects/e2_studio/RZ_A2M/workspace/Renesas-9.9/Renesas-9.7-TrafficLight/bootloader/g
 1887              		.file 12 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 1888              		.file 13 "d:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 1889              		.file 14 "D:/Projects/e2_studio/RZ_A2M/workspace/Renesas-9.9/Renesas-9.7-TrafficLight/bootloader/g
 1890              		.file 15 "D:/Projects/e2_studio/RZ_A2M/workspace/Renesas-9.9/Renesas-9.7-TrafficLight/bootloader/g
 1891              		.file 16 "D:/Projects/e2_studio/RZ_A2M/workspace/Renesas-9.9/Renesas-9.7-TrafficLight/bootloader/g
DEFINED SYMBOLS
                            *ABS*:00000000 r_cpg_lld_rza2m.c
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:17     .text.R_CPG_UninitialiseHwIf:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:24     .text.R_CPG_UninitialiseHwIf:00000000 R_CPG_UninitialiseHwIf
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:40     .text.R_CPG_SetXtalClock:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:46     .text.R_CPG_SetXtalClock:00000000 R_CPG_SetXtalClock
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:148    .text.R_CPG_SetXtalClock:000000c8 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:172    .text.R_CPG_SetMainClock:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:178    .text.R_CPG_SetMainClock:00000000 R_CPG_SetMainClock
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:244    .text.R_CPG_SetMainClock:0000004c $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:249    .text.R_CPG_SetSubClockDividers:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:255    .text.R_CPG_SetSubClockDividers:00000000 R_CPG_SetSubClockDividers
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:914    .text.R_CPG_SetSubClockDividers:000002f0 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:940    .text.R_CPG_SetSubClockSource:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:946    .text.R_CPG_SetSubClockSource:00000000 R_CPG_SetSubClockSource
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1281   .text.R_CPG_SetSubClockSource:00000164 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1286   .text.R_CPG_ConfigExtClockPin:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1292   .text.R_CPG_ConfigExtClockPin:00000000 R_CPG_ConfigExtClockPin
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1334   .text.R_CPG_ConfigExtClockPin:00000020 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1345   .text.R_CPG_ConfigExtClockPin:00000040 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1440   .text.R_CPG_ConfigExtClockPin:0000008c $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1445   .text.R_CPG_InitialiseHwIf:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1451   .text.R_CPG_InitialiseHwIf:00000000 R_CPG_InitialiseHwIf
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1590   .text.R_CPG_InitialiseHwIf:00000090 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1602   .text.R_CPG_GetClock:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1608   .text.R_CPG_GetClock:00000000 R_CPG_GetClock
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1626   .text.R_CPG_GetClock:00000014 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1636   .text.R_CPG_GetClock:00000030 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1702   .text.R_CPG_GetClock:000000a8 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1717   .text.R_CPG_GetVersion:00000000 $a
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1723   .text.R_CPG_GetVersion:00000000 R_CPG_GetVersion
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1755   .text.R_CPG_GetVersion:00000020 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1761   .bss.gs_drv_cpg_is_initialized:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1765   .bss.gs_drv_cpg_is_initialized:00000000 gs_drv_cpg_is_initialized
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1768   .data.gs_cpg_bclk_divisor:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1772   .data.gs_cpg_bclk_divisor:00000000 gs_cpg_bclk_divisor
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1775   .data.gs_cpg_bclk_frequency_khz:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1779   .data.gs_cpg_bclk_frequency_khz:00000000 gs_cpg_bclk_frequency_khz
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1783   .data.gs_cpg_extal_frequency_khz:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1787   .data.gs_cpg_extal_frequency_khz:00000000 gs_cpg_extal_frequency_khz
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1791   .data.gs_cpg_iclk_divisor:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1795   .data.gs_cpg_iclk_divisor:00000000 gs_cpg_iclk_divisor
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1798   .data.gs_cpg_iclk_frequency_khz:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1802   .data.gs_cpg_iclk_frequency_khz:00000000 gs_cpg_iclk_frequency_khz
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1806   .data.gs_cpg_p1clk_divisor:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1810   .data.gs_cpg_p1clk_divisor:00000000 gs_cpg_p1clk_divisor
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1813   .data.gs_cpg_p1clk_frequency_khz:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1817   .data.gs_cpg_p1clk_frequency_khz:00000000 gs_cpg_p1clk_frequency_khz
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1821   .data.gs_cpg_pll_frequency_khz:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1825   .data.gs_cpg_pll_frequency_khz:00000000 gs_cpg_pll_frequency_khz
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1832   .rodata.s_sc_cpg_ext_clk_config:00000000 s_sc_cpg_ext_clk_config
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1835   .rodata.s_sc_cpg_main_clock_config:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1839   .rodata.s_sc_cpg_main_clock_config:00000000 s_sc_cpg_main_clock_config
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1845   .rodata.s_sc_cpg_sub_clock_div_config:00000000 $d
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1849   .rodata.s_sc_cpg_sub_clock_div_config:00000000 s_sc_cpg_sub_clock_div_config
C:\Users\Y\AppData\Local\Temp\ccV8aedj.s:1866   .rodata.s_sc_cpg_sub_clock_src_config:00000000 s_sc_cpg_sub_clock_src_config
                           .group:00000000 wm4.0.58582867dec117551e3c8e9255733210
                           .group:00000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:00000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:00000000 wm4.ieeefp.h.77.3f06799abf5dd88bdddee084775a1223
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.math.h.13.97100c05caf9f40dd9f5a3cda48ccc01
                           .group:00000000 wm4.r_typedefs.h.38.e90d9de5300d9ae020e5db8c5af88b3e
                           .group:00000000 wm4.rza_io_regrw.h.46.8ffd34a4c69bd0fad4b7b3d6d30a6855
                           .group:00000000 wm4.adc_iodefine.h.29.14c6f50dce37432a7d004e4b1ce33da7
                           .group:00000000 wm4.bsc_iodefine.h.29.9281d1f3639266933964d6d0c2d42c4f
                           .group:00000000 wm4.ceu_iodefine.h.29.2a669d0b46fdde030a50db9e3c307fbf
                           .group:00000000 wm4.cpg_iodefine.h.29.d6fdc9cb4798723afd88b251d64c2ce2
                           .group:00000000 wm4.csi2link_iodefine.h.29.221c4531636a409f24d307b16341ada8
                           .group:00000000 wm4.dmac_iodefine.h.29.578fccc2cc1da886ec95a029bf874f01
                           .group:00000000 wm4.drpk_iodefine.h.29.580eb8588a2b2d43d2726fbe791e513f
                           .group:00000000 wm4.drw_iodefine.h.29.df30f4a4a34a79f6a86c4df91353dffe
                           .group:00000000 wm4.edmac_iodefine.h.29.33e8759349004a722f42f5429c1353f6
                           .group:00000000 wm4.eptpc_iodefine.h.29.74d8f9fab0f5549b56097fb9e937dde8
                           .group:00000000 wm4.etherc_iodefine.h.29.14602750383a574f1c21f994ad33a366
                           .group:00000000 wm4.gpio_iodefine.h.29.3d0b021c56839cee4ae5149903684e4b
                           .group:00000000 wm4.gpt_iodefine.h.29.557ead75d7b0585b898d3898b64c7f87
                           .group:00000000 wm4.hyper_iodefine.h.29.000caadbb74d881e97db55b39b432154
                           .group:00000000 wm4.imr_iodefine.h.29.77c022f017e711c4d51cc0145db1dad3
                           .group:00000000 wm4.intc_iodefine.h.29.b68f5799a35a7495d63b4cd458e1ba57
                           .group:00000000 wm4.irda_iodefine.h.29.37e67bd2005173d68a74d1cc937d8444
                           .group:00000000 wm4.jcu_iodefine.h.29.3aca452908962e7a7ccf26164751feda
                           .group:00000000 wm4.lvds_iodefine.h.29.c11cbe1900e5209c8dcc76c2336c16bc
                           .group:00000000 wm4.mtu_iodefine.h.29.5498fb974bb53caf05aa143c2deec781
                           .group:00000000 wm4.nandc_iodefine.h.29.e0b343306750f017ee86e169ad98efe9
                           .group:00000000 wm4.octa_iodefine.h.29.07f258f06288ca2075168d59626c2aac
                           .group:00000000 wm4.ostm_iodefine.h.29.6914f7e330a1cf0008b34219adcdfed4
                           .group:00000000 wm4.pl_iodefine.h.29.abbb6d725aed990aa8343242bfe31416
                           .group:00000000 wm4.pmg_iodefine.h.29.8bcfbc4771a6f9b7dd4d6f504427219e
                           .group:00000000 wm4.poeg_iodefine.h.29.0d8e258d10986260cbc70cfb8c0ef273
                           .group:00000000 wm4.poe_iodefine.h.29.fe74e55e7b6b4afbe3596c74ba035e98
                           .group:00000000 wm4.prr_iodefine.h.29.c1f15576f7a27b9c83aa3b40f5b2f988
                           .group:00000000 wm4.ptpedmac_iodefine.h.29.cd24a93374ce35cebc41e26889d619ef
                           .group:00000000 wm4.rcanfd_iodefine.h.29.b6feaa6a7ae0ef05da408110e3fc69b1
                           .group:00000000 wm4.rcan_iodefine.h.29.a47a89db1b35c12b54af48fa1956acba
                           .group:00000000 wm4.riic_iodefine.h.29.f96943d49800d297612c4af3bba5c943
                           .group:00000000 wm4.rspi_iodefine.h.29.7efa041fe34a7d27db66a7b337879dfe
                           .group:00000000 wm4.rtc_iodefine.h.29.6dc76be5ca3df69cecb5a81d06cc46b5
                           .group:00000000 wm4.scifa_iodefine.h.29.b04ccd664d71baaf31c75761c45b9c4d
                           .group:00000000 wm4.scim_iodefine.h.29.87d0760abf94446b00d826c797bf0ff2
                           .group:00000000 wm4.sdmmc_iodefine.h.29.e67e9815445e8057a3262d1566bea0db
                           .group:00000000 wm4.spdif_iodefine.h.29.59f5d70150fa200a4d8ee50be1ee34c8
                           .group:00000000 wm4.spibsc_iodefine.h.29.f4930f8b8da1140200204513a363c76f
                           .group:00000000 wm4.sprite_iodefine.h.29.55796d1fa083a2457fea4ece974a192e
                           .group:00000000 wm4.ssif_iodefine.h.29.054ec6d95f487f631f16aee39c85c47a
                           .group:00000000 wm4.usb_iodefine.h.29.6dc44ea388ba227e8fdcfb33c315887b
                           .group:00000000 wm4.vdc_iodefine.h.29.db282ded1f052d8567fbbd3b61ce8f7a
                           .group:00000000 wm4.vin_iodefine.h.29.9b392e5601347d53e64be3272934e170
                           .group:00000000 wm4.wdt_iodefine.h.29.ed07bb44b797072f8c28b41c64fdca30
                           .group:00000000 wm4.iobitmask.h.29.773e8f8428b0c21e1206a8c47a6d3927
                           .group:00000000 wm4.adc_iobitmask.h.29.48ba2821c8a4fc20022447ad9316d399
                           .group:00000000 wm4.bsc_iobitmask.h.29.115d15c4ad4b48e00598dcd62d33c637
                           .group:00000000 wm4.ceu_iobitmask.h.29.413b5b68bb3c2148786493166a57173e
                           .group:00000000 wm4.cpg_iobitmask.h.29.58382d682aa9abf69ab653ac5fe9149b
                           .group:00000000 wm4.csi2link_iobitmask.h.29.701c130cb17627664fe7c147084057cf
                           .group:00000000 wm4.dmac_iobitmask.h.29.98850e876107975c53dc0bb8ebb53eb5
                           .group:00000000 wm4.drpk_iobitmask.h.29.167e7cf6b1feb4d38b8903a46d8c35ac
                           .group:00000000 wm4.drw_iobitmask.h.29.71d46f2244f6e7ae6117fe6c41c5567d
                           .group:00000000 wm4.edmac_iobitmask.h.29.4e406d859155ba914663e1cf61cad89a
                           .group:00000000 wm4.eptpc_iobitmask.h.29.64bcd0a67db3a886572992ae6da8898c
                           .group:00000000 wm4.etherc_iobitmask.h.29.07b13cb10c426023658e5c51f952b6de
                           .group:00000000 wm4.gpio_iobitmask.h.29.ea8c1464682eb61f2d0763b97ed530f9
                           .group:00000000 wm4.gpt_iobitmask.h.29.94173800a704c5ba32e348ba97cd23cf
                           .group:00000000 wm4.hyper_iobitmask.h.29.f09febbc7b835674abe34ae75f3c700d
                           .group:00000000 wm4.imr2_iobitmask.h.29.90b834f92ca4d39c49dda81fe096b5f0
                           .group:00000000 wm4.intc_iobitmask.h.29.6d3be2e47bf3d7eb7e91eeddcab863af
                           .group:00000000 wm4.irda_iobitmask.h.29.6f43dde454e599a1d4a8be2978ac9459
                           .group:00000000 wm4.jcu_iobitmask.h.29.9fd48851a81ff31733aa19b29e4846ad
                           .group:00000000 wm4.lvds_iobitmask.h.29.4a6f69c8911426fa05f0b05eab5f5e15
                           .group:00000000 wm4.mtu_iobitmask.h.29.7a98ba20f3fb30f35d72abcc74524cc2
                           .group:00000000 wm4.nandc_iobitmask.h.29.a3a0f4ae99fdf814aa6f25f430186b14
                           .group:00000000 wm4.octa_iobitmask.h.29.88d29c353902045cc5df621720d36632
                           .group:00000000 wm4.ostm_iobitmask.h.29.38ee9f4e1711e17bd3f38545ba631cde
                           .group:00000000 wm4.pl310_iobitmask.h.29.c1ef5625c0a9d67f24e89fe2fd7e4886
                           .group:00000000 wm4.pmg_iobitmask.h.29.d20cb8352080a58cf6cbf526935d968e
                           .group:00000000 wm4.poe3_iobitmask.h.29.3a3444cc2dbf606e2370573e16d57254
                           .group:00000000 wm4.poeg_iobitmask.h.29.5601eb8cf1161926d683c0720340f85d
                           .group:00000000 wm4.prr_iobitmask.h.29.52f8479a52e2236c122b5956e4bdbfce
                           .group:00000000 wm4.ptpedmac_iobitmask.h.29.494dcb2240ebba7fa20d0c2ab02007f7
                           .group:00000000 wm4.rcanfd_iobitmask.h.29.4376b1b7ff587ba618a622f2c4029df7
                           .group:00000000 wm4.rcan_iobitmask.h.29.c6f8b9b62e8fdc007f8b5f40c1f7e95d
                           .group:00000000 wm4.riic_iobitmask.h.29.b6e4a30b4a750b93bf8b54b204e41e8e
                           .group:00000000 wm4.rspi_iobitmask.h.29.2e257f44186c83ca40dbb0db2548623b
                           .group:00000000 wm4.rtc_iobitmask.h.29.83f9de1730e532ab7dfce6a57bb996ea
                           .group:00000000 wm4.scifa_iobitmask.h.29.c7af830569e0d6a26f3d66e3adc293d7
                           .group:00000000 wm4.scim_iobitmask.h.29.3b5e9d8b03a11c94acd93de96d2037f6
                           .group:00000000 wm4.sdmmc_iobitmask.h.29.023cb9ff953a162569769cc98970f23e
                           .group:00000000 wm4.spdif_iobitmask.h.29.c16f83f628828ab24aa2b72615b93e69
                           .group:00000000 wm4.spibsc_iobitmask.h.29.8ade4a581f57cd5b82569a69eb5f0d67
                           .group:00000000 wm4.sprite_iobitmask.h.29.82888597faf7ebb3bc86b5f1018a2253
                           .group:00000000 wm4.ssif_iobitmask.h.29.482529b431f1ad627a02168620c61eee
                           .group:00000000 wm4.usb_iobitmask.h.29.aae4dfd463dfdd120bf5855c9dc97483
                           .group:00000000 wm4.vdc6_iobitmask.h.29.3ce0a3f9d2209ce71e4fec48b4ecb79a
                           .group:00000000 wm4.vin_iobitmask.h.29.576a1d6e4b2cf6cbd353044865e437f2
                           .group:00000000 wm4.wdt_iobitmask.h.29.c612db09eac33fb3da8d8aaee67287a9
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.reent.h.91.b3ea049ebc5486622b61409b78486f84
                           .group:00000000 wm4._default_fcntl.h.6.791f38f41eee7843f224ce48f47caa9b
                           .group:00000000 wm4.time.h.8.db4619001f026d0b4874c029fef0e91f
                           .group:00000000 wm4.time.h.2.4581ce0ffb6627cfc02162c94bf846c9
                           .group:00000000 wm4.time.h.25.0e6a0fdbc9955f5707ed54246ed2e089
                           .group:00000000 wm4.time.h.162.85256a1e684b58f061361067da714e0e
                           .group:00000000 wm4.stat.h.54.5a9b823658423102e7a8de4ed089eedc
                           .group:00000000 wm4.fcntl.h.9.9336f33d7f5028f694c75e6e224e0cf7
                           .group:00000000 wm4.driver.h.36.e845ee112228a323a15767ba5ed55e32
                           .group:00000000 wm4.r_devlink_wrapper.h.77.0700439a69a80a9acf3c1705a4c37926
                           .group:00000000 wm4.r_cpg_lld_rza2m.h.43.64cbac6cc01576ca10b0fa4399792cde

NO UNDEFINED SYMBOLS
