Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/michal/Dokumenty/VHDL/Serdes/connect_ser_des_tb_isim_beh.exe -prj /home/michal/Dokumenty/VHDL/Serdes/connect_ser_des_tb_beh.prj work.connect_ser_des_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/michal/Dokumenty/VHDL/Serdes/connect_ser_des_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/michal/Dokumenty/VHDL/Serdes/serializer.vhd" into library work
Parsing VHDL file "/home/michal/Dokumenty/VHDL/Serdes/deserializer.vhd" into library work
Parsing VHDL file "/home/michal/Dokumenty/VHDL/Serdes/connect_ser_des.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98136 KB
Fuse CPU Usage: 1930 ms
Compiling module connect_ser_des_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity serializer [serializer_default]
Compiling architecture behavioral of entity deserializer [deserializer_default]
Compiling architecture behavioral of entity connect_ser_des [connect_ser_des_default]
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Compiled 2 Verilog Units
Built simulation executable /home/michal/Dokumenty/VHDL/Serdes/connect_ser_des_tb_isim_beh.exe
Fuse Memory Usage: 676960 KB
Fuse CPU Usage: 2190 ms
GCC CPU Usage: 630 ms
