
Loading design for application trce from file pipeline00_pipeline0.ncd.
Design name: pipeline00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Jun 10 11:53:33 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o pipeline00_pipeline0.twr -gui -msgset C:/Users/Mau/Documents/Arqui/practicas/TercelParcial/05-pipeline00/promote.xml pipeline00_pipeline0.ncd pipeline00_pipeline0.prf 
Design file:     pipeline00_pipeline0.ncd
Preference file: pipeline00_pipeline0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "FSM00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[21]  (to FSM00/clkaux +)

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C18D.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18D.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[6]  (to FSM00/clkaux +)
                   FF                        FSM00/C01/sdiv[5]

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_9 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C16D.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C16D.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[2]  (to FSM00/clkaux +)
                   FF                        FSM00/C01/sdiv[1]

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_11 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C16B.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C16B.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[10]  (to FSM00/clkaux +)
                   FF                        FSM00/C01/sdiv[9]

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C17B.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17B.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[18]  (to FSM00/clkaux +)
                   FF                        FSM00/C01/sdiv[17]

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C18B.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18B.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[14]  (to FSM00/clkaux +)
                   FF                        FSM00/C01/sdiv[13]

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C17D.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17D.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[0]  (to FSM00/clkaux +)

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_0 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C16A.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C16A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[4]  (to FSM00/clkaux +)
                   FF                        FSM00/C01/sdiv[3]

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_10 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C16C.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C16C.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[8]  (to FSM00/clkaux +)
                   FF                        FSM00/C01/sdiv[7]

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_8 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C17A.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[8]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[20]  (to FSM00/clkaux +)
                   FF                        FSM00/C01/sdiv[19]

   Delay:              15.677ns  (25.7% logic, 74.3% route), 9 logic levels.

 Constraint Details:

     15.677ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 464.844ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C17A.CLK to     R18C17A.Q1 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     1.640     R18C17A.Q1 to     R17C16D.B1 FSM00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C16D.B1 to     R17C16D.F1 FSM00/C01/SLICE_133
ROUTE         1     1.254     R17C16D.F1 to     R17C17D.B1 FSM00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C17D.B1 to     R17C17D.F1 FSM00/C01/SLICE_108
ROUTE         4     0.399     R17C17D.F1 to     R17C17D.C0 FSM00/C01/N_99
CTOF_DEL    ---     0.452     R17C17D.C0 to     R17C17D.F0 FSM00/C01/SLICE_108
ROUTE         3     0.886     R17C17D.F0 to     R19C17B.A1 FSM00/C01/N_101
CTOF_DEL    ---     0.452     R19C17B.A1 to     R19C17B.F1 SLICE_106
ROUTE         3     0.399     R19C17B.F1 to     R19C17A.C1 FSM00/C01/N_110
CTOF_DEL    ---     0.452     R19C17A.C1 to     R19C17A.F1 FSM00/C01/SLICE_92
ROUTE         1     0.610     R19C17A.F1 to     R19C17A.B0 FSM00/C01/N_70
CTOF_DEL    ---     0.452     R19C17A.B0 to     R19C17A.F0 FSM00/C01/SLICE_92
ROUTE         1     0.854     R19C17A.F0 to     R19C17C.A1 FSM00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R19C17C.A1 to     R19C17C.F1 FSM00/C01/SLICE_103
ROUTE         2     2.485     R19C17C.F1 to      R2C23D.C1 FSM00/C01/N_62
CTOF_DEL    ---     0.452      R2C23D.C1 to      R2C23D.F1 FSM00/C01/SLICE_61
ROUTE        13     3.125      R2C23D.F1 to    R18C18C.LSR FSM00/C01/oscOut_0_sqmuxa_1_0_i_a3_RNIN2NQA (to FSM00/clkaux)
                  --------
                   15.677   (25.7% logic, 74.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C18C.CLK FSM00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   62.794MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FSM00/clkaux" 2.080000   |             |             |
MHz ;                                   |    2.080 MHz|   62.794 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 10 clocks:

Clock Domain: clk0_c   Source: FSM00/C01/SLICE_61.Q0   Loads: 84
   No transfer within this clock domain is found

Clock Domain: FSM01/N_52_i   Source: FSM01/SLICE_129.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_50_i   Source: FSM01/SLICE_127.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_44_i   Source: FSM01/SLICE_128.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_42_i   Source: FSM01/SLICE_131.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_40_i   Source: FSM01/SLICE_21.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_37_i   Source: FSM01/SLICE_130.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_35_i   Source: FSM01/SLICE_125.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_33_i   Source: FSM01/SLICE_126.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM00/clkaux   Source: FSM00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "FSM00/clkaux" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6875 paths, 1 nets, and 793 connections (80.92% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Jun 10 11:53:33 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o pipeline00_pipeline0.twr -gui -msgset C:/Users/Mau/Documents/Arqui/practicas/TercelParcial/05-pipeline00/promote.xml pipeline00_pipeline0.ncd pipeline00_pipeline0.prf 
Design file:     pipeline00_pipeline0.ncd
Preference file: pipeline00_pipeline0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "FSM00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[12]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[12]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_6 to FSM00/C01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_6 to FSM00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17C.CLK to     R18C17C.Q1 FSM00/C01/SLICE_6 (from FSM00/clkaux)
ROUTE         3     0.132     R18C17C.Q1 to     R18C17C.A1 FSM00/C01/sdiv[12]
CTOF_DEL    ---     0.101     R18C17C.A1 to     R18C17C.F1 FSM00/C01/SLICE_6
ROUTE         1     0.000     R18C17C.F1 to    R18C17C.DI1 FSM00/C01/sdiv_11[12] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17C.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17C.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[14]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[14]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_5 to FSM00/C01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_5 to FSM00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17D.CLK to     R18C17D.Q1 FSM00/C01/SLICE_5 (from FSM00/clkaux)
ROUTE         3     0.132     R18C17D.Q1 to     R18C17D.A1 FSM00/C01/sdiv[14]
CTOF_DEL    ---     0.101     R18C17D.A1 to     R18C17D.F1 FSM00/C01/SLICE_5
ROUTE         1     0.000     R18C17D.F1 to    R18C17D.DI1 FSM00/C01/sdiv_11[14] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17D.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17D.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[13]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[13]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_5 to FSM00/C01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_5 to FSM00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17D.CLK to     R18C17D.Q0 FSM00/C01/SLICE_5 (from FSM00/clkaux)
ROUTE         5     0.132     R18C17D.Q0 to     R18C17D.A0 FSM00/C01/sdiv[13]
CTOF_DEL    ---     0.101     R18C17D.A0 to     R18C17D.F0 FSM00/C01/SLICE_5
ROUTE         1     0.000     R18C17D.F0 to    R18C17D.DI0 FSM00/C01/sdiv_11[13] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17D.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17D.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[7]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[7]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_8 to FSM00/C01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_8 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17A.CLK to     R18C17A.Q0 FSM00/C01/SLICE_8 (from FSM00/clkaux)
ROUTE         2     0.132     R18C17A.Q0 to     R18C17A.A0 FSM00/C01/sdiv[7]
CTOF_DEL    ---     0.101     R18C17A.A0 to     R18C17A.F0 FSM00/C01/SLICE_8
ROUTE         1     0.000     R18C17A.F0 to    R18C17A.DI0 FSM00/C01/sdiv_11[7] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17A.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[9]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[9]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_7 to FSM00/C01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_7 to FSM00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17B.CLK to     R18C17B.Q0 FSM00/C01/SLICE_7 (from FSM00/clkaux)
ROUTE         2     0.132     R18C17B.Q0 to     R18C17B.A0 FSM00/C01/sdiv[9]
CTOF_DEL    ---     0.101     R18C17B.A0 to     R18C17B.F0 FSM00/C01/SLICE_7
ROUTE         1     0.000     R18C17B.F0 to    R18C17B.DI0 FSM00/C01/sdiv_11[9] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17B.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17B.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[3]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[3]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_10 to FSM00/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_10 to FSM00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16C.CLK to     R18C16C.Q0 FSM00/C01/SLICE_10 (from FSM00/clkaux)
ROUTE         2     0.132     R18C16C.Q0 to     R18C16C.A0 FSM00/C01/sdiv[3]
CTOF_DEL    ---     0.101     R18C16C.A0 to     R18C16C.F0 FSM00/C01/SLICE_10
ROUTE         1     0.000     R18C16C.F0 to    R18C16C.DI0 FSM00/C01/sdiv_11[3] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C16C.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C16C.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[0]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[0]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_0 to FSM00/C01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_0 to FSM00/C01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16A.CLK to     R18C16A.Q1 FSM00/C01/SLICE_0 (from FSM00/clkaux)
ROUTE         2     0.132     R18C16A.Q1 to     R18C16A.A1 FSM00/C01/sdiv[0]
CTOF_DEL    ---     0.101     R18C16A.A1 to     R18C16A.F1 FSM00/C01/SLICE_0
ROUTE         1     0.000     R18C16A.F1 to    R18C16A.DI1 FSM00/C01/sdiv_11[0] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C16A.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C16A.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[2]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[2]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_11 to FSM00/C01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_11 to FSM00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16B.CLK to     R18C16B.Q1 FSM00/C01/SLICE_11 (from FSM00/clkaux)
ROUTE         2     0.132     R18C16B.Q1 to     R18C16B.A1 FSM00/C01/sdiv[2]
CTOF_DEL    ---     0.101     R18C16B.A1 to     R18C16B.F1 FSM00/C01/SLICE_11
ROUTE         1     0.000     R18C16B.F1 to    R18C16B.DI1 FSM00/C01/sdiv_11[2] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C16B.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C16B.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[4]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[4]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_10 to FSM00/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_10 to FSM00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16C.CLK to     R18C16C.Q1 FSM00/C01/SLICE_10 (from FSM00/clkaux)
ROUTE         2     0.132     R18C16C.Q1 to     R18C16C.A1 FSM00/C01/sdiv[4]
CTOF_DEL    ---     0.101     R18C16C.A1 to     R18C16C.F1 FSM00/C01/SLICE_10
ROUTE         1     0.000     R18C16C.F1 to    R18C16C.DI1 FSM00/C01/sdiv_11[4] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C16C.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C16C.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FSM00/C01/sdiv[11]  (from FSM00/clkaux +)
   Destination:    FF         Data in        FSM00/C01/sdiv[11]  (to FSM00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FSM00/C01/SLICE_6 to FSM00/C01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FSM00/C01/SLICE_6 to FSM00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17C.CLK to     R18C17C.Q0 FSM00/C01/SLICE_6 (from FSM00/clkaux)
ROUTE         2     0.132     R18C17C.Q0 to     R18C17C.A0 FSM00/C01/sdiv[11]
CTOF_DEL    ---     0.101     R18C17C.A0 to     R18C17C.F0 FSM00/C01/SLICE_6
ROUTE         1     0.000     R18C17C.F0 to    R18C17C.DI0 FSM00/C01/sdiv_11[11] (to FSM00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17C.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FSM00/C00/OSCInst0 to FSM00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C17C.CLK FSM00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FSM00/clkaux" 2.080000   |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 10 clocks:

Clock Domain: clk0_c   Source: FSM00/C01/SLICE_61.Q0   Loads: 84
   No transfer within this clock domain is found

Clock Domain: FSM01/N_52_i   Source: FSM01/SLICE_129.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_50_i   Source: FSM01/SLICE_127.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_44_i   Source: FSM01/SLICE_128.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_42_i   Source: FSM01/SLICE_131.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_40_i   Source: FSM01/SLICE_21.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_37_i   Source: FSM01/SLICE_130.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_35_i   Source: FSM01/SLICE_125.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM01/N_33_i   Source: FSM01/SLICE_126.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: FSM00/clkaux   Source: FSM00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "FSM00/clkaux" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6875 paths, 1 nets, and 793 connections (80.92% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

