// Seed: 3557777850
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd48,
    parameter id_5 = 32'd56
) (
    input  uwire id_0,
    output logic id_1,
    input  uwire id_2
);
  defparam id_4.id_5 = 1;
  assign id_1 = 1'b0 == id_2 - 1 - 1;
  initial begin
    id_1 <= 1'h0;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
endmodule
