From f3fa200e88d1cd731d833c6150690d30b372a893 Mon Sep 17 00:00:00 2001
From: David Andrey <david.andrey@netmodule.com>
Date: Fri, 16 Nov 2012 13:33:50 +0100
Subject: [PATCH 02/17] ARM: xilinx: GEM1: work-around for missing parent clk

Parent clock is missing for GEM1, and therefore, the
link clock is not computed well

Signed-off-by:David Andrey david.andrey@netmodule.com
---
 drivers/clk/clk.c |    8 +++++++-
 1 files changed, 7 insertions(+), 1 deletions(-)

diff --git a/drivers/clk/clk.c b/drivers/clk/clk.c
index 9a1eb0c..cdf8aa0 100644
--- a/drivers/clk/clk.c
+++ b/drivers/clk/clk.c
@@ -592,8 +592,14 @@ unsigned long __clk_round_rate(struct clk *clk, unsigned long rate)
 			return clk->rate;
 	}
 
-	if (clk->parent)
+	if (clk->parent) {
 		parent_rate = clk->parent->rate;
+		printk ("%s() parent clk:%u\n", __FUNCTION__, parent_rate);
+	}
+	else {
+		printk ("%s() NO PARENT CLK, ASSUME ETH1\n", __FUNCTION__);
+		parent_rate = 999999990;
+	}
 
 	return clk->ops->round_rate(clk->hw, rate, &parent_rate);
 }
-- 
1.7.4.1

