Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/SOFTWARE/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 77d53d7e8d4146af83e7dfe892ed66b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 17 for port 'oRes' [D:/PROJECT/XILINX/CDD/Lab3/Lab3.srcs/sources_1/new/uart_top.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb(ADDER_WIDT...
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=16,ADDER_...
Compiling module xil_defaultlib.uart_top(OPERAND_WIDTH=16,ADDER_...
Compiling module xil_defaultlib.tb_uart_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_top_behav
