--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml PongWithCRTDriverAJM.twx PongWithCRTDriverAJM.ncd -o
PongWithCRTDriverAJM.twr PongWithCRTDriverAJM.pcf -ucf pinout.ucf

Design file:              PongWithCRTDriverAJM.ncd
Physical constraint file: PongWithCRTDriverAJM.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    3.964(R)|      SLOW  |   -0.888(R)|      FAST  |Clock_BUFGP       |   0.000|
rota        |    0.623(R)|      FAST  |    0.052(R)|      SLOW  |Clock_BUFGP       |   0.000|
rotb        |    0.596(R)|      FAST  |    0.058(R)|      SLOW  |Clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
blue<0>     |        13.005(R)|      SLOW  |         4.982(R)|      FAST  |Clock_BUFGP       |   0.000|
blue<1>     |        12.972(R)|      SLOW  |         4.948(R)|      FAST  |Clock_BUFGP       |   0.000|
green<2>    |        12.791(R)|      SLOW  |         4.590(R)|      FAST  |Clock_BUFGP       |   0.000|
hsync       |        11.796(R)|      SLOW  |         4.764(R)|      FAST  |Clock_BUFGP       |   0.000|
red<2>      |        12.659(R)|      SLOW  |         4.803(R)|      FAST  |Clock_BUFGP       |   0.000|
vsync       |         9.761(R)|      SLOW  |         4.784(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    5.585|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov  5 19:37:39 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



