INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/comparator_1bit/comparator_1bit.srcs/sources_1/new/comparator_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/comparator_1bit/comparator_1bit.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/comparator_1bit/comparator_1bit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
