
usb_led_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f600  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000704  0800f800  0800f800  0001f800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ff04  0800ff04  000202a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ff04  0800ff04  0001ff04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ff0c  0800ff0c  000202a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ff0c  0800ff0c  0001ff0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ff10  0800ff10  0001ff10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000160  20000000  0800ff14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000160  08010074  00020160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000200  08010114  00020200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000071cc  200002a0  080101b4  000202a0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000746c  080101b4  0002746c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000202ce  2**0
                  CONTENTS, READONLY
 15 .debug_info   0002e65b  00000000  00000000  00020311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00005e50  00000000  00000000  0004e96c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002348  00000000  00000000  000547c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001b38  00000000  00000000  00056b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0000a74d  00000000  00000000  00058640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002a6b8  00000000  00000000  00062d8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00117364  00000000  00000000  0008d445  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  000099f4  00000000  00000000  001a47ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007c  00000000  00000000  001ae1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002a0 	.word	0x200002a0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800f7e8 	.word	0x0800f7e8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002a4 	.word	0x200002a4
 800023c:	0800f7e8 	.word	0x0800f7e8

08000240 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000240:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000242:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000246:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002d0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800024a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800024e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000252:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000254:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000256:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000258:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800025a:	d332      	bcc.n	80002c2 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800025c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800025e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000260:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000262:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000264:	d314      	bcc.n	8000290 <_CheckCase2>

08000266 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000266:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000268:	19d0      	adds	r0, r2, r7
 800026a:	bf00      	nop

0800026c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800026c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000270:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000274:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000276:	d005      	beq.n	8000284 <_CSDone>
        LDRB     R3,[R1], #+1
 8000278:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000280:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000282:	d1f3      	bne.n	800026c <_LoopCopyStraight>

08000284 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000284:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000288:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800028a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800028e:	4770      	bx	lr

08000290 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000290:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000292:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000294:	d319      	bcc.n	80002ca <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000296:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000298:	1b12      	subs	r2, r2, r4

0800029a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800029a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800029e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80002a2:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80002a4:	d1f9      	bne.n	800029a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80002a6:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80002a8:	d005      	beq.n	80002b6 <_No2ChunkNeeded>

080002aa <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80002aa:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002ae:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002b2:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80002b4:	d1f9      	bne.n	80002aa <_LoopCopyAfterWrapAround>

080002b6 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 80002b6:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80002ba:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80002bc:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002be:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002c0:	4770      	bx	lr

080002c2 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002c2:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002c4:	3801      	subs	r0, #1
        CMP      R0,R2
 80002c6:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002c8:	d2cd      	bcs.n	8000266 <_Case4>

080002ca <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002ca:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002cc:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002ce:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002d0:	200002bc 	.word	0x200002bc
	...

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b970 	b.w	8000678 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9e08      	ldr	r6, [sp, #32]
 80003b6:	460d      	mov	r5, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	460f      	mov	r7, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4694      	mov	ip, r2
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0xe2>
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	b143      	cbz	r3, 80003de <__udivmoddi4+0x2e>
 80003cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003d0:	f1c3 0220 	rsb	r2, r3, #32
 80003d4:	409f      	lsls	r7, r3
 80003d6:	fa20 f202 	lsr.w	r2, r0, r2
 80003da:	4317      	orrs	r7, r2
 80003dc:	409c      	lsls	r4, r3
 80003de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003e2:	fa1f f58c 	uxth.w	r5, ip
 80003e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003ea:	0c22      	lsrs	r2, r4, #16
 80003ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80003f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003f4:	fb01 f005 	mul.w	r0, r1, r5
 80003f8:	4290      	cmp	r0, r2
 80003fa:	d90a      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000400:	f101 37ff 	add.w	r7, r1, #4294967295
 8000404:	f080 811c 	bcs.w	8000640 <__udivmoddi4+0x290>
 8000408:	4290      	cmp	r0, r2
 800040a:	f240 8119 	bls.w	8000640 <__udivmoddi4+0x290>
 800040e:	3902      	subs	r1, #2
 8000410:	4462      	add	r2, ip
 8000412:	1a12      	subs	r2, r2, r0
 8000414:	b2a4      	uxth	r4, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000422:	fb00 f505 	mul.w	r5, r0, r5
 8000426:	42a5      	cmp	r5, r4
 8000428:	d90a      	bls.n	8000440 <__udivmoddi4+0x90>
 800042a:	eb1c 0404 	adds.w	r4, ip, r4
 800042e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000432:	f080 8107 	bcs.w	8000644 <__udivmoddi4+0x294>
 8000436:	42a5      	cmp	r5, r4
 8000438:	f240 8104 	bls.w	8000644 <__udivmoddi4+0x294>
 800043c:	4464      	add	r4, ip
 800043e:	3802      	subs	r0, #2
 8000440:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000444:	1b64      	subs	r4, r4, r5
 8000446:	2100      	movs	r1, #0
 8000448:	b11e      	cbz	r6, 8000452 <__udivmoddi4+0xa2>
 800044a:	40dc      	lsrs	r4, r3
 800044c:	2300      	movs	r3, #0
 800044e:	e9c6 4300 	strd	r4, r3, [r6]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0xbc>
 800045a:	2e00      	cmp	r6, #0
 800045c:	f000 80ed 	beq.w	800063a <__udivmoddi4+0x28a>
 8000460:	2100      	movs	r1, #0
 8000462:	e9c6 0500 	strd	r0, r5, [r6]
 8000466:	4608      	mov	r0, r1
 8000468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046c:	fab3 f183 	clz	r1, r3
 8000470:	2900      	cmp	r1, #0
 8000472:	d149      	bne.n	8000508 <__udivmoddi4+0x158>
 8000474:	42ab      	cmp	r3, r5
 8000476:	d302      	bcc.n	800047e <__udivmoddi4+0xce>
 8000478:	4282      	cmp	r2, r0
 800047a:	f200 80f8 	bhi.w	800066e <__udivmoddi4+0x2be>
 800047e:	1a84      	subs	r4, r0, r2
 8000480:	eb65 0203 	sbc.w	r2, r5, r3
 8000484:	2001      	movs	r0, #1
 8000486:	4617      	mov	r7, r2
 8000488:	2e00      	cmp	r6, #0
 800048a:	d0e2      	beq.n	8000452 <__udivmoddi4+0xa2>
 800048c:	e9c6 4700 	strd	r4, r7, [r6]
 8000490:	e7df      	b.n	8000452 <__udivmoddi4+0xa2>
 8000492:	b902      	cbnz	r2, 8000496 <__udivmoddi4+0xe6>
 8000494:	deff      	udf	#255	; 0xff
 8000496:	fab2 f382 	clz	r3, r2
 800049a:	2b00      	cmp	r3, #0
 800049c:	f040 8090 	bne.w	80005c0 <__udivmoddi4+0x210>
 80004a0:	1a8a      	subs	r2, r1, r2
 80004a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a6:	fa1f fe8c 	uxth.w	lr, ip
 80004aa:	2101      	movs	r1, #1
 80004ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80004b0:	fb07 2015 	mls	r0, r7, r5, r2
 80004b4:	0c22      	lsrs	r2, r4, #16
 80004b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ba:	fb0e f005 	mul.w	r0, lr, r5
 80004be:	4290      	cmp	r0, r2
 80004c0:	d908      	bls.n	80004d4 <__udivmoddi4+0x124>
 80004c2:	eb1c 0202 	adds.w	r2, ip, r2
 80004c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80004ca:	d202      	bcs.n	80004d2 <__udivmoddi4+0x122>
 80004cc:	4290      	cmp	r0, r2
 80004ce:	f200 80cb 	bhi.w	8000668 <__udivmoddi4+0x2b8>
 80004d2:	4645      	mov	r5, r8
 80004d4:	1a12      	subs	r2, r2, r0
 80004d6:	b2a4      	uxth	r4, r4
 80004d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004dc:	fb07 2210 	mls	r2, r7, r0, r2
 80004e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004e4:	fb0e fe00 	mul.w	lr, lr, r0
 80004e8:	45a6      	cmp	lr, r4
 80004ea:	d908      	bls.n	80004fe <__udivmoddi4+0x14e>
 80004ec:	eb1c 0404 	adds.w	r4, ip, r4
 80004f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x14c>
 80004f6:	45a6      	cmp	lr, r4
 80004f8:	f200 80bb 	bhi.w	8000672 <__udivmoddi4+0x2c2>
 80004fc:	4610      	mov	r0, r2
 80004fe:	eba4 040e 	sub.w	r4, r4, lr
 8000502:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000506:	e79f      	b.n	8000448 <__udivmoddi4+0x98>
 8000508:	f1c1 0720 	rsb	r7, r1, #32
 800050c:	408b      	lsls	r3, r1
 800050e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000512:	ea4c 0c03 	orr.w	ip, ip, r3
 8000516:	fa05 f401 	lsl.w	r4, r5, r1
 800051a:	fa20 f307 	lsr.w	r3, r0, r7
 800051e:	40fd      	lsrs	r5, r7
 8000520:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000524:	4323      	orrs	r3, r4
 8000526:	fbb5 f8f9 	udiv	r8, r5, r9
 800052a:	fa1f fe8c 	uxth.w	lr, ip
 800052e:	fb09 5518 	mls	r5, r9, r8, r5
 8000532:	0c1c      	lsrs	r4, r3, #16
 8000534:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000538:	fb08 f50e 	mul.w	r5, r8, lr
 800053c:	42a5      	cmp	r5, r4
 800053e:	fa02 f201 	lsl.w	r2, r2, r1
 8000542:	fa00 f001 	lsl.w	r0, r0, r1
 8000546:	d90b      	bls.n	8000560 <__udivmoddi4+0x1b0>
 8000548:	eb1c 0404 	adds.w	r4, ip, r4
 800054c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000550:	f080 8088 	bcs.w	8000664 <__udivmoddi4+0x2b4>
 8000554:	42a5      	cmp	r5, r4
 8000556:	f240 8085 	bls.w	8000664 <__udivmoddi4+0x2b4>
 800055a:	f1a8 0802 	sub.w	r8, r8, #2
 800055e:	4464      	add	r4, ip
 8000560:	1b64      	subs	r4, r4, r5
 8000562:	b29d      	uxth	r5, r3
 8000564:	fbb4 f3f9 	udiv	r3, r4, r9
 8000568:	fb09 4413 	mls	r4, r9, r3, r4
 800056c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000570:	fb03 fe0e 	mul.w	lr, r3, lr
 8000574:	45a6      	cmp	lr, r4
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x1da>
 8000578:	eb1c 0404 	adds.w	r4, ip, r4
 800057c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000580:	d26c      	bcs.n	800065c <__udivmoddi4+0x2ac>
 8000582:	45a6      	cmp	lr, r4
 8000584:	d96a      	bls.n	800065c <__udivmoddi4+0x2ac>
 8000586:	3b02      	subs	r3, #2
 8000588:	4464      	add	r4, ip
 800058a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800058e:	fba3 9502 	umull	r9, r5, r3, r2
 8000592:	eba4 040e 	sub.w	r4, r4, lr
 8000596:	42ac      	cmp	r4, r5
 8000598:	46c8      	mov	r8, r9
 800059a:	46ae      	mov	lr, r5
 800059c:	d356      	bcc.n	800064c <__udivmoddi4+0x29c>
 800059e:	d053      	beq.n	8000648 <__udivmoddi4+0x298>
 80005a0:	b156      	cbz	r6, 80005b8 <__udivmoddi4+0x208>
 80005a2:	ebb0 0208 	subs.w	r2, r0, r8
 80005a6:	eb64 040e 	sbc.w	r4, r4, lr
 80005aa:	fa04 f707 	lsl.w	r7, r4, r7
 80005ae:	40ca      	lsrs	r2, r1
 80005b0:	40cc      	lsrs	r4, r1
 80005b2:	4317      	orrs	r7, r2
 80005b4:	e9c6 7400 	strd	r7, r4, [r6]
 80005b8:	4618      	mov	r0, r3
 80005ba:	2100      	movs	r1, #0
 80005bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c0:	f1c3 0120 	rsb	r1, r3, #32
 80005c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005c8:	fa20 f201 	lsr.w	r2, r0, r1
 80005cc:	fa25 f101 	lsr.w	r1, r5, r1
 80005d0:	409d      	lsls	r5, r3
 80005d2:	432a      	orrs	r2, r5
 80005d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005d8:	fa1f fe8c 	uxth.w	lr, ip
 80005dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80005e0:	fb07 1510 	mls	r5, r7, r0, r1
 80005e4:	0c11      	lsrs	r1, r2, #16
 80005e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005ea:	fb00 f50e 	mul.w	r5, r0, lr
 80005ee:	428d      	cmp	r5, r1
 80005f0:	fa04 f403 	lsl.w	r4, r4, r3
 80005f4:	d908      	bls.n	8000608 <__udivmoddi4+0x258>
 80005f6:	eb1c 0101 	adds.w	r1, ip, r1
 80005fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80005fe:	d22f      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000600:	428d      	cmp	r5, r1
 8000602:	d92d      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000604:	3802      	subs	r0, #2
 8000606:	4461      	add	r1, ip
 8000608:	1b49      	subs	r1, r1, r5
 800060a:	b292      	uxth	r2, r2
 800060c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000610:	fb07 1115 	mls	r1, r7, r5, r1
 8000614:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000618:	fb05 f10e 	mul.w	r1, r5, lr
 800061c:	4291      	cmp	r1, r2
 800061e:	d908      	bls.n	8000632 <__udivmoddi4+0x282>
 8000620:	eb1c 0202 	adds.w	r2, ip, r2
 8000624:	f105 38ff 	add.w	r8, r5, #4294967295
 8000628:	d216      	bcs.n	8000658 <__udivmoddi4+0x2a8>
 800062a:	4291      	cmp	r1, r2
 800062c:	d914      	bls.n	8000658 <__udivmoddi4+0x2a8>
 800062e:	3d02      	subs	r5, #2
 8000630:	4462      	add	r2, ip
 8000632:	1a52      	subs	r2, r2, r1
 8000634:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000638:	e738      	b.n	80004ac <__udivmoddi4+0xfc>
 800063a:	4631      	mov	r1, r6
 800063c:	4630      	mov	r0, r6
 800063e:	e708      	b.n	8000452 <__udivmoddi4+0xa2>
 8000640:	4639      	mov	r1, r7
 8000642:	e6e6      	b.n	8000412 <__udivmoddi4+0x62>
 8000644:	4610      	mov	r0, r2
 8000646:	e6fb      	b.n	8000440 <__udivmoddi4+0x90>
 8000648:	4548      	cmp	r0, r9
 800064a:	d2a9      	bcs.n	80005a0 <__udivmoddi4+0x1f0>
 800064c:	ebb9 0802 	subs.w	r8, r9, r2
 8000650:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000654:	3b01      	subs	r3, #1
 8000656:	e7a3      	b.n	80005a0 <__udivmoddi4+0x1f0>
 8000658:	4645      	mov	r5, r8
 800065a:	e7ea      	b.n	8000632 <__udivmoddi4+0x282>
 800065c:	462b      	mov	r3, r5
 800065e:	e794      	b.n	800058a <__udivmoddi4+0x1da>
 8000660:	4640      	mov	r0, r8
 8000662:	e7d1      	b.n	8000608 <__udivmoddi4+0x258>
 8000664:	46d0      	mov	r8, sl
 8000666:	e77b      	b.n	8000560 <__udivmoddi4+0x1b0>
 8000668:	3d02      	subs	r5, #2
 800066a:	4462      	add	r2, ip
 800066c:	e732      	b.n	80004d4 <__udivmoddi4+0x124>
 800066e:	4608      	mov	r0, r1
 8000670:	e70a      	b.n	8000488 <__udivmoddi4+0xd8>
 8000672:	4464      	add	r4, ip
 8000674:	3802      	subs	r0, #2
 8000676:	e742      	b.n	80004fe <__udivmoddi4+0x14e>

08000678 <__aeabi_idiv0>:
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8000682:	4b26      	ldr	r3, [pc, #152]	; (800071c <_DoInit+0xa0>)
 8000684:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8000686:	22a8      	movs	r2, #168	; 0xa8
 8000688:	2100      	movs	r1, #0
 800068a:	6838      	ldr	r0, [r7, #0]
 800068c:	f00e fc7e 	bl	800ef8c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	2203      	movs	r2, #3
 8000694:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	2203      	movs	r2, #3
 800069a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	4a20      	ldr	r2, [pc, #128]	; (8000720 <_DoInit+0xa4>)
 80006a0:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	4a1f      	ldr	r2, [pc, #124]	; (8000724 <_DoInit+0xa8>)
 80006a6:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006ae:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	2200      	movs	r2, #0
 80006b4:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	2200      	movs	r2, #0
 80006ba:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	2200      	movs	r2, #0
 80006c0:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	4a16      	ldr	r2, [pc, #88]	; (8000720 <_DoInit+0xa4>)
 80006c6:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	4a17      	ldr	r2, [pc, #92]	; (8000728 <_DoInit+0xac>)
 80006cc:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	2210      	movs	r2, #16
 80006d2:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	2200      	movs	r2, #0
 80006d8:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	2200      	movs	r2, #0
 80006de:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	2200      	movs	r2, #0
 80006e4:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80006e6:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80006ea:	2300      	movs	r3, #0
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	e00c      	b.n	800070a <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f1c3 030f 	rsb	r3, r3, #15
 80006f6:	4a0d      	ldr	r2, [pc, #52]	; (800072c <_DoInit+0xb0>)
 80006f8:	5cd1      	ldrb	r1, [r2, r3]
 80006fa:	683a      	ldr	r2, [r7, #0]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4413      	add	r3, r2
 8000700:	460a      	mov	r2, r1
 8000702:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	3301      	adds	r3, #1
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	2b0f      	cmp	r3, #15
 800070e:	d9ef      	bls.n	80006f0 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8000710:	f3bf 8f5f 	dmb	sy
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	200002bc 	.word	0x200002bc
 8000720:	0800f800 	.word	0x0800f800
 8000724:	20000364 	.word	0x20000364
 8000728:	20000764 	.word	0x20000764
 800072c:	0800f920 	.word	0x0800f920

08000730 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b08c      	sub	sp, #48	; 0x30
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800073c:	4b3e      	ldr	r3, [pc, #248]	; (8000838 <SEGGER_RTT_ReadNoLock+0x108>)
 800073e:	623b      	str	r3, [r7, #32]
 8000740:	6a3b      	ldr	r3, [r7, #32]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	b2db      	uxtb	r3, r3
 8000746:	2b00      	cmp	r3, #0
 8000748:	d101      	bne.n	800074e <SEGGER_RTT_ReadNoLock+0x1e>
 800074a:	f7ff ff97 	bl	800067c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800074e:	68fa      	ldr	r2, [r7, #12]
 8000750:	4613      	mov	r3, r2
 8000752:	005b      	lsls	r3, r3, #1
 8000754:	4413      	add	r3, r2
 8000756:	00db      	lsls	r3, r3, #3
 8000758:	3360      	adds	r3, #96	; 0x60
 800075a:	4a37      	ldr	r2, [pc, #220]	; (8000838 <SEGGER_RTT_ReadNoLock+0x108>)
 800075c:	4413      	add	r3, r2
 800075e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	691b      	ldr	r3, [r3, #16]
 8000768:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800076a:	69fb      	ldr	r3, [r7, #28]
 800076c:	68db      	ldr	r3, [r3, #12]
 800076e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8000770:	2300      	movs	r3, #0
 8000772:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8000774:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000776:	69bb      	ldr	r3, [r7, #24]
 8000778:	429a      	cmp	r2, r3
 800077a:	d92b      	bls.n	80007d4 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	689a      	ldr	r2, [r3, #8]
 8000780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000782:	1ad3      	subs	r3, r2, r3
 8000784:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8000786:	697a      	ldr	r2, [r7, #20]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4293      	cmp	r3, r2
 800078c:	bf28      	it	cs
 800078e:	4613      	movcs	r3, r2
 8000790:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	685a      	ldr	r2, [r3, #4]
 8000796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000798:	4413      	add	r3, r2
 800079a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800079c:	697a      	ldr	r2, [r7, #20]
 800079e:	6939      	ldr	r1, [r7, #16]
 80007a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80007a2:	f00e fc8d 	bl	800f0c0 <memcpy>
    NumBytesRead += NumBytesRem;
 80007a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	4413      	add	r3, r2
 80007ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80007ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	4413      	add	r3, r2
 80007b4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	1ad3      	subs	r3, r2, r3
 80007bc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80007be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	4413      	add	r3, r2
 80007c4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	689b      	ldr	r3, [r3, #8]
 80007ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d101      	bne.n	80007d4 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80007d0:	2300      	movs	r3, #0
 80007d2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80007d4:	69ba      	ldr	r2, [r7, #24]
 80007d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007d8:	1ad3      	subs	r3, r2, r3
 80007da:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80007dc:	697a      	ldr	r2, [r7, #20]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4293      	cmp	r3, r2
 80007e2:	bf28      	it	cs
 80007e4:	4613      	movcs	r3, r2
 80007e6:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d019      	beq.n	8000822 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80007ee:	69fb      	ldr	r3, [r7, #28]
 80007f0:	685a      	ldr	r2, [r3, #4]
 80007f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007f4:	4413      	add	r3, r2
 80007f6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80007f8:	697a      	ldr	r2, [r7, #20]
 80007fa:	6939      	ldr	r1, [r7, #16]
 80007fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80007fe:	f00e fc5f 	bl	800f0c0 <memcpy>
    NumBytesRead += NumBytesRem;
 8000802:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	4413      	add	r3, r2
 8000808:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800080a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	4413      	add	r3, r2
 8000810:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	1ad3      	subs	r3, r2, r3
 8000818:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800081a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	4413      	add	r3, r2
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8000822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000824:	2b00      	cmp	r3, #0
 8000826:	d002      	beq.n	800082e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8000828:	69fb      	ldr	r3, [r7, #28]
 800082a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800082c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800082e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000830:	4618      	mov	r0, r3
 8000832:	3730      	adds	r7, #48	; 0x30
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	200002bc 	.word	0x200002bc

0800083c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b088      	sub	sp, #32
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
 8000848:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800084a:	4b3d      	ldr	r3, [pc, #244]	; (8000940 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800084c:	61bb      	str	r3, [r7, #24]
 800084e:	69bb      	ldr	r3, [r7, #24]
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	b2db      	uxtb	r3, r3
 8000854:	2b00      	cmp	r3, #0
 8000856:	d101      	bne.n	800085c <SEGGER_RTT_AllocUpBuffer+0x20>
 8000858:	f7ff ff10 	bl	800067c <_DoInit>
  SEGGER_RTT_LOCK();
 800085c:	f3ef 8311 	mrs	r3, BASEPRI
 8000860:	f04f 0120 	mov.w	r1, #32
 8000864:	f381 8811 	msr	BASEPRI, r1
 8000868:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800086a:	4b35      	ldr	r3, [pc, #212]	; (8000940 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800086c:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8000872:	6939      	ldr	r1, [r7, #16]
 8000874:	69fb      	ldr	r3, [r7, #28]
 8000876:	1c5a      	adds	r2, r3, #1
 8000878:	4613      	mov	r3, r2
 800087a:	005b      	lsls	r3, r3, #1
 800087c:	4413      	add	r3, r2
 800087e:	00db      	lsls	r3, r3, #3
 8000880:	440b      	add	r3, r1
 8000882:	3304      	adds	r3, #4
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d008      	beq.n	800089c <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800088a:	69fb      	ldr	r3, [r7, #28]
 800088c:	3301      	adds	r3, #1
 800088e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	691b      	ldr	r3, [r3, #16]
 8000894:	69fa      	ldr	r2, [r7, #28]
 8000896:	429a      	cmp	r2, r3
 8000898:	dbeb      	blt.n	8000872 <SEGGER_RTT_AllocUpBuffer+0x36>
 800089a:	e000      	b.n	800089e <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800089c:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800089e:	693b      	ldr	r3, [r7, #16]
 80008a0:	691b      	ldr	r3, [r3, #16]
 80008a2:	69fa      	ldr	r2, [r7, #28]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	da3f      	bge.n	8000928 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80008a8:	6939      	ldr	r1, [r7, #16]
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	1c5a      	adds	r2, r3, #1
 80008ae:	4613      	mov	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	00db      	lsls	r3, r3, #3
 80008b6:	440b      	add	r3, r1
 80008b8:	68fa      	ldr	r2, [r7, #12]
 80008ba:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80008bc:	6939      	ldr	r1, [r7, #16]
 80008be:	69fb      	ldr	r3, [r7, #28]
 80008c0:	1c5a      	adds	r2, r3, #1
 80008c2:	4613      	mov	r3, r2
 80008c4:	005b      	lsls	r3, r3, #1
 80008c6:	4413      	add	r3, r2
 80008c8:	00db      	lsls	r3, r3, #3
 80008ca:	440b      	add	r3, r1
 80008cc:	3304      	adds	r3, #4
 80008ce:	68ba      	ldr	r2, [r7, #8]
 80008d0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80008d2:	6939      	ldr	r1, [r7, #16]
 80008d4:	69fa      	ldr	r2, [r7, #28]
 80008d6:	4613      	mov	r3, r2
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	4413      	add	r3, r2
 80008dc:	00db      	lsls	r3, r3, #3
 80008de:	440b      	add	r3, r1
 80008e0:	3320      	adds	r3, #32
 80008e2:	687a      	ldr	r2, [r7, #4]
 80008e4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80008e6:	6939      	ldr	r1, [r7, #16]
 80008e8:	69fa      	ldr	r2, [r7, #28]
 80008ea:	4613      	mov	r3, r2
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	4413      	add	r3, r2
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	440b      	add	r3, r1
 80008f4:	3328      	adds	r3, #40	; 0x28
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80008fa:	6939      	ldr	r1, [r7, #16]
 80008fc:	69fa      	ldr	r2, [r7, #28]
 80008fe:	4613      	mov	r3, r2
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	4413      	add	r3, r2
 8000904:	00db      	lsls	r3, r3, #3
 8000906:	440b      	add	r3, r1
 8000908:	3324      	adds	r3, #36	; 0x24
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800090e:	6939      	ldr	r1, [r7, #16]
 8000910:	69fa      	ldr	r2, [r7, #28]
 8000912:	4613      	mov	r3, r2
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	4413      	add	r3, r2
 8000918:	00db      	lsls	r3, r3, #3
 800091a:	440b      	add	r3, r1
 800091c:	332c      	adds	r3, #44	; 0x2c
 800091e:	683a      	ldr	r2, [r7, #0]
 8000920:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000922:	f3bf 8f5f 	dmb	sy
 8000926:	e002      	b.n	800092e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8000928:	f04f 33ff 	mov.w	r3, #4294967295
 800092c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8000934:	69fb      	ldr	r3, [r7, #28]
}
 8000936:	4618      	mov	r0, r3
 8000938:	3720      	adds	r7, #32
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200002bc 	.word	0x200002bc

08000944 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b08a      	sub	sp, #40	; 0x28
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
 8000950:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8000952:	4b21      	ldr	r3, [pc, #132]	; (80009d8 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8000954:	623b      	str	r3, [r7, #32]
 8000956:	6a3b      	ldr	r3, [r7, #32]
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	b2db      	uxtb	r3, r3
 800095c:	2b00      	cmp	r3, #0
 800095e:	d101      	bne.n	8000964 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8000960:	f7ff fe8c 	bl	800067c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8000964:	4b1c      	ldr	r3, [pc, #112]	; (80009d8 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8000966:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	2b02      	cmp	r3, #2
 800096c:	d82c      	bhi.n	80009c8 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800096e:	f3ef 8311 	mrs	r3, BASEPRI
 8000972:	f04f 0120 	mov.w	r1, #32
 8000976:	f381 8811 	msr	BASEPRI, r1
 800097a:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800097c:	68fa      	ldr	r2, [r7, #12]
 800097e:	4613      	mov	r3, r2
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	4413      	add	r3, r2
 8000984:	00db      	lsls	r3, r3, #3
 8000986:	3360      	adds	r3, #96	; 0x60
 8000988:	69fa      	ldr	r2, [r7, #28]
 800098a:	4413      	add	r3, r2
 800098c:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d00e      	beq.n	80009b2 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	68ba      	ldr	r2, [r7, #8]
 8000998:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	683a      	ldr	r2, [r7, #0]
 80009a4:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	2200      	movs	r2, #0
 80009b0:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80009b6:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80009b8:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80009bc:	69bb      	ldr	r3, [r7, #24]
 80009be:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	627b      	str	r3, [r7, #36]	; 0x24
 80009c6:	e002      	b.n	80009ce <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 80009c8:	f04f 33ff 	mov.w	r3, #4294967295
 80009cc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 80009ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3728      	adds	r7, #40	; 0x28
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	200002bc 	.word	0x200002bc

080009dc <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80009dc:	b480      	push	{r7}
 80009de:	b087      	sub	sp, #28
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	1c5a      	adds	r2, r3, #1
 80009f0:	60fa      	str	r2, [r7, #12]
 80009f2:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2b80      	cmp	r3, #128	; 0x80
 80009f8:	d90a      	bls.n	8000a10 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 80009fa:	2380      	movs	r3, #128	; 0x80
 80009fc:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 80009fe:	e007      	b.n	8000a10 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8000a00:	68ba      	ldr	r2, [r7, #8]
 8000a02:	1c53      	adds	r3, r2, #1
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	1c59      	adds	r1, r3, #1
 8000a0a:	60f9      	str	r1, [r7, #12]
 8000a0c:	7812      	ldrb	r2, [r2, #0]
 8000a0e:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	1e5a      	subs	r2, r3, #1
 8000a14:	607a      	str	r2, [r7, #4]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d003      	beq.n	8000a22 <_EncodeStr+0x46>
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d1ee      	bne.n	8000a00 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	1ad3      	subs	r3, r2, r3
 8000a28:	b2da      	uxtb	r2, r3
 8000a2a:	693b      	ldr	r3, [r7, #16]
 8000a2c:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	371c      	adds	r7, #28
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	3307      	adds	r3, #7
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000a5a:	4b34      	ldr	r3, [pc, #208]	; (8000b2c <_HandleIncomingPacket+0xd8>)
 8000a5c:	7e1b      	ldrb	r3, [r3, #24]
 8000a5e:	4618      	mov	r0, r3
 8000a60:	1cfb      	adds	r3, r7, #3
 8000a62:	2201      	movs	r2, #1
 8000a64:	4619      	mov	r1, r3
 8000a66:	f7ff fe63 	bl	8000730 <SEGGER_RTT_ReadNoLock>
 8000a6a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d057      	beq.n	8000b22 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8000a72:	78fb      	ldrb	r3, [r7, #3]
 8000a74:	2b80      	cmp	r3, #128	; 0x80
 8000a76:	d031      	beq.n	8000adc <_HandleIncomingPacket+0x88>
 8000a78:	2b80      	cmp	r3, #128	; 0x80
 8000a7a:	dc40      	bgt.n	8000afe <_HandleIncomingPacket+0xaa>
 8000a7c:	2b07      	cmp	r3, #7
 8000a7e:	dc15      	bgt.n	8000aac <_HandleIncomingPacket+0x58>
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	dd3c      	ble.n	8000afe <_HandleIncomingPacket+0xaa>
 8000a84:	3b01      	subs	r3, #1
 8000a86:	2b06      	cmp	r3, #6
 8000a88:	d839      	bhi.n	8000afe <_HandleIncomingPacket+0xaa>
 8000a8a:	a201      	add	r2, pc, #4	; (adr r2, 8000a90 <_HandleIncomingPacket+0x3c>)
 8000a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a90:	08000ab3 	.word	0x08000ab3
 8000a94:	08000ab9 	.word	0x08000ab9
 8000a98:	08000abf 	.word	0x08000abf
 8000a9c:	08000ac5 	.word	0x08000ac5
 8000aa0:	08000acb 	.word	0x08000acb
 8000aa4:	08000ad1 	.word	0x08000ad1
 8000aa8:	08000ad7 	.word	0x08000ad7
 8000aac:	2b7f      	cmp	r3, #127	; 0x7f
 8000aae:	d033      	beq.n	8000b18 <_HandleIncomingPacket+0xc4>
 8000ab0:	e025      	b.n	8000afe <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8000ab2:	f000 fbe3 	bl	800127c <SEGGER_SYSVIEW_Start>
      break;
 8000ab6:	e034      	b.n	8000b22 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8000ab8:	f000 fc9a 	bl	80013f0 <SEGGER_SYSVIEW_Stop>
      break;
 8000abc:	e031      	b.n	8000b22 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8000abe:	f000 fe73 	bl	80017a8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8000ac2:	e02e      	b.n	8000b22 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8000ac4:	f000 fe38 	bl	8001738 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8000ac8:	e02b      	b.n	8000b22 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8000aca:	f000 fcb7 	bl	800143c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8000ace:	e028      	b.n	8000b22 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8000ad0:	f000 ff44 	bl	800195c <SEGGER_SYSVIEW_SendNumModules>
      break;
 8000ad4:	e025      	b.n	8000b22 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8000ad6:	f000 ff23 	bl	8001920 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8000ada:	e022      	b.n	8000b22 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000adc:	4b13      	ldr	r3, [pc, #76]	; (8000b2c <_HandleIncomingPacket+0xd8>)
 8000ade:	7e1b      	ldrb	r3, [r3, #24]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	1cfb      	adds	r3, r7, #3
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f7ff fe22 	bl	8000730 <SEGGER_RTT_ReadNoLock>
 8000aec:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d013      	beq.n	8000b1c <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8000af4:	78fb      	ldrb	r3, [r7, #3]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f000 fe88 	bl	800180c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8000afc:	e00e      	b.n	8000b1c <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8000afe:	78fb      	ldrb	r3, [r7, #3]
 8000b00:	b25b      	sxtb	r3, r3
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	da0c      	bge.n	8000b20 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8000b06:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <_HandleIncomingPacket+0xd8>)
 8000b08:	7e1b      	ldrb	r3, [r3, #24]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	1cfb      	adds	r3, r7, #3
 8000b0e:	2201      	movs	r2, #1
 8000b10:	4619      	mov	r1, r3
 8000b12:	f7ff fe0d 	bl	8000730 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8000b16:	e003      	b.n	8000b20 <_HandleIncomingPacket+0xcc>
      break;
 8000b18:	bf00      	nop
 8000b1a:	e002      	b.n	8000b22 <_HandleIncomingPacket+0xce>
      break;
 8000b1c:	bf00      	nop
 8000b1e:	e000      	b.n	8000b22 <_HandleIncomingPacket+0xce>
      break;
 8000b20:	bf00      	nop
    }
  }
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000b7c 	.word	0x20000b7c

08000b30 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08c      	sub	sp, #48	; 0x30
 8000b34:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8000b36:	2301      	movs	r3, #1
 8000b38:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8000b40:	69fb      	ldr	r3, [r7, #28]
 8000b42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b44:	4b31      	ldr	r3, [pc, #196]	; (8000c0c <_TrySendOverflowPacket+0xdc>)
 8000b46:	695b      	ldr	r3, [r3, #20]
 8000b48:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b4a:	e00b      	b.n	8000b64 <_TrySendOverflowPacket+0x34>
 8000b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b52:	1c59      	adds	r1, r3, #1
 8000b54:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000b56:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000b5a:	b2d2      	uxtb	r2, r2
 8000b5c:	701a      	strb	r2, [r3, #0]
 8000b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b60:	09db      	lsrs	r3, r3, #7
 8000b62:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b66:	2b7f      	cmp	r3, #127	; 0x7f
 8000b68:	d8f0      	bhi.n	8000b4c <_TrySendOverflowPacket+0x1c>
 8000b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b6c:	1c5a      	adds	r2, r3, #1
 8000b6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000b70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b72:	b2d2      	uxtb	r2, r2
 8000b74:	701a      	strb	r2, [r3, #0]
 8000b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b78:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000b7a:	4b25      	ldr	r3, [pc, #148]	; (8000c10 <_TrySendOverflowPacket+0xe0>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000b80:	4b22      	ldr	r3, [pc, #136]	; (8000c0c <_TrySendOverflowPacket+0xdc>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	69ba      	ldr	r2, [r7, #24]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8000b8a:	69fb      	ldr	r3, [r7, #28]
 8000b8c:	627b      	str	r3, [r7, #36]	; 0x24
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	623b      	str	r3, [r7, #32]
 8000b92:	e00b      	b.n	8000bac <_TrySendOverflowPacket+0x7c>
 8000b94:	6a3b      	ldr	r3, [r7, #32]
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b9a:	1c59      	adds	r1, r3, #1
 8000b9c:	6279      	str	r1, [r7, #36]	; 0x24
 8000b9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000ba2:	b2d2      	uxtb	r2, r2
 8000ba4:	701a      	strb	r2, [r3, #0]
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	09db      	lsrs	r3, r3, #7
 8000baa:	623b      	str	r3, [r7, #32]
 8000bac:	6a3b      	ldr	r3, [r7, #32]
 8000bae:	2b7f      	cmp	r3, #127	; 0x7f
 8000bb0:	d8f0      	bhi.n	8000b94 <_TrySendOverflowPacket+0x64>
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb4:	1c5a      	adds	r2, r3, #1
 8000bb6:	627a      	str	r2, [r7, #36]	; 0x24
 8000bb8:	6a3a      	ldr	r2, [r7, #32]
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	701a      	strb	r2, [r3, #0]
 8000bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8000bc2:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <_TrySendOverflowPacket+0xdc>)
 8000bc4:	785b      	ldrb	r3, [r3, #1]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	69fa      	ldr	r2, [r7, #28]
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	461a      	mov	r2, r3
 8000bd0:	1d3b      	adds	r3, r7, #4
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	f7ff fb34 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d009      	beq.n	8000bf6 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000be2:	4a0a      	ldr	r2, [pc, #40]	; (8000c0c <_TrySendOverflowPacket+0xdc>)
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <_TrySendOverflowPacket+0xdc>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	3b01      	subs	r3, #1
 8000bee:	b2da      	uxtb	r2, r3
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <_TrySendOverflowPacket+0xdc>)
 8000bf2:	701a      	strb	r2, [r3, #0]
 8000bf4:	e004      	b.n	8000c00 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8000bf6:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <_TrySendOverflowPacket+0xdc>)
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	4a03      	ldr	r2, [pc, #12]	; (8000c0c <_TrySendOverflowPacket+0xdc>)
 8000bfe:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8000c00:	693b      	ldr	r3, [r7, #16]
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3730      	adds	r7, #48	; 0x30
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000b7c 	.word	0x20000b7c
 8000c10:	e0001004 	.word	0xe0001004

08000c14 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	; 0x28
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8000c20:	4b98      	ldr	r3, [pc, #608]	; (8000e84 <_SendPacket+0x270>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d010      	beq.n	8000c4a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8000c28:	4b96      	ldr	r3, [pc, #600]	; (8000e84 <_SendPacket+0x270>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	f000 812d 	beq.w	8000e8c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8000c32:	4b94      	ldr	r3, [pc, #592]	; (8000e84 <_SendPacket+0x270>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d109      	bne.n	8000c4e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8000c3a:	f7ff ff79 	bl	8000b30 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8000c3e:	4b91      	ldr	r3, [pc, #580]	; (8000e84 <_SendPacket+0x270>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	f040 8124 	bne.w	8000e90 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8000c48:	e001      	b.n	8000c4e <_SendPacket+0x3a>
    goto Send;
 8000c4a:	bf00      	nop
 8000c4c:	e000      	b.n	8000c50 <_SendPacket+0x3c>
Send:
 8000c4e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b1f      	cmp	r3, #31
 8000c54:	d809      	bhi.n	8000c6a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8000c56:	4b8b      	ldr	r3, [pc, #556]	; (8000e84 <_SendPacket+0x270>)
 8000c58:	69da      	ldr	r2, [r3, #28]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8000c60:	f003 0301 	and.w	r3, r3, #1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	f040 8115 	bne.w	8000e94 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b17      	cmp	r3, #23
 8000c6e:	d807      	bhi.n	8000c80 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	701a      	strb	r2, [r3, #0]
 8000c7e:	e0c4      	b.n	8000e0a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8000c80:	68ba      	ldr	r2, [r7, #8]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	2b7f      	cmp	r3, #127	; 0x7f
 8000c8c:	d912      	bls.n	8000cb4 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	09da      	lsrs	r2, r3, #7
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3b01      	subs	r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	b2d2      	uxtb	r2, r2
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	3a01      	subs	r2, #1
 8000ca6:	60fa      	str	r2, [r7, #12]
 8000ca8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cac:	b2da      	uxtb	r2, r3
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	701a      	strb	r2, [r3, #0]
 8000cb2:	e006      	b.n	8000cc2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2b7e      	cmp	r3, #126	; 0x7e
 8000cc6:	d807      	bhi.n	8000cd8 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	3b01      	subs	r3, #1
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	701a      	strb	r2, [r3, #0]
 8000cd6:	e098      	b.n	8000e0a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000cde:	d212      	bcs.n	8000d06 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	09da      	lsrs	r2, r3, #7
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	b2d2      	uxtb	r2, r2
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	68fa      	ldr	r2, [r7, #12]
 8000cf6:	3a01      	subs	r2, #1
 8000cf8:	60fa      	str	r2, [r7, #12]
 8000cfa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	701a      	strb	r2, [r3, #0]
 8000d04:	e081      	b.n	8000e0a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000d0c:	d21d      	bcs.n	8000d4a <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	0b9a      	lsrs	r2, r3, #14
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	3b01      	subs	r3, #1
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	b2d2      	uxtb	r2, r2
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	09db      	lsrs	r3, r3, #7
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	3a01      	subs	r2, #1
 8000d28:	60fa      	str	r2, [r7, #12]
 8000d2a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d2e:	b2da      	uxtb	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	68fa      	ldr	r2, [r7, #12]
 8000d3a:	3a01      	subs	r2, #1
 8000d3c:	60fa      	str	r2, [r7, #12]
 8000d3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d42:	b2da      	uxtb	r2, r3
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	701a      	strb	r2, [r3, #0]
 8000d48:	e05f      	b.n	8000e0a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000d50:	d228      	bcs.n	8000da4 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	0d5a      	lsrs	r2, r3, #21
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	3b01      	subs	r3, #1
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	b2d2      	uxtb	r2, r2
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	0b9b      	lsrs	r3, r3, #14
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	68fa      	ldr	r2, [r7, #12]
 8000d6a:	3a01      	subs	r2, #1
 8000d6c:	60fa      	str	r2, [r7, #12]
 8000d6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	09db      	lsrs	r3, r3, #7
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	3a01      	subs	r2, #1
 8000d82:	60fa      	str	r2, [r7, #12]
 8000d84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d88:	b2da      	uxtb	r2, r3
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	68fa      	ldr	r2, [r7, #12]
 8000d94:	3a01      	subs	r2, #1
 8000d96:	60fa      	str	r2, [r7, #12]
 8000d98:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	e032      	b.n	8000e0a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	0f1a      	lsrs	r2, r3, #28
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	3b01      	subs	r3, #1
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	0d5b      	lsrs	r3, r3, #21
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	68fa      	ldr	r2, [r7, #12]
 8000dbc:	3a01      	subs	r2, #1
 8000dbe:	60fa      	str	r2, [r7, #12]
 8000dc0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	0b9b      	lsrs	r3, r3, #14
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	68fa      	ldr	r2, [r7, #12]
 8000dd2:	3a01      	subs	r2, #1
 8000dd4:	60fa      	str	r2, [r7, #12]
 8000dd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	09db      	lsrs	r3, r3, #7
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	68fa      	ldr	r2, [r7, #12]
 8000de8:	3a01      	subs	r2, #1
 8000dea:	60fa      	str	r2, [r7, #12]
 8000dec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	68fa      	ldr	r2, [r7, #12]
 8000dfc:	3a01      	subs	r2, #1
 8000dfe:	60fa      	str	r2, [r7, #12]
 8000e00:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8000e0a:	4b1f      	ldr	r3, [pc, #124]	; (8000e88 <_SendPacket+0x274>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8000e10:	4b1c      	ldr	r3, [pc, #112]	; (8000e84 <_SendPacket+0x270>)
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	623b      	str	r3, [r7, #32]
 8000e22:	e00b      	b.n	8000e3c <_SendPacket+0x228>
 8000e24:	6a3b      	ldr	r3, [r7, #32]
 8000e26:	b2da      	uxtb	r2, r3
 8000e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2a:	1c59      	adds	r1, r3, #1
 8000e2c:	6279      	str	r1, [r7, #36]	; 0x24
 8000e2e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000e32:	b2d2      	uxtb	r2, r2
 8000e34:	701a      	strb	r2, [r3, #0]
 8000e36:	6a3b      	ldr	r3, [r7, #32]
 8000e38:	09db      	lsrs	r3, r3, #7
 8000e3a:	623b      	str	r3, [r7, #32]
 8000e3c:	6a3b      	ldr	r3, [r7, #32]
 8000e3e:	2b7f      	cmp	r3, #127	; 0x7f
 8000e40:	d8f0      	bhi.n	8000e24 <_SendPacket+0x210>
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	1c5a      	adds	r2, r3, #1
 8000e46:	627a      	str	r2, [r7, #36]	; 0x24
 8000e48:	6a3a      	ldr	r2, [r7, #32]
 8000e4a:	b2d2      	uxtb	r2, r2
 8000e4c:	701a      	strb	r2, [r3, #0]
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8000e52:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <_SendPacket+0x270>)
 8000e54:	785b      	ldrb	r3, [r3, #1]
 8000e56:	4618      	mov	r0, r3
 8000e58:	68ba      	ldr	r2, [r7, #8]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	461a      	mov	r2, r3
 8000e60:	68f9      	ldr	r1, [r7, #12]
 8000e62:	f7ff f9ed 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8000e66:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d003      	beq.n	8000e76 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8000e6e:	4a05      	ldr	r2, [pc, #20]	; (8000e84 <_SendPacket+0x270>)
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	60d3      	str	r3, [r2, #12]
 8000e74:	e00f      	b.n	8000e96 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8000e76:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <_SendPacket+0x270>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	b2da      	uxtb	r2, r3
 8000e7e:	4b01      	ldr	r3, [pc, #4]	; (8000e84 <_SendPacket+0x270>)
 8000e80:	701a      	strb	r2, [r3, #0]
 8000e82:	e008      	b.n	8000e96 <_SendPacket+0x282>
 8000e84:	20000b7c 	.word	0x20000b7c
 8000e88:	e0001004 	.word	0xe0001004
    goto SendDone;
 8000e8c:	bf00      	nop
 8000e8e:	e002      	b.n	8000e96 <_SendPacket+0x282>
      goto SendDone;
 8000e90:	bf00      	nop
 8000e92:	e000      	b.n	8000e96 <_SendPacket+0x282>
      goto SendDone;
 8000e94:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8000e96:	4b14      	ldr	r3, [pc, #80]	; (8000ee8 <_SendPacket+0x2d4>)
 8000e98:	7e1b      	ldrb	r3, [r3, #24]
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4a13      	ldr	r2, [pc, #76]	; (8000eec <_SendPacket+0x2d8>)
 8000e9e:	460b      	mov	r3, r1
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	440b      	add	r3, r1
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	4413      	add	r3, r2
 8000ea8:	336c      	adds	r3, #108	; 0x6c
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <_SendPacket+0x2d4>)
 8000eae:	7e1b      	ldrb	r3, [r3, #24]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	490e      	ldr	r1, [pc, #56]	; (8000eec <_SendPacket+0x2d8>)
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4403      	add	r3, r0
 8000eba:	00db      	lsls	r3, r3, #3
 8000ebc:	440b      	add	r3, r1
 8000ebe:	3370      	adds	r3, #112	; 0x70
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d00b      	beq.n	8000ede <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8000ec6:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <_SendPacket+0x2d4>)
 8000ec8:	789b      	ldrb	r3, [r3, #2]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d107      	bne.n	8000ede <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <_SendPacket+0x2d4>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8000ed4:	f7ff fdbe 	bl	8000a54 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8000ed8:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <_SendPacket+0x2d4>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8000ede:	bf00      	nop
 8000ee0:	3728      	adds	r7, #40	; 0x28
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000b7c 	.word	0x20000b7c
 8000eec:	200002bc 	.word	0x200002bc

08000ef0 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b0a2      	sub	sp, #136	; 0x88
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	67fb      	str	r3, [r7, #124]	; 0x7c
  NumArguments = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  for (;;) {
    c = *p++;
 8000f06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f08:	1c5a      	adds	r2, r3, #1
 8000f0a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (c == 0) {
 8000f12:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d01d      	beq.n	8000f56 <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 8000f1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000f1e:	2b25      	cmp	r3, #37	; 0x25
 8000f20:	d1f1      	bne.n	8000f06 <_VPrintHost+0x16>
      c = *p;
 8000f22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	1d19      	adds	r1, r3, #4
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	6011      	str	r1, [r2, #0]
 8000f34:	6819      	ldr	r1, [r3, #0]
 8000f36:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f3a:	1c5a      	adds	r2, r3, #1
 8000f3c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8000f40:	460a      	mov	r2, r1
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	3388      	adds	r3, #136	; 0x88
 8000f46:	443b      	add	r3, r7
 8000f48:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 8000f4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f50:	2b10      	cmp	r3, #16
 8000f52:	d002      	beq.n	8000f5a <_VPrintHost+0x6a>
    c = *p++;
 8000f54:	e7d7      	b.n	8000f06 <_VPrintHost+0x16>
      break;
 8000f56:	bf00      	nop
 8000f58:	e000      	b.n	8000f5c <_VPrintHost+0x6c>
        break;
 8000f5a:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 8000f5c:	f3ef 8311 	mrs	r3, BASEPRI
 8000f60:	f04f 0120 	mov.w	r1, #32
 8000f64:	f381 8811 	msr	BASEPRI, r1
 8000f68:	65bb      	str	r3, [r7, #88]	; 0x58
 8000f6a:	483f      	ldr	r0, [pc, #252]	; (8001068 <_VPrintHost+0x178>)
 8000f6c:	f7ff fd66 	bl	8000a3c <_PreparePacket>
 8000f70:	6578      	str	r0, [r7, #84]	; 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8000f72:	2280      	movs	r2, #128	; 0x80
 8000f74:	68f9      	ldr	r1, [r7, #12]
 8000f76:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8000f78:	f7ff fd30 	bl	80009dc <_EncodeStr>
 8000f7c:	67b8      	str	r0, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, Options);
 8000f7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000f80:	677b      	str	r3, [r7, #116]	; 0x74
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	673b      	str	r3, [r7, #112]	; 0x70
 8000f86:	e00b      	b.n	8000fa0 <_VPrintHost+0xb0>
 8000f88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000f8e:	1c59      	adds	r1, r3, #1
 8000f90:	6779      	str	r1, [r7, #116]	; 0x74
 8000f92:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000f96:	b2d2      	uxtb	r2, r2
 8000f98:	701a      	strb	r2, [r3, #0]
 8000f9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000f9c:	09db      	lsrs	r3, r3, #7
 8000f9e:	673b      	str	r3, [r7, #112]	; 0x70
 8000fa0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000fa2:	2b7f      	cmp	r3, #127	; 0x7f
 8000fa4:	d8f0      	bhi.n	8000f88 <_VPrintHost+0x98>
 8000fa6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000fa8:	1c5a      	adds	r2, r3, #1
 8000faa:	677a      	str	r2, [r7, #116]	; 0x74
 8000fac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000fae:	b2d2      	uxtb	r2, r2
 8000fb0:	701a      	strb	r2, [r3, #0]
 8000fb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000fb4:	67bb      	str	r3, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, NumArguments);
 8000fb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000fb8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000fba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000fbe:	66bb      	str	r3, [r7, #104]	; 0x68
 8000fc0:	e00b      	b.n	8000fda <_VPrintHost+0xea>
 8000fc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fc8:	1c59      	adds	r1, r3, #1
 8000fca:	66f9      	str	r1, [r7, #108]	; 0x6c
 8000fcc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000fd0:	b2d2      	uxtb	r2, r2
 8000fd2:	701a      	strb	r2, [r3, #0]
 8000fd4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fd6:	09db      	lsrs	r3, r3, #7
 8000fd8:	66bb      	str	r3, [r7, #104]	; 0x68
 8000fda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fdc:	2b7f      	cmp	r3, #127	; 0x7f
 8000fde:	d8f0      	bhi.n	8000fc2 <_VPrintHost+0xd2>
 8000fe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fe2:	1c5a      	adds	r2, r3, #1
 8000fe4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000fe6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000fe8:	b2d2      	uxtb	r2, r2
 8000fea:	701a      	strb	r2, [r3, #0]
 8000fec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000fee:	67bb      	str	r3, [r7, #120]	; 0x78
    pParas = aParas;
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 8000ff8:	e022      	b.n	8001040 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 8000ffa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000ffc:	667b      	str	r3, [r7, #100]	; 0x64
 8000ffe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	663b      	str	r3, [r7, #96]	; 0x60
 8001006:	e00b      	b.n	8001020 <_VPrintHost+0x130>
 8001008:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800100a:	b2da      	uxtb	r2, r3
 800100c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800100e:	1c59      	adds	r1, r3, #1
 8001010:	6679      	str	r1, [r7, #100]	; 0x64
 8001012:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001016:	b2d2      	uxtb	r2, r2
 8001018:	701a      	strb	r2, [r3, #0]
 800101a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800101c:	09db      	lsrs	r3, r3, #7
 800101e:	663b      	str	r3, [r7, #96]	; 0x60
 8001020:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001022:	2b7f      	cmp	r3, #127	; 0x7f
 8001024:	d8f0      	bhi.n	8001008 <_VPrintHost+0x118>
 8001026:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	667a      	str	r2, [r7, #100]	; 0x64
 800102c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800102e:	b2d2      	uxtb	r2, r2
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001034:	67bb      	str	r3, [r7, #120]	; 0x78
      pParas++;
 8001036:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800103a:	3304      	adds	r3, #4
 800103c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 8001040:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001044:	1e5a      	subs	r2, r3, #1
 8001046:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800104a:	2b00      	cmp	r3, #0
 800104c:	d1d5      	bne.n	8000ffa <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800104e:	221a      	movs	r2, #26
 8001050:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001052:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001054:	f7ff fdde 	bl	8000c14 <_SendPacket>
    RECORD_END();
 8001058:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800105a:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3788      	adds	r7, #136	; 0x88
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000bac 	.word	0x20000bac

0800106c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af02      	add	r7, sp, #8
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
 8001078:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800107a:	2300      	movs	r3, #0
 800107c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001080:	4917      	ldr	r1, [pc, #92]	; (80010e0 <SEGGER_SYSVIEW_Init+0x74>)
 8001082:	4818      	ldr	r0, [pc, #96]	; (80010e4 <SEGGER_SYSVIEW_Init+0x78>)
 8001084:	f7ff fbda 	bl	800083c <SEGGER_RTT_AllocUpBuffer>
 8001088:	4603      	mov	r3, r0
 800108a:	b2da      	uxtb	r2, r3
 800108c:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 800108e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8001090:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 8001092:	785a      	ldrb	r2, [r3, #1]
 8001094:	4b14      	ldr	r3, [pc, #80]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 8001096:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8001098:	4b13      	ldr	r3, [pc, #76]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 800109a:	7e1b      	ldrb	r3, [r3, #24]
 800109c:	4618      	mov	r0, r3
 800109e:	2300      	movs	r3, #0
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	2308      	movs	r3, #8
 80010a4:	4a11      	ldr	r2, [pc, #68]	; (80010ec <SEGGER_SYSVIEW_Init+0x80>)
 80010a6:	490f      	ldr	r1, [pc, #60]	; (80010e4 <SEGGER_SYSVIEW_Init+0x78>)
 80010a8:	f7ff fc4c 	bl	8000944 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80010ac:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <SEGGER_SYSVIEW_Init+0x84>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a0c      	ldr	r2, [pc, #48]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 80010b8:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80010ba:	4a0b      	ldr	r2, [pc, #44]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80010c0:	4a09      	ldr	r2, [pc, #36]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80010c6:	4a08      	ldr	r2, [pc, #32]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80010cc:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80010d2:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <SEGGER_SYSVIEW_Init+0x7c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80010d8:	bf00      	nop
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000774 	.word	0x20000774
 80010e4:	0800f814 	.word	0x0800f814
 80010e8:	20000b7c 	.word	0x20000b7c
 80010ec:	20000b74 	.word	0x20000b74
 80010f0:	e0001004 	.word	0xe0001004

080010f4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80010fc:	4a04      	ldr	r2, [pc, #16]	; (8001110 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6113      	str	r3, [r2, #16]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	20000b7c 	.word	0x20000b7c

08001114 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800111c:	f3ef 8311 	mrs	r3, BASEPRI
 8001120:	f04f 0120 	mov.w	r1, #32
 8001124:	f381 8811 	msr	BASEPRI, r1
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	4808      	ldr	r0, [pc, #32]	; (800114c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800112c:	f7ff fc86 	bl	8000a3c <_PreparePacket>
 8001130:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	68b9      	ldr	r1, [r7, #8]
 8001136:	68b8      	ldr	r0, [r7, #8]
 8001138:	f7ff fd6c 	bl	8000c14 <_SendPacket>
  RECORD_END();
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	f383 8811 	msr	BASEPRI, r3
}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000bac 	.word	0x20000bac

08001150 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800115a:	f3ef 8311 	mrs	r3, BASEPRI
 800115e:	f04f 0120 	mov.w	r1, #32
 8001162:	f381 8811 	msr	BASEPRI, r1
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	4816      	ldr	r0, [pc, #88]	; (80011c4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800116a:	f7ff fc67 	bl	8000a3c <_PreparePacket>
 800116e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	61fb      	str	r3, [r7, #28]
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	61bb      	str	r3, [r7, #24]
 800117c:	e00b      	b.n	8001196 <SEGGER_SYSVIEW_RecordU32+0x46>
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	b2da      	uxtb	r2, r3
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	1c59      	adds	r1, r3, #1
 8001186:	61f9      	str	r1, [r7, #28]
 8001188:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800118c:	b2d2      	uxtb	r2, r2
 800118e:	701a      	strb	r2, [r3, #0]
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	09db      	lsrs	r3, r3, #7
 8001194:	61bb      	str	r3, [r7, #24]
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	2b7f      	cmp	r3, #127	; 0x7f
 800119a:	d8f0      	bhi.n	800117e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	1c5a      	adds	r2, r3, #1
 80011a0:	61fa      	str	r2, [r7, #28]
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	68f9      	ldr	r1, [r7, #12]
 80011b0:	6938      	ldr	r0, [r7, #16]
 80011b2:	f7ff fd2f 	bl	8000c14 <_SendPacket>
  RECORD_END();
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	f383 8811 	msr	BASEPRI, r3
}
 80011bc:	bf00      	nop
 80011be:	3720      	adds	r7, #32
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000bac 	.word	0x20000bac

080011c8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08c      	sub	sp, #48	; 0x30
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80011d4:	f3ef 8311 	mrs	r3, BASEPRI
 80011d8:	f04f 0120 	mov.w	r1, #32
 80011dc:	f381 8811 	msr	BASEPRI, r1
 80011e0:	61fb      	str	r3, [r7, #28]
 80011e2:	4825      	ldr	r0, [pc, #148]	; (8001278 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80011e4:	f7ff fc2a 	bl	8000a3c <_PreparePacket>
 80011e8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80011f6:	e00b      	b.n	8001210 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80011f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fe:	1c59      	adds	r1, r3, #1
 8001200:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001202:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	701a      	strb	r2, [r3, #0]
 800120a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800120c:	09db      	lsrs	r3, r3, #7
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001212:	2b7f      	cmp	r3, #127	; 0x7f
 8001214:	d8f0      	bhi.n	80011f8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8001216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001218:	1c5a      	adds	r2, r3, #1
 800121a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800121c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	701a      	strb	r2, [r3, #0]
 8001222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001224:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	627b      	str	r3, [r7, #36]	; 0x24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	623b      	str	r3, [r7, #32]
 800122e:	e00b      	b.n	8001248 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8001230:	6a3b      	ldr	r3, [r7, #32]
 8001232:	b2da      	uxtb	r2, r3
 8001234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001236:	1c59      	adds	r1, r3, #1
 8001238:	6279      	str	r1, [r7, #36]	; 0x24
 800123a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	701a      	strb	r2, [r3, #0]
 8001242:	6a3b      	ldr	r3, [r7, #32]
 8001244:	09db      	lsrs	r3, r3, #7
 8001246:	623b      	str	r3, [r7, #32]
 8001248:	6a3b      	ldr	r3, [r7, #32]
 800124a:	2b7f      	cmp	r3, #127	; 0x7f
 800124c:	d8f0      	bhi.n	8001230 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800124e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001250:	1c5a      	adds	r2, r3, #1
 8001252:	627a      	str	r2, [r7, #36]	; 0x24
 8001254:	6a3a      	ldr	r2, [r7, #32]
 8001256:	b2d2      	uxtb	r2, r2
 8001258:	701a      	strb	r2, [r3, #0]
 800125a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800125e:	68fa      	ldr	r2, [r7, #12]
 8001260:	6979      	ldr	r1, [r7, #20]
 8001262:	69b8      	ldr	r0, [r7, #24]
 8001264:	f7ff fcd6 	bl	8000c14 <_SendPacket>
  RECORD_END();
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	f383 8811 	msr	BASEPRI, r3
}
 800126e:	bf00      	nop
 8001270:	3730      	adds	r7, #48	; 0x30
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000bac 	.word	0x20000bac

0800127c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b08c      	sub	sp, #48	; 0x30
 8001280:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8001282:	4b58      	ldr	r3, [pc, #352]	; (80013e4 <SEGGER_SYSVIEW_Start+0x168>)
 8001284:	2201      	movs	r2, #1
 8001286:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8001288:	f3ef 8311 	mrs	r3, BASEPRI
 800128c:	f04f 0120 	mov.w	r1, #32
 8001290:	f381 8811 	msr	BASEPRI, r1
 8001294:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8001296:	4b53      	ldr	r3, [pc, #332]	; (80013e4 <SEGGER_SYSVIEW_Start+0x168>)
 8001298:	785b      	ldrb	r3, [r3, #1]
 800129a:	220a      	movs	r2, #10
 800129c:	4952      	ldr	r1, [pc, #328]	; (80013e8 <SEGGER_SYSVIEW_Start+0x16c>)
 800129e:	4618      	mov	r0, r3
 80012a0:	f7fe ffce 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80012aa:	200a      	movs	r0, #10
 80012ac:	f7ff ff32 	bl	8001114 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80012b0:	f3ef 8311 	mrs	r3, BASEPRI
 80012b4:	f04f 0120 	mov.w	r1, #32
 80012b8:	f381 8811 	msr	BASEPRI, r1
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	484b      	ldr	r0, [pc, #300]	; (80013ec <SEGGER_SYSVIEW_Start+0x170>)
 80012c0:	f7ff fbbc 	bl	8000a3c <_PreparePacket>
 80012c4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012ce:	4b45      	ldr	r3, [pc, #276]	; (80013e4 <SEGGER_SYSVIEW_Start+0x168>)
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80012d4:	e00b      	b.n	80012ee <SEGGER_SYSVIEW_Start+0x72>
 80012d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012dc:	1c59      	adds	r1, r3, #1
 80012de:	62f9      	str	r1, [r7, #44]	; 0x2c
 80012e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80012e4:	b2d2      	uxtb	r2, r2
 80012e6:	701a      	strb	r2, [r3, #0]
 80012e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ea:	09db      	lsrs	r3, r3, #7
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80012ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f0:	2b7f      	cmp	r3, #127	; 0x7f
 80012f2:	d8f0      	bhi.n	80012d6 <SEGGER_SYSVIEW_Start+0x5a>
 80012f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80012fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	701a      	strb	r2, [r3, #0]
 8001300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001302:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
 8001308:	4b36      	ldr	r3, [pc, #216]	; (80013e4 <SEGGER_SYSVIEW_Start+0x168>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	623b      	str	r3, [r7, #32]
 800130e:	e00b      	b.n	8001328 <SEGGER_SYSVIEW_Start+0xac>
 8001310:	6a3b      	ldr	r3, [r7, #32]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001316:	1c59      	adds	r1, r3, #1
 8001318:	6279      	str	r1, [r7, #36]	; 0x24
 800131a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800131e:	b2d2      	uxtb	r2, r2
 8001320:	701a      	strb	r2, [r3, #0]
 8001322:	6a3b      	ldr	r3, [r7, #32]
 8001324:	09db      	lsrs	r3, r3, #7
 8001326:	623b      	str	r3, [r7, #32]
 8001328:	6a3b      	ldr	r3, [r7, #32]
 800132a:	2b7f      	cmp	r3, #127	; 0x7f
 800132c:	d8f0      	bhi.n	8001310 <SEGGER_SYSVIEW_Start+0x94>
 800132e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001330:	1c5a      	adds	r2, r3, #1
 8001332:	627a      	str	r2, [r7, #36]	; 0x24
 8001334:	6a3a      	ldr	r2, [r7, #32]
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	701a      	strb	r2, [r3, #0]
 800133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	61fb      	str	r3, [r7, #28]
 8001342:	4b28      	ldr	r3, [pc, #160]	; (80013e4 <SEGGER_SYSVIEW_Start+0x168>)
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	61bb      	str	r3, [r7, #24]
 8001348:	e00b      	b.n	8001362 <SEGGER_SYSVIEW_Start+0xe6>
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	b2da      	uxtb	r2, r3
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	1c59      	adds	r1, r3, #1
 8001352:	61f9      	str	r1, [r7, #28]
 8001354:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001358:	b2d2      	uxtb	r2, r2
 800135a:	701a      	strb	r2, [r3, #0]
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	09db      	lsrs	r3, r3, #7
 8001360:	61bb      	str	r3, [r7, #24]
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	2b7f      	cmp	r3, #127	; 0x7f
 8001366:	d8f0      	bhi.n	800134a <SEGGER_SYSVIEW_Start+0xce>
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	61fa      	str	r2, [r7, #28]
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	b2d2      	uxtb	r2, r2
 8001372:	701a      	strb	r2, [r3, #0]
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	2300      	movs	r3, #0
 800137e:	613b      	str	r3, [r7, #16]
 8001380:	e00b      	b.n	800139a <SEGGER_SYSVIEW_Start+0x11e>
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	b2da      	uxtb	r2, r3
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	1c59      	adds	r1, r3, #1
 800138a:	6179      	str	r1, [r7, #20]
 800138c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001390:	b2d2      	uxtb	r2, r2
 8001392:	701a      	strb	r2, [r3, #0]
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	09db      	lsrs	r3, r3, #7
 8001398:	613b      	str	r3, [r7, #16]
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	2b7f      	cmp	r3, #127	; 0x7f
 800139e:	d8f0      	bhi.n	8001382 <SEGGER_SYSVIEW_Start+0x106>
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	1c5a      	adds	r2, r3, #1
 80013a4:	617a      	str	r2, [r7, #20]
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	b2d2      	uxtb	r2, r2
 80013aa:	701a      	strb	r2, [r3, #0]
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80013b0:	2218      	movs	r2, #24
 80013b2:	6839      	ldr	r1, [r7, #0]
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7ff fc2d 	bl	8000c14 <_SendPacket>
      RECORD_END();
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <SEGGER_SYSVIEW_Start+0x168>)
 80013c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80013c8:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <SEGGER_SYSVIEW_Start+0x168>)
 80013ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013cc:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80013ce:	f000 f9eb 	bl	80017a8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80013d2:	f000 f9b1 	bl	8001738 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80013d6:	f000 fac1 	bl	800195c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80013da:	bf00      	nop
 80013dc:	3730      	adds	r7, #48	; 0x30
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000b7c 	.word	0x20000b7c
 80013e8:	0800f934 	.word	0x0800f934
 80013ec:	20000bac 	.word	0x20000bac

080013f0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80013f6:	f3ef 8311 	mrs	r3, BASEPRI
 80013fa:	f04f 0120 	mov.w	r1, #32
 80013fe:	f381 8811 	msr	BASEPRI, r1
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	480b      	ldr	r0, [pc, #44]	; (8001434 <SEGGER_SYSVIEW_Stop+0x44>)
 8001406:	f7ff fb19 	bl	8000a3c <_PreparePacket>
 800140a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800140c:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <SEGGER_SYSVIEW_Stop+0x48>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d007      	beq.n	8001424 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8001414:	220b      	movs	r2, #11
 8001416:	6839      	ldr	r1, [r7, #0]
 8001418:	6838      	ldr	r0, [r7, #0]
 800141a:	f7ff fbfb 	bl	8000c14 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800141e:	4b06      	ldr	r3, [pc, #24]	; (8001438 <SEGGER_SYSVIEW_Stop+0x48>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f383 8811 	msr	BASEPRI, r3
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000bac 	.word	0x20000bac
 8001438:	20000b7c 	.word	0x20000b7c

0800143c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b08c      	sub	sp, #48	; 0x30
 8001440:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8001442:	f3ef 8311 	mrs	r3, BASEPRI
 8001446:	f04f 0120 	mov.w	r1, #32
 800144a:	f381 8811 	msr	BASEPRI, r1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	4845      	ldr	r0, [pc, #276]	; (8001568 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8001452:	f7ff faf3 	bl	8000a3c <_PreparePacket>
 8001456:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001460:	4b42      	ldr	r3, [pc, #264]	; (800156c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	62bb      	str	r3, [r7, #40]	; 0x28
 8001466:	e00b      	b.n	8001480 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8001468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146a:	b2da      	uxtb	r2, r3
 800146c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800146e:	1c59      	adds	r1, r3, #1
 8001470:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001472:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001476:	b2d2      	uxtb	r2, r2
 8001478:	701a      	strb	r2, [r3, #0]
 800147a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800147c:	09db      	lsrs	r3, r3, #7
 800147e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001482:	2b7f      	cmp	r3, #127	; 0x7f
 8001484:	d8f0      	bhi.n	8001468 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8001486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001488:	1c5a      	adds	r2, r3, #1
 800148a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800148c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	701a      	strb	r2, [r3, #0]
 8001492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001494:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
 800149a:	4b34      	ldr	r3, [pc, #208]	; (800156c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	623b      	str	r3, [r7, #32]
 80014a0:	e00b      	b.n	80014ba <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80014a2:	6a3b      	ldr	r3, [r7, #32]
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a8:	1c59      	adds	r1, r3, #1
 80014aa:	6279      	str	r1, [r7, #36]	; 0x24
 80014ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	701a      	strb	r2, [r3, #0]
 80014b4:	6a3b      	ldr	r3, [r7, #32]
 80014b6:	09db      	lsrs	r3, r3, #7
 80014b8:	623b      	str	r3, [r7, #32]
 80014ba:	6a3b      	ldr	r3, [r7, #32]
 80014bc:	2b7f      	cmp	r3, #127	; 0x7f
 80014be:	d8f0      	bhi.n	80014a2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80014c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c2:	1c5a      	adds	r2, r3, #1
 80014c4:	627a      	str	r2, [r7, #36]	; 0x24
 80014c6:	6a3a      	ldr	r2, [r7, #32]
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	701a      	strb	r2, [r3, #0]
 80014cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	61fb      	str	r3, [r7, #28]
 80014d4:	4b25      	ldr	r3, [pc, #148]	; (800156c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80014d6:	691b      	ldr	r3, [r3, #16]
 80014d8:	61bb      	str	r3, [r7, #24]
 80014da:	e00b      	b.n	80014f4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	1c59      	adds	r1, r3, #1
 80014e4:	61f9      	str	r1, [r7, #28]
 80014e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80014ea:	b2d2      	uxtb	r2, r2
 80014ec:	701a      	strb	r2, [r3, #0]
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	09db      	lsrs	r3, r3, #7
 80014f2:	61bb      	str	r3, [r7, #24]
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	2b7f      	cmp	r3, #127	; 0x7f
 80014f8:	d8f0      	bhi.n	80014dc <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	1c5a      	adds	r2, r3, #1
 80014fe:	61fa      	str	r2, [r7, #28]
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	b2d2      	uxtb	r2, r2
 8001504:	701a      	strb	r2, [r3, #0]
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	e00b      	b.n	800152c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	b2da      	uxtb	r2, r3
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	1c59      	adds	r1, r3, #1
 800151c:	6179      	str	r1, [r7, #20]
 800151e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	701a      	strb	r2, [r3, #0]
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	09db      	lsrs	r3, r3, #7
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	2b7f      	cmp	r3, #127	; 0x7f
 8001530:	d8f0      	bhi.n	8001514 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	1c5a      	adds	r2, r3, #1
 8001536:	617a      	str	r2, [r7, #20]
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	701a      	strb	r2, [r3, #0]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8001542:	2218      	movs	r2, #24
 8001544:	6879      	ldr	r1, [r7, #4]
 8001546:	68b8      	ldr	r0, [r7, #8]
 8001548:	f7ff fb64 	bl	8000c14 <_SendPacket>
  RECORD_END();
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8001552:	4b06      	ldr	r3, [pc, #24]	; (800156c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8001554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001556:	2b00      	cmp	r3, #0
 8001558:	d002      	beq.n	8001560 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800155a:	4b04      	ldr	r3, [pc, #16]	; (800156c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800155c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800155e:	4798      	blx	r3
  }
}
 8001560:	bf00      	nop
 8001562:	3730      	adds	r7, #48	; 0x30
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000bac 	.word	0x20000bac
 800156c:	20000b7c 	.word	0x20000b7c

08001570 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b092      	sub	sp, #72	; 0x48
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8001578:	f3ef 8311 	mrs	r3, BASEPRI
 800157c:	f04f 0120 	mov.w	r1, #32
 8001580:	f381 8811 	msr	BASEPRI, r1
 8001584:	617b      	str	r3, [r7, #20]
 8001586:	486a      	ldr	r0, [pc, #424]	; (8001730 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8001588:	f7ff fa58 	bl	8000a3c <_PreparePacket>
 800158c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	647b      	str	r3, [r7, #68]	; 0x44
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	4b66      	ldr	r3, [pc, #408]	; (8001734 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	643b      	str	r3, [r7, #64]	; 0x40
 80015a2:	e00b      	b.n	80015bc <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80015a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015aa:	1c59      	adds	r1, r3, #1
 80015ac:	6479      	str	r1, [r7, #68]	; 0x44
 80015ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80015b2:	b2d2      	uxtb	r2, r2
 80015b4:	701a      	strb	r2, [r3, #0]
 80015b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015b8:	09db      	lsrs	r3, r3, #7
 80015ba:	643b      	str	r3, [r7, #64]	; 0x40
 80015bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80015be:	2b7f      	cmp	r3, #127	; 0x7f
 80015c0:	d8f0      	bhi.n	80015a4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80015c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015c4:	1c5a      	adds	r2, r3, #1
 80015c6:	647a      	str	r2, [r7, #68]	; 0x44
 80015c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80015ca:	b2d2      	uxtb	r2, r2
 80015cc:	701a      	strb	r2, [r3, #0]
 80015ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015d0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	63bb      	str	r3, [r7, #56]	; 0x38
 80015dc:	e00b      	b.n	80015f6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80015de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015e4:	1c59      	adds	r1, r3, #1
 80015e6:	63f9      	str	r1, [r7, #60]	; 0x3c
 80015e8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	701a      	strb	r2, [r3, #0]
 80015f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015f2:	09db      	lsrs	r3, r3, #7
 80015f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80015f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015f8:	2b7f      	cmp	r3, #127	; 0x7f
 80015fa:	d8f0      	bhi.n	80015de <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80015fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015fe:	1c5a      	adds	r2, r3, #1
 8001600:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001602:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	701a      	strb	r2, [r3, #0]
 8001608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800160a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2220      	movs	r2, #32
 8001612:	4619      	mov	r1, r3
 8001614:	68f8      	ldr	r0, [r7, #12]
 8001616:	f7ff f9e1 	bl	80009dc <_EncodeStr>
 800161a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800161c:	2209      	movs	r2, #9
 800161e:	68f9      	ldr	r1, [r7, #12]
 8001620:	6938      	ldr	r0, [r7, #16]
 8001622:	f7ff faf7 	bl	8000c14 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	637b      	str	r3, [r7, #52]	; 0x34
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	4b40      	ldr	r3, [pc, #256]	; (8001734 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	633b      	str	r3, [r7, #48]	; 0x30
 800163a:	e00b      	b.n	8001654 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800163c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800163e:	b2da      	uxtb	r2, r3
 8001640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001642:	1c59      	adds	r1, r3, #1
 8001644:	6379      	str	r1, [r7, #52]	; 0x34
 8001646:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	701a      	strb	r2, [r3, #0]
 800164e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001650:	09db      	lsrs	r3, r3, #7
 8001652:	633b      	str	r3, [r7, #48]	; 0x30
 8001654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001656:	2b7f      	cmp	r3, #127	; 0x7f
 8001658:	d8f0      	bhi.n	800163c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800165a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800165c:	1c5a      	adds	r2, r3, #1
 800165e:	637a      	str	r2, [r7, #52]	; 0x34
 8001660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001668:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	62bb      	str	r3, [r7, #40]	; 0x28
 8001674:	e00b      	b.n	800168e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8001676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001678:	b2da      	uxtb	r2, r3
 800167a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800167c:	1c59      	adds	r1, r3, #1
 800167e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001680:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	701a      	strb	r2, [r3, #0]
 8001688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800168a:	09db      	lsrs	r3, r3, #7
 800168c:	62bb      	str	r3, [r7, #40]	; 0x28
 800168e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001690:	2b7f      	cmp	r3, #127	; 0x7f
 8001692:	d8f0      	bhi.n	8001676 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8001694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	62fa      	str	r2, [r7, #44]	; 0x2c
 800169a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800169c:	b2d2      	uxtb	r2, r2
 800169e:	701a      	strb	r2, [r3, #0]
 80016a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016a2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	627b      	str	r3, [r7, #36]	; 0x24
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	691b      	ldr	r3, [r3, #16]
 80016ac:	623b      	str	r3, [r7, #32]
 80016ae:	e00b      	b.n	80016c8 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80016b0:	6a3b      	ldr	r3, [r7, #32]
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b6:	1c59      	adds	r1, r3, #1
 80016b8:	6279      	str	r1, [r7, #36]	; 0x24
 80016ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	701a      	strb	r2, [r3, #0]
 80016c2:	6a3b      	ldr	r3, [r7, #32]
 80016c4:	09db      	lsrs	r3, r3, #7
 80016c6:	623b      	str	r3, [r7, #32]
 80016c8:	6a3b      	ldr	r3, [r7, #32]
 80016ca:	2b7f      	cmp	r3, #127	; 0x7f
 80016cc:	d8f0      	bhi.n	80016b0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80016ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d0:	1c5a      	adds	r2, r3, #1
 80016d2:	627a      	str	r2, [r7, #36]	; 0x24
 80016d4:	6a3a      	ldr	r2, [r7, #32]
 80016d6:	b2d2      	uxtb	r2, r2
 80016d8:	701a      	strb	r2, [r3, #0]
 80016da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016dc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	61fb      	str	r3, [r7, #28]
 80016e2:	2300      	movs	r3, #0
 80016e4:	61bb      	str	r3, [r7, #24]
 80016e6:	e00b      	b.n	8001700 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	1c59      	adds	r1, r3, #1
 80016f0:	61f9      	str	r1, [r7, #28]
 80016f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80016f6:	b2d2      	uxtb	r2, r2
 80016f8:	701a      	strb	r2, [r3, #0]
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	09db      	lsrs	r3, r3, #7
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	2b7f      	cmp	r3, #127	; 0x7f
 8001704:	d8f0      	bhi.n	80016e8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	61fa      	str	r2, [r7, #28]
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	b2d2      	uxtb	r2, r2
 8001710:	701a      	strb	r2, [r3, #0]
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8001716:	2215      	movs	r2, #21
 8001718:	68f9      	ldr	r1, [r7, #12]
 800171a:	6938      	ldr	r0, [r7, #16]
 800171c:	f7ff fa7a 	bl	8000c14 <_SendPacket>
  RECORD_END();
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	f383 8811 	msr	BASEPRI, r3
}
 8001726:	bf00      	nop
 8001728:	3748      	adds	r7, #72	; 0x48
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000bac 	.word	0x20000bac
 8001734:	20000b7c 	.word	0x20000b7c

08001738 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d008      	beq.n	8001756 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8001744:	4b05      	ldr	r3, [pc, #20]	; (800175c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8001746:	6a1b      	ldr	r3, [r3, #32]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d003      	beq.n	8001756 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800174e:	4b03      	ldr	r3, [pc, #12]	; (800175c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	4798      	blx	r3
  }
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000b7c 	.word	0x20000b7c

08001760 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8001768:	f3ef 8311 	mrs	r3, BASEPRI
 800176c:	f04f 0120 	mov.w	r1, #32
 8001770:	f381 8811 	msr	BASEPRI, r1
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	480b      	ldr	r0, [pc, #44]	; (80017a4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8001778:	f7ff f960 	bl	8000a3c <_PreparePacket>
 800177c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800177e:	2280      	movs	r2, #128	; 0x80
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	6938      	ldr	r0, [r7, #16]
 8001784:	f7ff f92a 	bl	80009dc <_EncodeStr>
 8001788:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800178a:	220e      	movs	r2, #14
 800178c:	68f9      	ldr	r1, [r7, #12]
 800178e:	6938      	ldr	r0, [r7, #16]
 8001790:	f7ff fa40 	bl	8000c14 <_SendPacket>
  RECORD_END();
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f383 8811 	msr	BASEPRI, r3
}
 800179a:	bf00      	nop
 800179c:	3718      	adds	r7, #24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000bac 	.word	0x20000bac

080017a8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80017ae:	4b15      	ldr	r3, [pc, #84]	; (8001804 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80017b0:	6a1b      	ldr	r3, [r3, #32]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d01a      	beq.n	80017ec <SEGGER_SYSVIEW_RecordSystime+0x44>
 80017b6:	4b13      	ldr	r3, [pc, #76]	; (8001804 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80017b8:	6a1b      	ldr	r3, [r3, #32]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d015      	beq.n	80017ec <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80017c0:	4b10      	ldr	r3, [pc, #64]	; (8001804 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80017c2:	6a1b      	ldr	r3, [r3, #32]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4798      	blx	r3
 80017c8:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80017cc:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80017ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	f04f 0300 	mov.w	r3, #0
 80017da:	000a      	movs	r2, r1
 80017dc:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80017de:	4613      	mov	r3, r2
 80017e0:	461a      	mov	r2, r3
 80017e2:	4621      	mov	r1, r4
 80017e4:	200d      	movs	r0, #13
 80017e6:	f7ff fcef 	bl	80011c8 <SEGGER_SYSVIEW_RecordU32x2>
 80017ea:	e006      	b.n	80017fa <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4619      	mov	r1, r3
 80017f2:	200c      	movs	r0, #12
 80017f4:	f7ff fcac 	bl	8001150 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd90      	pop	{r4, r7, pc}
 8001802:	bf00      	nop
 8001804:	20000b7c 	.word	0x20000b7c
 8001808:	e0001004 	.word	0xe0001004

0800180c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b08c      	sub	sp, #48	; 0x30
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8001816:	4b40      	ldr	r3, [pc, #256]	; (8001918 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d077      	beq.n	800190e <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800181e:	4b3e      	ldr	r3, [pc, #248]	; (8001918 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8001824:	2300      	movs	r3, #0
 8001826:	62bb      	str	r3, [r7, #40]	; 0x28
 8001828:	e008      	b.n	800183c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800182a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800182c:	691b      	ldr	r3, [r3, #16]
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8001830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001832:	2b00      	cmp	r3, #0
 8001834:	d007      	beq.n	8001846 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8001836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001838:	3301      	adds	r3, #1
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001840:	429a      	cmp	r2, r3
 8001842:	d3f2      	bcc.n	800182a <SEGGER_SYSVIEW_SendModule+0x1e>
 8001844:	e000      	b.n	8001848 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8001846:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8001848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800184a:	2b00      	cmp	r3, #0
 800184c:	d055      	beq.n	80018fa <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800184e:	f3ef 8311 	mrs	r3, BASEPRI
 8001852:	f04f 0120 	mov.w	r1, #32
 8001856:	f381 8811 	msr	BASEPRI, r1
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	482f      	ldr	r0, [pc, #188]	; (800191c <SEGGER_SYSVIEW_SendModule+0x110>)
 800185e:	f7ff f8ed 	bl	8000a3c <_PreparePacket>
 8001862:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	623b      	str	r3, [r7, #32]
 8001870:	e00b      	b.n	800188a <SEGGER_SYSVIEW_SendModule+0x7e>
 8001872:	6a3b      	ldr	r3, [r7, #32]
 8001874:	b2da      	uxtb	r2, r3
 8001876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001878:	1c59      	adds	r1, r3, #1
 800187a:	6279      	str	r1, [r7, #36]	; 0x24
 800187c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001880:	b2d2      	uxtb	r2, r2
 8001882:	701a      	strb	r2, [r3, #0]
 8001884:	6a3b      	ldr	r3, [r7, #32]
 8001886:	09db      	lsrs	r3, r3, #7
 8001888:	623b      	str	r3, [r7, #32]
 800188a:	6a3b      	ldr	r3, [r7, #32]
 800188c:	2b7f      	cmp	r3, #127	; 0x7f
 800188e:	d8f0      	bhi.n	8001872 <SEGGER_SYSVIEW_SendModule+0x66>
 8001890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001892:	1c5a      	adds	r2, r3, #1
 8001894:	627a      	str	r2, [r7, #36]	; 0x24
 8001896:	6a3a      	ldr	r2, [r7, #32]
 8001898:	b2d2      	uxtb	r2, r2
 800189a:	701a      	strb	r2, [r3, #0]
 800189c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	61fb      	str	r3, [r7, #28]
 80018a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	61bb      	str	r3, [r7, #24]
 80018aa:	e00b      	b.n	80018c4 <SEGGER_SYSVIEW_SendModule+0xb8>
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	1c59      	adds	r1, r3, #1
 80018b4:	61f9      	str	r1, [r7, #28]
 80018b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	701a      	strb	r2, [r3, #0]
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	09db      	lsrs	r3, r3, #7
 80018c2:	61bb      	str	r3, [r7, #24]
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	2b7f      	cmp	r3, #127	; 0x7f
 80018c8:	d8f0      	bhi.n	80018ac <SEGGER_SYSVIEW_SendModule+0xa0>
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	1c5a      	adds	r2, r3, #1
 80018ce:	61fa      	str	r2, [r7, #28]
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80018da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2280      	movs	r2, #128	; 0x80
 80018e0:	4619      	mov	r1, r3
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f7ff f87a 	bl	80009dc <_EncodeStr>
 80018e8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80018ea:	2216      	movs	r2, #22
 80018ec:	68f9      	ldr	r1, [r7, #12]
 80018ee:	6938      	ldr	r0, [r7, #16]
 80018f0:	f7ff f990 	bl	8000c14 <_SendPacket>
      RECORD_END();
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 80018fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d006      	beq.n	800190e <SEGGER_SYSVIEW_SendModule+0x102>
 8001900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d002      	beq.n	800190e <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8001908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	4798      	blx	r3
    }
  }
}
 800190e:	bf00      	nop
 8001910:	3730      	adds	r7, #48	; 0x30
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000ba4 	.word	0x20000ba4
 800191c:	20000bac 	.word	0x20000bac

08001920 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8001926:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00f      	beq.n	800194e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800192e:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f2      	bne.n	8001934 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000ba4 	.word	0x20000ba4

0800195c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8001962:	f3ef 8311 	mrs	r3, BASEPRI
 8001966:	f04f 0120 	mov.w	r1, #32
 800196a:	f381 8811 	msr	BASEPRI, r1
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	4817      	ldr	r0, [pc, #92]	; (80019d0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8001972:	f7ff f863 	bl	8000a3c <_PreparePacket>
 8001976:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	e00b      	b.n	80019a0 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	b2da      	uxtb	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	1c59      	adds	r1, r3, #1
 8001990:	6179      	str	r1, [r7, #20]
 8001992:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	701a      	strb	r2, [r3, #0]
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	09db      	lsrs	r3, r3, #7
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	2b7f      	cmp	r3, #127	; 0x7f
 80019a4:	d8f0      	bhi.n	8001988 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	1c5a      	adds	r2, r3, #1
 80019aa:	617a      	str	r2, [r7, #20]
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	b2d2      	uxtb	r2, r2
 80019b0:	701a      	strb	r2, [r3, #0]
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80019b6:	221b      	movs	r2, #27
 80019b8:	6879      	ldr	r1, [r7, #4]
 80019ba:	68b8      	ldr	r0, [r7, #8]
 80019bc:	f7ff f92a 	bl	8000c14 <_SendPacket>
  RECORD_END();
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f383 8811 	msr	BASEPRI, r3
}
 80019c6:	bf00      	nop
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000bac 	.word	0x20000bac
 80019d4:	20000ba8 	.word	0x20000ba8

080019d8 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 80019d8:	b40f      	push	{r0, r1, r2, r3}
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 80019e0:	f107 0314 	add.w	r3, r7, #20
 80019e4:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	461a      	mov	r2, r3
 80019ea:	2100      	movs	r1, #0
 80019ec:	6938      	ldr	r0, [r7, #16]
 80019ee:	f7ff fa7f 	bl	8000ef0 <_VPrintHost>
  va_end(ParamList);
#endif
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80019fc:	b004      	add	sp, #16
 80019fe:	4770      	bx	lr

08001a00 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8001a04:	4803      	ldr	r0, [pc, #12]	; (8001a14 <_cbSendSystemDesc+0x14>)
 8001a06:	f7ff feab 	bl	8001760 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8001a0a:	4803      	ldr	r0, [pc, #12]	; (8001a18 <_cbSendSystemDesc+0x18>)
 8001a0c:	f7ff fea8 	bl	8001760 <SEGGER_SYSVIEW_SendSysDesc>
}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	0800f81c 	.word	0x0800f81c
 8001a18:	0800f850 	.word	0x0800f850

08001a1c <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8001a20:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <SEGGER_SYSVIEW_Conf+0x20>)
 8001a22:	6818      	ldr	r0, [r3, #0]
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <SEGGER_SYSVIEW_Conf+0x20>)
 8001a26:	6819      	ldr	r1, [r3, #0]
 8001a28:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <SEGGER_SYSVIEW_Conf+0x24>)
 8001a2a:	4a06      	ldr	r2, [pc, #24]	; (8001a44 <SEGGER_SYSVIEW_Conf+0x28>)
 8001a2c:	f7ff fb1e 	bl	800106c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8001a30:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001a34:	f7ff fb5e 	bl	80010f4 <SEGGER_SYSVIEW_SetRAMBase>
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	08001a01 	.word	0x08001a01
 8001a44:	0800f940 	.word	0x0800f940

08001a48 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8001a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8001a4e:	2300      	movs	r3, #0
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	e048      	b.n	8001ae6 <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8001a54:	4929      	ldr	r1, [pc, #164]	; (8001afc <_cbSendTaskList+0xb4>)
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	440b      	add	r3, r1
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f00b fa2b 	bl	800cec0 <uxTaskGetStackHighWaterMark>
 8001a6a:	4601      	mov	r1, r0
 8001a6c:	4823      	ldr	r0, [pc, #140]	; (8001afc <_cbSendTaskList+0xb4>)
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	4403      	add	r3, r0
 8001a7a:	3310      	adds	r3, #16
 8001a7c:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8001a7e:	491f      	ldr	r1, [pc, #124]	; (8001afc <_cbSendTaskList+0xb4>)
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	4613      	mov	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4413      	add	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	6818      	ldr	r0, [r3, #0]
 8001a8e:	491b      	ldr	r1, [pc, #108]	; (8001afc <_cbSendTaskList+0xb4>)
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	4613      	mov	r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	4413      	add	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	6819      	ldr	r1, [r3, #0]
 8001aa0:	4c16      	ldr	r4, [pc, #88]	; (8001afc <_cbSendTaskList+0xb4>)
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4423      	add	r3, r4
 8001aae:	3308      	adds	r3, #8
 8001ab0:	681c      	ldr	r4, [r3, #0]
 8001ab2:	4d12      	ldr	r5, [pc, #72]	; (8001afc <_cbSendTaskList+0xb4>)
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	442b      	add	r3, r5
 8001ac0:	330c      	adds	r3, #12
 8001ac2:	681d      	ldr	r5, [r3, #0]
 8001ac4:	4e0d      	ldr	r6, [pc, #52]	; (8001afc <_cbSendTaskList+0xb4>)
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4433      	add	r3, r6
 8001ad2:	3310      	adds	r3, #16
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	462b      	mov	r3, r5
 8001ada:	4622      	mov	r2, r4
 8001adc:	f000 f855 	bl	8001b8a <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <_cbSendTaskList+0xb8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3b1      	bcc.n	8001a54 <_cbSendTaskList+0xc>
  }
}
 8001af0:	bf00      	nop
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000c90 	.word	0x20000c90
 8001b00:	20000d30 	.word	0x20000d30

08001b04 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8001b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8001b0c:	f00a fec0 	bl	800c890 <xTaskGetTickCountFromISR>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2200      	movs	r2, #0
 8001b14:	469a      	mov	sl, r3
 8001b16:	4693      	mov	fp, r2
 8001b18:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8001b1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	f04f 0a00 	mov.w	sl, #0
 8001b28:	f04f 0b00 	mov.w	fp, #0
 8001b2c:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8001b30:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8001b34:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8001b38:	4652      	mov	r2, sl
 8001b3a:	465b      	mov	r3, fp
 8001b3c:	1a14      	subs	r4, r2, r0
 8001b3e:	eb63 0501 	sbc.w	r5, r3, r1
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	f04f 0300 	mov.w	r3, #0
 8001b4a:	00ab      	lsls	r3, r5, #2
 8001b4c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001b50:	00a2      	lsls	r2, r4, #2
 8001b52:	4614      	mov	r4, r2
 8001b54:	461d      	mov	r5, r3
 8001b56:	eb14 0800 	adds.w	r8, r4, r0
 8001b5a:	eb45 0901 	adc.w	r9, r5, r1
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b72:	4690      	mov	r8, r2
 8001b74:	4699      	mov	r9, r3
 8001b76:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8001b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001b7e:	4610      	mov	r0, r2
 8001b80:	4619      	mov	r1, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001b8a <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b08a      	sub	sp, #40	; 0x28
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	60f8      	str	r0, [r7, #12]
 8001b92:	60b9      	str	r1, [r7, #8]
 8001b94:	607a      	str	r2, [r7, #4]
 8001b96:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	2214      	movs	r2, #20
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f00d f9f3 	bl	800ef8c <memset>
  TaskInfo.TaskID     = TaskID;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8001bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fcd6 	bl	8001570 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8001bc4:	bf00      	nop
 8001bc6:	3728      	adds	r7, #40	; 0x28
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <crc32>:
 * CRC32 code derived from work by Gary S. Brown.
 * https://web.mit.edu/freebsd/head/sys/libkern/crc32.c
 *
 */
uint32_t crc32(const void *buf, size_t size)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
	const uint8_t *p = buf;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	60fb      	str	r3, [r7, #12]
	uint32_t crc;

	crc = ~0U;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	60bb      	str	r3, [r7, #8]
	while (size--)
 8001be0:	e00e      	b.n	8001c00 <crc32+0x34>
		crc = crc32_tab[(crc ^ *p++) & 0xFF] ^ (crc >> 8);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	1c5a      	adds	r2, r3, #1
 8001be6:	60fa      	str	r2, [r7, #12]
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	4053      	eors	r3, r2
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4a0a      	ldr	r2, [pc, #40]	; (8001c1c <crc32+0x50>)
 8001bf4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	0a1b      	lsrs	r3, r3, #8
 8001bfc:	4053      	eors	r3, r2
 8001bfe:	60bb      	str	r3, [r7, #8]
	while (size--)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	1e5a      	subs	r2, r3, #1
 8001c04:	603a      	str	r2, [r7, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1eb      	bne.n	8001be2 <crc32+0x16>
	return crc ^ ~0U;
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	43db      	mvns	r3, r3
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3714      	adds	r7, #20
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	0800f948 	.word	0x0800f948

08001c20 <CheckCRC>:

bool CheckCRC(const uint8_t *Buff, const uint32_t Len)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
	//make sure args and crc32 return are not NULL
	if(!Buff || !Len){
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d002      	beq.n	8001c36 <CheckCRC+0x16>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <CheckCRC+0x1a>
		return false;
 8001c36:	2300      	movs	r3, #0
 8001c38:	e039      	b.n	8001cae <CheckCRC+0x8e>
	}

	uint32_t result = crc32(Buff, 4);
 8001c3a:	2104      	movs	r1, #4
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff ffc5 	bl	8001bcc <crc32>
 8001c42:	6138      	str	r0, [r7, #16]

	if(!result){
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <CheckCRC+0x2e>
		return false;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	e02f      	b.n	8001cae <CheckCRC+0x8e>
	}
	//for each byte of crc32 in packet, ensure equality with crc32 calculated on packet contents
	for (int i = 0; i < 4; i++)
 8001c4e:	2300      	movs	r3, #0
 8001c50:	617b      	str	r3, [r7, #20]
 8001c52:	e028      	b.n	8001ca6 <CheckCRC+0x86>
	{
		uint32_t hashresult = result & (0x000000FF << (8 * i));
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	00db      	lsls	r3, r3, #3
 8001c58:	22ff      	movs	r2, #255	; 0xff
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	461a      	mov	r2, r3
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	4013      	ands	r3, r2
 8001c64:	60fb      	str	r3, [r7, #12]
		char hex[3];
		//first 2 digits of each hash result is used; all other digits are significant but always 0
		sprintf(hex, "%02x", hashresult >> (8 * i));
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	40da      	lsrs	r2, r3
 8001c6e:	f107 0308 	add.w	r3, r7, #8
 8001c72:	4911      	ldr	r1, [pc, #68]	; (8001cb8 <CheckCRC+0x98>)
 8001c74:	4618      	mov	r0, r3
 8001c76:	f00d f969 	bl	800ef4c <siprintf>

		uint8_t uint8_value = strtoul(hex, NULL, 16);
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	2210      	movs	r2, #16
 8001c80:	2100      	movs	r1, #0
 8001c82:	4618      	mov	r0, r3
 8001c84:	f00d f958 	bl	800ef38 <strtoul>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	72fb      	strb	r3, [r7, #11]

		if (uint8_value != Buff[i + 5])
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	3305      	adds	r3, #5
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	4413      	add	r3, r2
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	7afa      	ldrb	r2, [r7, #11]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d001      	beq.n	8001ca0 <CheckCRC+0x80>
		{
			return false;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	e006      	b.n	8001cae <CheckCRC+0x8e>
	for (int i = 0; i < 4; i++)
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	2b03      	cmp	r3, #3
 8001caa:	ddd3      	ble.n	8001c54 <CheckCRC+0x34>
		}
	}

	return true;
 8001cac:	2301      	movs	r3, #1
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	0800f860 	.word	0x0800f860

08001cbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cbc:	b590      	push	{r4, r7, lr}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cc2:	f000 fda2 	bl	800280a <HAL_Init>

  /* USER CODE BEGIN Init */
  SEGGER_SYSVIEW_Conf();
 8001cc6:	f7ff fea9 	bl	8001a1c <SEGGER_SYSVIEW_Conf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cca:	f000 f857 	bl	8001d7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cce:	f000 f9bd 	bl	800204c <MX_GPIO_Init>
  MX_ETH_Init();
 8001cd2:	f000 f8c5 	bl	8001e60 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001cd6:	f000 f989 	bl	8001fec <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8001cda:	f000 f90f 	bl	8001efc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001cde:	2104      	movs	r1, #4
 8001ce0:	481a      	ldr	r0, [pc, #104]	; (8001d4c <main+0x90>)
 8001ce2:	f004 f929 	bl	8005f38 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001ce6:	f009 fa19 	bl	800b11c <osKernelInitialize>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of testCommandTimer */
  testCommandTimerHandle = osTimerNew(testCommandTimerEntry, osTimerPeriodic, NULL, &testCommandTimer_attributes);
 8001cea:	4b19      	ldr	r3, [pc, #100]	; (8001d50 <main+0x94>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	2101      	movs	r1, #1
 8001cf0:	4818      	ldr	r0, [pc, #96]	; (8001d54 <main+0x98>)
 8001cf2:	f009 fb67 	bl	800b3c4 <osTimerNew>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	4a17      	ldr	r2, [pc, #92]	; (8001d58 <main+0x9c>)
 8001cfa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  xTimerStart(testCommandTimerHandle, 10000 / portTICK_PERIOD_MS);
 8001cfc:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <main+0x9c>)
 8001cfe:	681c      	ldr	r4, [r3, #0]
 8001d00:	f00a fdb6 	bl	800c870 <xTaskGetTickCount>
 8001d04:	4602      	mov	r2, r0
 8001d06:	f242 7310 	movw	r3, #10000	; 0x2710
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	2101      	movs	r1, #1
 8001d10:	4620      	mov	r0, r4
 8001d12:	f00b fb15 	bl	800d340 <xTimerGenericCommand>
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of commandQueue */
  commandQueueHandle = osMessageQueueNew (16, 32, &commandQueue_attributes);
 8001d16:	4a11      	ldr	r2, [pc, #68]	; (8001d5c <main+0xa0>)
 8001d18:	2120      	movs	r1, #32
 8001d1a:	2010      	movs	r0, #16
 8001d1c:	f009 fbd6 	bl	800b4cc <osMessageQueueNew>
 8001d20:	4603      	mov	r3, r0
 8001d22:	4a0f      	ldr	r2, [pc, #60]	; (8001d60 <main+0xa4>)
 8001d24:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001d26:	4a0f      	ldr	r2, [pc, #60]	; (8001d64 <main+0xa8>)
 8001d28:	2100      	movs	r1, #0
 8001d2a:	480f      	ldr	r0, [pc, #60]	; (8001d68 <main+0xac>)
 8001d2c:	f009 fa60 	bl	800b1f0 <osThreadNew>
 8001d30:	4603      	mov	r3, r0
 8001d32:	4a0e      	ldr	r2, [pc, #56]	; (8001d6c <main+0xb0>)
 8001d34:	6013      	str	r3, [r2, #0]

  /* creation of commandReader */
  commandReaderHandle = osThreadNew(commandReaderEntry, NULL, &commandReader_attributes);
 8001d36:	4a0e      	ldr	r2, [pc, #56]	; (8001d70 <main+0xb4>)
 8001d38:	2100      	movs	r1, #0
 8001d3a:	480e      	ldr	r0, [pc, #56]	; (8001d74 <main+0xb8>)
 8001d3c:	f009 fa58 	bl	800b1f0 <osThreadNew>
 8001d40:	4603      	mov	r3, r0
 8001d42:	4a0d      	ldr	r2, [pc, #52]	; (8001d78 <main+0xbc>)
 8001d44:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001d46:	f009 fa1d 	bl	800b184 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d4a:	e7fe      	b.n	8001d4a <main+0x8e>
 8001d4c:	20000e1c 	.word	0x20000e1c
 8001d50:	0800fda8 	.word	0x0800fda8
 8001d54:	08002269 	.word	0x08002269
 8001d58:	20000efc 	.word	0x20000efc
 8001d5c:	0800fd90 	.word	0x0800fd90
 8001d60:	20000ef8 	.word	0x20000ef8
 8001d64:	0800fd48 	.word	0x0800fd48
 8001d68:	08002191 	.word	0x08002191
 8001d6c:	20000ef0 	.word	0x20000ef0
 8001d70:	0800fd6c 	.word	0x0800fd6c
 8001d74:	080021e5 	.word	0x080021e5
 8001d78:	20000ef4 	.word	0x20000ef4

08001d7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b094      	sub	sp, #80	; 0x50
 8001d80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	2234      	movs	r2, #52	; 0x34
 8001d88:	2100      	movs	r1, #0
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f00d f8fe 	bl	800ef8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d90:	f107 0308 	add.w	r3, r7, #8
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001da0:	f002 fe0a 	bl	80049b8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001da4:	4b2c      	ldr	r3, [pc, #176]	; (8001e58 <SystemClock_Config+0xdc>)
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	4a2b      	ldr	r2, [pc, #172]	; (8001e58 <SystemClock_Config+0xdc>)
 8001daa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dae:	6413      	str	r3, [r2, #64]	; 0x40
 8001db0:	4b29      	ldr	r3, [pc, #164]	; (8001e58 <SystemClock_Config+0xdc>)
 8001db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001dbc:	4b27      	ldr	r3, [pc, #156]	; (8001e5c <SystemClock_Config+0xe0>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001dc4:	4a25      	ldr	r2, [pc, #148]	; (8001e5c <SystemClock_Config+0xe0>)
 8001dc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dca:	6013      	str	r3, [r2, #0]
 8001dcc:	4b23      	ldr	r3, [pc, #140]	; (8001e5c <SystemClock_Config+0xe0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001dd4:	603b      	str	r3, [r7, #0]
 8001dd6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001ddc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001de0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001de2:	2302      	movs	r3, #2
 8001de4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001de6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001dea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001dec:	2304      	movs	r3, #4
 8001dee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001df0:	2360      	movs	r3, #96	; 0x60
 8001df2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001df4:	2302      	movs	r3, #2
 8001df6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001df8:	2304      	movs	r3, #4
 8001dfa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e00:	f107 031c 	add.w	r3, r7, #28
 8001e04:	4618      	mov	r0, r3
 8001e06:	f002 fe37 	bl	8004a78 <HAL_RCC_OscConfig>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001e10:	f000 fa48 	bl	80022a4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001e14:	f002 fde0 	bl	80049d8 <HAL_PWREx_EnableOverDrive>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001e1e:	f000 fa41 	bl	80022a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e22:	230f      	movs	r3, #15
 8001e24:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e26:	2302      	movs	r3, #2
 8001e28:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e38:	f107 0308 	add.w	r3, r7, #8
 8001e3c:	2103      	movs	r1, #3
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f003 f8c8 	bl	8004fd4 <HAL_RCC_ClockConfig>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001e4a:	f000 fa2b 	bl	80022a4 <Error_Handler>
  }
}
 8001e4e:	bf00      	nop
 8001e50:	3750      	adds	r7, #80	; 0x50
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40007000 	.word	0x40007000

08001e60 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001e64:	4b1f      	ldr	r3, [pc, #124]	; (8001ee4 <MX_ETH_Init+0x84>)
 8001e66:	4a20      	ldr	r2, [pc, #128]	; (8001ee8 <MX_ETH_Init+0x88>)
 8001e68:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001e6a:	4b20      	ldr	r3, [pc, #128]	; (8001eec <MX_ETH_Init+0x8c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001e70:	4b1e      	ldr	r3, [pc, #120]	; (8001eec <MX_ETH_Init+0x8c>)
 8001e72:	2280      	movs	r2, #128	; 0x80
 8001e74:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001e76:	4b1d      	ldr	r3, [pc, #116]	; (8001eec <MX_ETH_Init+0x8c>)
 8001e78:	22e1      	movs	r2, #225	; 0xe1
 8001e7a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001e7c:	4b1b      	ldr	r3, [pc, #108]	; (8001eec <MX_ETH_Init+0x8c>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001e82:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <MX_ETH_Init+0x8c>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001e88:	4b18      	ldr	r3, [pc, #96]	; (8001eec <MX_ETH_Init+0x8c>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001e8e:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <MX_ETH_Init+0x84>)
 8001e90:	4a16      	ldr	r2, [pc, #88]	; (8001eec <MX_ETH_Init+0x8c>)
 8001e92:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001e94:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <MX_ETH_Init+0x84>)
 8001e96:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001e9a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <MX_ETH_Init+0x84>)
 8001e9e:	4a14      	ldr	r2, [pc, #80]	; (8001ef0 <MX_ETH_Init+0x90>)
 8001ea0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001ea2:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <MX_ETH_Init+0x84>)
 8001ea4:	4a13      	ldr	r2, [pc, #76]	; (8001ef4 <MX_ETH_Init+0x94>)
 8001ea6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001ea8:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <MX_ETH_Init+0x84>)
 8001eaa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001eae:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001eb0:	480c      	ldr	r0, [pc, #48]	; (8001ee4 <MX_ETH_Init+0x84>)
 8001eb2:	f000 fddd 	bl	8002a70 <HAL_ETH_Init>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001ebc:	f000 f9f2 	bl	80022a4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001ec0:	2238      	movs	r2, #56	; 0x38
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	480c      	ldr	r0, [pc, #48]	; (8001ef8 <MX_ETH_Init+0x98>)
 8001ec6:	f00d f861 	bl	800ef8c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001eca:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <MX_ETH_Init+0x98>)
 8001ecc:	2221      	movs	r2, #33	; 0x21
 8001ece:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001ed0:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <MX_ETH_Init+0x98>)
 8001ed2:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001ed6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001ed8:	4b07      	ldr	r3, [pc, #28]	; (8001ef8 <MX_ETH_Init+0x98>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000d6c 	.word	0x20000d6c
 8001ee8:	40028000 	.word	0x40028000
 8001eec:	20000f00 	.word	0x20000f00
 8001ef0:	20000200 	.word	0x20000200
 8001ef4:	20000160 	.word	0x20000160
 8001ef8:	20000d34 	.word	0x20000d34

08001efc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08e      	sub	sp, #56	; 0x38
 8001f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	609a      	str	r2, [r3, #8]
 8001f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f10:	f107 031c 	add.w	r3, r7, #28
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f1c:	463b      	mov	r3, r7
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]
 8001f22:	605a      	str	r2, [r3, #4]
 8001f24:	609a      	str	r2, [r3, #8]
 8001f26:	60da      	str	r2, [r3, #12]
 8001f28:	611a      	str	r2, [r3, #16]
 8001f2a:	615a      	str	r2, [r3, #20]
 8001f2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f2e:	4b2d      	ldr	r3, [pc, #180]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f30:	4a2d      	ldr	r2, [pc, #180]	; (8001fe8 <MX_TIM4_Init+0xec>)
 8001f32:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001f34:	4b2b      	ldr	r3, [pc, #172]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f3a:	4b2a      	ldr	r3, [pc, #168]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001f40:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f48:	4b26      	ldr	r3, [pc, #152]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f4e:	4b25      	ldr	r3, [pc, #148]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f50:	2280      	movs	r2, #128	; 0x80
 8001f52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f54:	4823      	ldr	r0, [pc, #140]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f56:	f003 febd 	bl	8005cd4 <HAL_TIM_Base_Init>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001f60:	f000 f9a0 	bl	80022a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f68:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f6e:	4619      	mov	r1, r3
 8001f70:	481c      	ldr	r0, [pc, #112]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f72:	f004 fb0f 	bl	8006594 <HAL_TIM_ConfigClockSource>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001f7c:	f000 f992 	bl	80022a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001f80:	4818      	ldr	r0, [pc, #96]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001f82:	f003 ff77 	bl	8005e74 <HAL_TIM_PWM_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001f8c:	f000 f98a 	bl	80022a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f90:	2300      	movs	r3, #0
 8001f92:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f94:	2300      	movs	r3, #0
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f98:	f107 031c 	add.w	r3, r7, #28
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4811      	ldr	r0, [pc, #68]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001fa0:	f004 ffa8 	bl	8006ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001faa:	f000 f97b 	bl	80022a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fae:	2360      	movs	r3, #96	; 0x60
 8001fb0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fbe:	463b      	mov	r3, r7
 8001fc0:	2204      	movs	r2, #4
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4807      	ldr	r0, [pc, #28]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001fc6:	f004 f9d1 	bl	800636c <HAL_TIM_PWM_ConfigChannel>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001fd0:	f000 f968 	bl	80022a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001fd4:	4803      	ldr	r0, [pc, #12]	; (8001fe4 <MX_TIM4_Init+0xe8>)
 8001fd6:	f000 fa6b 	bl	80024b0 <HAL_TIM_MspPostInit>

}
 8001fda:	bf00      	nop
 8001fdc:	3738      	adds	r7, #56	; 0x38
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000e1c 	.word	0x20000e1c
 8001fe8:	40000800 	.word	0x40000800

08001fec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ff0:	4b14      	ldr	r3, [pc, #80]	; (8002044 <MX_USART3_UART_Init+0x58>)
 8001ff2:	4a15      	ldr	r2, [pc, #84]	; (8002048 <MX_USART3_UART_Init+0x5c>)
 8001ff4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ff6:	4b13      	ldr	r3, [pc, #76]	; (8002044 <MX_USART3_UART_Init+0x58>)
 8001ff8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ffc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffe:	4b11      	ldr	r3, [pc, #68]	; (8002044 <MX_USART3_UART_Init+0x58>)
 8002000:	2200      	movs	r2, #0
 8002002:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002004:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <MX_USART3_UART_Init+0x58>)
 8002006:	2200      	movs	r2, #0
 8002008:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800200a:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <MX_USART3_UART_Init+0x58>)
 800200c:	2200      	movs	r2, #0
 800200e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002010:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <MX_USART3_UART_Init+0x58>)
 8002012:	220c      	movs	r2, #12
 8002014:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002016:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <MX_USART3_UART_Init+0x58>)
 8002018:	2200      	movs	r2, #0
 800201a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800201c:	4b09      	ldr	r3, [pc, #36]	; (8002044 <MX_USART3_UART_Init+0x58>)
 800201e:	2200      	movs	r2, #0
 8002020:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002022:	4b08      	ldr	r3, [pc, #32]	; (8002044 <MX_USART3_UART_Init+0x58>)
 8002024:	2200      	movs	r2, #0
 8002026:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002028:	4b06      	ldr	r3, [pc, #24]	; (8002044 <MX_USART3_UART_Init+0x58>)
 800202a:	2200      	movs	r2, #0
 800202c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800202e:	4805      	ldr	r0, [pc, #20]	; (8002044 <MX_USART3_UART_Init+0x58>)
 8002030:	f005 f80c 	bl	800704c <HAL_UART_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800203a:	f000 f933 	bl	80022a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000e68 	.word	0x20000e68
 8002048:	40004800 	.word	0x40004800

0800204c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08c      	sub	sp, #48	; 0x30
 8002050:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002052:	f107 031c 	add.w	r3, r7, #28
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	60da      	str	r2, [r3, #12]
 8002060:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002062:	4b47      	ldr	r3, [pc, #284]	; (8002180 <MX_GPIO_Init+0x134>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	4a46      	ldr	r2, [pc, #280]	; (8002180 <MX_GPIO_Init+0x134>)
 8002068:	f043 0304 	orr.w	r3, r3, #4
 800206c:	6313      	str	r3, [r2, #48]	; 0x30
 800206e:	4b44      	ldr	r3, [pc, #272]	; (8002180 <MX_GPIO_Init+0x134>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	61bb      	str	r3, [r7, #24]
 8002078:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800207a:	4b41      	ldr	r3, [pc, #260]	; (8002180 <MX_GPIO_Init+0x134>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	4a40      	ldr	r2, [pc, #256]	; (8002180 <MX_GPIO_Init+0x134>)
 8002080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002084:	6313      	str	r3, [r2, #48]	; 0x30
 8002086:	4b3e      	ldr	r3, [pc, #248]	; (8002180 <MX_GPIO_Init+0x134>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	4b3b      	ldr	r3, [pc, #236]	; (8002180 <MX_GPIO_Init+0x134>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	4a3a      	ldr	r2, [pc, #232]	; (8002180 <MX_GPIO_Init+0x134>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6313      	str	r3, [r2, #48]	; 0x30
 800209e:	4b38      	ldr	r3, [pc, #224]	; (8002180 <MX_GPIO_Init+0x134>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020aa:	4b35      	ldr	r3, [pc, #212]	; (8002180 <MX_GPIO_Init+0x134>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	4a34      	ldr	r2, [pc, #208]	; (8002180 <MX_GPIO_Init+0x134>)
 80020b0:	f043 0302 	orr.w	r3, r3, #2
 80020b4:	6313      	str	r3, [r2, #48]	; 0x30
 80020b6:	4b32      	ldr	r3, [pc, #200]	; (8002180 <MX_GPIO_Init+0x134>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020c2:	4b2f      	ldr	r3, [pc, #188]	; (8002180 <MX_GPIO_Init+0x134>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	4a2e      	ldr	r2, [pc, #184]	; (8002180 <MX_GPIO_Init+0x134>)
 80020c8:	f043 0308 	orr.w	r3, r3, #8
 80020cc:	6313      	str	r3, [r2, #48]	; 0x30
 80020ce:	4b2c      	ldr	r3, [pc, #176]	; (8002180 <MX_GPIO_Init+0x134>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	f003 0308 	and.w	r3, r3, #8
 80020d6:	60bb      	str	r3, [r7, #8]
 80020d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80020da:	4b29      	ldr	r3, [pc, #164]	; (8002180 <MX_GPIO_Init+0x134>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	4a28      	ldr	r2, [pc, #160]	; (8002180 <MX_GPIO_Init+0x134>)
 80020e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020e4:	6313      	str	r3, [r2, #48]	; 0x30
 80020e6:	4b26      	ldr	r3, [pc, #152]	; (8002180 <MX_GPIO_Init+0x134>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80020f2:	2200      	movs	r2, #0
 80020f4:	f244 0101 	movw	r1, #16385	; 0x4001
 80020f8:	4822      	ldr	r0, [pc, #136]	; (8002184 <MX_GPIO_Init+0x138>)
 80020fa:	f001 f98b 	bl	8003414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80020fe:	2200      	movs	r2, #0
 8002100:	2140      	movs	r1, #64	; 0x40
 8002102:	4821      	ldr	r0, [pc, #132]	; (8002188 <MX_GPIO_Init+0x13c>)
 8002104:	f001 f986 	bl	8003414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002108:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800210c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800210e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002112:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002118:	f107 031c 	add.w	r3, r7, #28
 800211c:	4619      	mov	r1, r3
 800211e:	481b      	ldr	r0, [pc, #108]	; (800218c <MX_GPIO_Init+0x140>)
 8002120:	f000 ffcc 	bl	80030bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8002124:	f244 0301 	movw	r3, #16385	; 0x4001
 8002128:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800212a:	2301      	movs	r3, #1
 800212c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212e:	2300      	movs	r3, #0
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002132:	2300      	movs	r3, #0
 8002134:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002136:	f107 031c 	add.w	r3, r7, #28
 800213a:	4619      	mov	r1, r3
 800213c:	4811      	ldr	r0, [pc, #68]	; (8002184 <MX_GPIO_Init+0x138>)
 800213e:	f000 ffbd 	bl	80030bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002142:	2340      	movs	r3, #64	; 0x40
 8002144:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002146:	2301      	movs	r3, #1
 8002148:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214e:	2300      	movs	r3, #0
 8002150:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002152:	f107 031c 	add.w	r3, r7, #28
 8002156:	4619      	mov	r1, r3
 8002158:	480b      	ldr	r0, [pc, #44]	; (8002188 <MX_GPIO_Init+0x13c>)
 800215a:	f000 ffaf 	bl	80030bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800215e:	2380      	movs	r3, #128	; 0x80
 8002160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002162:	2300      	movs	r3, #0
 8002164:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800216a:	f107 031c 	add.w	r3, r7, #28
 800216e:	4619      	mov	r1, r3
 8002170:	4805      	ldr	r0, [pc, #20]	; (8002188 <MX_GPIO_Init+0x13c>)
 8002172:	f000 ffa3 	bl	80030bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002176:	bf00      	nop
 8002178:	3730      	adds	r7, #48	; 0x30
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40023800 	.word	0x40023800
 8002184:	40020400 	.word	0x40020400
 8002188:	40021800 	.word	0x40021800
 800218c:	40020800 	.word	0x40020800

08002190 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002198:	f00c f820 	bl	800e1dc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 800219c:	2064      	movs	r0, #100	; 0x64
 800219e:	f009 f8cd 	bl	800b33c <osDelay>
    int32_t CH1_DC = 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
    while (1)
    {
        while(CH1_DC < 65535)
 80021a6:	e008      	b.n	80021ba <StartDefaultTask+0x2a>
        {
            TIM4->CCR2 = CH1_DC;
 80021a8:	4a0d      	ldr	r2, [pc, #52]	; (80021e0 <StartDefaultTask+0x50>)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6393      	str	r3, [r2, #56]	; 0x38
            CH1_DC += 70;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3346      	adds	r3, #70	; 0x46
 80021b2:	60fb      	str	r3, [r7, #12]
            HAL_Delay(1);
 80021b4:	2001      	movs	r0, #1
 80021b6:	f000 fb55 	bl	8002864 <HAL_Delay>
        while(CH1_DC < 65535)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80021c0:	4293      	cmp	r3, r2
 80021c2:	ddf1      	ble.n	80021a8 <StartDefaultTask+0x18>
        }
        while(CH1_DC > 0)
 80021c4:	e008      	b.n	80021d8 <StartDefaultTask+0x48>
        {
            TIM4->CCR2 = CH1_DC;
 80021c6:	4a06      	ldr	r2, [pc, #24]	; (80021e0 <StartDefaultTask+0x50>)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6393      	str	r3, [r2, #56]	; 0x38
            CH1_DC -= 70;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	3b46      	subs	r3, #70	; 0x46
 80021d0:	60fb      	str	r3, [r7, #12]
            HAL_Delay(1);
 80021d2:	2001      	movs	r0, #1
 80021d4:	f000 fb46 	bl	8002864 <HAL_Delay>
        while(CH1_DC > 0)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	dcf3      	bgt.n	80021c6 <StartDefaultTask+0x36>
        while(CH1_DC < 65535)
 80021de:	e7ec      	b.n	80021ba <StartDefaultTask+0x2a>
 80021e0:	40000800 	.word	0x40000800

080021e4 <commandReaderEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_commandReaderEntry */
void commandReaderEntry(void *argument)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08c      	sub	sp, #48	; 0x30
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN commandReaderEntry */
  /* Infinite loop */
  bool crccheck;
  for(;;)
  {
    osDelay(1);
 80021ec:	2001      	movs	r0, #1
 80021ee:	f009 f8a5 	bl	800b33c <osDelay>
    uint8_t command[32];
    if (xQueueReceive(commandQueueHandle, &command, 100) == pdPASS){
 80021f2:	4b19      	ldr	r3, [pc, #100]	; (8002258 <commandReaderEntry+0x74>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f107 0108 	add.w	r1, r7, #8
 80021fa:	2264      	movs	r2, #100	; 0x64
 80021fc:	4618      	mov	r0, r3
 80021fe:	f009 fdcb 	bl	800bd98 <xQueueReceive>
 8002202:	4603      	mov	r3, r0
 8002204:	2b01      	cmp	r3, #1
 8002206:	d1f1      	bne.n	80021ec <commandReaderEntry+0x8>
    	//SEGGER_SYSVIEW_PrintfHost("%d \n", command[1]);
    	//SEGGER_SYSVIEW_PrintfHost("%p \n", (void*)command);
    	//SEGGER_SYSVIEW_PrintfHost("%u \n", (void*)command);
    	//SEGGER_SYSVIEW_PrintfHost("%x \n", (void*)command);

    	SEGGER_SYSVIEW_PrintfHost("begin:");
 8002208:	4814      	ldr	r0, [pc, #80]	; (800225c <commandReaderEntry+0x78>)
 800220a:	f7ff fbe5 	bl	80019d8 <SEGGER_SYSVIEW_PrintfHost>
    	for(int i=0; i < 10; i++){
 800220e:	2300      	movs	r3, #0
 8002210:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002212:	e00b      	b.n	800222c <commandReaderEntry+0x48>
    		SEGGER_SYSVIEW_PrintfHost("%d \n", command[i]);
 8002214:	f107 0208 	add.w	r2, r7, #8
 8002218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800221a:	4413      	add	r3, r2
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	4619      	mov	r1, r3
 8002220:	480f      	ldr	r0, [pc, #60]	; (8002260 <commandReaderEntry+0x7c>)
 8002222:	f7ff fbd9 	bl	80019d8 <SEGGER_SYSVIEW_PrintfHost>
    	for(int i=0; i < 10; i++){
 8002226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002228:	3301      	adds	r3, #1
 800222a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800222c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222e:	2b09      	cmp	r3, #9
 8002230:	ddf0      	ble.n	8002214 <commandReaderEntry+0x30>
    	}
    	SEGGER_SYSVIEW_PrintfHost("end");
 8002232:	480c      	ldr	r0, [pc, #48]	; (8002264 <commandReaderEntry+0x80>)
 8002234:	f7ff fbd0 	bl	80019d8 <SEGGER_SYSVIEW_PrintfHost>
    	crccheck = CheckCRC(command, 9);
 8002238:	f107 0308 	add.w	r3, r7, #8
 800223c:	2109      	movs	r1, #9
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff fcee 	bl	8001c20 <CheckCRC>
 8002244:	4603      	mov	r3, r0
 8002246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    	SEGGER_SYSVIEW_PrintfHost("%d \n", crccheck);
 800224a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800224e:	4619      	mov	r1, r3
 8002250:	4803      	ldr	r0, [pc, #12]	; (8002260 <commandReaderEntry+0x7c>)
 8002252:	f7ff fbc1 	bl	80019d8 <SEGGER_SYSVIEW_PrintfHost>
  {
 8002256:	e7c9      	b.n	80021ec <commandReaderEntry+0x8>
 8002258:	20000ef8 	.word	0x20000ef8
 800225c:	0800f8a8 	.word	0x0800f8a8
 8002260:	0800f8b0 	.word	0x0800f8b0
 8002264:	0800f8b8 	.word	0x0800f8b8

08002268 <testCommandTimerEntry>:
  /* USER CODE END commandReaderEntry */
}

/* testCommandTimerEntry function */
void testCommandTimerEntry(void *argument)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN testCommandTimerEntry */
  //SEGGER_SYSVIEW_PrintfHost("sender");
  osDelay(1);
 8002270:	2001      	movs	r0, #1
 8002272:	f009 f863 	bl	800b33c <osDelay>
  //uint8_t *data = "Hello World from USB CDC\n";
  //xQueueSend(commandQueueHandle, data, 100);

  /* USER CODE END testCommandTimerEntry */
}
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d101      	bne.n	8002296 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002292:	f000 fac7 	bl	8002824 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40001000 	.word	0x40001000

080022a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022a8:	b672      	cpsid	i
}
 80022aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022ac:	e7fe      	b.n	80022ac <Error_Handler+0x8>
	...

080022b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80022b6:	4b11      	ldr	r3, [pc, #68]	; (80022fc <HAL_MspInit+0x4c>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	4a10      	ldr	r2, [pc, #64]	; (80022fc <HAL_MspInit+0x4c>)
 80022bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022c0:	6413      	str	r3, [r2, #64]	; 0x40
 80022c2:	4b0e      	ldr	r3, [pc, #56]	; (80022fc <HAL_MspInit+0x4c>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ca:	607b      	str	r3, [r7, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ce:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_MspInit+0x4c>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	4a0a      	ldr	r2, [pc, #40]	; (80022fc <HAL_MspInit+0x4c>)
 80022d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022d8:	6453      	str	r3, [r2, #68]	; 0x44
 80022da:	4b08      	ldr	r3, [pc, #32]	; (80022fc <HAL_MspInit+0x4c>)
 80022dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022e2:	603b      	str	r3, [r7, #0]
 80022e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022e6:	2200      	movs	r2, #0
 80022e8:	210f      	movs	r1, #15
 80022ea:	f06f 0001 	mvn.w	r0, #1
 80022ee:	f000 fb95 	bl	8002a1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022f2:	bf00      	nop
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40023800 	.word	0x40023800

08002300 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b08e      	sub	sp, #56	; 0x38
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002308:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a4e      	ldr	r2, [pc, #312]	; (8002458 <HAL_ETH_MspInit+0x158>)
 800231e:	4293      	cmp	r3, r2
 8002320:	f040 8096 	bne.w	8002450 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002324:	4b4d      	ldr	r3, [pc, #308]	; (800245c <HAL_ETH_MspInit+0x15c>)
 8002326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002328:	4a4c      	ldr	r2, [pc, #304]	; (800245c <HAL_ETH_MspInit+0x15c>)
 800232a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800232e:	6313      	str	r3, [r2, #48]	; 0x30
 8002330:	4b4a      	ldr	r3, [pc, #296]	; (800245c <HAL_ETH_MspInit+0x15c>)
 8002332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002338:	623b      	str	r3, [r7, #32]
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	4b47      	ldr	r3, [pc, #284]	; (800245c <HAL_ETH_MspInit+0x15c>)
 800233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002340:	4a46      	ldr	r2, [pc, #280]	; (800245c <HAL_ETH_MspInit+0x15c>)
 8002342:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002346:	6313      	str	r3, [r2, #48]	; 0x30
 8002348:	4b44      	ldr	r3, [pc, #272]	; (800245c <HAL_ETH_MspInit+0x15c>)
 800234a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002350:	61fb      	str	r3, [r7, #28]
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	4b41      	ldr	r3, [pc, #260]	; (800245c <HAL_ETH_MspInit+0x15c>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	4a40      	ldr	r2, [pc, #256]	; (800245c <HAL_ETH_MspInit+0x15c>)
 800235a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800235e:	6313      	str	r3, [r2, #48]	; 0x30
 8002360:	4b3e      	ldr	r3, [pc, #248]	; (800245c <HAL_ETH_MspInit+0x15c>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002368:	61bb      	str	r3, [r7, #24]
 800236a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800236c:	4b3b      	ldr	r3, [pc, #236]	; (800245c <HAL_ETH_MspInit+0x15c>)
 800236e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002370:	4a3a      	ldr	r2, [pc, #232]	; (800245c <HAL_ETH_MspInit+0x15c>)
 8002372:	f043 0304 	orr.w	r3, r3, #4
 8002376:	6313      	str	r3, [r2, #48]	; 0x30
 8002378:	4b38      	ldr	r3, [pc, #224]	; (800245c <HAL_ETH_MspInit+0x15c>)
 800237a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	617b      	str	r3, [r7, #20]
 8002382:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002384:	4b35      	ldr	r3, [pc, #212]	; (800245c <HAL_ETH_MspInit+0x15c>)
 8002386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002388:	4a34      	ldr	r2, [pc, #208]	; (800245c <HAL_ETH_MspInit+0x15c>)
 800238a:	f043 0301 	orr.w	r3, r3, #1
 800238e:	6313      	str	r3, [r2, #48]	; 0x30
 8002390:	4b32      	ldr	r3, [pc, #200]	; (800245c <HAL_ETH_MspInit+0x15c>)
 8002392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239c:	4b2f      	ldr	r3, [pc, #188]	; (800245c <HAL_ETH_MspInit+0x15c>)
 800239e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a0:	4a2e      	ldr	r2, [pc, #184]	; (800245c <HAL_ETH_MspInit+0x15c>)
 80023a2:	f043 0302 	orr.w	r3, r3, #2
 80023a6:	6313      	str	r3, [r2, #48]	; 0x30
 80023a8:	4b2c      	ldr	r3, [pc, #176]	; (800245c <HAL_ETH_MspInit+0x15c>)
 80023aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	60fb      	str	r3, [r7, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80023b4:	4b29      	ldr	r3, [pc, #164]	; (800245c <HAL_ETH_MspInit+0x15c>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	4a28      	ldr	r2, [pc, #160]	; (800245c <HAL_ETH_MspInit+0x15c>)
 80023ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023be:	6313      	str	r3, [r2, #48]	; 0x30
 80023c0:	4b26      	ldr	r3, [pc, #152]	; (800245c <HAL_ETH_MspInit+0x15c>)
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c8:	60bb      	str	r3, [r7, #8]
 80023ca:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80023cc:	2332      	movs	r3, #50	; 0x32
 80023ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d0:	2302      	movs	r3, #2
 80023d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d8:	2303      	movs	r3, #3
 80023da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80023dc:	230b      	movs	r3, #11
 80023de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e4:	4619      	mov	r1, r3
 80023e6:	481e      	ldr	r0, [pc, #120]	; (8002460 <HAL_ETH_MspInit+0x160>)
 80023e8:	f000 fe68 	bl	80030bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80023ec:	2386      	movs	r3, #134	; 0x86
 80023ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f0:	2302      	movs	r3, #2
 80023f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f8:	2303      	movs	r3, #3
 80023fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80023fc:	230b      	movs	r3, #11
 80023fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002404:	4619      	mov	r1, r3
 8002406:	4817      	ldr	r0, [pc, #92]	; (8002464 <HAL_ETH_MspInit+0x164>)
 8002408:	f000 fe58 	bl	80030bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800240c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002410:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002412:	2302      	movs	r3, #2
 8002414:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002416:	2300      	movs	r3, #0
 8002418:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241a:	2303      	movs	r3, #3
 800241c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800241e:	230b      	movs	r3, #11
 8002420:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002422:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002426:	4619      	mov	r1, r3
 8002428:	480f      	ldr	r0, [pc, #60]	; (8002468 <HAL_ETH_MspInit+0x168>)
 800242a:	f000 fe47 	bl	80030bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800242e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002432:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002434:	2302      	movs	r3, #2
 8002436:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243c:	2303      	movs	r3, #3
 800243e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002440:	230b      	movs	r3, #11
 8002442:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002444:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002448:	4619      	mov	r1, r3
 800244a:	4808      	ldr	r0, [pc, #32]	; (800246c <HAL_ETH_MspInit+0x16c>)
 800244c:	f000 fe36 	bl	80030bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002450:	bf00      	nop
 8002452:	3738      	adds	r7, #56	; 0x38
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40028000 	.word	0x40028000
 800245c:	40023800 	.word	0x40023800
 8002460:	40020800 	.word	0x40020800
 8002464:	40020000 	.word	0x40020000
 8002468:	40020400 	.word	0x40020400
 800246c:	40021800 	.word	0x40021800

08002470 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0a      	ldr	r2, [pc, #40]	; (80024a8 <HAL_TIM_Base_MspInit+0x38>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d10b      	bne.n	800249a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002482:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002486:	4a09      	ldr	r2, [pc, #36]	; (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002488:	f043 0304 	orr.w	r3, r3, #4
 800248c:	6413      	str	r3, [r2, #64]	; 0x40
 800248e:	4b07      	ldr	r3, [pc, #28]	; (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40000800 	.word	0x40000800
 80024ac:	40023800 	.word	0x40023800

080024b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 030c 	add.w	r3, r7, #12
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a11      	ldr	r2, [pc, #68]	; (8002514 <HAL_TIM_MspPostInit+0x64>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d11b      	bne.n	800250a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d2:	4b11      	ldr	r3, [pc, #68]	; (8002518 <HAL_TIM_MspPostInit+0x68>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <HAL_TIM_MspPostInit+0x68>)
 80024d8:	f043 0302 	orr.w	r3, r3, #2
 80024dc:	6313      	str	r3, [r2, #48]	; 0x30
 80024de:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <HAL_TIM_MspPostInit+0x68>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80024ea:	2380      	movs	r3, #128	; 0x80
 80024ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ee:	2302      	movs	r3, #2
 80024f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f2:	2300      	movs	r3, #0
 80024f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80024fa:	2302      	movs	r3, #2
 80024fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024fe:	f107 030c 	add.w	r3, r7, #12
 8002502:	4619      	mov	r1, r3
 8002504:	4805      	ldr	r0, [pc, #20]	; (800251c <HAL_TIM_MspPostInit+0x6c>)
 8002506:	f000 fdd9 	bl	80030bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800250a:	bf00      	nop
 800250c:	3720      	adds	r7, #32
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40000800 	.word	0x40000800
 8002518:	40023800 	.word	0x40023800
 800251c:	40020400 	.word	0x40020400

08002520 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b0ae      	sub	sp, #184	; 0xb8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002528:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	60da      	str	r2, [r3, #12]
 8002536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	2290      	movs	r2, #144	; 0x90
 800253e:	2100      	movs	r1, #0
 8002540:	4618      	mov	r0, r3
 8002542:	f00c fd23 	bl	800ef8c <memset>
  if(huart->Instance==USART3)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a22      	ldr	r2, [pc, #136]	; (80025d4 <HAL_UART_MspInit+0xb4>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d13c      	bne.n	80025ca <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002550:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002554:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002556:	2300      	movs	r3, #0
 8002558:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800255a:	f107 0314 	add.w	r3, r7, #20
 800255e:	4618      	mov	r0, r3
 8002560:	f002 ff90 	bl	8005484 <HAL_RCCEx_PeriphCLKConfig>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800256a:	f7ff fe9b 	bl	80022a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800256e:	4b1a      	ldr	r3, [pc, #104]	; (80025d8 <HAL_UART_MspInit+0xb8>)
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	4a19      	ldr	r2, [pc, #100]	; (80025d8 <HAL_UART_MspInit+0xb8>)
 8002574:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002578:	6413      	str	r3, [r2, #64]	; 0x40
 800257a:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <HAL_UART_MspInit+0xb8>)
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002586:	4b14      	ldr	r3, [pc, #80]	; (80025d8 <HAL_UART_MspInit+0xb8>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	4a13      	ldr	r2, [pc, #76]	; (80025d8 <HAL_UART_MspInit+0xb8>)
 800258c:	f043 0308 	orr.w	r3, r3, #8
 8002590:	6313      	str	r3, [r2, #48]	; 0x30
 8002592:	4b11      	ldr	r3, [pc, #68]	; (80025d8 <HAL_UART_MspInit+0xb8>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	f003 0308 	and.w	r3, r3, #8
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800259e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80025a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a6:	2302      	movs	r3, #2
 80025a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ac:	2300      	movs	r3, #0
 80025ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b2:	2303      	movs	r3, #3
 80025b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025b8:	2307      	movs	r3, #7
 80025ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025be:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80025c2:	4619      	mov	r1, r3
 80025c4:	4805      	ldr	r0, [pc, #20]	; (80025dc <HAL_UART_MspInit+0xbc>)
 80025c6:	f000 fd79 	bl	80030bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80025ca:	bf00      	nop
 80025cc:	37b8      	adds	r7, #184	; 0xb8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40004800 	.word	0x40004800
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40020c00 	.word	0x40020c00

080025e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08e      	sub	sp, #56	; 0x38
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80025ec:	2300      	movs	r3, #0
 80025ee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80025f0:	4b33      	ldr	r3, [pc, #204]	; (80026c0 <HAL_InitTick+0xe0>)
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	4a32      	ldr	r2, [pc, #200]	; (80026c0 <HAL_InitTick+0xe0>)
 80025f6:	f043 0310 	orr.w	r3, r3, #16
 80025fa:	6413      	str	r3, [r2, #64]	; 0x40
 80025fc:	4b30      	ldr	r3, [pc, #192]	; (80026c0 <HAL_InitTick+0xe0>)
 80025fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002600:	f003 0310 	and.w	r3, r3, #16
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002608:	f107 0210 	add.w	r2, r7, #16
 800260c:	f107 0314 	add.w	r3, r7, #20
 8002610:	4611      	mov	r1, r2
 8002612:	4618      	mov	r0, r3
 8002614:	f002 ff04 	bl	8005420 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002618:	6a3b      	ldr	r3, [r7, #32]
 800261a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800261c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261e:	2b00      	cmp	r3, #0
 8002620:	d103      	bne.n	800262a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002622:	f002 fed5 	bl	80053d0 <HAL_RCC_GetPCLK1Freq>
 8002626:	6378      	str	r0, [r7, #52]	; 0x34
 8002628:	e004      	b.n	8002634 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800262a:	f002 fed1 	bl	80053d0 <HAL_RCC_GetPCLK1Freq>
 800262e:	4603      	mov	r3, r0
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002636:	4a23      	ldr	r2, [pc, #140]	; (80026c4 <HAL_InitTick+0xe4>)
 8002638:	fba2 2303 	umull	r2, r3, r2, r3
 800263c:	0c9b      	lsrs	r3, r3, #18
 800263e:	3b01      	subs	r3, #1
 8002640:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002642:	4b21      	ldr	r3, [pc, #132]	; (80026c8 <HAL_InitTick+0xe8>)
 8002644:	4a21      	ldr	r2, [pc, #132]	; (80026cc <HAL_InitTick+0xec>)
 8002646:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002648:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <HAL_InitTick+0xe8>)
 800264a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800264e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002650:	4a1d      	ldr	r2, [pc, #116]	; (80026c8 <HAL_InitTick+0xe8>)
 8002652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002654:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002656:	4b1c      	ldr	r3, [pc, #112]	; (80026c8 <HAL_InitTick+0xe8>)
 8002658:	2200      	movs	r2, #0
 800265a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265c:	4b1a      	ldr	r3, [pc, #104]	; (80026c8 <HAL_InitTick+0xe8>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002662:	4b19      	ldr	r3, [pc, #100]	; (80026c8 <HAL_InitTick+0xe8>)
 8002664:	2200      	movs	r2, #0
 8002666:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002668:	4817      	ldr	r0, [pc, #92]	; (80026c8 <HAL_InitTick+0xe8>)
 800266a:	f003 fb33 	bl	8005cd4 <HAL_TIM_Base_Init>
 800266e:	4603      	mov	r3, r0
 8002670:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002674:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002678:	2b00      	cmp	r3, #0
 800267a:	d11b      	bne.n	80026b4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800267c:	4812      	ldr	r0, [pc, #72]	; (80026c8 <HAL_InitTick+0xe8>)
 800267e:	f003 fb81 	bl	8005d84 <HAL_TIM_Base_Start_IT>
 8002682:	4603      	mov	r3, r0
 8002684:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002688:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800268c:	2b00      	cmp	r3, #0
 800268e:	d111      	bne.n	80026b4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002690:	2036      	movs	r0, #54	; 0x36
 8002692:	f000 f9df 	bl	8002a54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b0f      	cmp	r3, #15
 800269a:	d808      	bhi.n	80026ae <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800269c:	2200      	movs	r2, #0
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	2036      	movs	r0, #54	; 0x36
 80026a2:	f000 f9bb 	bl	8002a1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80026a6:	4a0a      	ldr	r2, [pc, #40]	; (80026d0 <HAL_InitTick+0xf0>)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	e002      	b.n	80026b4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80026b4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3738      	adds	r7, #56	; 0x38
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40023800 	.word	0x40023800
 80026c4:	431bde83 	.word	0x431bde83
 80026c8:	20000f08 	.word	0x20000f08
 80026cc:	40001000 	.word	0x40001000
 80026d0:	20000004 	.word	0x20000004

080026d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026d8:	e7fe      	b.n	80026d8 <NMI_Handler+0x4>

080026da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026da:	b480      	push	{r7}
 80026dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026de:	e7fe      	b.n	80026de <HardFault_Handler+0x4>

080026e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026e4:	e7fe      	b.n	80026e4 <MemManage_Handler+0x4>

080026e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026e6:	b480      	push	{r7}
 80026e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026ea:	e7fe      	b.n	80026ea <BusFault_Handler+0x4>

080026ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026f0:	e7fe      	b.n	80026f0 <UsageFault_Handler+0x4>

080026f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026f2:	b480      	push	{r7}
 80026f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002704:	4802      	ldr	r0, [pc, #8]	; (8002710 <TIM6_DAC_IRQHandler+0x10>)
 8002706:	f003 fd11 	bl	800612c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000f08 	.word	0x20000f08

08002714 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002718:	4802      	ldr	r0, [pc, #8]	; (8002724 <OTG_FS_IRQHandler+0x10>)
 800271a:	f000 ffda 	bl	80036d2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20006e1c 	.word	0x20006e1c

08002728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002730:	4a14      	ldr	r2, [pc, #80]	; (8002784 <_sbrk+0x5c>)
 8002732:	4b15      	ldr	r3, [pc, #84]	; (8002788 <_sbrk+0x60>)
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800273c:	4b13      	ldr	r3, [pc, #76]	; (800278c <_sbrk+0x64>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d102      	bne.n	800274a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002744:	4b11      	ldr	r3, [pc, #68]	; (800278c <_sbrk+0x64>)
 8002746:	4a12      	ldr	r2, [pc, #72]	; (8002790 <_sbrk+0x68>)
 8002748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800274a:	4b10      	ldr	r3, [pc, #64]	; (800278c <_sbrk+0x64>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4413      	add	r3, r2
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	429a      	cmp	r2, r3
 8002756:	d207      	bcs.n	8002768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002758:	f00c fc86 	bl	800f068 <__errno>
 800275c:	4603      	mov	r3, r0
 800275e:	220c      	movs	r2, #12
 8002760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002762:	f04f 33ff 	mov.w	r3, #4294967295
 8002766:	e009      	b.n	800277c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002768:	4b08      	ldr	r3, [pc, #32]	; (800278c <_sbrk+0x64>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800276e:	4b07      	ldr	r3, [pc, #28]	; (800278c <_sbrk+0x64>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4413      	add	r3, r2
 8002776:	4a05      	ldr	r2, [pc, #20]	; (800278c <_sbrk+0x64>)
 8002778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800277a:	68fb      	ldr	r3, [r7, #12]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20080000 	.word	0x20080000
 8002788:	00000400 	.word	0x00000400
 800278c:	20000f54 	.word	0x20000f54
 8002790:	20007470 	.word	0x20007470

08002794 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002798:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <SystemInit+0x20>)
 800279a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800279e:	4a05      	ldr	r2, [pc, #20]	; (80027b4 <SystemInit+0x20>)
 80027a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027bc:	480d      	ldr	r0, [pc, #52]	; (80027f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80027be:	490e      	ldr	r1, [pc, #56]	; (80027f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80027c0:	4a0e      	ldr	r2, [pc, #56]	; (80027fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c4:	e002      	b.n	80027cc <LoopCopyDataInit>

080027c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ca:	3304      	adds	r3, #4

080027cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027d0:	d3f9      	bcc.n	80027c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027d2:	4a0b      	ldr	r2, [pc, #44]	; (8002800 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027d4:	4c0b      	ldr	r4, [pc, #44]	; (8002804 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d8:	e001      	b.n	80027de <LoopFillZerobss>

080027da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027dc:	3204      	adds	r2, #4

080027de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027e0:	d3fb      	bcc.n	80027da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027e2:	f7ff ffd7 	bl	8002794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027e6:	f00c fc45 	bl	800f074 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ea:	f7ff fa67 	bl	8001cbc <main>
  bx  lr    
 80027ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027f0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80027f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f8:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 80027fc:	0800ff14 	.word	0x0800ff14
  ldr r2, =_sbss
 8002800:	200002a0 	.word	0x200002a0
  ldr r4, =_ebss
 8002804:	2000746c 	.word	0x2000746c

08002808 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002808:	e7fe      	b.n	8002808 <ADC_IRQHandler>

0800280a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800280e:	2003      	movs	r0, #3
 8002810:	f000 f8f9 	bl	8002a06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002814:	200f      	movs	r0, #15
 8002816:	f7ff fee3 	bl	80025e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800281a:	f7ff fd49 	bl	80022b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	bd80      	pop	{r7, pc}

08002824 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <HAL_IncTick+0x20>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	461a      	mov	r2, r3
 800282e:	4b06      	ldr	r3, [pc, #24]	; (8002848 <HAL_IncTick+0x24>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4413      	add	r3, r2
 8002834:	4a04      	ldr	r2, [pc, #16]	; (8002848 <HAL_IncTick+0x24>)
 8002836:	6013      	str	r3, [r2, #0]
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	20000008 	.word	0x20000008
 8002848:	20000f58 	.word	0x20000f58

0800284c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  return uwTick;
 8002850:	4b03      	ldr	r3, [pc, #12]	; (8002860 <HAL_GetTick+0x14>)
 8002852:	681b      	ldr	r3, [r3, #0]
}
 8002854:	4618      	mov	r0, r3
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	20000f58 	.word	0x20000f58

08002864 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800286c:	f7ff ffee 	bl	800284c <HAL_GetTick>
 8002870:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800287c:	d005      	beq.n	800288a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800287e:	4b0a      	ldr	r3, [pc, #40]	; (80028a8 <HAL_Delay+0x44>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	461a      	mov	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	4413      	add	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800288a:	bf00      	nop
 800288c:	f7ff ffde 	bl	800284c <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	429a      	cmp	r2, r3
 800289a:	d8f7      	bhi.n	800288c <HAL_Delay+0x28>
  {
  }
}
 800289c:	bf00      	nop
 800289e:	bf00      	nop
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	20000008 	.word	0x20000008

080028ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028bc:	4b0b      	ldr	r3, [pc, #44]	; (80028ec <__NVIC_SetPriorityGrouping+0x40>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028c8:	4013      	ands	r3, r2
 80028ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80028d4:	4b06      	ldr	r3, [pc, #24]	; (80028f0 <__NVIC_SetPriorityGrouping+0x44>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028da:	4a04      	ldr	r2, [pc, #16]	; (80028ec <__NVIC_SetPriorityGrouping+0x40>)
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	60d3      	str	r3, [r2, #12]
}
 80028e0:	bf00      	nop
 80028e2:	3714      	adds	r7, #20
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	e000ed00 	.word	0xe000ed00
 80028f0:	05fa0000 	.word	0x05fa0000

080028f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028f8:	4b04      	ldr	r3, [pc, #16]	; (800290c <__NVIC_GetPriorityGrouping+0x18>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	0a1b      	lsrs	r3, r3, #8
 80028fe:	f003 0307 	and.w	r3, r3, #7
}
 8002902:	4618      	mov	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000ed00 	.word	0xe000ed00

08002910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	2b00      	cmp	r3, #0
 8002920:	db0b      	blt.n	800293a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	f003 021f 	and.w	r2, r3, #31
 8002928:	4907      	ldr	r1, [pc, #28]	; (8002948 <__NVIC_EnableIRQ+0x38>)
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	095b      	lsrs	r3, r3, #5
 8002930:	2001      	movs	r0, #1
 8002932:	fa00 f202 	lsl.w	r2, r0, r2
 8002936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000e100 	.word	0xe000e100

0800294c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	6039      	str	r1, [r7, #0]
 8002956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295c:	2b00      	cmp	r3, #0
 800295e:	db0a      	blt.n	8002976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	b2da      	uxtb	r2, r3
 8002964:	490c      	ldr	r1, [pc, #48]	; (8002998 <__NVIC_SetPriority+0x4c>)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	0112      	lsls	r2, r2, #4
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	440b      	add	r3, r1
 8002970:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002974:	e00a      	b.n	800298c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	b2da      	uxtb	r2, r3
 800297a:	4908      	ldr	r1, [pc, #32]	; (800299c <__NVIC_SetPriority+0x50>)
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	3b04      	subs	r3, #4
 8002984:	0112      	lsls	r2, r2, #4
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	440b      	add	r3, r1
 800298a:	761a      	strb	r2, [r3, #24]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	e000e100 	.word	0xe000e100
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b089      	sub	sp, #36	; 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f1c3 0307 	rsb	r3, r3, #7
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	bf28      	it	cs
 80029be:	2304      	movcs	r3, #4
 80029c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3304      	adds	r3, #4
 80029c6:	2b06      	cmp	r3, #6
 80029c8:	d902      	bls.n	80029d0 <NVIC_EncodePriority+0x30>
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3b03      	subs	r3, #3
 80029ce:	e000      	b.n	80029d2 <NVIC_EncodePriority+0x32>
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d4:	f04f 32ff 	mov.w	r2, #4294967295
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43da      	mvns	r2, r3
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	401a      	ands	r2, r3
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e8:	f04f 31ff 	mov.w	r1, #4294967295
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa01 f303 	lsl.w	r3, r1, r3
 80029f2:	43d9      	mvns	r1, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f8:	4313      	orrs	r3, r2
         );
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3724      	adds	r7, #36	; 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b082      	sub	sp, #8
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff ff4c 	bl	80028ac <__NVIC_SetPriorityGrouping>
}
 8002a14:	bf00      	nop
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b086      	sub	sp, #24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
 8002a28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a2e:	f7ff ff61 	bl	80028f4 <__NVIC_GetPriorityGrouping>
 8002a32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	68b9      	ldr	r1, [r7, #8]
 8002a38:	6978      	ldr	r0, [r7, #20]
 8002a3a:	f7ff ffb1 	bl	80029a0 <NVIC_EncodePriority>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a44:	4611      	mov	r1, r2
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff ff80 	bl	800294c <__NVIC_SetPriority>
}
 8002a4c:	bf00      	nop
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff ff54 	bl	8002910 <__NVIC_EnableIRQ>
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e06a      	b.n	8002b58 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d106      	bne.n	8002a9a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2223      	movs	r2, #35	; 0x23
 8002a90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff fc33 	bl	8002300 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9a:	4b31      	ldr	r3, [pc, #196]	; (8002b60 <HAL_ETH_Init+0xf0>)
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9e:	4a30      	ldr	r2, [pc, #192]	; (8002b60 <HAL_ETH_Init+0xf0>)
 8002aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8002aa6:	4b2e      	ldr	r3, [pc, #184]	; (8002b60 <HAL_ETH_Init+0xf0>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aae:	60bb      	str	r3, [r7, #8]
 8002ab0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002ab2:	4b2c      	ldr	r3, [pc, #176]	; (8002b64 <HAL_ETH_Init+0xf4>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	4a2b      	ldr	r2, [pc, #172]	; (8002b64 <HAL_ETH_Init+0xf4>)
 8002ab8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002abc:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002abe:	4b29      	ldr	r3, [pc, #164]	; (8002b64 <HAL_ETH_Init+0xf4>)
 8002ac0:	685a      	ldr	r2, [r3, #4]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	4927      	ldr	r1, [pc, #156]	; (8002b64 <HAL_ETH_Init+0xf4>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002acc:	4b25      	ldr	r3, [pc, #148]	; (8002b64 <HAL_ETH_Init+0xf4>)
 8002ace:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6812      	ldr	r2, [r2, #0]
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002ae6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ae8:	f7ff feb0 	bl	800284c <HAL_GetTick>
 8002aec:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002aee:	e011      	b.n	8002b14 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002af0:	f7ff feac 	bl	800284c <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002afe:	d909      	bls.n	8002b14 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2204      	movs	r2, #4
 8002b04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	22e0      	movs	r2, #224	; 0xe0
 8002b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e021      	b.n	8002b58 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1e4      	bne.n	8002af0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 f958 	bl	8002ddc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 f9ff 	bl	8002f30 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 fa55 	bl	8002fe2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	2100      	movs	r1, #0
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f9bd 	bl	8002ec0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2210      	movs	r2, #16
 8002b52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40023800 	.word	0x40023800
 8002b64:	40013800 	.word	0x40013800

08002b68 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	4b51      	ldr	r3, [pc, #324]	; (8002cc4 <ETH_SetMACConfig+0x15c>)
 8002b7e:	4013      	ands	r3, r2
 8002b80:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	7c1b      	ldrb	r3, [r3, #16]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d102      	bne.n	8002b90 <ETH_SetMACConfig+0x28>
 8002b8a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002b8e:	e000      	b.n	8002b92 <ETH_SetMACConfig+0x2a>
 8002b90:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	7c5b      	ldrb	r3, [r3, #17]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d102      	bne.n	8002ba0 <ETH_SetMACConfig+0x38>
 8002b9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b9e:	e000      	b.n	8002ba2 <ETH_SetMACConfig+0x3a>
 8002ba0:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002ba2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002ba8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	7fdb      	ldrb	r3, [r3, #31]
 8002bae:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002bb0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002bb6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	7f92      	ldrb	r2, [r2, #30]
 8002bbc:	2a00      	cmp	r2, #0
 8002bbe:	d102      	bne.n	8002bc6 <ETH_SetMACConfig+0x5e>
 8002bc0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bc4:	e000      	b.n	8002bc8 <ETH_SetMACConfig+0x60>
 8002bc6:	2200      	movs	r2, #0
                        macconf->Speed |
 8002bc8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	7f1b      	ldrb	r3, [r3, #28]
 8002bce:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002bd0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002bd6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	791b      	ldrb	r3, [r3, #4]
 8002bdc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002bde:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002be6:	2a00      	cmp	r2, #0
 8002be8:	d102      	bne.n	8002bf0 <ETH_SetMACConfig+0x88>
 8002bea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bee:	e000      	b.n	8002bf2 <ETH_SetMACConfig+0x8a>
 8002bf0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002bf2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	7bdb      	ldrb	r3, [r3, #15]
 8002bf8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002bfa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002c00:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002c08:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c22:	2001      	movs	r0, #1
 8002c24:	f7ff fe1e 	bl	8002864 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002c3e:	4013      	ands	r3, r2
 8002c40:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c46:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002c4e:	2a00      	cmp	r2, #0
 8002c50:	d101      	bne.n	8002c56 <ETH_SetMACConfig+0xee>
 8002c52:	2280      	movs	r2, #128	; 0x80
 8002c54:	e000      	b.n	8002c58 <ETH_SetMACConfig+0xf0>
 8002c56:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c58:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c5e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002c66:	2a01      	cmp	r2, #1
 8002c68:	d101      	bne.n	8002c6e <ETH_SetMACConfig+0x106>
 8002c6a:	2208      	movs	r2, #8
 8002c6c:	e000      	b.n	8002c70 <ETH_SetMACConfig+0x108>
 8002c6e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002c70:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002c78:	2a01      	cmp	r2, #1
 8002c7a:	d101      	bne.n	8002c80 <ETH_SetMACConfig+0x118>
 8002c7c:	2204      	movs	r2, #4
 8002c7e:	e000      	b.n	8002c82 <ETH_SetMACConfig+0x11a>
 8002c80:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002c82:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002c84:	683a      	ldr	r2, [r7, #0]
 8002c86:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002c8a:	2a01      	cmp	r2, #1
 8002c8c:	d101      	bne.n	8002c92 <ETH_SetMACConfig+0x12a>
 8002c8e:	2202      	movs	r2, #2
 8002c90:	e000      	b.n	8002c94 <ETH_SetMACConfig+0x12c>
 8002c92:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c94:	4313      	orrs	r3, r2
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002cac:	2001      	movs	r0, #1
 8002cae:	f7ff fdd9 	bl	8002864 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	619a      	str	r2, [r3, #24]
}
 8002cba:	bf00      	nop
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	ff20810f 	.word	0xff20810f

08002cc8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	4b3d      	ldr	r3, [pc, #244]	; (8002dd8 <ETH_SetDMAConfig+0x110>)
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	7b1b      	ldrb	r3, [r3, #12]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d102      	bne.n	8002cf4 <ETH_SetDMAConfig+0x2c>
 8002cee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002cf2:	e000      	b.n	8002cf6 <ETH_SetDMAConfig+0x2e>
 8002cf4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	7b5b      	ldrb	r3, [r3, #13]
 8002cfa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002cfc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	7f52      	ldrb	r2, [r2, #29]
 8002d02:	2a00      	cmp	r2, #0
 8002d04:	d102      	bne.n	8002d0c <ETH_SetDMAConfig+0x44>
 8002d06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002d0a:	e000      	b.n	8002d0e <ETH_SetDMAConfig+0x46>
 8002d0c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002d0e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	7b9b      	ldrb	r3, [r3, #14]
 8002d14:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002d16:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002d1c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	7f1b      	ldrb	r3, [r3, #28]
 8002d22:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002d24:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	7f9b      	ldrb	r3, [r3, #30]
 8002d2a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002d2c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002d32:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d3a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d5e:	2001      	movs	r0, #1
 8002d60:	f7ff fd80 	bl	8002864 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	791b      	ldrb	r3, [r3, #4]
 8002d76:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d7c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002d82:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002d88:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002d90:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002d92:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d98:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002d9a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002da0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002daa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002dae:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002dbc:	2001      	movs	r0, #1
 8002dbe:	f7ff fd51 	bl	8002864 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dca:	461a      	mov	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6013      	str	r3, [r2, #0]
}
 8002dd0:	bf00      	nop
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	f8de3f23 	.word	0xf8de3f23

08002ddc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b0a6      	sub	sp, #152	; 0x98
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002de4:	2301      	movs	r3, #1
 8002de6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002dea:	2301      	movs	r3, #1
 8002dec:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002df0:	2300      	movs	r3, #0
 8002df2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002df4:	2300      	movs	r3, #0
 8002df6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002e00:	2300      	movs	r3, #0
 8002e02:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002e06:	2301      	movs	r3, #1
 8002e08:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002e12:	2300      	movs	r3, #0
 8002e14:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002e22:	2300      	movs	r3, #0
 8002e24:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002e26:	2300      	movs	r3, #0
 8002e28:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002e3e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e42:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002e44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e48:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002e50:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002e54:	4619      	mov	r1, r3
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7ff fe86 	bl	8002b68 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002e60:	2301      	movs	r3, #1
 8002e62:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002e64:	2301      	movs	r3, #1
 8002e66:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002e72:	2300      	movs	r3, #0
 8002e74:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002e82:	2301      	movs	r3, #1
 8002e84:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002e8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e90:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002e92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e96:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002e98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e9c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002eac:	f107 0308 	add.w	r3, r7, #8
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f7ff ff08 	bl	8002cc8 <ETH_SetDMAConfig>
}
 8002eb8:	bf00      	nop
 8002eba:	3798      	adds	r7, #152	; 0x98
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3305      	adds	r3, #5
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	021b      	lsls	r3, r3, #8
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	3204      	adds	r2, #4
 8002ed8:	7812      	ldrb	r2, [r2, #0]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	4b11      	ldr	r3, [pc, #68]	; (8002f28 <ETH_MACAddressConfig+0x68>)
 8002ee2:	4413      	add	r3, r2
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	3303      	adds	r3, #3
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	061a      	lsls	r2, r3, #24
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	041b      	lsls	r3, r3, #16
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3301      	adds	r3, #1
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	021b      	lsls	r3, r3, #8
 8002f04:	4313      	orrs	r3, r2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	7812      	ldrb	r2, [r2, #0]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002f0e:	68ba      	ldr	r2, [r7, #8]
 8002f10:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <ETH_MACAddressConfig+0x6c>)
 8002f12:	4413      	add	r3, r2
 8002f14:	461a      	mov	r2, r3
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	6013      	str	r3, [r2, #0]
}
 8002f1a:	bf00      	nop
 8002f1c:	371c      	adds	r7, #28
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40028040 	.word	0x40028040
 8002f2c:	40028044 	.word	0x40028044

08002f30 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	e03e      	b.n	8002fbc <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68d9      	ldr	r1, [r3, #12]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	440b      	add	r3, r1
 8002f4e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	2200      	movs	r2, #0
 8002f66:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002f68:	68b9      	ldr	r1, [r7, #8]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	3206      	adds	r2, #6
 8002f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d80c      	bhi.n	8002fa0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	68d9      	ldr	r1, [r3, #12]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	1c5a      	adds	r2, r3, #1
 8002f8e:	4613      	mov	r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4413      	add	r3, r2
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	440b      	add	r3, r1
 8002f98:	461a      	mov	r2, r3
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	60da      	str	r2, [r3, #12]
 8002f9e:	e004      	b.n	8002faa <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2b03      	cmp	r3, #3
 8002fc0:	d9bd      	bls.n	8002f3e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fd4:	611a      	str	r2, [r3, #16]
}
 8002fd6:	bf00      	nop
 8002fd8:	3714      	adds	r7, #20
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002fe2:	b480      	push	{r7}
 8002fe4:	b085      	sub	sp, #20
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002fea:	2300      	movs	r3, #0
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	e046      	b.n	800307e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6919      	ldr	r1, [r3, #16]
 8002ff4:	68fa      	ldr	r2, [r7, #12]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	4413      	add	r3, r2
 8002ffc:	00db      	lsls	r3, r3, #3
 8002ffe:	440b      	add	r3, r1
 8003000:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2200      	movs	r2, #0
 8003006:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	2200      	movs	r2, #0
 800300c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	2200      	movs	r2, #0
 8003012:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2200      	movs	r2, #0
 8003018:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	2200      	movs	r2, #0
 800301e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	2200      	movs	r2, #0
 8003024:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800302c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8003034:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003042:	68b9      	ldr	r1, [r7, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	3212      	adds	r2, #18
 800304a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2b02      	cmp	r3, #2
 8003052:	d80c      	bhi.n	800306e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6919      	ldr	r1, [r3, #16]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	1c5a      	adds	r2, r3, #1
 800305c:	4613      	mov	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4413      	add	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	440b      	add	r3, r1
 8003066:	461a      	mov	r2, r3
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	60da      	str	r2, [r3, #12]
 800306c:	e004      	b.n	8003078 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	461a      	mov	r2, r3
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	3301      	adds	r3, #1
 800307c:	60fb      	str	r3, [r7, #12]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d9b5      	bls.n	8002ff0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	691a      	ldr	r2, [r3, #16]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030ae:	60da      	str	r2, [r3, #12]
}
 80030b0:	bf00      	nop
 80030b2:	3714      	adds	r7, #20
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030bc:	b480      	push	{r7}
 80030be:	b089      	sub	sp, #36	; 0x24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80030c6:	2300      	movs	r3, #0
 80030c8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80030d2:	2300      	movs	r3, #0
 80030d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80030d6:	2300      	movs	r3, #0
 80030d8:	61fb      	str	r3, [r7, #28]
 80030da:	e175      	b.n	80033c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80030dc:	2201      	movs	r2, #1
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	4013      	ands	r3, r2
 80030ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	f040 8164 	bne.w	80033c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f003 0303 	and.w	r3, r3, #3
 8003102:	2b01      	cmp	r3, #1
 8003104:	d005      	beq.n	8003112 <HAL_GPIO_Init+0x56>
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d130      	bne.n	8003174 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	2203      	movs	r2, #3
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4313      	orrs	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003148:	2201      	movs	r2, #1
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	fa02 f303 	lsl.w	r3, r2, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	4013      	ands	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	091b      	lsrs	r3, r3, #4
 800315e:	f003 0201 	and.w	r2, r3, #1
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4313      	orrs	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	2b03      	cmp	r3, #3
 800317e:	d017      	beq.n	80031b0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	2203      	movs	r2, #3
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f003 0303 	and.w	r3, r3, #3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d123      	bne.n	8003204 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	08da      	lsrs	r2, r3, #3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3208      	adds	r2, #8
 80031c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	f003 0307 	and.w	r3, r3, #7
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	220f      	movs	r2, #15
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	691a      	ldr	r2, [r3, #16]
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f003 0307 	and.w	r3, r3, #7
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	08da      	lsrs	r2, r3, #3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3208      	adds	r2, #8
 80031fe:	69b9      	ldr	r1, [r7, #24]
 8003200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	2203      	movs	r2, #3
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f003 0203 	and.w	r2, r3, #3
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4313      	orrs	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 80be 	beq.w	80033c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003246:	4b66      	ldr	r3, [pc, #408]	; (80033e0 <HAL_GPIO_Init+0x324>)
 8003248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324a:	4a65      	ldr	r2, [pc, #404]	; (80033e0 <HAL_GPIO_Init+0x324>)
 800324c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003250:	6453      	str	r3, [r2, #68]	; 0x44
 8003252:	4b63      	ldr	r3, [pc, #396]	; (80033e0 <HAL_GPIO_Init+0x324>)
 8003254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003256:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800325a:	60fb      	str	r3, [r7, #12]
 800325c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800325e:	4a61      	ldr	r2, [pc, #388]	; (80033e4 <HAL_GPIO_Init+0x328>)
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	089b      	lsrs	r3, r3, #2
 8003264:	3302      	adds	r3, #2
 8003266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800326a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	f003 0303 	and.w	r3, r3, #3
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	220f      	movs	r2, #15
 8003276:	fa02 f303 	lsl.w	r3, r2, r3
 800327a:	43db      	mvns	r3, r3
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	4013      	ands	r3, r2
 8003280:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a58      	ldr	r2, [pc, #352]	; (80033e8 <HAL_GPIO_Init+0x32c>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d037      	beq.n	80032fa <HAL_GPIO_Init+0x23e>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a57      	ldr	r2, [pc, #348]	; (80033ec <HAL_GPIO_Init+0x330>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d031      	beq.n	80032f6 <HAL_GPIO_Init+0x23a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a56      	ldr	r2, [pc, #344]	; (80033f0 <HAL_GPIO_Init+0x334>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d02b      	beq.n	80032f2 <HAL_GPIO_Init+0x236>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a55      	ldr	r2, [pc, #340]	; (80033f4 <HAL_GPIO_Init+0x338>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d025      	beq.n	80032ee <HAL_GPIO_Init+0x232>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a54      	ldr	r2, [pc, #336]	; (80033f8 <HAL_GPIO_Init+0x33c>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d01f      	beq.n	80032ea <HAL_GPIO_Init+0x22e>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a53      	ldr	r2, [pc, #332]	; (80033fc <HAL_GPIO_Init+0x340>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d019      	beq.n	80032e6 <HAL_GPIO_Init+0x22a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a52      	ldr	r2, [pc, #328]	; (8003400 <HAL_GPIO_Init+0x344>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d013      	beq.n	80032e2 <HAL_GPIO_Init+0x226>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a51      	ldr	r2, [pc, #324]	; (8003404 <HAL_GPIO_Init+0x348>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d00d      	beq.n	80032de <HAL_GPIO_Init+0x222>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a50      	ldr	r2, [pc, #320]	; (8003408 <HAL_GPIO_Init+0x34c>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d007      	beq.n	80032da <HAL_GPIO_Init+0x21e>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a4f      	ldr	r2, [pc, #316]	; (800340c <HAL_GPIO_Init+0x350>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d101      	bne.n	80032d6 <HAL_GPIO_Init+0x21a>
 80032d2:	2309      	movs	r3, #9
 80032d4:	e012      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032d6:	230a      	movs	r3, #10
 80032d8:	e010      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032da:	2308      	movs	r3, #8
 80032dc:	e00e      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032de:	2307      	movs	r3, #7
 80032e0:	e00c      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032e2:	2306      	movs	r3, #6
 80032e4:	e00a      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032e6:	2305      	movs	r3, #5
 80032e8:	e008      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032ea:	2304      	movs	r3, #4
 80032ec:	e006      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032ee:	2303      	movs	r3, #3
 80032f0:	e004      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032f2:	2302      	movs	r3, #2
 80032f4:	e002      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032f6:	2301      	movs	r3, #1
 80032f8:	e000      	b.n	80032fc <HAL_GPIO_Init+0x240>
 80032fa:	2300      	movs	r3, #0
 80032fc:	69fa      	ldr	r2, [r7, #28]
 80032fe:	f002 0203 	and.w	r2, r2, #3
 8003302:	0092      	lsls	r2, r2, #2
 8003304:	4093      	lsls	r3, r2
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4313      	orrs	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800330c:	4935      	ldr	r1, [pc, #212]	; (80033e4 <HAL_GPIO_Init+0x328>)
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	089b      	lsrs	r3, r3, #2
 8003312:	3302      	adds	r3, #2
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800331a:	4b3d      	ldr	r3, [pc, #244]	; (8003410 <HAL_GPIO_Init+0x354>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	43db      	mvns	r3, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4013      	ands	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	4313      	orrs	r3, r2
 800333c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800333e:	4a34      	ldr	r2, [pc, #208]	; (8003410 <HAL_GPIO_Init+0x354>)
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003344:	4b32      	ldr	r3, [pc, #200]	; (8003410 <HAL_GPIO_Init+0x354>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	43db      	mvns	r3, r3
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	4013      	ands	r3, r2
 8003352:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d003      	beq.n	8003368 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	4313      	orrs	r3, r2
 8003366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003368:	4a29      	ldr	r2, [pc, #164]	; (8003410 <HAL_GPIO_Init+0x354>)
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800336e:	4b28      	ldr	r3, [pc, #160]	; (8003410 <HAL_GPIO_Init+0x354>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	43db      	mvns	r3, r3
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	4013      	ands	r3, r2
 800337c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003392:	4a1f      	ldr	r2, [pc, #124]	; (8003410 <HAL_GPIO_Init+0x354>)
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003398:	4b1d      	ldr	r3, [pc, #116]	; (8003410 <HAL_GPIO_Init+0x354>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	43db      	mvns	r3, r3
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4013      	ands	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033bc:	4a14      	ldr	r2, [pc, #80]	; (8003410 <HAL_GPIO_Init+0x354>)
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	3301      	adds	r3, #1
 80033c6:	61fb      	str	r3, [r7, #28]
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	2b0f      	cmp	r3, #15
 80033cc:	f67f ae86 	bls.w	80030dc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	3724      	adds	r7, #36	; 0x24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	40023800 	.word	0x40023800
 80033e4:	40013800 	.word	0x40013800
 80033e8:	40020000 	.word	0x40020000
 80033ec:	40020400 	.word	0x40020400
 80033f0:	40020800 	.word	0x40020800
 80033f4:	40020c00 	.word	0x40020c00
 80033f8:	40021000 	.word	0x40021000
 80033fc:	40021400 	.word	0x40021400
 8003400:	40021800 	.word	0x40021800
 8003404:	40021c00 	.word	0x40021c00
 8003408:	40022000 	.word	0x40022000
 800340c:	40022400 	.word	0x40022400
 8003410:	40013c00 	.word	0x40013c00

08003414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	460b      	mov	r3, r1
 800341e:	807b      	strh	r3, [r7, #2]
 8003420:	4613      	mov	r3, r2
 8003422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003424:	787b      	ldrb	r3, [r7, #1]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800342a:	887a      	ldrh	r2, [r7, #2]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003430:	e003      	b.n	800343a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003432:	887b      	ldrh	r3, [r7, #2]
 8003434:	041a      	lsls	r2, r3, #16
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	619a      	str	r2, [r3, #24]
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003446:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003448:	b08f      	sub	sp, #60	; 0x3c
 800344a:	af0a      	add	r7, sp, #40	; 0x28
 800344c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e116      	b.n	8003686 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d106      	bne.n	8003478 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f00b f8b4 	bl	800e5e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2203      	movs	r2, #3
 800347c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003484:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003488:	2b00      	cmp	r3, #0
 800348a:	d102      	bne.n	8003492 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f004 fb4b 	bl	8007b32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	603b      	str	r3, [r7, #0]
 80034a2:	687e      	ldr	r6, [r7, #4]
 80034a4:	466d      	mov	r5, sp
 80034a6:	f106 0410 	add.w	r4, r6, #16
 80034aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034b2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80034b6:	e885 0003 	stmia.w	r5, {r0, r1}
 80034ba:	1d33      	adds	r3, r6, #4
 80034bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034be:	6838      	ldr	r0, [r7, #0]
 80034c0:	f004 fa2c 	bl	800791c <USB_CoreInit>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d005      	beq.n	80034d6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2202      	movs	r2, #2
 80034ce:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e0d7      	b.n	8003686 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2100      	movs	r1, #0
 80034dc:	4618      	mov	r0, r3
 80034de:	f004 fb39 	bl	8007b54 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034e2:	2300      	movs	r3, #0
 80034e4:	73fb      	strb	r3, [r7, #15]
 80034e6:	e04a      	b.n	800357e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80034e8:	7bfa      	ldrb	r2, [r7, #15]
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	333d      	adds	r3, #61	; 0x3d
 80034f8:	2201      	movs	r2, #1
 80034fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034fc:	7bfa      	ldrb	r2, [r7, #15]
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	4413      	add	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	333c      	adds	r3, #60	; 0x3c
 800350c:	7bfa      	ldrb	r2, [r7, #15]
 800350e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003510:	7bfa      	ldrb	r2, [r7, #15]
 8003512:	7bfb      	ldrb	r3, [r7, #15]
 8003514:	b298      	uxth	r0, r3
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	4613      	mov	r3, r2
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	440b      	add	r3, r1
 8003522:	3344      	adds	r3, #68	; 0x44
 8003524:	4602      	mov	r2, r0
 8003526:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003528:	7bfa      	ldrb	r2, [r7, #15]
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	4413      	add	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	3340      	adds	r3, #64	; 0x40
 8003538:	2200      	movs	r2, #0
 800353a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800353c:	7bfa      	ldrb	r2, [r7, #15]
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	3348      	adds	r3, #72	; 0x48
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003550:	7bfa      	ldrb	r2, [r7, #15]
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	4413      	add	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	334c      	adds	r3, #76	; 0x4c
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003564:	7bfa      	ldrb	r2, [r7, #15]
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	4613      	mov	r3, r2
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	3354      	adds	r3, #84	; 0x54
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003578:	7bfb      	ldrb	r3, [r7, #15]
 800357a:	3301      	adds	r3, #1
 800357c:	73fb      	strb	r3, [r7, #15]
 800357e:	7bfa      	ldrb	r2, [r7, #15]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	429a      	cmp	r2, r3
 8003586:	d3af      	bcc.n	80034e8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003588:	2300      	movs	r3, #0
 800358a:	73fb      	strb	r3, [r7, #15]
 800358c:	e044      	b.n	8003618 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800358e:	7bfa      	ldrb	r2, [r7, #15]
 8003590:	6879      	ldr	r1, [r7, #4]
 8003592:	4613      	mov	r3, r2
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	440b      	add	r3, r1
 800359c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80035a0:	2200      	movs	r2, #0
 80035a2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80035a4:	7bfa      	ldrb	r2, [r7, #15]
 80035a6:	6879      	ldr	r1, [r7, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	4413      	add	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80035b6:	7bfa      	ldrb	r2, [r7, #15]
 80035b8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80035ba:	7bfa      	ldrb	r2, [r7, #15]
 80035bc:	6879      	ldr	r1, [r7, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80035cc:	2200      	movs	r2, #0
 80035ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80035d0:	7bfa      	ldrb	r2, [r7, #15]
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035e6:	7bfa      	ldrb	r2, [r7, #15]
 80035e8:	6879      	ldr	r1, [r7, #4]
 80035ea:	4613      	mov	r3, r2
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	4413      	add	r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	440b      	add	r3, r1
 80035f4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035fc:	7bfa      	ldrb	r2, [r7, #15]
 80035fe:	6879      	ldr	r1, [r7, #4]
 8003600:	4613      	mov	r3, r2
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	4413      	add	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003612:	7bfb      	ldrb	r3, [r7, #15]
 8003614:	3301      	adds	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
 8003618:	7bfa      	ldrb	r2, [r7, #15]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	429a      	cmp	r2, r3
 8003620:	d3b5      	bcc.n	800358e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	603b      	str	r3, [r7, #0]
 8003628:	687e      	ldr	r6, [r7, #4]
 800362a:	466d      	mov	r5, sp
 800362c:	f106 0410 	add.w	r4, r6, #16
 8003630:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003632:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003634:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003636:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003638:	e894 0003 	ldmia.w	r4, {r0, r1}
 800363c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003640:	1d33      	adds	r3, r6, #4
 8003642:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003644:	6838      	ldr	r0, [r7, #0]
 8003646:	f004 fad1 	bl	8007bec <USB_DevInit>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2202      	movs	r2, #2
 8003654:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e014      	b.n	8003686 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	2b01      	cmp	r3, #1
 8003672:	d102      	bne.n	800367a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f001 f97b 	bl	8004970 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4618      	mov	r0, r3
 8003680:	f005 fc1f 	bl	8008ec2 <USB_DevDisconnect>

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800368e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b082      	sub	sp, #8
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800369c:	2b01      	cmp	r3, #1
 800369e:	d101      	bne.n	80036a4 <HAL_PCD_Start+0x16>
 80036a0:	2302      	movs	r3, #2
 80036a2:	e012      	b.n	80036ca <HAL_PCD_Start+0x3c>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f004 fa2d 	bl	8007b10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f005 fbe0 	bl	8008e80 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80036d2:	b590      	push	{r4, r7, lr}
 80036d4:	b08d      	sub	sp, #52	; 0x34
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036e0:	6a3b      	ldr	r3, [r7, #32]
 80036e2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f005 fc9e 	bl	800902a <USB_GetMode>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f040 84b7 	bne.w	8004064 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f005 fc02 	bl	8008f04 <USB_ReadInterrupts>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	f000 84ad 	beq.w	8004062 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	0a1b      	lsrs	r3, r3, #8
 8003712:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	f005 fbef 	bl	8008f04 <USB_ReadInterrupts>
 8003726:	4603      	mov	r3, r0
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b02      	cmp	r3, #2
 800372e:	d107      	bne.n	8003740 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695a      	ldr	r2, [r3, #20]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f002 0202 	and.w	r2, r2, #2
 800373e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4618      	mov	r0, r3
 8003746:	f005 fbdd 	bl	8008f04 <USB_ReadInterrupts>
 800374a:	4603      	mov	r3, r0
 800374c:	f003 0310 	and.w	r3, r3, #16
 8003750:	2b10      	cmp	r3, #16
 8003752:	d161      	bne.n	8003818 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	699a      	ldr	r2, [r3, #24]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0210 	bic.w	r2, r2, #16
 8003762:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003764:	6a3b      	ldr	r3, [r7, #32]
 8003766:	6a1b      	ldr	r3, [r3, #32]
 8003768:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	f003 020f 	and.w	r2, r3, #15
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	4413      	add	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	4413      	add	r3, r2
 8003780:	3304      	adds	r3, #4
 8003782:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	0c5b      	lsrs	r3, r3, #17
 8003788:	f003 030f 	and.w	r3, r3, #15
 800378c:	2b02      	cmp	r3, #2
 800378e:	d124      	bne.n	80037da <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003796:	4013      	ands	r3, r2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d035      	beq.n	8003808 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	091b      	lsrs	r3, r3, #4
 80037a4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80037a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	461a      	mov	r2, r3
 80037ae:	6a38      	ldr	r0, [r7, #32]
 80037b0:	f005 fa14 	bl	8008bdc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	691a      	ldr	r2, [r3, #16]
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	091b      	lsrs	r3, r3, #4
 80037bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037c0:	441a      	add	r2, r3
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	6a1a      	ldr	r2, [r3, #32]
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	091b      	lsrs	r3, r3, #4
 80037ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037d2:	441a      	add	r2, r3
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	621a      	str	r2, [r3, #32]
 80037d8:	e016      	b.n	8003808 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	0c5b      	lsrs	r3, r3, #17
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	2b06      	cmp	r3, #6
 80037e4:	d110      	bne.n	8003808 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80037ec:	2208      	movs	r2, #8
 80037ee:	4619      	mov	r1, r3
 80037f0:	6a38      	ldr	r0, [r7, #32]
 80037f2:	f005 f9f3 	bl	8008bdc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	6a1a      	ldr	r2, [r3, #32]
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	091b      	lsrs	r3, r3, #4
 80037fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003802:	441a      	add	r2, r3
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	699a      	ldr	r2, [r3, #24]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f042 0210 	orr.w	r2, r2, #16
 8003816:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f005 fb71 	bl	8008f04 <USB_ReadInterrupts>
 8003822:	4603      	mov	r3, r0
 8003824:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003828:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800382c:	f040 80a7 	bne.w	800397e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4618      	mov	r0, r3
 800383a:	f005 fb76 	bl	8008f2a <USB_ReadDevAllOutEpInterrupt>
 800383e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003840:	e099      	b.n	8003976 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 808e 	beq.w	800396a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003854:	b2d2      	uxtb	r2, r2
 8003856:	4611      	mov	r1, r2
 8003858:	4618      	mov	r0, r3
 800385a:	f005 fb9a 	bl	8008f92 <USB_ReadDevOutEPInterrupt>
 800385e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00c      	beq.n	8003884 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	015a      	lsls	r2, r3, #5
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	4413      	add	r3, r2
 8003872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003876:	461a      	mov	r2, r3
 8003878:	2301      	movs	r3, #1
 800387a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800387c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 fef0 	bl	8004664 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	f003 0308 	and.w	r3, r3, #8
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00c      	beq.n	80038a8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800388e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003890:	015a      	lsls	r2, r3, #5
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	4413      	add	r3, r2
 8003896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800389a:	461a      	mov	r2, r3
 800389c:	2308      	movs	r3, #8
 800389e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80038a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 ffc6 	bl	8004834 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	f003 0310 	and.w	r3, r3, #16
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d008      	beq.n	80038c4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80038b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b4:	015a      	lsls	r2, r3, #5
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	4413      	add	r3, r2
 80038ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038be:	461a      	mov	r2, r3
 80038c0:	2310      	movs	r3, #16
 80038c2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d030      	beq.n	8003930 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80038ce:	6a3b      	ldr	r3, [r7, #32]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d6:	2b80      	cmp	r3, #128	; 0x80
 80038d8:	d109      	bne.n	80038ee <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	69fa      	ldr	r2, [r7, #28]
 80038e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038ec:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80038ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038f0:	4613      	mov	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	4413      	add	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	4413      	add	r3, r2
 8003900:	3304      	adds	r3, #4
 8003902:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	78db      	ldrb	r3, [r3, #3]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d108      	bne.n	800391e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	2200      	movs	r2, #0
 8003910:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	b2db      	uxtb	r3, r3
 8003916:	4619      	mov	r1, r3
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f00a ff95 	bl	800e848 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800391e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003920:	015a      	lsls	r2, r3, #5
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	4413      	add	r3, r2
 8003926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800392a:	461a      	mov	r2, r3
 800392c:	2302      	movs	r3, #2
 800392e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	f003 0320 	and.w	r3, r3, #32
 8003936:	2b00      	cmp	r3, #0
 8003938:	d008      	beq.n	800394c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800393a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393c:	015a      	lsls	r2, r3, #5
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	4413      	add	r3, r2
 8003942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003946:	461a      	mov	r2, r3
 8003948:	2320      	movs	r3, #32
 800394a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d009      	beq.n	800396a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003958:	015a      	lsls	r2, r3, #5
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	4413      	add	r3, r2
 800395e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003962:	461a      	mov	r2, r3
 8003964:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003968:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800396a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396c:	3301      	adds	r3, #1
 800396e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003972:	085b      	lsrs	r3, r3, #1
 8003974:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003978:	2b00      	cmp	r3, #0
 800397a:	f47f af62 	bne.w	8003842 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4618      	mov	r0, r3
 8003984:	f005 fabe 	bl	8008f04 <USB_ReadInterrupts>
 8003988:	4603      	mov	r3, r0
 800398a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800398e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003992:	f040 80db 	bne.w	8003b4c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f005 fadf 	bl	8008f5e <USB_ReadDevAllInEpInterrupt>
 80039a0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80039a2:	2300      	movs	r3, #0
 80039a4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80039a6:	e0cd      	b.n	8003b44 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80039a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 80c2 	beq.w	8003b38 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039ba:	b2d2      	uxtb	r2, r2
 80039bc:	4611      	mov	r1, r2
 80039be:	4618      	mov	r0, r3
 80039c0:	f005 fb05 	bl	8008fce <USB_ReadDevInEPInterrupt>
 80039c4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d057      	beq.n	8003a80 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80039d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	2201      	movs	r2, #1
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	43db      	mvns	r3, r3
 80039ea:	69f9      	ldr	r1, [r7, #28]
 80039ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80039f0:	4013      	ands	r3, r2
 80039f2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80039f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f6:	015a      	lsls	r2, r3, #5
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	4413      	add	r3, r2
 80039fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a00:	461a      	mov	r2, r3
 8003a02:	2301      	movs	r3, #1
 8003a04:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d132      	bne.n	8003a74 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a12:	4613      	mov	r3, r2
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	4413      	add	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	334c      	adds	r3, #76	; 0x4c
 8003a1e:	6819      	ldr	r1, [r3, #0]
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a24:	4613      	mov	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	4413      	add	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4403      	add	r3, r0
 8003a2e:	3348      	adds	r3, #72	; 0x48
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4419      	add	r1, r3
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a38:	4613      	mov	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	4413      	add	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4403      	add	r3, r0
 8003a42:	334c      	adds	r3, #76	; 0x4c
 8003a44:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d113      	bne.n	8003a74 <HAL_PCD_IRQHandler+0x3a2>
 8003a4c:	6879      	ldr	r1, [r7, #4]
 8003a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a50:	4613      	mov	r3, r2
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	4413      	add	r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	440b      	add	r3, r1
 8003a5a:	3354      	adds	r3, #84	; 0x54
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d108      	bne.n	8003a74 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6818      	ldr	r0, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	2101      	movs	r1, #1
 8003a70:	f005 fb0e 	bl	8009090 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	4619      	mov	r1, r3
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f00a fe5f 	bl	800e73e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f003 0308 	and.w	r3, r3, #8
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d008      	beq.n	8003a9c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8c:	015a      	lsls	r2, r3, #5
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	4413      	add	r3, r2
 8003a92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a96:	461a      	mov	r2, r3
 8003a98:	2308      	movs	r3, #8
 8003a9a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f003 0310 	and.w	r3, r3, #16
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d008      	beq.n	8003ab8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa8:	015a      	lsls	r2, r3, #5
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	4413      	add	r3, r2
 8003aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	2310      	movs	r3, #16
 8003ab6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2340      	movs	r3, #64	; 0x40
 8003ad2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d023      	beq.n	8003b26 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003ade:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ae0:	6a38      	ldr	r0, [r7, #32]
 8003ae2:	f004 f9e1 	bl	8007ea8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003ae6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ae8:	4613      	mov	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	3338      	adds	r3, #56	; 0x38
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	4413      	add	r3, r2
 8003af6:	3304      	adds	r3, #4
 8003af8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	78db      	ldrb	r3, [r3, #3]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d108      	bne.n	8003b14 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	2200      	movs	r2, #0
 8003b06:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f00a feac 	bl	800e86c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b16:	015a      	lsls	r2, r3, #5
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b20:	461a      	mov	r2, r3
 8003b22:	2302      	movs	r3, #2
 8003b24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d003      	beq.n	8003b38 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003b30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 fd08 	bl	8004548 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b40:	085b      	lsrs	r3, r3, #1
 8003b42:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f47f af2e 	bne.w	80039a8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f005 f9d7 	bl	8008f04 <USB_ReadInterrupts>
 8003b56:	4603      	mov	r3, r0
 8003b58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b60:	d122      	bne.n	8003ba8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	69fa      	ldr	r2, [r7, #28]
 8003b6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b70:	f023 0301 	bic.w	r3, r3, #1
 8003b74:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d108      	bne.n	8003b92 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003b88:	2100      	movs	r1, #0
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f00b f826 	bl	800ebdc <HAL_PCDEx_LPM_Callback>
 8003b90:	e002      	b.n	8003b98 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f00a fe4a 	bl	800e82c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695a      	ldr	r2, [r3, #20]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003ba6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f005 f9a9 	bl	8008f04 <USB_ReadInterrupts>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bbc:	d112      	bne.n	8003be4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d102      	bne.n	8003bd4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f00a fe06 	bl	800e7e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695a      	ldr	r2, [r3, #20]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003be2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f005 f98b 	bl	8008f04 <USB_ReadInterrupts>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bf4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bf8:	d121      	bne.n	8003c3e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	695a      	ldr	r2, [r3, #20]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003c08:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d111      	bne.n	8003c38 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c22:	089b      	lsrs	r3, r3, #2
 8003c24:	f003 020f 	and.w	r2, r3, #15
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003c2e:	2101      	movs	r1, #1
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f00a ffd3 	bl	800ebdc <HAL_PCDEx_LPM_Callback>
 8003c36:	e002      	b.n	8003c3e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f00a fdd1 	bl	800e7e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f005 f95e 	bl	8008f04 <USB_ReadInterrupts>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c52:	f040 80b7 	bne.w	8003dc4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	69fa      	ldr	r2, [r7, #28]
 8003c60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c64:	f023 0301 	bic.w	r3, r3, #1
 8003c68:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2110      	movs	r1, #16
 8003c70:	4618      	mov	r0, r3
 8003c72:	f004 f919 	bl	8007ea8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c76:	2300      	movs	r3, #0
 8003c78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c7a:	e046      	b.n	8003d0a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7e:	015a      	lsls	r2, r3, #5
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	4413      	add	r3, r2
 8003c84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c88:	461a      	mov	r2, r3
 8003c8a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003c8e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c92:	015a      	lsls	r2, r3, #5
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	4413      	add	r3, r2
 8003c98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ca0:	0151      	lsls	r1, r2, #5
 8003ca2:	69fa      	ldr	r2, [r7, #28]
 8003ca4:	440a      	add	r2, r1
 8003ca6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003caa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003cae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb2:	015a      	lsls	r2, r3, #5
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003cc2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cc6:	015a      	lsls	r2, r3, #5
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	4413      	add	r3, r2
 8003ccc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003cd4:	0151      	lsls	r1, r2, #5
 8003cd6:	69fa      	ldr	r2, [r7, #28]
 8003cd8:	440a      	add	r2, r1
 8003cda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003cde:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003ce2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce6:	015a      	lsls	r2, r3, #5
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	4413      	add	r3, r2
 8003cec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003cf4:	0151      	lsls	r1, r2, #5
 8003cf6:	69fa      	ldr	r2, [r7, #28]
 8003cf8:	440a      	add	r2, r1
 8003cfa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003cfe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003d02:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d06:	3301      	adds	r3, #1
 8003d08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d3b3      	bcc.n	8003c7c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d1a:	69db      	ldr	r3, [r3, #28]
 8003d1c:	69fa      	ldr	r2, [r7, #28]
 8003d1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d22:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003d26:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d016      	beq.n	8003d5e <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d3a:	69fa      	ldr	r2, [r7, #28]
 8003d3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d40:	f043 030b 	orr.w	r3, r3, #11
 8003d44:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d50:	69fa      	ldr	r2, [r7, #28]
 8003d52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d56:	f043 030b 	orr.w	r3, r3, #11
 8003d5a:	6453      	str	r3, [r2, #68]	; 0x44
 8003d5c:	e015      	b.n	8003d8a <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d64:	695a      	ldr	r2, [r3, #20]
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	f242 032b 	movw	r3, #8235	; 0x202b
 8003d72:	4313      	orrs	r3, r2
 8003d74:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	69fa      	ldr	r2, [r7, #28]
 8003d80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d84:	f043 030b 	orr.w	r3, r3, #11
 8003d88:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	69fa      	ldr	r2, [r7, #28]
 8003d94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d98:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003d9c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003dae:	461a      	mov	r2, r3
 8003db0:	f005 f96e 	bl	8009090 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	695a      	ldr	r2, [r3, #20]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003dc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f005 f89b 	bl	8008f04 <USB_ReadInterrupts>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dd8:	d124      	bne.n	8003e24 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f005 f932 	bl	8009048 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f004 f8da 	bl	8007fa2 <USB_GetDevSpeed>
 8003dee:	4603      	mov	r3, r0
 8003df0:	461a      	mov	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681c      	ldr	r4, [r3, #0]
 8003dfa:	f001 fadd 	bl	80053b8 <HAL_RCC_GetHCLKFreq>
 8003dfe:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	461a      	mov	r2, r3
 8003e08:	4620      	mov	r0, r4
 8003e0a:	f003 fddf 	bl	80079cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f00a fcbd 	bl	800e78e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	695a      	ldr	r2, [r3, #20]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003e22:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f005 f86b 	bl	8008f04 <USB_ReadInterrupts>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	d10a      	bne.n	8003e4e <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f00a fc9a 	bl	800e772 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695a      	ldr	r2, [r3, #20]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f002 0208 	and.w	r2, r2, #8
 8003e4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f005 f856 	bl	8008f04 <USB_ReadInterrupts>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e5e:	2b80      	cmp	r3, #128	; 0x80
 8003e60:	d122      	bne.n	8003ea8 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003e62:	6a3b      	ldr	r3, [r7, #32]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e6a:	6a3b      	ldr	r3, [r7, #32]
 8003e6c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e6e:	2301      	movs	r3, #1
 8003e70:	627b      	str	r3, [r7, #36]	; 0x24
 8003e72:	e014      	b.n	8003e9e <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e78:	4613      	mov	r3, r2
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	440b      	add	r3, r1
 8003e82:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d105      	bne.n	8003e98 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	4619      	mov	r1, r3
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 fb27 	bl	80044e6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d3e5      	bcc.n	8003e74 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f005 f829 	bl	8008f04 <USB_ReadInterrupts>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003eb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ebc:	d13b      	bne.n	8003f36 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ec2:	e02b      	b.n	8003f1c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec6:	015a      	lsls	r2, r3, #5
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	4413      	add	r3, r2
 8003ecc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ed8:	4613      	mov	r3, r2
 8003eda:	00db      	lsls	r3, r3, #3
 8003edc:	4413      	add	r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	3340      	adds	r3, #64	; 0x40
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d115      	bne.n	8003f16 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003eea:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	da12      	bge.n	8003f16 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	00db      	lsls	r3, r3, #3
 8003ef8:	4413      	add	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	333f      	adds	r3, #63	; 0x3f
 8003f00:	2201      	movs	r2, #1
 8003f02:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	4619      	mov	r1, r3
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 fae8 	bl	80044e6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f18:	3301      	adds	r3, #1
 8003f1a:	627b      	str	r3, [r7, #36]	; 0x24
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d3ce      	bcc.n	8003ec4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695a      	ldr	r2, [r3, #20]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003f34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f004 ffe2 	bl	8008f04 <USB_ReadInterrupts>
 8003f40:	4603      	mov	r3, r0
 8003f42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f4a:	d155      	bne.n	8003ff8 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f50:	e045      	b.n	8003fde <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f54:	015a      	lsls	r2, r3, #5
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	4413      	add	r3, r2
 8003f5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f66:	4613      	mov	r3, r2
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	440b      	add	r3, r1
 8003f70:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d12e      	bne.n	8003fd8 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003f7a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	da2b      	bge.n	8003fd8 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003f8c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d121      	bne.n	8003fd8 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003f94:	6879      	ldr	r1, [r7, #4]
 8003f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f98:	4613      	mov	r3, r2
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	4413      	add	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003faa:	6a3b      	ldr	r3, [r7, #32]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003fb2:	6a3b      	ldr	r3, [r7, #32]
 8003fb4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003fb6:	6a3b      	ldr	r3, [r7, #32]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10a      	bne.n	8003fd8 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	69fa      	ldr	r2, [r7, #28]
 8003fcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fd0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fd4:	6053      	str	r3, [r2, #4]
            break;
 8003fd6:	e007      	b.n	8003fe8 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fda:	3301      	adds	r3, #1
 8003fdc:	627b      	str	r3, [r7, #36]	; 0x24
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d3b4      	bcc.n	8003f52 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	695a      	ldr	r2, [r3, #20]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003ff6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f004 ff81 	bl	8008f04 <USB_ReadInterrupts>
 8004002:	4603      	mov	r3, r0
 8004004:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004008:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800400c:	d10a      	bne.n	8004024 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f00a fc3e 	bl	800e890 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695a      	ldr	r2, [r3, #20]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004022:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4618      	mov	r0, r3
 800402a:	f004 ff6b 	bl	8008f04 <USB_ReadInterrupts>
 800402e:	4603      	mov	r3, r0
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b04      	cmp	r3, #4
 8004036:	d115      	bne.n	8004064 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	f003 0304 	and.w	r3, r3, #4
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f00a fc2e 	bl	800e8ac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6859      	ldr	r1, [r3, #4]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	430a      	orrs	r2, r1
 800405e:	605a      	str	r2, [r3, #4]
 8004060:	e000      	b.n	8004064 <HAL_PCD_IRQHandler+0x992>
      return;
 8004062:	bf00      	nop
    }
  }
}
 8004064:	3734      	adds	r7, #52	; 0x34
 8004066:	46bd      	mov	sp, r7
 8004068:	bd90      	pop	{r4, r7, pc}

0800406a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b082      	sub	sp, #8
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
 8004072:	460b      	mov	r3, r1
 8004074:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800407c:	2b01      	cmp	r3, #1
 800407e:	d101      	bne.n	8004084 <HAL_PCD_SetAddress+0x1a>
 8004080:	2302      	movs	r3, #2
 8004082:	e013      	b.n	80040ac <HAL_PCD_SetAddress+0x42>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	78fa      	ldrb	r2, [r7, #3]
 8004090:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	78fa      	ldrb	r2, [r7, #3]
 800409a:	4611      	mov	r1, r2
 800409c:	4618      	mov	r0, r3
 800409e:	f004 fec9 	bl	8008e34 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	4608      	mov	r0, r1
 80040be:	4611      	mov	r1, r2
 80040c0:	461a      	mov	r2, r3
 80040c2:	4603      	mov	r3, r0
 80040c4:	70fb      	strb	r3, [r7, #3]
 80040c6:	460b      	mov	r3, r1
 80040c8:	803b      	strh	r3, [r7, #0]
 80040ca:	4613      	mov	r3, r2
 80040cc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80040d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	da0f      	bge.n	80040fa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040da:	78fb      	ldrb	r3, [r7, #3]
 80040dc:	f003 020f 	and.w	r2, r3, #15
 80040e0:	4613      	mov	r3, r2
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	4413      	add	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	3338      	adds	r3, #56	; 0x38
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	4413      	add	r3, r2
 80040ee:	3304      	adds	r3, #4
 80040f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2201      	movs	r2, #1
 80040f6:	705a      	strb	r2, [r3, #1]
 80040f8:	e00f      	b.n	800411a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040fa:	78fb      	ldrb	r3, [r7, #3]
 80040fc:	f003 020f 	and.w	r2, r3, #15
 8004100:	4613      	mov	r3, r2
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	4413      	add	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	4413      	add	r3, r2
 8004110:	3304      	adds	r3, #4
 8004112:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800411a:	78fb      	ldrb	r3, [r7, #3]
 800411c:	f003 030f 	and.w	r3, r3, #15
 8004120:	b2da      	uxtb	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004126:	883a      	ldrh	r2, [r7, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	78ba      	ldrb	r2, [r7, #2]
 8004130:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	785b      	ldrb	r3, [r3, #1]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d004      	beq.n	8004144 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	b29a      	uxth	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004144:	78bb      	ldrb	r3, [r7, #2]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d102      	bne.n	8004150 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004156:	2b01      	cmp	r3, #1
 8004158:	d101      	bne.n	800415e <HAL_PCD_EP_Open+0xaa>
 800415a:	2302      	movs	r3, #2
 800415c:	e00e      	b.n	800417c <HAL_PCD_EP_Open+0xc8>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68f9      	ldr	r1, [r7, #12]
 800416c:	4618      	mov	r0, r3
 800416e:	f003 ff3d 	bl	8007fec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800417a:	7afb      	ldrb	r3, [r7, #11]
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	460b      	mov	r3, r1
 800418e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004190:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004194:	2b00      	cmp	r3, #0
 8004196:	da0f      	bge.n	80041b8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	f003 020f 	and.w	r2, r3, #15
 800419e:	4613      	mov	r3, r2
 80041a0:	00db      	lsls	r3, r3, #3
 80041a2:	4413      	add	r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	3338      	adds	r3, #56	; 0x38
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	4413      	add	r3, r2
 80041ac:	3304      	adds	r3, #4
 80041ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2201      	movs	r2, #1
 80041b4:	705a      	strb	r2, [r3, #1]
 80041b6:	e00f      	b.n	80041d8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041b8:	78fb      	ldrb	r3, [r7, #3]
 80041ba:	f003 020f 	and.w	r2, r3, #15
 80041be:	4613      	mov	r3, r2
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	4413      	add	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	4413      	add	r3, r2
 80041ce:	3304      	adds	r3, #4
 80041d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80041d8:	78fb      	ldrb	r3, [r7, #3]
 80041da:	f003 030f 	and.w	r3, r3, #15
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d101      	bne.n	80041f2 <HAL_PCD_EP_Close+0x6e>
 80041ee:	2302      	movs	r3, #2
 80041f0:	e00e      	b.n	8004210 <HAL_PCD_EP_Close+0x8c>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68f9      	ldr	r1, [r7, #12]
 8004200:	4618      	mov	r0, r3
 8004202:	f003 ff7b 	bl	80080fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	607a      	str	r2, [r7, #4]
 8004222:	603b      	str	r3, [r7, #0]
 8004224:	460b      	mov	r3, r1
 8004226:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004228:	7afb      	ldrb	r3, [r7, #11]
 800422a:	f003 020f 	and.w	r2, r3, #15
 800422e:	4613      	mov	r3, r2
 8004230:	00db      	lsls	r3, r3, #3
 8004232:	4413      	add	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	4413      	add	r3, r2
 800423e:	3304      	adds	r3, #4
 8004240:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	683a      	ldr	r2, [r7, #0]
 800424c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2200      	movs	r2, #0
 8004252:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2200      	movs	r2, #0
 8004258:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800425a:	7afb      	ldrb	r3, [r7, #11]
 800425c:	f003 030f 	and.w	r3, r3, #15
 8004260:	b2da      	uxtb	r2, r3
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d102      	bne.n	8004274 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004274:	7afb      	ldrb	r3, [r7, #11]
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	2b00      	cmp	r3, #0
 800427c:	d109      	bne.n	8004292 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6818      	ldr	r0, [r3, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	b2db      	uxtb	r3, r3
 8004288:	461a      	mov	r2, r3
 800428a:	6979      	ldr	r1, [r7, #20]
 800428c:	f004 fa62 	bl	8008754 <USB_EP0StartXfer>
 8004290:	e008      	b.n	80042a4 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6818      	ldr	r0, [r3, #0]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	b2db      	uxtb	r3, r3
 800429c:	461a      	mov	r2, r3
 800429e:	6979      	ldr	r1, [r7, #20]
 80042a0:	f004 f808 	bl	80082b4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042ae:	b480      	push	{r7}
 80042b0:	b083      	sub	sp, #12
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
 80042b6:	460b      	mov	r3, r1
 80042b8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80042ba:	78fb      	ldrb	r3, [r7, #3]
 80042bc:	f003 020f 	and.w	r2, r3, #15
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	4613      	mov	r3, r2
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	4413      	add	r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80042d0:	681b      	ldr	r3, [r3, #0]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr

080042de <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b086      	sub	sp, #24
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	60f8      	str	r0, [r7, #12]
 80042e6:	607a      	str	r2, [r7, #4]
 80042e8:	603b      	str	r3, [r7, #0]
 80042ea:	460b      	mov	r3, r1
 80042ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042ee:	7afb      	ldrb	r3, [r7, #11]
 80042f0:	f003 020f 	and.w	r2, r3, #15
 80042f4:	4613      	mov	r3, r2
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	4413      	add	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	3338      	adds	r3, #56	; 0x38
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	4413      	add	r3, r2
 8004302:	3304      	adds	r3, #4
 8004304:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	2200      	movs	r2, #0
 8004316:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2201      	movs	r2, #1
 800431c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800431e:	7afb      	ldrb	r3, [r7, #11]
 8004320:	f003 030f 	and.w	r3, r3, #15
 8004324:	b2da      	uxtb	r2, r3
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d102      	bne.n	8004338 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004338:	7afb      	ldrb	r3, [r7, #11]
 800433a:	f003 030f 	and.w	r3, r3, #15
 800433e:	2b00      	cmp	r3, #0
 8004340:	d109      	bne.n	8004356 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6818      	ldr	r0, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	461a      	mov	r2, r3
 800434e:	6979      	ldr	r1, [r7, #20]
 8004350:	f004 fa00 	bl	8008754 <USB_EP0StartXfer>
 8004354:	e008      	b.n	8004368 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6818      	ldr	r0, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	b2db      	uxtb	r3, r3
 8004360:	461a      	mov	r2, r3
 8004362:	6979      	ldr	r1, [r7, #20]
 8004364:	f003 ffa6 	bl	80082b4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b084      	sub	sp, #16
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	460b      	mov	r3, r1
 800437c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800437e:	78fb      	ldrb	r3, [r7, #3]
 8004380:	f003 020f 	and.w	r2, r3, #15
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	429a      	cmp	r2, r3
 800438a:	d901      	bls.n	8004390 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e050      	b.n	8004432 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004390:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004394:	2b00      	cmp	r3, #0
 8004396:	da0f      	bge.n	80043b8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004398:	78fb      	ldrb	r3, [r7, #3]
 800439a:	f003 020f 	and.w	r2, r3, #15
 800439e:	4613      	mov	r3, r2
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	4413      	add	r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	3338      	adds	r3, #56	; 0x38
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	4413      	add	r3, r2
 80043ac:	3304      	adds	r3, #4
 80043ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2201      	movs	r2, #1
 80043b4:	705a      	strb	r2, [r3, #1]
 80043b6:	e00d      	b.n	80043d4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80043b8:	78fa      	ldrb	r2, [r7, #3]
 80043ba:	4613      	mov	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	4413      	add	r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	4413      	add	r3, r2
 80043ca:	3304      	adds	r3, #4
 80043cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2201      	movs	r2, #1
 80043d8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043da:	78fb      	ldrb	r3, [r7, #3]
 80043dc:	f003 030f 	and.w	r3, r3, #15
 80043e0:	b2da      	uxtb	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d101      	bne.n	80043f4 <HAL_PCD_EP_SetStall+0x82>
 80043f0:	2302      	movs	r3, #2
 80043f2:	e01e      	b.n	8004432 <HAL_PCD_EP_SetStall+0xc0>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68f9      	ldr	r1, [r7, #12]
 8004402:	4618      	mov	r0, r3
 8004404:	f004 fc42 	bl	8008c8c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004408:	78fb      	ldrb	r3, [r7, #3]
 800440a:	f003 030f 	and.w	r3, r3, #15
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10a      	bne.n	8004428 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6818      	ldr	r0, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	b2d9      	uxtb	r1, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004422:	461a      	mov	r2, r3
 8004424:	f004 fe34 	bl	8009090 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b084      	sub	sp, #16
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
 8004442:	460b      	mov	r3, r1
 8004444:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004446:	78fb      	ldrb	r3, [r7, #3]
 8004448:	f003 020f 	and.w	r2, r3, #15
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	429a      	cmp	r2, r3
 8004452:	d901      	bls.n	8004458 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e042      	b.n	80044de <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004458:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800445c:	2b00      	cmp	r3, #0
 800445e:	da0f      	bge.n	8004480 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004460:	78fb      	ldrb	r3, [r7, #3]
 8004462:	f003 020f 	and.w	r2, r3, #15
 8004466:	4613      	mov	r3, r2
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	4413      	add	r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	3338      	adds	r3, #56	; 0x38
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	4413      	add	r3, r2
 8004474:	3304      	adds	r3, #4
 8004476:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2201      	movs	r2, #1
 800447c:	705a      	strb	r2, [r3, #1]
 800447e:	e00f      	b.n	80044a0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004480:	78fb      	ldrb	r3, [r7, #3]
 8004482:	f003 020f 	and.w	r2, r3, #15
 8004486:	4613      	mov	r3, r2
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	4413      	add	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	4413      	add	r3, r2
 8004496:	3304      	adds	r3, #4
 8004498:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044a6:	78fb      	ldrb	r3, [r7, #3]
 80044a8:	f003 030f 	and.w	r3, r3, #15
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_PCD_EP_ClrStall+0x86>
 80044bc:	2302      	movs	r3, #2
 80044be:	e00e      	b.n	80044de <HAL_PCD_EP_ClrStall+0xa4>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68f9      	ldr	r1, [r7, #12]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f004 fc4a 	bl	8008d68 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b084      	sub	sp, #16
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
 80044ee:	460b      	mov	r3, r1
 80044f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80044f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	da0c      	bge.n	8004514 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044fa:	78fb      	ldrb	r3, [r7, #3]
 80044fc:	f003 020f 	and.w	r2, r3, #15
 8004500:	4613      	mov	r3, r2
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	4413      	add	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	3338      	adds	r3, #56	; 0x38
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	4413      	add	r3, r2
 800450e:	3304      	adds	r3, #4
 8004510:	60fb      	str	r3, [r7, #12]
 8004512:	e00c      	b.n	800452e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004514:	78fb      	ldrb	r3, [r7, #3]
 8004516:	f003 020f 	and.w	r2, r3, #15
 800451a:	4613      	mov	r3, r2
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	4413      	add	r3, r2
 800452a:	3304      	adds	r3, #4
 800452c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68f9      	ldr	r1, [r7, #12]
 8004534:	4618      	mov	r0, r3
 8004536:	f004 fa69 	bl	8008a0c <USB_EPStopXfer>
 800453a:	4603      	mov	r3, r0
 800453c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800453e:	7afb      	ldrb	r3, [r7, #11]
}
 8004540:	4618      	mov	r0, r3
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b08a      	sub	sp, #40	; 0x28
 800454c:	af02      	add	r7, sp, #8
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	4613      	mov	r3, r2
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	4413      	add	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	3338      	adds	r3, #56	; 0x38
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	4413      	add	r3, r2
 800456c:	3304      	adds	r3, #4
 800456e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a1a      	ldr	r2, [r3, #32]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	429a      	cmp	r2, r3
 800457a:	d901      	bls.n	8004580 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e06c      	b.n	800465a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	699a      	ldr	r2, [r3, #24]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	69fa      	ldr	r2, [r7, #28]
 8004592:	429a      	cmp	r2, r3
 8004594:	d902      	bls.n	800459c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	3303      	adds	r3, #3
 80045a0:	089b      	lsrs	r3, r3, #2
 80045a2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80045a4:	e02b      	b.n	80045fe <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	699a      	ldr	r2, [r3, #24]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	69fa      	ldr	r2, [r7, #28]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d902      	bls.n	80045c2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	3303      	adds	r3, #3
 80045c6:	089b      	lsrs	r3, r3, #2
 80045c8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6919      	ldr	r1, [r3, #16]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	4603      	mov	r3, r0
 80045e0:	6978      	ldr	r0, [r7, #20]
 80045e2:	f004 fabd 	bl	8008b60 <USB_WritePacket>

    ep->xfer_buff  += len;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	691a      	ldr	r2, [r3, #16]
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	441a      	add	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6a1a      	ldr	r2, [r3, #32]
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	441a      	add	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	015a      	lsls	r2, r3, #5
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	4413      	add	r3, r2
 8004606:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	429a      	cmp	r2, r3
 8004612:	d809      	bhi.n	8004628 <PCD_WriteEmptyTxFifo+0xe0>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6a1a      	ldr	r2, [r3, #32]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800461c:	429a      	cmp	r2, r3
 800461e:	d203      	bcs.n	8004628 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1be      	bne.n	80045a6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	699a      	ldr	r2, [r3, #24]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	429a      	cmp	r2, r3
 8004632:	d811      	bhi.n	8004658 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	f003 030f 	and.w	r3, r3, #15
 800463a:	2201      	movs	r2, #1
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004648:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	43db      	mvns	r3, r3
 800464e:	6939      	ldr	r1, [r7, #16]
 8004650:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004654:	4013      	ands	r3, r2
 8004656:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3720      	adds	r7, #32
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
	...

08004664 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b088      	sub	sp, #32
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	333c      	adds	r3, #60	; 0x3c
 800467c:	3304      	adds	r3, #4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	015a      	lsls	r2, r3, #5
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	4413      	add	r3, r2
 800468a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d17b      	bne.n	8004792 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	f003 0308 	and.w	r3, r3, #8
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d015      	beq.n	80046d0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	4a61      	ldr	r2, [pc, #388]	; (800482c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	f240 80b9 	bls.w	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f000 80b3 	beq.w	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	015a      	lsls	r2, r3, #5
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	4413      	add	r3, r2
 80046c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046c6:	461a      	mov	r2, r3
 80046c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046cc:	6093      	str	r3, [r2, #8]
 80046ce:	e0a7      	b.n	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d009      	beq.n	80046ee <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	015a      	lsls	r2, r3, #5
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	4413      	add	r3, r2
 80046e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e6:	461a      	mov	r2, r3
 80046e8:	2320      	movs	r3, #32
 80046ea:	6093      	str	r3, [r2, #8]
 80046ec:	e098      	b.n	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f040 8093 	bne.w	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	4a4b      	ldr	r2, [pc, #300]	; (800482c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d90f      	bls.n	8004722 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00a      	beq.n	8004722 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	015a      	lsls	r2, r3, #5
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	4413      	add	r3, r2
 8004714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004718:	461a      	mov	r2, r3
 800471a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800471e:	6093      	str	r3, [r2, #8]
 8004720:	e07e      	b.n	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	4613      	mov	r3, r2
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	4413      	add	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	4413      	add	r3, r2
 8004734:	3304      	adds	r3, #4
 8004736:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	69da      	ldr	r2, [r3, #28]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	0159      	lsls	r1, r3, #5
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	440b      	add	r3, r1
 8004744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800474e:	1ad2      	subs	r2, r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d114      	bne.n	8004784 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d109      	bne.n	8004776 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6818      	ldr	r0, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800476c:	461a      	mov	r2, r3
 800476e:	2101      	movs	r1, #1
 8004770:	f004 fc8e 	bl	8009090 <USB_EP0_OutStart>
 8004774:	e006      	b.n	8004784 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	691a      	ldr	r2, [r3, #16]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	441a      	add	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	b2db      	uxtb	r3, r3
 8004788:	4619      	mov	r1, r3
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f009 ffbc 	bl	800e708 <HAL_PCD_DataOutStageCallback>
 8004790:	e046      	b.n	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	4a26      	ldr	r2, [pc, #152]	; (8004830 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d124      	bne.n	80047e4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00a      	beq.n	80047ba <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047b0:	461a      	mov	r2, r3
 80047b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047b6:	6093      	str	r3, [r2, #8]
 80047b8:	e032      	b.n	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f003 0320 	and.w	r3, r3, #32
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d008      	beq.n	80047d6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	015a      	lsls	r2, r3, #5
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	4413      	add	r3, r2
 80047cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047d0:	461a      	mov	r2, r3
 80047d2:	2320      	movs	r3, #32
 80047d4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	4619      	mov	r1, r3
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f009 ff93 	bl	800e708 <HAL_PCD_DataOutStageCallback>
 80047e2:	e01d      	b.n	8004820 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d114      	bne.n	8004814 <PCD_EP_OutXfrComplete_int+0x1b0>
 80047ea:	6879      	ldr	r1, [r7, #4]
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	4613      	mov	r3, r2
 80047f0:	00db      	lsls	r3, r3, #3
 80047f2:	4413      	add	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	440b      	add	r3, r1
 80047f8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d108      	bne.n	8004814 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6818      	ldr	r0, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800480c:	461a      	mov	r2, r3
 800480e:	2100      	movs	r1, #0
 8004810:	f004 fc3e 	bl	8009090 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	b2db      	uxtb	r3, r3
 8004818:	4619      	mov	r1, r3
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f009 ff74 	bl	800e708 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3720      	adds	r7, #32
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	4f54300a 	.word	0x4f54300a
 8004830:	4f54310a 	.word	0x4f54310a

08004834 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	333c      	adds	r3, #60	; 0x3c
 800484c:	3304      	adds	r3, #4
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	4413      	add	r3, r2
 800485a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	4a15      	ldr	r2, [pc, #84]	; (80048bc <PCD_EP_OutSetupPacket_int+0x88>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d90e      	bls.n	8004888 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004870:	2b00      	cmp	r3, #0
 8004872:	d009      	beq.n	8004888 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	015a      	lsls	r2, r3, #5
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	4413      	add	r3, r2
 800487c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004880:	461a      	mov	r2, r3
 8004882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004886:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f009 ff2b 	bl	800e6e4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	4a0a      	ldr	r2, [pc, #40]	; (80048bc <PCD_EP_OutSetupPacket_int+0x88>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d90c      	bls.n	80048b0 <PCD_EP_OutSetupPacket_int+0x7c>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d108      	bne.n	80048b0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6818      	ldr	r0, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80048a8:	461a      	mov	r2, r3
 80048aa:	2101      	movs	r1, #1
 80048ac:	f004 fbf0 	bl	8009090 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3718      	adds	r7, #24
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	4f54300a 	.word	0x4f54300a

080048c0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b085      	sub	sp, #20
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	70fb      	strb	r3, [r7, #3]
 80048cc:	4613      	mov	r3, r2
 80048ce:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80048d8:	78fb      	ldrb	r3, [r7, #3]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d107      	bne.n	80048ee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80048de:	883b      	ldrh	r3, [r7, #0]
 80048e0:	0419      	lsls	r1, r3, #16
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	430a      	orrs	r2, r1
 80048ea:	629a      	str	r2, [r3, #40]	; 0x28
 80048ec:	e028      	b.n	8004940 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f4:	0c1b      	lsrs	r3, r3, #16
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	4413      	add	r3, r2
 80048fa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80048fc:	2300      	movs	r3, #0
 80048fe:	73fb      	strb	r3, [r7, #15]
 8004900:	e00d      	b.n	800491e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	7bfb      	ldrb	r3, [r7, #15]
 8004908:	3340      	adds	r3, #64	; 0x40
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	0c1b      	lsrs	r3, r3, #16
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	4413      	add	r3, r2
 8004916:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004918:	7bfb      	ldrb	r3, [r7, #15]
 800491a:	3301      	adds	r3, #1
 800491c:	73fb      	strb	r3, [r7, #15]
 800491e:	7bfa      	ldrb	r2, [r7, #15]
 8004920:	78fb      	ldrb	r3, [r7, #3]
 8004922:	3b01      	subs	r3, #1
 8004924:	429a      	cmp	r2, r3
 8004926:	d3ec      	bcc.n	8004902 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004928:	883b      	ldrh	r3, [r7, #0]
 800492a:	0418      	lsls	r0, r3, #16
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6819      	ldr	r1, [r3, #0]
 8004930:	78fb      	ldrb	r3, [r7, #3]
 8004932:	3b01      	subs	r3, #1
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	4302      	orrs	r2, r0
 8004938:	3340      	adds	r3, #64	; 0x40
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	440b      	add	r3, r1
 800493e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
 8004956:	460b      	mov	r3, r1
 8004958:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	887a      	ldrh	r2, [r7, #2]
 8004960:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800499e:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <HAL_PCDEx_ActivateLPM+0x44>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3714      	adds	r7, #20
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr
 80049b4:	10000003 	.word	0x10000003

080049b8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049bc:	4b05      	ldr	r3, [pc, #20]	; (80049d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a04      	ldr	r2, [pc, #16]	; (80049d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049c6:	6013      	str	r3, [r2, #0]
}
 80049c8:	bf00      	nop
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	40007000 	.word	0x40007000

080049d8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80049de:	2300      	movs	r3, #0
 80049e0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80049e2:	4b23      	ldr	r3, [pc, #140]	; (8004a70 <HAL_PWREx_EnableOverDrive+0x98>)
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	4a22      	ldr	r2, [pc, #136]	; (8004a70 <HAL_PWREx_EnableOverDrive+0x98>)
 80049e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ec:	6413      	str	r3, [r2, #64]	; 0x40
 80049ee:	4b20      	ldr	r3, [pc, #128]	; (8004a70 <HAL_PWREx_EnableOverDrive+0x98>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f6:	603b      	str	r3, [r7, #0]
 80049f8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80049fa:	4b1e      	ldr	r3, [pc, #120]	; (8004a74 <HAL_PWREx_EnableOverDrive+0x9c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a1d      	ldr	r2, [pc, #116]	; (8004a74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a04:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a06:	f7fd ff21 	bl	800284c <HAL_GetTick>
 8004a0a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a0c:	e009      	b.n	8004a22 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a0e:	f7fd ff1d 	bl	800284c <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a1c:	d901      	bls.n	8004a22 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e022      	b.n	8004a68 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a22:	4b14      	ldr	r3, [pc, #80]	; (8004a74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a2e:	d1ee      	bne.n	8004a0e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004a30:	4b10      	ldr	r3, [pc, #64]	; (8004a74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a0f      	ldr	r2, [pc, #60]	; (8004a74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a3a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a3c:	f7fd ff06 	bl	800284c <HAL_GetTick>
 8004a40:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a42:	e009      	b.n	8004a58 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a44:	f7fd ff02 	bl	800284c <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a52:	d901      	bls.n	8004a58 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e007      	b.n	8004a68 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a58:	4b06      	ldr	r3, [pc, #24]	; (8004a74 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a64:	d1ee      	bne.n	8004a44 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	40023800 	.word	0x40023800
 8004a74:	40007000 	.word	0x40007000

08004a78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004a80:	2300      	movs	r3, #0
 8004a82:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e29b      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 8087 	beq.w	8004baa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a9c:	4b96      	ldr	r3, [pc, #600]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 030c 	and.w	r3, r3, #12
 8004aa4:	2b04      	cmp	r3, #4
 8004aa6:	d00c      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004aa8:	4b93      	ldr	r3, [pc, #588]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f003 030c 	and.w	r3, r3, #12
 8004ab0:	2b08      	cmp	r3, #8
 8004ab2:	d112      	bne.n	8004ada <HAL_RCC_OscConfig+0x62>
 8004ab4:	4b90      	ldr	r3, [pc, #576]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004abc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ac0:	d10b      	bne.n	8004ada <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ac2:	4b8d      	ldr	r3, [pc, #564]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d06c      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x130>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d168      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e275      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ae2:	d106      	bne.n	8004af2 <HAL_RCC_OscConfig+0x7a>
 8004ae4:	4b84      	ldr	r3, [pc, #528]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a83      	ldr	r2, [pc, #524]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004aea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aee:	6013      	str	r3, [r2, #0]
 8004af0:	e02e      	b.n	8004b50 <HAL_RCC_OscConfig+0xd8>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10c      	bne.n	8004b14 <HAL_RCC_OscConfig+0x9c>
 8004afa:	4b7f      	ldr	r3, [pc, #508]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a7e      	ldr	r2, [pc, #504]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	4b7c      	ldr	r3, [pc, #496]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a7b      	ldr	r2, [pc, #492]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b10:	6013      	str	r3, [r2, #0]
 8004b12:	e01d      	b.n	8004b50 <HAL_RCC_OscConfig+0xd8>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b1c:	d10c      	bne.n	8004b38 <HAL_RCC_OscConfig+0xc0>
 8004b1e:	4b76      	ldr	r3, [pc, #472]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a75      	ldr	r2, [pc, #468]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b28:	6013      	str	r3, [r2, #0]
 8004b2a:	4b73      	ldr	r3, [pc, #460]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a72      	ldr	r2, [pc, #456]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b34:	6013      	str	r3, [r2, #0]
 8004b36:	e00b      	b.n	8004b50 <HAL_RCC_OscConfig+0xd8>
 8004b38:	4b6f      	ldr	r3, [pc, #444]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a6e      	ldr	r2, [pc, #440]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b42:	6013      	str	r3, [r2, #0]
 8004b44:	4b6c      	ldr	r3, [pc, #432]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a6b      	ldr	r2, [pc, #428]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d013      	beq.n	8004b80 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b58:	f7fd fe78 	bl	800284c <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b60:	f7fd fe74 	bl	800284c <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b64      	cmp	r3, #100	; 0x64
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e229      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b72:	4b61      	ldr	r3, [pc, #388]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0f0      	beq.n	8004b60 <HAL_RCC_OscConfig+0xe8>
 8004b7e:	e014      	b.n	8004baa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b80:	f7fd fe64 	bl	800284c <HAL_GetTick>
 8004b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b86:	e008      	b.n	8004b9a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b88:	f7fd fe60 	bl	800284c <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b64      	cmp	r3, #100	; 0x64
 8004b94:	d901      	bls.n	8004b9a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e215      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b9a:	4b57      	ldr	r3, [pc, #348]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1f0      	bne.n	8004b88 <HAL_RCC_OscConfig+0x110>
 8004ba6:	e000      	b.n	8004baa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d069      	beq.n	8004c8a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bb6:	4b50      	ldr	r3, [pc, #320]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 030c 	and.w	r3, r3, #12
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00b      	beq.n	8004bda <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bc2:	4b4d      	ldr	r3, [pc, #308]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f003 030c 	and.w	r3, r3, #12
 8004bca:	2b08      	cmp	r3, #8
 8004bcc:	d11c      	bne.n	8004c08 <HAL_RCC_OscConfig+0x190>
 8004bce:	4b4a      	ldr	r3, [pc, #296]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d116      	bne.n	8004c08 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bda:	4b47      	ldr	r3, [pc, #284]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d005      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x17a>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d001      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e1e9      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bf2:	4b41      	ldr	r3, [pc, #260]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	00db      	lsls	r3, r3, #3
 8004c00:	493d      	ldr	r1, [pc, #244]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c06:	e040      	b.n	8004c8a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d023      	beq.n	8004c58 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c10:	4b39      	ldr	r3, [pc, #228]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a38      	ldr	r2, [pc, #224]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c16:	f043 0301 	orr.w	r3, r3, #1
 8004c1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c1c:	f7fd fe16 	bl	800284c <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c24:	f7fd fe12 	bl	800284c <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e1c7      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c36:	4b30      	ldr	r3, [pc, #192]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d0f0      	beq.n	8004c24 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c42:	4b2d      	ldr	r3, [pc, #180]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	00db      	lsls	r3, r3, #3
 8004c50:	4929      	ldr	r1, [pc, #164]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	600b      	str	r3, [r1, #0]
 8004c56:	e018      	b.n	8004c8a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c58:	4b27      	ldr	r3, [pc, #156]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a26      	ldr	r2, [pc, #152]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c5e:	f023 0301 	bic.w	r3, r3, #1
 8004c62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c64:	f7fd fdf2 	bl	800284c <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c6c:	f7fd fdee 	bl	800284c <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e1a3      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c7e:	4b1e      	ldr	r3, [pc, #120]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1f0      	bne.n	8004c6c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0308 	and.w	r3, r3, #8
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d038      	beq.n	8004d08 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d019      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c9e:	4b16      	ldr	r3, [pc, #88]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004ca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ca2:	4a15      	ldr	r2, [pc, #84]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004ca4:	f043 0301 	orr.w	r3, r3, #1
 8004ca8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004caa:	f7fd fdcf 	bl	800284c <HAL_GetTick>
 8004cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cb0:	e008      	b.n	8004cc4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cb2:	f7fd fdcb 	bl	800284c <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d901      	bls.n	8004cc4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e180      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cc4:	4b0c      	ldr	r3, [pc, #48]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004cc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cc8:	f003 0302 	and.w	r3, r3, #2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d0f0      	beq.n	8004cb2 <HAL_RCC_OscConfig+0x23a>
 8004cd0:	e01a      	b.n	8004d08 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cd2:	4b09      	ldr	r3, [pc, #36]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cd6:	4a08      	ldr	r2, [pc, #32]	; (8004cf8 <HAL_RCC_OscConfig+0x280>)
 8004cd8:	f023 0301 	bic.w	r3, r3, #1
 8004cdc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cde:	f7fd fdb5 	bl	800284c <HAL_GetTick>
 8004ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ce4:	e00a      	b.n	8004cfc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ce6:	f7fd fdb1 	bl	800284c <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d903      	bls.n	8004cfc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e166      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
 8004cf8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cfc:	4b92      	ldr	r3, [pc, #584]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004cfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d00:	f003 0302 	and.w	r3, r3, #2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1ee      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0304 	and.w	r3, r3, #4
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 80a4 	beq.w	8004e5e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d16:	4b8c      	ldr	r3, [pc, #560]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d10d      	bne.n	8004d3e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d22:	4b89      	ldr	r3, [pc, #548]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d26:	4a88      	ldr	r2, [pc, #544]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d2c:	6413      	str	r3, [r2, #64]	; 0x40
 8004d2e:	4b86      	ldr	r3, [pc, #536]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d36:	60bb      	str	r3, [r7, #8]
 8004d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d3e:	4b83      	ldr	r3, [pc, #524]	; (8004f4c <HAL_RCC_OscConfig+0x4d4>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d118      	bne.n	8004d7c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004d4a:	4b80      	ldr	r3, [pc, #512]	; (8004f4c <HAL_RCC_OscConfig+0x4d4>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a7f      	ldr	r2, [pc, #508]	; (8004f4c <HAL_RCC_OscConfig+0x4d4>)
 8004d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d56:	f7fd fd79 	bl	800284c <HAL_GetTick>
 8004d5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d5c:	e008      	b.n	8004d70 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d5e:	f7fd fd75 	bl	800284c <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	2b64      	cmp	r3, #100	; 0x64
 8004d6a:	d901      	bls.n	8004d70 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e12a      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d70:	4b76      	ldr	r3, [pc, #472]	; (8004f4c <HAL_RCC_OscConfig+0x4d4>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d0f0      	beq.n	8004d5e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d106      	bne.n	8004d92 <HAL_RCC_OscConfig+0x31a>
 8004d84:	4b70      	ldr	r3, [pc, #448]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d88:	4a6f      	ldr	r2, [pc, #444]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004d8a:	f043 0301 	orr.w	r3, r3, #1
 8004d8e:	6713      	str	r3, [r2, #112]	; 0x70
 8004d90:	e02d      	b.n	8004dee <HAL_RCC_OscConfig+0x376>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d10c      	bne.n	8004db4 <HAL_RCC_OscConfig+0x33c>
 8004d9a:	4b6b      	ldr	r3, [pc, #428]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d9e:	4a6a      	ldr	r2, [pc, #424]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	6713      	str	r3, [r2, #112]	; 0x70
 8004da6:	4b68      	ldr	r3, [pc, #416]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004daa:	4a67      	ldr	r2, [pc, #412]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004dac:	f023 0304 	bic.w	r3, r3, #4
 8004db0:	6713      	str	r3, [r2, #112]	; 0x70
 8004db2:	e01c      	b.n	8004dee <HAL_RCC_OscConfig+0x376>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	2b05      	cmp	r3, #5
 8004dba:	d10c      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x35e>
 8004dbc:	4b62      	ldr	r3, [pc, #392]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dc0:	4a61      	ldr	r2, [pc, #388]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004dc2:	f043 0304 	orr.w	r3, r3, #4
 8004dc6:	6713      	str	r3, [r2, #112]	; 0x70
 8004dc8:	4b5f      	ldr	r3, [pc, #380]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dcc:	4a5e      	ldr	r2, [pc, #376]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	6713      	str	r3, [r2, #112]	; 0x70
 8004dd4:	e00b      	b.n	8004dee <HAL_RCC_OscConfig+0x376>
 8004dd6:	4b5c      	ldr	r3, [pc, #368]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dda:	4a5b      	ldr	r2, [pc, #364]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004ddc:	f023 0301 	bic.w	r3, r3, #1
 8004de0:	6713      	str	r3, [r2, #112]	; 0x70
 8004de2:	4b59      	ldr	r3, [pc, #356]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de6:	4a58      	ldr	r2, [pc, #352]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004de8:	f023 0304 	bic.w	r3, r3, #4
 8004dec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d015      	beq.n	8004e22 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df6:	f7fd fd29 	bl	800284c <HAL_GetTick>
 8004dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dfc:	e00a      	b.n	8004e14 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dfe:	f7fd fd25 	bl	800284c <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e0d8      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e14:	4b4c      	ldr	r3, [pc, #304]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0ee      	beq.n	8004dfe <HAL_RCC_OscConfig+0x386>
 8004e20:	e014      	b.n	8004e4c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e22:	f7fd fd13 	bl	800284c <HAL_GetTick>
 8004e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e28:	e00a      	b.n	8004e40 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e2a:	f7fd fd0f 	bl	800284c <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e0c2      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e40:	4b41      	ldr	r3, [pc, #260]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1ee      	bne.n	8004e2a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e4c:	7dfb      	ldrb	r3, [r7, #23]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d105      	bne.n	8004e5e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e52:	4b3d      	ldr	r3, [pc, #244]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e56:	4a3c      	ldr	r2, [pc, #240]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004e58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e5c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 80ae 	beq.w	8004fc4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e68:	4b37      	ldr	r3, [pc, #220]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f003 030c 	and.w	r3, r3, #12
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d06d      	beq.n	8004f50 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d14b      	bne.n	8004f14 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e7c:	4b32      	ldr	r3, [pc, #200]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a31      	ldr	r2, [pc, #196]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004e82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e88:	f7fd fce0 	bl	800284c <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e90:	f7fd fcdc 	bl	800284c <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e091      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ea2:	4b29      	ldr	r3, [pc, #164]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1f0      	bne.n	8004e90 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	69da      	ldr	r2, [r3, #28]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebc:	019b      	lsls	r3, r3, #6
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec4:	085b      	lsrs	r3, r3, #1
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	041b      	lsls	r3, r3, #16
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed0:	061b      	lsls	r3, r3, #24
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed8:	071b      	lsls	r3, r3, #28
 8004eda:	491b      	ldr	r1, [pc, #108]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ee0:	4b19      	ldr	r3, [pc, #100]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a18      	ldr	r2, [pc, #96]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004ee6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004eea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eec:	f7fd fcae 	bl	800284c <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ef4:	f7fd fcaa 	bl	800284c <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e05f      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f06:	4b10      	ldr	r3, [pc, #64]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d0f0      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x47c>
 8004f12:	e057      	b.n	8004fc4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f14:	4b0c      	ldr	r3, [pc, #48]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a0b      	ldr	r2, [pc, #44]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004f1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f20:	f7fd fc94 	bl	800284c <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f28:	f7fd fc90 	bl	800284c <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e045      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f3a:	4b03      	ldr	r3, [pc, #12]	; (8004f48 <HAL_RCC_OscConfig+0x4d0>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1f0      	bne.n	8004f28 <HAL_RCC_OscConfig+0x4b0>
 8004f46:	e03d      	b.n	8004fc4 <HAL_RCC_OscConfig+0x54c>
 8004f48:	40023800 	.word	0x40023800
 8004f4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004f50:	4b1f      	ldr	r3, [pc, #124]	; (8004fd0 <HAL_RCC_OscConfig+0x558>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d030      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d129      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d122      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f80:	4013      	ands	r3, r2
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f86:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d119      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f96:	085b      	lsrs	r3, r3, #1
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d10f      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004faa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d107      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d001      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e000      	b.n	8004fc6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3718      	adds	r7, #24
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	40023800 	.word	0x40023800

08004fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e0d0      	b.n	800518e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fec:	4b6a      	ldr	r3, [pc, #424]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 030f 	and.w	r3, r3, #15
 8004ff4:	683a      	ldr	r2, [r7, #0]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d910      	bls.n	800501c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ffa:	4b67      	ldr	r3, [pc, #412]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f023 020f 	bic.w	r2, r3, #15
 8005002:	4965      	ldr	r1, [pc, #404]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	4313      	orrs	r3, r2
 8005008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800500a:	4b63      	ldr	r3, [pc, #396]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 030f 	and.w	r3, r3, #15
 8005012:	683a      	ldr	r2, [r7, #0]
 8005014:	429a      	cmp	r2, r3
 8005016:	d001      	beq.n	800501c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e0b8      	b.n	800518e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	2b00      	cmp	r3, #0
 8005026:	d020      	beq.n	800506a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0304 	and.w	r3, r3, #4
 8005030:	2b00      	cmp	r3, #0
 8005032:	d005      	beq.n	8005040 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005034:	4b59      	ldr	r3, [pc, #356]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	4a58      	ldr	r2, [pc, #352]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 800503a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800503e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0308 	and.w	r3, r3, #8
 8005048:	2b00      	cmp	r3, #0
 800504a:	d005      	beq.n	8005058 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800504c:	4b53      	ldr	r3, [pc, #332]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	4a52      	ldr	r2, [pc, #328]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005052:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005056:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005058:	4b50      	ldr	r3, [pc, #320]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	494d      	ldr	r1, [pc, #308]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005066:	4313      	orrs	r3, r2
 8005068:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	2b00      	cmp	r3, #0
 8005074:	d040      	beq.n	80050f8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d107      	bne.n	800508e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800507e:	4b47      	ldr	r3, [pc, #284]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d115      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e07f      	b.n	800518e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	2b02      	cmp	r3, #2
 8005094:	d107      	bne.n	80050a6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005096:	4b41      	ldr	r3, [pc, #260]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d109      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e073      	b.n	800518e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050a6:	4b3d      	ldr	r3, [pc, #244]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e06b      	b.n	800518e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050b6:	4b39      	ldr	r3, [pc, #228]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f023 0203 	bic.w	r2, r3, #3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	4936      	ldr	r1, [pc, #216]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050c8:	f7fd fbc0 	bl	800284c <HAL_GetTick>
 80050cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ce:	e00a      	b.n	80050e6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d0:	f7fd fbbc 	bl	800284c <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	f241 3288 	movw	r2, #5000	; 0x1388
 80050de:	4293      	cmp	r3, r2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e053      	b.n	800518e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e6:	4b2d      	ldr	r3, [pc, #180]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 020c 	and.w	r2, r3, #12
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d1eb      	bne.n	80050d0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050f8:	4b27      	ldr	r3, [pc, #156]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 030f 	and.w	r3, r3, #15
 8005100:	683a      	ldr	r2, [r7, #0]
 8005102:	429a      	cmp	r2, r3
 8005104:	d210      	bcs.n	8005128 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005106:	4b24      	ldr	r3, [pc, #144]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f023 020f 	bic.w	r2, r3, #15
 800510e:	4922      	ldr	r1, [pc, #136]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	4313      	orrs	r3, r2
 8005114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005116:	4b20      	ldr	r3, [pc, #128]	; (8005198 <HAL_RCC_ClockConfig+0x1c4>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 030f 	and.w	r3, r3, #15
 800511e:	683a      	ldr	r2, [r7, #0]
 8005120:	429a      	cmp	r2, r3
 8005122:	d001      	beq.n	8005128 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e032      	b.n	800518e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0304 	and.w	r3, r3, #4
 8005130:	2b00      	cmp	r3, #0
 8005132:	d008      	beq.n	8005146 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005134:	4b19      	ldr	r3, [pc, #100]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	4916      	ldr	r1, [pc, #88]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005142:	4313      	orrs	r3, r2
 8005144:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0308 	and.w	r3, r3, #8
 800514e:	2b00      	cmp	r3, #0
 8005150:	d009      	beq.n	8005166 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005152:	4b12      	ldr	r3, [pc, #72]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	00db      	lsls	r3, r3, #3
 8005160:	490e      	ldr	r1, [pc, #56]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 8005162:	4313      	orrs	r3, r2
 8005164:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005166:	f000 f821 	bl	80051ac <HAL_RCC_GetSysClockFreq>
 800516a:	4602      	mov	r2, r0
 800516c:	4b0b      	ldr	r3, [pc, #44]	; (800519c <HAL_RCC_ClockConfig+0x1c8>)
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	091b      	lsrs	r3, r3, #4
 8005172:	f003 030f 	and.w	r3, r3, #15
 8005176:	490a      	ldr	r1, [pc, #40]	; (80051a0 <HAL_RCC_ClockConfig+0x1cc>)
 8005178:	5ccb      	ldrb	r3, [r1, r3]
 800517a:	fa22 f303 	lsr.w	r3, r2, r3
 800517e:	4a09      	ldr	r2, [pc, #36]	; (80051a4 <HAL_RCC_ClockConfig+0x1d0>)
 8005180:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005182:	4b09      	ldr	r3, [pc, #36]	; (80051a8 <HAL_RCC_ClockConfig+0x1d4>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4618      	mov	r0, r3
 8005188:	f7fd fa2a 	bl	80025e0 <HAL_InitTick>

  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3710      	adds	r7, #16
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	40023c00 	.word	0x40023c00
 800519c:	40023800 	.word	0x40023800
 80051a0:	0800fdb8 	.word	0x0800fdb8
 80051a4:	20000000 	.word	0x20000000
 80051a8:	20000004 	.word	0x20000004

080051ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051b0:	b094      	sub	sp, #80	; 0x50
 80051b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80051b4:	2300      	movs	r3, #0
 80051b6:	647b      	str	r3, [r7, #68]	; 0x44
 80051b8:	2300      	movs	r3, #0
 80051ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051bc:	2300      	movs	r3, #0
 80051be:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80051c0:	2300      	movs	r3, #0
 80051c2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051c4:	4b79      	ldr	r3, [pc, #484]	; (80053ac <HAL_RCC_GetSysClockFreq+0x200>)
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f003 030c 	and.w	r3, r3, #12
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	d00d      	beq.n	80051ec <HAL_RCC_GetSysClockFreq+0x40>
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	f200 80e1 	bhi.w	8005398 <HAL_RCC_GetSysClockFreq+0x1ec>
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d002      	beq.n	80051e0 <HAL_RCC_GetSysClockFreq+0x34>
 80051da:	2b04      	cmp	r3, #4
 80051dc:	d003      	beq.n	80051e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80051de:	e0db      	b.n	8005398 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051e0:	4b73      	ldr	r3, [pc, #460]	; (80053b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80051e2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051e4:	e0db      	b.n	800539e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051e6:	4b73      	ldr	r3, [pc, #460]	; (80053b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80051e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051ea:	e0d8      	b.n	800539e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051ec:	4b6f      	ldr	r3, [pc, #444]	; (80053ac <HAL_RCC_GetSysClockFreq+0x200>)
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051f4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80051f6:	4b6d      	ldr	r3, [pc, #436]	; (80053ac <HAL_RCC_GetSysClockFreq+0x200>)
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d063      	beq.n	80052ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005202:	4b6a      	ldr	r3, [pc, #424]	; (80053ac <HAL_RCC_GetSysClockFreq+0x200>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	099b      	lsrs	r3, r3, #6
 8005208:	2200      	movs	r2, #0
 800520a:	63bb      	str	r3, [r7, #56]	; 0x38
 800520c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800520e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005214:	633b      	str	r3, [r7, #48]	; 0x30
 8005216:	2300      	movs	r3, #0
 8005218:	637b      	str	r3, [r7, #52]	; 0x34
 800521a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800521e:	4622      	mov	r2, r4
 8005220:	462b      	mov	r3, r5
 8005222:	f04f 0000 	mov.w	r0, #0
 8005226:	f04f 0100 	mov.w	r1, #0
 800522a:	0159      	lsls	r1, r3, #5
 800522c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005230:	0150      	lsls	r0, r2, #5
 8005232:	4602      	mov	r2, r0
 8005234:	460b      	mov	r3, r1
 8005236:	4621      	mov	r1, r4
 8005238:	1a51      	subs	r1, r2, r1
 800523a:	6139      	str	r1, [r7, #16]
 800523c:	4629      	mov	r1, r5
 800523e:	eb63 0301 	sbc.w	r3, r3, r1
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	f04f 0200 	mov.w	r2, #0
 8005248:	f04f 0300 	mov.w	r3, #0
 800524c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005250:	4659      	mov	r1, fp
 8005252:	018b      	lsls	r3, r1, #6
 8005254:	4651      	mov	r1, sl
 8005256:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800525a:	4651      	mov	r1, sl
 800525c:	018a      	lsls	r2, r1, #6
 800525e:	4651      	mov	r1, sl
 8005260:	ebb2 0801 	subs.w	r8, r2, r1
 8005264:	4659      	mov	r1, fp
 8005266:	eb63 0901 	sbc.w	r9, r3, r1
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	f04f 0300 	mov.w	r3, #0
 8005272:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005276:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800527a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800527e:	4690      	mov	r8, r2
 8005280:	4699      	mov	r9, r3
 8005282:	4623      	mov	r3, r4
 8005284:	eb18 0303 	adds.w	r3, r8, r3
 8005288:	60bb      	str	r3, [r7, #8]
 800528a:	462b      	mov	r3, r5
 800528c:	eb49 0303 	adc.w	r3, r9, r3
 8005290:	60fb      	str	r3, [r7, #12]
 8005292:	f04f 0200 	mov.w	r2, #0
 8005296:	f04f 0300 	mov.w	r3, #0
 800529a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800529e:	4629      	mov	r1, r5
 80052a0:	024b      	lsls	r3, r1, #9
 80052a2:	4621      	mov	r1, r4
 80052a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80052a8:	4621      	mov	r1, r4
 80052aa:	024a      	lsls	r2, r1, #9
 80052ac:	4610      	mov	r0, r2
 80052ae:	4619      	mov	r1, r3
 80052b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052b2:	2200      	movs	r2, #0
 80052b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80052b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80052b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80052bc:	f7fb f860 	bl	8000380 <__aeabi_uldivmod>
 80052c0:	4602      	mov	r2, r0
 80052c2:	460b      	mov	r3, r1
 80052c4:	4613      	mov	r3, r2
 80052c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052c8:	e058      	b.n	800537c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052ca:	4b38      	ldr	r3, [pc, #224]	; (80053ac <HAL_RCC_GetSysClockFreq+0x200>)
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	099b      	lsrs	r3, r3, #6
 80052d0:	2200      	movs	r2, #0
 80052d2:	4618      	mov	r0, r3
 80052d4:	4611      	mov	r1, r2
 80052d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80052da:	623b      	str	r3, [r7, #32]
 80052dc:	2300      	movs	r3, #0
 80052de:	627b      	str	r3, [r7, #36]	; 0x24
 80052e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052e4:	4642      	mov	r2, r8
 80052e6:	464b      	mov	r3, r9
 80052e8:	f04f 0000 	mov.w	r0, #0
 80052ec:	f04f 0100 	mov.w	r1, #0
 80052f0:	0159      	lsls	r1, r3, #5
 80052f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052f6:	0150      	lsls	r0, r2, #5
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	4641      	mov	r1, r8
 80052fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8005302:	4649      	mov	r1, r9
 8005304:	eb63 0b01 	sbc.w	fp, r3, r1
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005314:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005318:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800531c:	ebb2 040a 	subs.w	r4, r2, sl
 8005320:	eb63 050b 	sbc.w	r5, r3, fp
 8005324:	f04f 0200 	mov.w	r2, #0
 8005328:	f04f 0300 	mov.w	r3, #0
 800532c:	00eb      	lsls	r3, r5, #3
 800532e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005332:	00e2      	lsls	r2, r4, #3
 8005334:	4614      	mov	r4, r2
 8005336:	461d      	mov	r5, r3
 8005338:	4643      	mov	r3, r8
 800533a:	18e3      	adds	r3, r4, r3
 800533c:	603b      	str	r3, [r7, #0]
 800533e:	464b      	mov	r3, r9
 8005340:	eb45 0303 	adc.w	r3, r5, r3
 8005344:	607b      	str	r3, [r7, #4]
 8005346:	f04f 0200 	mov.w	r2, #0
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005352:	4629      	mov	r1, r5
 8005354:	028b      	lsls	r3, r1, #10
 8005356:	4621      	mov	r1, r4
 8005358:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800535c:	4621      	mov	r1, r4
 800535e:	028a      	lsls	r2, r1, #10
 8005360:	4610      	mov	r0, r2
 8005362:	4619      	mov	r1, r3
 8005364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005366:	2200      	movs	r2, #0
 8005368:	61bb      	str	r3, [r7, #24]
 800536a:	61fa      	str	r2, [r7, #28]
 800536c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005370:	f7fb f806 	bl	8000380 <__aeabi_uldivmod>
 8005374:	4602      	mov	r2, r0
 8005376:	460b      	mov	r3, r1
 8005378:	4613      	mov	r3, r2
 800537a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800537c:	4b0b      	ldr	r3, [pc, #44]	; (80053ac <HAL_RCC_GetSysClockFreq+0x200>)
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	0c1b      	lsrs	r3, r3, #16
 8005382:	f003 0303 	and.w	r3, r3, #3
 8005386:	3301      	adds	r3, #1
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800538c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800538e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005390:	fbb2 f3f3 	udiv	r3, r2, r3
 8005394:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005396:	e002      	b.n	800539e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005398:	4b05      	ldr	r3, [pc, #20]	; (80053b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800539a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800539c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800539e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3750      	adds	r7, #80	; 0x50
 80053a4:	46bd      	mov	sp, r7
 80053a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053aa:	bf00      	nop
 80053ac:	40023800 	.word	0x40023800
 80053b0:	00f42400 	.word	0x00f42400
 80053b4:	007a1200 	.word	0x007a1200

080053b8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053b8:	b480      	push	{r7}
 80053ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053bc:	4b03      	ldr	r3, [pc, #12]	; (80053cc <HAL_RCC_GetHCLKFreq+0x14>)
 80053be:	681b      	ldr	r3, [r3, #0]
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	20000000 	.word	0x20000000

080053d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053d4:	f7ff fff0 	bl	80053b8 <HAL_RCC_GetHCLKFreq>
 80053d8:	4602      	mov	r2, r0
 80053da:	4b05      	ldr	r3, [pc, #20]	; (80053f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	0a9b      	lsrs	r3, r3, #10
 80053e0:	f003 0307 	and.w	r3, r3, #7
 80053e4:	4903      	ldr	r1, [pc, #12]	; (80053f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053e6:	5ccb      	ldrb	r3, [r1, r3]
 80053e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	40023800 	.word	0x40023800
 80053f4:	0800fdc8 	.word	0x0800fdc8

080053f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053fc:	f7ff ffdc 	bl	80053b8 <HAL_RCC_GetHCLKFreq>
 8005400:	4602      	mov	r2, r0
 8005402:	4b05      	ldr	r3, [pc, #20]	; (8005418 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	0b5b      	lsrs	r3, r3, #13
 8005408:	f003 0307 	and.w	r3, r3, #7
 800540c:	4903      	ldr	r1, [pc, #12]	; (800541c <HAL_RCC_GetPCLK2Freq+0x24>)
 800540e:	5ccb      	ldrb	r3, [r1, r3]
 8005410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005414:	4618      	mov	r0, r3
 8005416:	bd80      	pop	{r7, pc}
 8005418:	40023800 	.word	0x40023800
 800541c:	0800fdc8 	.word	0x0800fdc8

08005420 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	220f      	movs	r2, #15
 800542e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005430:	4b12      	ldr	r3, [pc, #72]	; (800547c <HAL_RCC_GetClockConfig+0x5c>)
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	f003 0203 	and.w	r2, r3, #3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800543c:	4b0f      	ldr	r3, [pc, #60]	; (800547c <HAL_RCC_GetClockConfig+0x5c>)
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005448:	4b0c      	ldr	r3, [pc, #48]	; (800547c <HAL_RCC_GetClockConfig+0x5c>)
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005454:	4b09      	ldr	r3, [pc, #36]	; (800547c <HAL_RCC_GetClockConfig+0x5c>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	08db      	lsrs	r3, r3, #3
 800545a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005462:	4b07      	ldr	r3, [pc, #28]	; (8005480 <HAL_RCC_GetClockConfig+0x60>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 020f 	and.w	r2, r3, #15
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	601a      	str	r2, [r3, #0]
}
 800546e:	bf00      	nop
 8005470:	370c      	adds	r7, #12
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	40023800 	.word	0x40023800
 8005480:	40023c00 	.word	0x40023c00

08005484 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b088      	sub	sp, #32
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800548c:	2300      	movs	r3, #0
 800548e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005490:	2300      	movs	r3, #0
 8005492:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005498:	2300      	movs	r3, #0
 800549a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800549c:	2300      	movs	r3, #0
 800549e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d012      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054ac:	4b69      	ldr	r3, [pc, #420]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	4a68      	ldr	r2, [pc, #416]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80054b6:	6093      	str	r3, [r2, #8]
 80054b8:	4b66      	ldr	r3, [pc, #408]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054c0:	4964      	ldr	r1, [pc, #400]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80054ce:	2301      	movs	r3, #1
 80054d0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d017      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054de:	4b5d      	ldr	r3, [pc, #372]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ec:	4959      	ldr	r1, [pc, #356]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054fc:	d101      	bne.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80054fe:	2301      	movs	r3, #1
 8005500:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800550a:	2301      	movs	r3, #1
 800550c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d017      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800551a:	4b4e      	ldr	r3, [pc, #312]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800551c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005520:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005528:	494a      	ldr	r1, [pc, #296]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800552a:	4313      	orrs	r3, r2
 800552c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005534:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005538:	d101      	bne.n	800553e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800553a:	2301      	movs	r3, #1
 800553c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005546:	2301      	movs	r3, #1
 8005548:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005556:	2301      	movs	r3, #1
 8005558:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0320 	and.w	r3, r3, #32
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 808b 	beq.w	800567e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005568:	4b3a      	ldr	r3, [pc, #232]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556c:	4a39      	ldr	r2, [pc, #228]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800556e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005572:	6413      	str	r3, [r2, #64]	; 0x40
 8005574:	4b37      	ldr	r3, [pc, #220]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800557c:	60bb      	str	r3, [r7, #8]
 800557e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005580:	4b35      	ldr	r3, [pc, #212]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a34      	ldr	r2, [pc, #208]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800558a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800558c:	f7fd f95e 	bl	800284c <HAL_GetTick>
 8005590:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005592:	e008      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005594:	f7fd f95a 	bl	800284c <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b64      	cmp	r3, #100	; 0x64
 80055a0:	d901      	bls.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e38f      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80055a6:	4b2c      	ldr	r3, [pc, #176]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d0f0      	beq.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055b2:	4b28      	ldr	r3, [pc, #160]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ba:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d035      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d02e      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055d0:	4b20      	ldr	r3, [pc, #128]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055d8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055da:	4b1e      	ldr	r3, [pc, #120]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055de:	4a1d      	ldr	r2, [pc, #116]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055e4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055e6:	4b1b      	ldr	r3, [pc, #108]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ea:	4a1a      	ldr	r2, [pc, #104]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055f0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80055f2:	4a18      	ldr	r2, [pc, #96]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80055f8:	4b16      	ldr	r3, [pc, #88]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055fc:	f003 0301 	and.w	r3, r3, #1
 8005600:	2b01      	cmp	r3, #1
 8005602:	d114      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005604:	f7fd f922 	bl	800284c <HAL_GetTick>
 8005608:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800560a:	e00a      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800560c:	f7fd f91e 	bl	800284c <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	f241 3288 	movw	r2, #5000	; 0x1388
 800561a:	4293      	cmp	r3, r2
 800561c:	d901      	bls.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e351      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005622:	4b0c      	ldr	r3, [pc, #48]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d0ee      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005636:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800563a:	d111      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800563c:	4b05      	ldr	r3, [pc, #20]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005648:	4b04      	ldr	r3, [pc, #16]	; (800565c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800564a:	400b      	ands	r3, r1
 800564c:	4901      	ldr	r1, [pc, #4]	; (8005654 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800564e:	4313      	orrs	r3, r2
 8005650:	608b      	str	r3, [r1, #8]
 8005652:	e00b      	b.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005654:	40023800 	.word	0x40023800
 8005658:	40007000 	.word	0x40007000
 800565c:	0ffffcff 	.word	0x0ffffcff
 8005660:	4bac      	ldr	r3, [pc, #688]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	4aab      	ldr	r2, [pc, #684]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005666:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800566a:	6093      	str	r3, [r2, #8]
 800566c:	4ba9      	ldr	r3, [pc, #676]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800566e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005678:	49a6      	ldr	r1, [pc, #664]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800567a:	4313      	orrs	r3, r2
 800567c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0310 	and.w	r3, r3, #16
 8005686:	2b00      	cmp	r3, #0
 8005688:	d010      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800568a:	4ba2      	ldr	r3, [pc, #648]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800568c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005690:	4aa0      	ldr	r2, [pc, #640]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005692:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005696:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800569a:	4b9e      	ldr	r3, [pc, #632]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800569c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	499b      	ldr	r1, [pc, #620]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00a      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056b8:	4b96      	ldr	r3, [pc, #600]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056c6:	4993      	ldr	r1, [pc, #588]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056da:	4b8e      	ldr	r3, [pc, #568]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056e8:	498a      	ldr	r1, [pc, #552]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00a      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056fc:	4b85      	ldr	r3, [pc, #532]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80056fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005702:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800570a:	4982      	ldr	r1, [pc, #520]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800570c:	4313      	orrs	r3, r2
 800570e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00a      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800571e:	4b7d      	ldr	r3, [pc, #500]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005724:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800572c:	4979      	ldr	r1, [pc, #484]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800572e:	4313      	orrs	r3, r2
 8005730:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00a      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005740:	4b74      	ldr	r3, [pc, #464]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005742:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005746:	f023 0203 	bic.w	r2, r3, #3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800574e:	4971      	ldr	r1, [pc, #452]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005750:	4313      	orrs	r3, r2
 8005752:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00a      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005762:	4b6c      	ldr	r3, [pc, #432]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005764:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005768:	f023 020c 	bic.w	r2, r3, #12
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005770:	4968      	ldr	r1, [pc, #416]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005772:	4313      	orrs	r3, r2
 8005774:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00a      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005784:	4b63      	ldr	r3, [pc, #396]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800578a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005792:	4960      	ldr	r1, [pc, #384]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005794:	4313      	orrs	r3, r2
 8005796:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00a      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80057a6:	4b5b      	ldr	r3, [pc, #364]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057b4:	4957      	ldr	r1, [pc, #348]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057b6:	4313      	orrs	r3, r2
 80057b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d00a      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057c8:	4b52      	ldr	r3, [pc, #328]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057d6:	494f      	ldr	r1, [pc, #316]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00a      	beq.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80057ea:	4b4a      	ldr	r3, [pc, #296]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057f8:	4946      	ldr	r1, [pc, #280]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057fa:	4313      	orrs	r3, r2
 80057fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00a      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800580c:	4b41      	ldr	r3, [pc, #260]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800580e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005812:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800581a:	493e      	ldr	r1, [pc, #248]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800581c:	4313      	orrs	r3, r2
 800581e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00a      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800582e:	4b39      	ldr	r3, [pc, #228]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005834:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800583c:	4935      	ldr	r1, [pc, #212]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800583e:	4313      	orrs	r3, r2
 8005840:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00a      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005850:	4b30      	ldr	r3, [pc, #192]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005856:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800585e:	492d      	ldr	r1, [pc, #180]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005860:	4313      	orrs	r3, r2
 8005862:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d011      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005872:	4b28      	ldr	r3, [pc, #160]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005878:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005880:	4924      	ldr	r1, [pc, #144]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005882:	4313      	orrs	r3, r2
 8005884:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800588c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005890:	d101      	bne.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005892:	2301      	movs	r3, #1
 8005894:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 0308 	and.w	r3, r3, #8
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80058a2:	2301      	movs	r3, #1
 80058a4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00a      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058b2:	4b18      	ldr	r3, [pc, #96]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058b8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058c0:	4914      	ldr	r1, [pc, #80]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00b      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058d4:	4b0f      	ldr	r3, [pc, #60]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058da:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058e4:	490b      	ldr	r1, [pc, #44]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00f      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80058f8:	4b06      	ldr	r3, [pc, #24]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058fe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005908:	4902      	ldr	r1, [pc, #8]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800590a:	4313      	orrs	r3, r2
 800590c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005910:	e002      	b.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005912:	bf00      	nop
 8005914:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d00b      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005924:	4b8a      	ldr	r3, [pc, #552]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005926:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800592a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005934:	4986      	ldr	r1, [pc, #536]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005936:	4313      	orrs	r3, r2
 8005938:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d00b      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005948:	4b81      	ldr	r3, [pc, #516]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800594a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800594e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005958:	497d      	ldr	r1, [pc, #500]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800595a:	4313      	orrs	r3, r2
 800595c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d006      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800596e:	2b00      	cmp	r3, #0
 8005970:	f000 80d6 	beq.w	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005974:	4b76      	ldr	r3, [pc, #472]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a75      	ldr	r2, [pc, #468]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800597a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800597e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005980:	f7fc ff64 	bl	800284c <HAL_GetTick>
 8005984:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005986:	e008      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005988:	f7fc ff60 	bl	800284c <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	2b64      	cmp	r3, #100	; 0x64
 8005994:	d901      	bls.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e195      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800599a:	4b6d      	ldr	r3, [pc, #436]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1f0      	bne.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d021      	beq.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d11d      	bne.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80059ba:	4b65      	ldr	r3, [pc, #404]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059c0:	0c1b      	lsrs	r3, r3, #16
 80059c2:	f003 0303 	and.w	r3, r3, #3
 80059c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80059c8:	4b61      	ldr	r3, [pc, #388]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059ce:	0e1b      	lsrs	r3, r3, #24
 80059d0:	f003 030f 	and.w	r3, r3, #15
 80059d4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	019a      	lsls	r2, r3, #6
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	041b      	lsls	r3, r3, #16
 80059e0:	431a      	orrs	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	061b      	lsls	r3, r3, #24
 80059e6:	431a      	orrs	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	071b      	lsls	r3, r3, #28
 80059ee:	4958      	ldr	r1, [pc, #352]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80059f0:	4313      	orrs	r3, r2
 80059f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d004      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a0a:	d00a      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d02e      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a20:	d129      	bne.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005a22:	4b4b      	ldr	r3, [pc, #300]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a28:	0c1b      	lsrs	r3, r3, #16
 8005a2a:	f003 0303 	and.w	r3, r3, #3
 8005a2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a30:	4b47      	ldr	r3, [pc, #284]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a36:	0f1b      	lsrs	r3, r3, #28
 8005a38:	f003 0307 	and.w	r3, r3, #7
 8005a3c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	019a      	lsls	r2, r3, #6
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	041b      	lsls	r3, r3, #16
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	061b      	lsls	r3, r3, #24
 8005a50:	431a      	orrs	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	071b      	lsls	r3, r3, #28
 8005a56:	493e      	ldr	r1, [pc, #248]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005a5e:	4b3c      	ldr	r3, [pc, #240]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a64:	f023 021f 	bic.w	r2, r3, #31
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	4938      	ldr	r1, [pc, #224]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a70:	4313      	orrs	r3, r2
 8005a72:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d01d      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005a82:	4b33      	ldr	r3, [pc, #204]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a88:	0e1b      	lsrs	r3, r3, #24
 8005a8a:	f003 030f 	and.w	r3, r3, #15
 8005a8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a90:	4b2f      	ldr	r3, [pc, #188]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a96:	0f1b      	lsrs	r3, r3, #28
 8005a98:	f003 0307 	and.w	r3, r3, #7
 8005a9c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	019a      	lsls	r2, r3, #6
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	041b      	lsls	r3, r3, #16
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	061b      	lsls	r3, r3, #24
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	071b      	lsls	r3, r3, #28
 8005ab6:	4926      	ldr	r1, [pc, #152]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d011      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	019a      	lsls	r2, r3, #6
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	041b      	lsls	r3, r3, #16
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	061b      	lsls	r3, r3, #24
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	071b      	lsls	r3, r3, #28
 8005ae6:	491a      	ldr	r1, [pc, #104]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005aee:	4b18      	ldr	r3, [pc, #96]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a17      	ldr	r2, [pc, #92]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005af4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005af8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005afa:	f7fc fea7 	bl	800284c <HAL_GetTick>
 8005afe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b00:	e008      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b02:	f7fc fea3 	bl	800284c <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	2b64      	cmp	r3, #100	; 0x64
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e0d8      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b14:	4b0e      	ldr	r3, [pc, #56]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0f0      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	f040 80ce 	bne.w	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005b28:	4b09      	ldr	r3, [pc, #36]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a08      	ldr	r2, [pc, #32]	; (8005b50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b34:	f7fc fe8a 	bl	800284c <HAL_GetTick>
 8005b38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b3a:	e00b      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b3c:	f7fc fe86 	bl	800284c <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	2b64      	cmp	r3, #100	; 0x64
 8005b48:	d904      	bls.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e0bb      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005b4e:	bf00      	nop
 8005b50:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b54:	4b5e      	ldr	r3, [pc, #376]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b60:	d0ec      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d009      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d02e      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d12a      	bne.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005b8a:	4b51      	ldr	r3, [pc, #324]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b90:	0c1b      	lsrs	r3, r3, #16
 8005b92:	f003 0303 	and.w	r3, r3, #3
 8005b96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b98:	4b4d      	ldr	r3, [pc, #308]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b9e:	0f1b      	lsrs	r3, r3, #28
 8005ba0:	f003 0307 	and.w	r3, r3, #7
 8005ba4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	019a      	lsls	r2, r3, #6
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	041b      	lsls	r3, r3, #16
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	061b      	lsls	r3, r3, #24
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	071b      	lsls	r3, r3, #28
 8005bbe:	4944      	ldr	r1, [pc, #272]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005bc6:	4b42      	ldr	r3, [pc, #264]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bcc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	021b      	lsls	r3, r3, #8
 8005bd8:	493d      	ldr	r1, [pc, #244]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d022      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bf0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005bf4:	d11d      	bne.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005bf6:	4b36      	ldr	r3, [pc, #216]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bfc:	0e1b      	lsrs	r3, r3, #24
 8005bfe:	f003 030f 	and.w	r3, r3, #15
 8005c02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005c04:	4b32      	ldr	r3, [pc, #200]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0a:	0f1b      	lsrs	r3, r3, #28
 8005c0c:	f003 0307 	and.w	r3, r3, #7
 8005c10:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	019a      	lsls	r2, r3, #6
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	041b      	lsls	r3, r3, #16
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	061b      	lsls	r3, r3, #24
 8005c24:	431a      	orrs	r2, r3
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	071b      	lsls	r3, r3, #28
 8005c2a:	4929      	ldr	r1, [pc, #164]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d028      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005c3e:	4b24      	ldr	r3, [pc, #144]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c44:	0e1b      	lsrs	r3, r3, #24
 8005c46:	f003 030f 	and.w	r3, r3, #15
 8005c4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005c4c:	4b20      	ldr	r3, [pc, #128]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c52:	0c1b      	lsrs	r3, r3, #16
 8005c54:	f003 0303 	and.w	r3, r3, #3
 8005c58:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	019a      	lsls	r2, r3, #6
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	041b      	lsls	r3, r3, #16
 8005c64:	431a      	orrs	r2, r3
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	061b      	lsls	r3, r3, #24
 8005c6a:	431a      	orrs	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	69db      	ldr	r3, [r3, #28]
 8005c70:	071b      	lsls	r3, r3, #28
 8005c72:	4917      	ldr	r1, [pc, #92]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c74:	4313      	orrs	r3, r2
 8005c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005c7a:	4b15      	ldr	r3, [pc, #84]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c88:	4911      	ldr	r1, [pc, #68]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005c90:	4b0f      	ldr	r3, [pc, #60]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a0e      	ldr	r2, [pc, #56]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c9c:	f7fc fdd6 	bl	800284c <HAL_GetTick>
 8005ca0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005ca4:	f7fc fdd2 	bl	800284c <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b64      	cmp	r3, #100	; 0x64
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e007      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005cb6:	4b06      	ldr	r3, [pc, #24]	; (8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005cc2:	d1ef      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3720      	adds	r7, #32
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	40023800 	.word	0x40023800

08005cd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b082      	sub	sp, #8
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e049      	b.n	8005d7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d106      	bne.n	8005d00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7fc fbb8 	bl	8002470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2202      	movs	r2, #2
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	3304      	adds	r3, #4
 8005d10:	4619      	mov	r1, r3
 8005d12:	4610      	mov	r0, r2
 8005d14:	f000 fd30 	bl	8006778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
	...

08005d84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d001      	beq.n	8005d9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e054      	b.n	8005e46 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68da      	ldr	r2, [r3, #12]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f042 0201 	orr.w	r2, r2, #1
 8005db2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a26      	ldr	r2, [pc, #152]	; (8005e54 <HAL_TIM_Base_Start_IT+0xd0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d022      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dc6:	d01d      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a22      	ldr	r2, [pc, #136]	; (8005e58 <HAL_TIM_Base_Start_IT+0xd4>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d018      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a21      	ldr	r2, [pc, #132]	; (8005e5c <HAL_TIM_Base_Start_IT+0xd8>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d013      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a1f      	ldr	r2, [pc, #124]	; (8005e60 <HAL_TIM_Base_Start_IT+0xdc>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d00e      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a1e      	ldr	r2, [pc, #120]	; (8005e64 <HAL_TIM_Base_Start_IT+0xe0>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d009      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a1c      	ldr	r2, [pc, #112]	; (8005e68 <HAL_TIM_Base_Start_IT+0xe4>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d004      	beq.n	8005e04 <HAL_TIM_Base_Start_IT+0x80>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a1b      	ldr	r2, [pc, #108]	; (8005e6c <HAL_TIM_Base_Start_IT+0xe8>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d115      	bne.n	8005e30 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689a      	ldr	r2, [r3, #8]
 8005e0a:	4b19      	ldr	r3, [pc, #100]	; (8005e70 <HAL_TIM_Base_Start_IT+0xec>)
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2b06      	cmp	r3, #6
 8005e14:	d015      	beq.n	8005e42 <HAL_TIM_Base_Start_IT+0xbe>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e1c:	d011      	beq.n	8005e42 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f042 0201 	orr.w	r2, r2, #1
 8005e2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e2e:	e008      	b.n	8005e42 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f042 0201 	orr.w	r2, r2, #1
 8005e3e:	601a      	str	r2, [r3, #0]
 8005e40:	e000      	b.n	8005e44 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3714      	adds	r7, #20
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	40010000 	.word	0x40010000
 8005e58:	40000400 	.word	0x40000400
 8005e5c:	40000800 	.word	0x40000800
 8005e60:	40000c00 	.word	0x40000c00
 8005e64:	40010400 	.word	0x40010400
 8005e68:	40014000 	.word	0x40014000
 8005e6c:	40001800 	.word	0x40001800
 8005e70:	00010007 	.word	0x00010007

08005e74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d101      	bne.n	8005e86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e049      	b.n	8005f1a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d106      	bne.n	8005ea0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f841 	bl	8005f22 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	3304      	adds	r3, #4
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	4610      	mov	r0, r2
 8005eb4:	f000 fc60 	bl	8006778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3708      	adds	r7, #8
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f22:	b480      	push	{r7}
 8005f24:	b083      	sub	sp, #12
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f2a:	bf00      	nop
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
	...

08005f38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d109      	bne.n	8005f5c <HAL_TIM_PWM_Start+0x24>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	bf14      	ite	ne
 8005f54:	2301      	movne	r3, #1
 8005f56:	2300      	moveq	r3, #0
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	e03c      	b.n	8005fd6 <HAL_TIM_PWM_Start+0x9e>
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d109      	bne.n	8005f76 <HAL_TIM_PWM_Start+0x3e>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	bf14      	ite	ne
 8005f6e:	2301      	movne	r3, #1
 8005f70:	2300      	moveq	r3, #0
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	e02f      	b.n	8005fd6 <HAL_TIM_PWM_Start+0x9e>
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d109      	bne.n	8005f90 <HAL_TIM_PWM_Start+0x58>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	bf14      	ite	ne
 8005f88:	2301      	movne	r3, #1
 8005f8a:	2300      	moveq	r3, #0
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	e022      	b.n	8005fd6 <HAL_TIM_PWM_Start+0x9e>
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	2b0c      	cmp	r3, #12
 8005f94:	d109      	bne.n	8005faa <HAL_TIM_PWM_Start+0x72>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	bf14      	ite	ne
 8005fa2:	2301      	movne	r3, #1
 8005fa4:	2300      	moveq	r3, #0
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	e015      	b.n	8005fd6 <HAL_TIM_PWM_Start+0x9e>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b10      	cmp	r3, #16
 8005fae:	d109      	bne.n	8005fc4 <HAL_TIM_PWM_Start+0x8c>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	bf14      	ite	ne
 8005fbc:	2301      	movne	r3, #1
 8005fbe:	2300      	moveq	r3, #0
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	e008      	b.n	8005fd6 <HAL_TIM_PWM_Start+0x9e>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	bf14      	ite	ne
 8005fd0:	2301      	movne	r3, #1
 8005fd2:	2300      	moveq	r3, #0
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d001      	beq.n	8005fde <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e092      	b.n	8006104 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d104      	bne.n	8005fee <HAL_TIM_PWM_Start+0xb6>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fec:	e023      	b.n	8006036 <HAL_TIM_PWM_Start+0xfe>
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	2b04      	cmp	r3, #4
 8005ff2:	d104      	bne.n	8005ffe <HAL_TIM_PWM_Start+0xc6>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2202      	movs	r2, #2
 8005ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ffc:	e01b      	b.n	8006036 <HAL_TIM_PWM_Start+0xfe>
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b08      	cmp	r3, #8
 8006002:	d104      	bne.n	800600e <HAL_TIM_PWM_Start+0xd6>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800600c:	e013      	b.n	8006036 <HAL_TIM_PWM_Start+0xfe>
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b0c      	cmp	r3, #12
 8006012:	d104      	bne.n	800601e <HAL_TIM_PWM_Start+0xe6>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2202      	movs	r2, #2
 8006018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800601c:	e00b      	b.n	8006036 <HAL_TIM_PWM_Start+0xfe>
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	2b10      	cmp	r3, #16
 8006022:	d104      	bne.n	800602e <HAL_TIM_PWM_Start+0xf6>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2202      	movs	r2, #2
 8006028:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800602c:	e003      	b.n	8006036 <HAL_TIM_PWM_Start+0xfe>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2202      	movs	r2, #2
 8006032:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2201      	movs	r2, #1
 800603c:	6839      	ldr	r1, [r7, #0]
 800603e:	4618      	mov	r0, r3
 8006040:	f000 ff32 	bl	8006ea8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a30      	ldr	r2, [pc, #192]	; (800610c <HAL_TIM_PWM_Start+0x1d4>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d004      	beq.n	8006058 <HAL_TIM_PWM_Start+0x120>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a2f      	ldr	r2, [pc, #188]	; (8006110 <HAL_TIM_PWM_Start+0x1d8>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d101      	bne.n	800605c <HAL_TIM_PWM_Start+0x124>
 8006058:	2301      	movs	r3, #1
 800605a:	e000      	b.n	800605e <HAL_TIM_PWM_Start+0x126>
 800605c:	2300      	movs	r3, #0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d007      	beq.n	8006072 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006070:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a25      	ldr	r2, [pc, #148]	; (800610c <HAL_TIM_PWM_Start+0x1d4>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d022      	beq.n	80060c2 <HAL_TIM_PWM_Start+0x18a>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006084:	d01d      	beq.n	80060c2 <HAL_TIM_PWM_Start+0x18a>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a22      	ldr	r2, [pc, #136]	; (8006114 <HAL_TIM_PWM_Start+0x1dc>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d018      	beq.n	80060c2 <HAL_TIM_PWM_Start+0x18a>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a20      	ldr	r2, [pc, #128]	; (8006118 <HAL_TIM_PWM_Start+0x1e0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d013      	beq.n	80060c2 <HAL_TIM_PWM_Start+0x18a>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a1f      	ldr	r2, [pc, #124]	; (800611c <HAL_TIM_PWM_Start+0x1e4>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d00e      	beq.n	80060c2 <HAL_TIM_PWM_Start+0x18a>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a19      	ldr	r2, [pc, #100]	; (8006110 <HAL_TIM_PWM_Start+0x1d8>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d009      	beq.n	80060c2 <HAL_TIM_PWM_Start+0x18a>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a1b      	ldr	r2, [pc, #108]	; (8006120 <HAL_TIM_PWM_Start+0x1e8>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d004      	beq.n	80060c2 <HAL_TIM_PWM_Start+0x18a>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a19      	ldr	r2, [pc, #100]	; (8006124 <HAL_TIM_PWM_Start+0x1ec>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d115      	bne.n	80060ee <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	689a      	ldr	r2, [r3, #8]
 80060c8:	4b17      	ldr	r3, [pc, #92]	; (8006128 <HAL_TIM_PWM_Start+0x1f0>)
 80060ca:	4013      	ands	r3, r2
 80060cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2b06      	cmp	r3, #6
 80060d2:	d015      	beq.n	8006100 <HAL_TIM_PWM_Start+0x1c8>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060da:	d011      	beq.n	8006100 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f042 0201 	orr.w	r2, r2, #1
 80060ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ec:	e008      	b.n	8006100 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0201 	orr.w	r2, r2, #1
 80060fc:	601a      	str	r2, [r3, #0]
 80060fe:	e000      	b.n	8006102 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006100:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	40010000 	.word	0x40010000
 8006110:	40010400 	.word	0x40010400
 8006114:	40000400 	.word	0x40000400
 8006118:	40000800 	.word	0x40000800
 800611c:	40000c00 	.word	0x40000c00
 8006120:	40014000 	.word	0x40014000
 8006124:	40001800 	.word	0x40001800
 8006128:	00010007 	.word	0x00010007

0800612c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f003 0302 	and.w	r3, r3, #2
 800613e:	2b02      	cmp	r3, #2
 8006140:	d122      	bne.n	8006188 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	2b02      	cmp	r3, #2
 800614e:	d11b      	bne.n	8006188 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f06f 0202 	mvn.w	r2, #2
 8006158:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2201      	movs	r2, #1
 800615e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	f003 0303 	and.w	r3, r3, #3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 fae4 	bl	800673c <HAL_TIM_IC_CaptureCallback>
 8006174:	e005      	b.n	8006182 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 fad6 	bl	8006728 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 fae7 	bl	8006750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	691b      	ldr	r3, [r3, #16]
 800618e:	f003 0304 	and.w	r3, r3, #4
 8006192:	2b04      	cmp	r3, #4
 8006194:	d122      	bne.n	80061dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	f003 0304 	and.w	r3, r3, #4
 80061a0:	2b04      	cmp	r3, #4
 80061a2:	d11b      	bne.n	80061dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f06f 0204 	mvn.w	r2, #4
 80061ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2202      	movs	r2, #2
 80061b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 faba 	bl	800673c <HAL_TIM_IC_CaptureCallback>
 80061c8:	e005      	b.n	80061d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 faac 	bl	8006728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 fabd 	bl	8006750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	f003 0308 	and.w	r3, r3, #8
 80061e6:	2b08      	cmp	r3, #8
 80061e8:	d122      	bne.n	8006230 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	f003 0308 	and.w	r3, r3, #8
 80061f4:	2b08      	cmp	r3, #8
 80061f6:	d11b      	bne.n	8006230 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f06f 0208 	mvn.w	r2, #8
 8006200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2204      	movs	r2, #4
 8006206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	f003 0303 	and.w	r3, r3, #3
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 fa90 	bl	800673c <HAL_TIM_IC_CaptureCallback>
 800621c:	e005      	b.n	800622a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 fa82 	bl	8006728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 fa93 	bl	8006750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	f003 0310 	and.w	r3, r3, #16
 800623a:	2b10      	cmp	r3, #16
 800623c:	d122      	bne.n	8006284 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	f003 0310 	and.w	r3, r3, #16
 8006248:	2b10      	cmp	r3, #16
 800624a:	d11b      	bne.n	8006284 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f06f 0210 	mvn.w	r2, #16
 8006254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2208      	movs	r2, #8
 800625a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fa66 	bl	800673c <HAL_TIM_IC_CaptureCallback>
 8006270:	e005      	b.n	800627e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fa58 	bl	8006728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 fa69 	bl	8006750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b01      	cmp	r3, #1
 8006290:	d10e      	bne.n	80062b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	f003 0301 	and.w	r3, r3, #1
 800629c:	2b01      	cmp	r3, #1
 800629e:	d107      	bne.n	80062b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f06f 0201 	mvn.w	r2, #1
 80062a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f7fb ffe8 	bl	8002280 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ba:	2b80      	cmp	r3, #128	; 0x80
 80062bc:	d10e      	bne.n	80062dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c8:	2b80      	cmp	r3, #128	; 0x80
 80062ca:	d107      	bne.n	80062dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 fea4 	bl	8007024 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062ea:	d10e      	bne.n	800630a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062f6:	2b80      	cmp	r3, #128	; 0x80
 80062f8:	d107      	bne.n	800630a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006302:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f000 fe97 	bl	8007038 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	691b      	ldr	r3, [r3, #16]
 8006310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006314:	2b40      	cmp	r3, #64	; 0x40
 8006316:	d10e      	bne.n	8006336 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006322:	2b40      	cmp	r3, #64	; 0x40
 8006324:	d107      	bne.n	8006336 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800632e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 fa17 	bl	8006764 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	691b      	ldr	r3, [r3, #16]
 800633c:	f003 0320 	and.w	r3, r3, #32
 8006340:	2b20      	cmp	r3, #32
 8006342:	d10e      	bne.n	8006362 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	f003 0320 	and.w	r3, r3, #32
 800634e:	2b20      	cmp	r3, #32
 8006350:	d107      	bne.n	8006362 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f06f 0220 	mvn.w	r2, #32
 800635a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f000 fe57 	bl	8007010 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006362:	bf00      	nop
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
	...

0800636c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b086      	sub	sp, #24
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006378:	2300      	movs	r3, #0
 800637a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006382:	2b01      	cmp	r3, #1
 8006384:	d101      	bne.n	800638a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006386:	2302      	movs	r3, #2
 8006388:	e0ff      	b.n	800658a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2b14      	cmp	r3, #20
 8006396:	f200 80f0 	bhi.w	800657a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800639a:	a201      	add	r2, pc, #4	; (adr r2, 80063a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800639c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a0:	080063f5 	.word	0x080063f5
 80063a4:	0800657b 	.word	0x0800657b
 80063a8:	0800657b 	.word	0x0800657b
 80063ac:	0800657b 	.word	0x0800657b
 80063b0:	08006435 	.word	0x08006435
 80063b4:	0800657b 	.word	0x0800657b
 80063b8:	0800657b 	.word	0x0800657b
 80063bc:	0800657b 	.word	0x0800657b
 80063c0:	08006477 	.word	0x08006477
 80063c4:	0800657b 	.word	0x0800657b
 80063c8:	0800657b 	.word	0x0800657b
 80063cc:	0800657b 	.word	0x0800657b
 80063d0:	080064b7 	.word	0x080064b7
 80063d4:	0800657b 	.word	0x0800657b
 80063d8:	0800657b 	.word	0x0800657b
 80063dc:	0800657b 	.word	0x0800657b
 80063e0:	080064f9 	.word	0x080064f9
 80063e4:	0800657b 	.word	0x0800657b
 80063e8:	0800657b 	.word	0x0800657b
 80063ec:	0800657b 	.word	0x0800657b
 80063f0:	08006539 	.word	0x08006539
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68b9      	ldr	r1, [r7, #8]
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 fa5c 	bl	80068b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	699a      	ldr	r2, [r3, #24]
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f042 0208 	orr.w	r2, r2, #8
 800640e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	699a      	ldr	r2, [r3, #24]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f022 0204 	bic.w	r2, r2, #4
 800641e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	6999      	ldr	r1, [r3, #24]
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	430a      	orrs	r2, r1
 8006430:	619a      	str	r2, [r3, #24]
      break;
 8006432:	e0a5      	b.n	8006580 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	68b9      	ldr	r1, [r7, #8]
 800643a:	4618      	mov	r0, r3
 800643c:	f000 faae 	bl	800699c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	699a      	ldr	r2, [r3, #24]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800644e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	699a      	ldr	r2, [r3, #24]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800645e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6999      	ldr	r1, [r3, #24]
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	021a      	lsls	r2, r3, #8
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	619a      	str	r2, [r3, #24]
      break;
 8006474:	e084      	b.n	8006580 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68b9      	ldr	r1, [r7, #8]
 800647c:	4618      	mov	r0, r3
 800647e:	f000 fb05 	bl	8006a8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	69da      	ldr	r2, [r3, #28]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f042 0208 	orr.w	r2, r2, #8
 8006490:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	69da      	ldr	r2, [r3, #28]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f022 0204 	bic.w	r2, r2, #4
 80064a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	69d9      	ldr	r1, [r3, #28]
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	691a      	ldr	r2, [r3, #16]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	430a      	orrs	r2, r1
 80064b2:	61da      	str	r2, [r3, #28]
      break;
 80064b4:	e064      	b.n	8006580 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68b9      	ldr	r1, [r7, #8]
 80064bc:	4618      	mov	r0, r3
 80064be:	f000 fb5b 	bl	8006b78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	69da      	ldr	r2, [r3, #28]
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	69da      	ldr	r2, [r3, #28]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	69d9      	ldr	r1, [r3, #28]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	021a      	lsls	r2, r3, #8
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	430a      	orrs	r2, r1
 80064f4:	61da      	str	r2, [r3, #28]
      break;
 80064f6:	e043      	b.n	8006580 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68b9      	ldr	r1, [r7, #8]
 80064fe:	4618      	mov	r0, r3
 8006500:	f000 fb92 	bl	8006c28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f042 0208 	orr.w	r2, r2, #8
 8006512:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f022 0204 	bic.w	r2, r2, #4
 8006522:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	691a      	ldr	r2, [r3, #16]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	430a      	orrs	r2, r1
 8006534:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006536:	e023      	b.n	8006580 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68b9      	ldr	r1, [r7, #8]
 800653e:	4618      	mov	r0, r3
 8006540:	f000 fbc4 	bl	8006ccc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006552:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006562:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	021a      	lsls	r2, r3, #8
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	430a      	orrs	r2, r1
 8006576:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006578:	e002      	b.n	8006580 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	75fb      	strb	r3, [r7, #23]
      break;
 800657e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2200      	movs	r2, #0
 8006584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006588:	7dfb      	ldrb	r3, [r7, #23]
}
 800658a:	4618      	mov	r0, r3
 800658c:	3718      	adds	r7, #24
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop

08006594 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800659e:	2300      	movs	r3, #0
 80065a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d101      	bne.n	80065b0 <HAL_TIM_ConfigClockSource+0x1c>
 80065ac:	2302      	movs	r3, #2
 80065ae:	e0b4      	b.n	800671a <HAL_TIM_ConfigClockSource+0x186>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2202      	movs	r2, #2
 80065bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065c8:	68ba      	ldr	r2, [r7, #8]
 80065ca:	4b56      	ldr	r3, [pc, #344]	; (8006724 <HAL_TIM_ConfigClockSource+0x190>)
 80065cc:	4013      	ands	r3, r2
 80065ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065e8:	d03e      	beq.n	8006668 <HAL_TIM_ConfigClockSource+0xd4>
 80065ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065ee:	f200 8087 	bhi.w	8006700 <HAL_TIM_ConfigClockSource+0x16c>
 80065f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065f6:	f000 8086 	beq.w	8006706 <HAL_TIM_ConfigClockSource+0x172>
 80065fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065fe:	d87f      	bhi.n	8006700 <HAL_TIM_ConfigClockSource+0x16c>
 8006600:	2b70      	cmp	r3, #112	; 0x70
 8006602:	d01a      	beq.n	800663a <HAL_TIM_ConfigClockSource+0xa6>
 8006604:	2b70      	cmp	r3, #112	; 0x70
 8006606:	d87b      	bhi.n	8006700 <HAL_TIM_ConfigClockSource+0x16c>
 8006608:	2b60      	cmp	r3, #96	; 0x60
 800660a:	d050      	beq.n	80066ae <HAL_TIM_ConfigClockSource+0x11a>
 800660c:	2b60      	cmp	r3, #96	; 0x60
 800660e:	d877      	bhi.n	8006700 <HAL_TIM_ConfigClockSource+0x16c>
 8006610:	2b50      	cmp	r3, #80	; 0x50
 8006612:	d03c      	beq.n	800668e <HAL_TIM_ConfigClockSource+0xfa>
 8006614:	2b50      	cmp	r3, #80	; 0x50
 8006616:	d873      	bhi.n	8006700 <HAL_TIM_ConfigClockSource+0x16c>
 8006618:	2b40      	cmp	r3, #64	; 0x40
 800661a:	d058      	beq.n	80066ce <HAL_TIM_ConfigClockSource+0x13a>
 800661c:	2b40      	cmp	r3, #64	; 0x40
 800661e:	d86f      	bhi.n	8006700 <HAL_TIM_ConfigClockSource+0x16c>
 8006620:	2b30      	cmp	r3, #48	; 0x30
 8006622:	d064      	beq.n	80066ee <HAL_TIM_ConfigClockSource+0x15a>
 8006624:	2b30      	cmp	r3, #48	; 0x30
 8006626:	d86b      	bhi.n	8006700 <HAL_TIM_ConfigClockSource+0x16c>
 8006628:	2b20      	cmp	r3, #32
 800662a:	d060      	beq.n	80066ee <HAL_TIM_ConfigClockSource+0x15a>
 800662c:	2b20      	cmp	r3, #32
 800662e:	d867      	bhi.n	8006700 <HAL_TIM_ConfigClockSource+0x16c>
 8006630:	2b00      	cmp	r3, #0
 8006632:	d05c      	beq.n	80066ee <HAL_TIM_ConfigClockSource+0x15a>
 8006634:	2b10      	cmp	r3, #16
 8006636:	d05a      	beq.n	80066ee <HAL_TIM_ConfigClockSource+0x15a>
 8006638:	e062      	b.n	8006700 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800664a:	f000 fc0d 	bl	8006e68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800665c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68ba      	ldr	r2, [r7, #8]
 8006664:	609a      	str	r2, [r3, #8]
      break;
 8006666:	e04f      	b.n	8006708 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006678:	f000 fbf6 	bl	8006e68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689a      	ldr	r2, [r3, #8]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800668a:	609a      	str	r2, [r3, #8]
      break;
 800668c:	e03c      	b.n	8006708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800669a:	461a      	mov	r2, r3
 800669c:	f000 fb6a 	bl	8006d74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2150      	movs	r1, #80	; 0x50
 80066a6:	4618      	mov	r0, r3
 80066a8:	f000 fbc3 	bl	8006e32 <TIM_ITRx_SetConfig>
      break;
 80066ac:	e02c      	b.n	8006708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066ba:	461a      	mov	r2, r3
 80066bc:	f000 fb89 	bl	8006dd2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2160      	movs	r1, #96	; 0x60
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 fbb3 	bl	8006e32 <TIM_ITRx_SetConfig>
      break;
 80066cc:	e01c      	b.n	8006708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066da:	461a      	mov	r2, r3
 80066dc:	f000 fb4a 	bl	8006d74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2140      	movs	r1, #64	; 0x40
 80066e6:	4618      	mov	r0, r3
 80066e8:	f000 fba3 	bl	8006e32 <TIM_ITRx_SetConfig>
      break;
 80066ec:	e00c      	b.n	8006708 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4619      	mov	r1, r3
 80066f8:	4610      	mov	r0, r2
 80066fa:	f000 fb9a 	bl	8006e32 <TIM_ITRx_SetConfig>
      break;
 80066fe:	e003      	b.n	8006708 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	73fb      	strb	r3, [r7, #15]
      break;
 8006704:	e000      	b.n	8006708 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006706:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006718:	7bfb      	ldrb	r3, [r7, #15]
}
 800671a:	4618      	mov	r0, r3
 800671c:	3710      	adds	r7, #16
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	fffeff88 	.word	0xfffeff88

08006728 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a40      	ldr	r2, [pc, #256]	; (800688c <TIM_Base_SetConfig+0x114>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d013      	beq.n	80067b8 <TIM_Base_SetConfig+0x40>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006796:	d00f      	beq.n	80067b8 <TIM_Base_SetConfig+0x40>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a3d      	ldr	r2, [pc, #244]	; (8006890 <TIM_Base_SetConfig+0x118>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d00b      	beq.n	80067b8 <TIM_Base_SetConfig+0x40>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a3c      	ldr	r2, [pc, #240]	; (8006894 <TIM_Base_SetConfig+0x11c>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d007      	beq.n	80067b8 <TIM_Base_SetConfig+0x40>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a3b      	ldr	r2, [pc, #236]	; (8006898 <TIM_Base_SetConfig+0x120>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d003      	beq.n	80067b8 <TIM_Base_SetConfig+0x40>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a3a      	ldr	r2, [pc, #232]	; (800689c <TIM_Base_SetConfig+0x124>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d108      	bne.n	80067ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a2f      	ldr	r2, [pc, #188]	; (800688c <TIM_Base_SetConfig+0x114>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d02b      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067d8:	d027      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a2c      	ldr	r2, [pc, #176]	; (8006890 <TIM_Base_SetConfig+0x118>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d023      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a2b      	ldr	r2, [pc, #172]	; (8006894 <TIM_Base_SetConfig+0x11c>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d01f      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a2a      	ldr	r2, [pc, #168]	; (8006898 <TIM_Base_SetConfig+0x120>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d01b      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a29      	ldr	r2, [pc, #164]	; (800689c <TIM_Base_SetConfig+0x124>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d017      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a28      	ldr	r2, [pc, #160]	; (80068a0 <TIM_Base_SetConfig+0x128>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d013      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a27      	ldr	r2, [pc, #156]	; (80068a4 <TIM_Base_SetConfig+0x12c>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d00f      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a26      	ldr	r2, [pc, #152]	; (80068a8 <TIM_Base_SetConfig+0x130>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00b      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a25      	ldr	r2, [pc, #148]	; (80068ac <TIM_Base_SetConfig+0x134>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d007      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a24      	ldr	r2, [pc, #144]	; (80068b0 <TIM_Base_SetConfig+0x138>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d003      	beq.n	800682a <TIM_Base_SetConfig+0xb2>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a23      	ldr	r2, [pc, #140]	; (80068b4 <TIM_Base_SetConfig+0x13c>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d108      	bne.n	800683c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	4313      	orrs	r3, r2
 800683a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	695b      	ldr	r3, [r3, #20]
 8006846:	4313      	orrs	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	689a      	ldr	r2, [r3, #8]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a0a      	ldr	r2, [pc, #40]	; (800688c <TIM_Base_SetConfig+0x114>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d003      	beq.n	8006870 <TIM_Base_SetConfig+0xf8>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a0c      	ldr	r2, [pc, #48]	; (800689c <TIM_Base_SetConfig+0x124>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d103      	bne.n	8006878 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	691a      	ldr	r2, [r3, #16]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	615a      	str	r2, [r3, #20]
}
 800687e:	bf00      	nop
 8006880:	3714      	adds	r7, #20
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	40010000 	.word	0x40010000
 8006890:	40000400 	.word	0x40000400
 8006894:	40000800 	.word	0x40000800
 8006898:	40000c00 	.word	0x40000c00
 800689c:	40010400 	.word	0x40010400
 80068a0:	40014000 	.word	0x40014000
 80068a4:	40014400 	.word	0x40014400
 80068a8:	40014800 	.word	0x40014800
 80068ac:	40001800 	.word	0x40001800
 80068b0:	40001c00 	.word	0x40001c00
 80068b4:	40002000 	.word	0x40002000

080068b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	f023 0201 	bic.w	r2, r3, #1
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	4b2b      	ldr	r3, [pc, #172]	; (8006990 <TIM_OC1_SetConfig+0xd8>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f023 0303 	bic.w	r3, r3, #3
 80068ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	f023 0302 	bic.w	r3, r3, #2
 8006900:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	4313      	orrs	r3, r2
 800690a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a21      	ldr	r2, [pc, #132]	; (8006994 <TIM_OC1_SetConfig+0xdc>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d003      	beq.n	800691c <TIM_OC1_SetConfig+0x64>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a20      	ldr	r2, [pc, #128]	; (8006998 <TIM_OC1_SetConfig+0xe0>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d10c      	bne.n	8006936 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	f023 0308 	bic.w	r3, r3, #8
 8006922:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	4313      	orrs	r3, r2
 800692c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	f023 0304 	bic.w	r3, r3, #4
 8006934:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a16      	ldr	r2, [pc, #88]	; (8006994 <TIM_OC1_SetConfig+0xdc>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d003      	beq.n	8006946 <TIM_OC1_SetConfig+0x8e>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a15      	ldr	r2, [pc, #84]	; (8006998 <TIM_OC1_SetConfig+0xe0>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d111      	bne.n	800696a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800694c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006954:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	693a      	ldr	r2, [r7, #16]
 800695c:	4313      	orrs	r3, r2
 800695e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	4313      	orrs	r3, r2
 8006968:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	68fa      	ldr	r2, [r7, #12]
 8006974:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	685a      	ldr	r2, [r3, #4]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	621a      	str	r2, [r3, #32]
}
 8006984:	bf00      	nop
 8006986:	371c      	adds	r7, #28
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr
 8006990:	fffeff8f 	.word	0xfffeff8f
 8006994:	40010000 	.word	0x40010000
 8006998:	40010400 	.word	0x40010400

0800699c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800699c:	b480      	push	{r7}
 800699e:	b087      	sub	sp, #28
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	f023 0210 	bic.w	r2, r3, #16
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	699b      	ldr	r3, [r3, #24]
 80069c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	4b2e      	ldr	r3, [pc, #184]	; (8006a80 <TIM_OC2_SetConfig+0xe4>)
 80069c8:	4013      	ands	r3, r2
 80069ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	021b      	lsls	r3, r3, #8
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	4313      	orrs	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f023 0320 	bic.w	r3, r3, #32
 80069e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	011b      	lsls	r3, r3, #4
 80069ee:	697a      	ldr	r2, [r7, #20]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a23      	ldr	r2, [pc, #140]	; (8006a84 <TIM_OC2_SetConfig+0xe8>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d003      	beq.n	8006a04 <TIM_OC2_SetConfig+0x68>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a22      	ldr	r2, [pc, #136]	; (8006a88 <TIM_OC2_SetConfig+0xec>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d10d      	bne.n	8006a20 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	011b      	lsls	r3, r3, #4
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a18      	ldr	r2, [pc, #96]	; (8006a84 <TIM_OC2_SetConfig+0xe8>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d003      	beq.n	8006a30 <TIM_OC2_SetConfig+0x94>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a17      	ldr	r2, [pc, #92]	; (8006a88 <TIM_OC2_SetConfig+0xec>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d113      	bne.n	8006a58 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	695b      	ldr	r3, [r3, #20]
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	693a      	ldr	r2, [r7, #16]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	621a      	str	r2, [r3, #32]
}
 8006a72:	bf00      	nop
 8006a74:	371c      	adds	r7, #28
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	feff8fff 	.word	0xfeff8fff
 8006a84:	40010000 	.word	0x40010000
 8006a88:	40010400 	.word	0x40010400

08006a8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b087      	sub	sp, #28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a1b      	ldr	r3, [r3, #32]
 8006a9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	4b2d      	ldr	r3, [pc, #180]	; (8006b6c <TIM_OC3_SetConfig+0xe0>)
 8006ab8:	4013      	ands	r3, r2
 8006aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 0303 	bic.w	r3, r3, #3
 8006ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	021b      	lsls	r3, r3, #8
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a22      	ldr	r2, [pc, #136]	; (8006b70 <TIM_OC3_SetConfig+0xe4>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d003      	beq.n	8006af2 <TIM_OC3_SetConfig+0x66>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4a21      	ldr	r2, [pc, #132]	; (8006b74 <TIM_OC3_SetConfig+0xe8>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d10d      	bne.n	8006b0e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006af8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	68db      	ldr	r3, [r3, #12]
 8006afe:	021b      	lsls	r3, r3, #8
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a17      	ldr	r2, [pc, #92]	; (8006b70 <TIM_OC3_SetConfig+0xe4>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d003      	beq.n	8006b1e <TIM_OC3_SetConfig+0x92>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a16      	ldr	r2, [pc, #88]	; (8006b74 <TIM_OC3_SetConfig+0xe8>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d113      	bne.n	8006b46 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	011b      	lsls	r3, r3, #4
 8006b34:	693a      	ldr	r2, [r7, #16]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	011b      	lsls	r3, r3, #4
 8006b40:	693a      	ldr	r2, [r7, #16]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	697a      	ldr	r2, [r7, #20]
 8006b5e:	621a      	str	r2, [r3, #32]
}
 8006b60:	bf00      	nop
 8006b62:	371c      	adds	r7, #28
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr
 8006b6c:	fffeff8f 	.word	0xfffeff8f
 8006b70:	40010000 	.word	0x40010000
 8006b74:	40010400 	.word	0x40010400

08006b78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b087      	sub	sp, #28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a1b      	ldr	r3, [r3, #32]
 8006b92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	4b1e      	ldr	r3, [pc, #120]	; (8006c1c <TIM_OC4_SetConfig+0xa4>)
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	021b      	lsls	r3, r3, #8
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	031b      	lsls	r3, r3, #12
 8006bca:	693a      	ldr	r2, [r7, #16]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a13      	ldr	r2, [pc, #76]	; (8006c20 <TIM_OC4_SetConfig+0xa8>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d003      	beq.n	8006be0 <TIM_OC4_SetConfig+0x68>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a12      	ldr	r2, [pc, #72]	; (8006c24 <TIM_OC4_SetConfig+0xac>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d109      	bne.n	8006bf4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006be6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	695b      	ldr	r3, [r3, #20]
 8006bec:	019b      	lsls	r3, r3, #6
 8006bee:	697a      	ldr	r2, [r7, #20]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	685a      	ldr	r2, [r3, #4]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	621a      	str	r2, [r3, #32]
}
 8006c0e:	bf00      	nop
 8006c10:	371c      	adds	r7, #28
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr
 8006c1a:	bf00      	nop
 8006c1c:	feff8fff 	.word	0xfeff8fff
 8006c20:	40010000 	.word	0x40010000
 8006c24:	40010400 	.word	0x40010400

08006c28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b087      	sub	sp, #28
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a1b      	ldr	r3, [r3, #32]
 8006c36:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a1b      	ldr	r3, [r3, #32]
 8006c42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	4b1b      	ldr	r3, [pc, #108]	; (8006cc0 <TIM_OC5_SetConfig+0x98>)
 8006c54:	4013      	ands	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006c68:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	041b      	lsls	r3, r3, #16
 8006c70:	693a      	ldr	r2, [r7, #16]
 8006c72:	4313      	orrs	r3, r2
 8006c74:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a12      	ldr	r2, [pc, #72]	; (8006cc4 <TIM_OC5_SetConfig+0x9c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d003      	beq.n	8006c86 <TIM_OC5_SetConfig+0x5e>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a11      	ldr	r2, [pc, #68]	; (8006cc8 <TIM_OC5_SetConfig+0xa0>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d109      	bne.n	8006c9a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c8c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	021b      	lsls	r3, r3, #8
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	697a      	ldr	r2, [r7, #20]
 8006c9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	685a      	ldr	r2, [r3, #4]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	621a      	str	r2, [r3, #32]
}
 8006cb4:	bf00      	nop
 8006cb6:	371c      	adds	r7, #28
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr
 8006cc0:	fffeff8f 	.word	0xfffeff8f
 8006cc4:	40010000 	.word	0x40010000
 8006cc8:	40010400 	.word	0x40010400

08006ccc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	4b1c      	ldr	r3, [pc, #112]	; (8006d68 <TIM_OC6_SetConfig+0x9c>)
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	021b      	lsls	r3, r3, #8
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006d0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	051b      	lsls	r3, r3, #20
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a13      	ldr	r2, [pc, #76]	; (8006d6c <TIM_OC6_SetConfig+0xa0>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d003      	beq.n	8006d2c <TIM_OC6_SetConfig+0x60>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a12      	ldr	r2, [pc, #72]	; (8006d70 <TIM_OC6_SetConfig+0xa4>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d109      	bne.n	8006d40 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d32:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	029b      	lsls	r3, r3, #10
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	621a      	str	r2, [r3, #32]
}
 8006d5a:	bf00      	nop
 8006d5c:	371c      	adds	r7, #28
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	feff8fff 	.word	0xfeff8fff
 8006d6c:	40010000 	.word	0x40010000
 8006d70:	40010400 	.word	0x40010400

08006d74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b087      	sub	sp, #28
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6a1b      	ldr	r3, [r3, #32]
 8006d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	f023 0201 	bic.w	r2, r3, #1
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	011b      	lsls	r3, r3, #4
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	f023 030a 	bic.w	r3, r3, #10
 8006db0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	697a      	ldr	r2, [r7, #20]
 8006dc4:	621a      	str	r2, [r3, #32]
}
 8006dc6:	bf00      	nop
 8006dc8:	371c      	adds	r7, #28
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b087      	sub	sp, #28
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	60f8      	str	r0, [r7, #12]
 8006dda:	60b9      	str	r1, [r7, #8]
 8006ddc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	f023 0210 	bic.w	r2, r3, #16
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6a1b      	ldr	r3, [r3, #32]
 8006df4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006dfc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	031b      	lsls	r3, r3, #12
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	011b      	lsls	r3, r3, #4
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	697a      	ldr	r2, [r7, #20]
 8006e1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	693a      	ldr	r2, [r7, #16]
 8006e24:	621a      	str	r2, [r3, #32]
}
 8006e26:	bf00      	nop
 8006e28:	371c      	adds	r7, #28
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b085      	sub	sp, #20
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
 8006e3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e4a:	683a      	ldr	r2, [r7, #0]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	f043 0307 	orr.w	r3, r3, #7
 8006e54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	609a      	str	r2, [r3, #8]
}
 8006e5c:	bf00      	nop
 8006e5e:	3714      	adds	r7, #20
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr

08006e68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b087      	sub	sp, #28
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
 8006e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	021a      	lsls	r2, r3, #8
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	431a      	orrs	r2, r3
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	697a      	ldr	r2, [r7, #20]
 8006e9a:	609a      	str	r2, [r3, #8]
}
 8006e9c:	bf00      	nop
 8006e9e:	371c      	adds	r7, #28
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr

08006ea8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b087      	sub	sp, #28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	f003 031f 	and.w	r3, r3, #31
 8006eba:	2201      	movs	r2, #1
 8006ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6a1a      	ldr	r2, [r3, #32]
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	43db      	mvns	r3, r3
 8006eca:	401a      	ands	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6a1a      	ldr	r2, [r3, #32]
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	f003 031f 	and.w	r3, r3, #31
 8006eda:	6879      	ldr	r1, [r7, #4]
 8006edc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee0:	431a      	orrs	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	621a      	str	r2, [r3, #32]
}
 8006ee6:	bf00      	nop
 8006ee8:	371c      	adds	r7, #28
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr
	...

08006ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d101      	bne.n	8006f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f08:	2302      	movs	r3, #2
 8006f0a:	e06d      	b.n	8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2202      	movs	r2, #2
 8006f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a30      	ldr	r2, [pc, #192]	; (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d004      	beq.n	8006f40 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a2f      	ldr	r2, [pc, #188]	; (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d108      	bne.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006f46:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	68fa      	ldr	r2, [r7, #12]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a20      	ldr	r2, [pc, #128]	; (8006ff4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d022      	beq.n	8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f7e:	d01d      	beq.n	8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a1d      	ldr	r2, [pc, #116]	; (8006ffc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d018      	beq.n	8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a1c      	ldr	r2, [pc, #112]	; (8007000 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d013      	beq.n	8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a1a      	ldr	r2, [pc, #104]	; (8007004 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d00e      	beq.n	8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a15      	ldr	r2, [pc, #84]	; (8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d009      	beq.n	8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a16      	ldr	r2, [pc, #88]	; (8007008 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d004      	beq.n	8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a15      	ldr	r2, [pc, #84]	; (800700c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d10c      	bne.n	8006fd6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	68ba      	ldr	r2, [r7, #8]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68ba      	ldr	r2, [r7, #8]
 8006fd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3714      	adds	r7, #20
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr
 8006ff4:	40010000 	.word	0x40010000
 8006ff8:	40010400 	.word	0x40010400
 8006ffc:	40000400 	.word	0x40000400
 8007000:	40000800 	.word	0x40000800
 8007004:	40000c00 	.word	0x40000c00
 8007008:	40014000 	.word	0x40014000
 800700c:	40001800 	.word	0x40001800

08007010 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007010:	b480      	push	{r7}
 8007012:	b083      	sub	sp, #12
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800702c:	bf00      	nop
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr

08007038 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b082      	sub	sp, #8
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d101      	bne.n	800705e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e040      	b.n	80070e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007062:	2b00      	cmp	r3, #0
 8007064:	d106      	bne.n	8007074 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f7fb fa56 	bl	8002520 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2224      	movs	r2, #36	; 0x24
 8007078:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f022 0201 	bic.w	r2, r2, #1
 8007088:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f82c 	bl	80070e8 <UART_SetConfig>
 8007090:	4603      	mov	r3, r0
 8007092:	2b01      	cmp	r3, #1
 8007094:	d101      	bne.n	800709a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e022      	b.n	80070e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d002      	beq.n	80070a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 fa84 	bl	80075b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685a      	ldr	r2, [r3, #4]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	689a      	ldr	r2, [r3, #8]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f042 0201 	orr.w	r2, r2, #1
 80070d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fb0b 	bl	80076f4 <UART_CheckIdleState>
 80070de:	4603      	mov	r3, r0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3708      	adds	r7, #8
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b088      	sub	sp, #32
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	689a      	ldr	r2, [r3, #8]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	691b      	ldr	r3, [r3, #16]
 80070fc:	431a      	orrs	r2, r3
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	695b      	ldr	r3, [r3, #20]
 8007102:	431a      	orrs	r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	69db      	ldr	r3, [r3, #28]
 8007108:	4313      	orrs	r3, r2
 800710a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	4ba6      	ldr	r3, [pc, #664]	; (80073ac <UART_SetConfig+0x2c4>)
 8007114:	4013      	ands	r3, r2
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	6812      	ldr	r2, [r2, #0]
 800711a:	6979      	ldr	r1, [r7, #20]
 800711c:	430b      	orrs	r3, r1
 800711e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a1b      	ldr	r3, [r3, #32]
 8007140:	697a      	ldr	r2, [r7, #20]
 8007142:	4313      	orrs	r3, r2
 8007144:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	697a      	ldr	r2, [r7, #20]
 8007156:	430a      	orrs	r2, r1
 8007158:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a94      	ldr	r2, [pc, #592]	; (80073b0 <UART_SetConfig+0x2c8>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d120      	bne.n	80071a6 <UART_SetConfig+0xbe>
 8007164:	4b93      	ldr	r3, [pc, #588]	; (80073b4 <UART_SetConfig+0x2cc>)
 8007166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800716a:	f003 0303 	and.w	r3, r3, #3
 800716e:	2b03      	cmp	r3, #3
 8007170:	d816      	bhi.n	80071a0 <UART_SetConfig+0xb8>
 8007172:	a201      	add	r2, pc, #4	; (adr r2, 8007178 <UART_SetConfig+0x90>)
 8007174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007178:	08007189 	.word	0x08007189
 800717c:	08007195 	.word	0x08007195
 8007180:	0800718f 	.word	0x0800718f
 8007184:	0800719b 	.word	0x0800719b
 8007188:	2301      	movs	r3, #1
 800718a:	77fb      	strb	r3, [r7, #31]
 800718c:	e150      	b.n	8007430 <UART_SetConfig+0x348>
 800718e:	2302      	movs	r3, #2
 8007190:	77fb      	strb	r3, [r7, #31]
 8007192:	e14d      	b.n	8007430 <UART_SetConfig+0x348>
 8007194:	2304      	movs	r3, #4
 8007196:	77fb      	strb	r3, [r7, #31]
 8007198:	e14a      	b.n	8007430 <UART_SetConfig+0x348>
 800719a:	2308      	movs	r3, #8
 800719c:	77fb      	strb	r3, [r7, #31]
 800719e:	e147      	b.n	8007430 <UART_SetConfig+0x348>
 80071a0:	2310      	movs	r3, #16
 80071a2:	77fb      	strb	r3, [r7, #31]
 80071a4:	e144      	b.n	8007430 <UART_SetConfig+0x348>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a83      	ldr	r2, [pc, #524]	; (80073b8 <UART_SetConfig+0x2d0>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d132      	bne.n	8007216 <UART_SetConfig+0x12e>
 80071b0:	4b80      	ldr	r3, [pc, #512]	; (80073b4 <UART_SetConfig+0x2cc>)
 80071b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071b6:	f003 030c 	and.w	r3, r3, #12
 80071ba:	2b0c      	cmp	r3, #12
 80071bc:	d828      	bhi.n	8007210 <UART_SetConfig+0x128>
 80071be:	a201      	add	r2, pc, #4	; (adr r2, 80071c4 <UART_SetConfig+0xdc>)
 80071c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c4:	080071f9 	.word	0x080071f9
 80071c8:	08007211 	.word	0x08007211
 80071cc:	08007211 	.word	0x08007211
 80071d0:	08007211 	.word	0x08007211
 80071d4:	08007205 	.word	0x08007205
 80071d8:	08007211 	.word	0x08007211
 80071dc:	08007211 	.word	0x08007211
 80071e0:	08007211 	.word	0x08007211
 80071e4:	080071ff 	.word	0x080071ff
 80071e8:	08007211 	.word	0x08007211
 80071ec:	08007211 	.word	0x08007211
 80071f0:	08007211 	.word	0x08007211
 80071f4:	0800720b 	.word	0x0800720b
 80071f8:	2300      	movs	r3, #0
 80071fa:	77fb      	strb	r3, [r7, #31]
 80071fc:	e118      	b.n	8007430 <UART_SetConfig+0x348>
 80071fe:	2302      	movs	r3, #2
 8007200:	77fb      	strb	r3, [r7, #31]
 8007202:	e115      	b.n	8007430 <UART_SetConfig+0x348>
 8007204:	2304      	movs	r3, #4
 8007206:	77fb      	strb	r3, [r7, #31]
 8007208:	e112      	b.n	8007430 <UART_SetConfig+0x348>
 800720a:	2308      	movs	r3, #8
 800720c:	77fb      	strb	r3, [r7, #31]
 800720e:	e10f      	b.n	8007430 <UART_SetConfig+0x348>
 8007210:	2310      	movs	r3, #16
 8007212:	77fb      	strb	r3, [r7, #31]
 8007214:	e10c      	b.n	8007430 <UART_SetConfig+0x348>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a68      	ldr	r2, [pc, #416]	; (80073bc <UART_SetConfig+0x2d4>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d120      	bne.n	8007262 <UART_SetConfig+0x17a>
 8007220:	4b64      	ldr	r3, [pc, #400]	; (80073b4 <UART_SetConfig+0x2cc>)
 8007222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007226:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800722a:	2b30      	cmp	r3, #48	; 0x30
 800722c:	d013      	beq.n	8007256 <UART_SetConfig+0x16e>
 800722e:	2b30      	cmp	r3, #48	; 0x30
 8007230:	d814      	bhi.n	800725c <UART_SetConfig+0x174>
 8007232:	2b20      	cmp	r3, #32
 8007234:	d009      	beq.n	800724a <UART_SetConfig+0x162>
 8007236:	2b20      	cmp	r3, #32
 8007238:	d810      	bhi.n	800725c <UART_SetConfig+0x174>
 800723a:	2b00      	cmp	r3, #0
 800723c:	d002      	beq.n	8007244 <UART_SetConfig+0x15c>
 800723e:	2b10      	cmp	r3, #16
 8007240:	d006      	beq.n	8007250 <UART_SetConfig+0x168>
 8007242:	e00b      	b.n	800725c <UART_SetConfig+0x174>
 8007244:	2300      	movs	r3, #0
 8007246:	77fb      	strb	r3, [r7, #31]
 8007248:	e0f2      	b.n	8007430 <UART_SetConfig+0x348>
 800724a:	2302      	movs	r3, #2
 800724c:	77fb      	strb	r3, [r7, #31]
 800724e:	e0ef      	b.n	8007430 <UART_SetConfig+0x348>
 8007250:	2304      	movs	r3, #4
 8007252:	77fb      	strb	r3, [r7, #31]
 8007254:	e0ec      	b.n	8007430 <UART_SetConfig+0x348>
 8007256:	2308      	movs	r3, #8
 8007258:	77fb      	strb	r3, [r7, #31]
 800725a:	e0e9      	b.n	8007430 <UART_SetConfig+0x348>
 800725c:	2310      	movs	r3, #16
 800725e:	77fb      	strb	r3, [r7, #31]
 8007260:	e0e6      	b.n	8007430 <UART_SetConfig+0x348>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a56      	ldr	r2, [pc, #344]	; (80073c0 <UART_SetConfig+0x2d8>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d120      	bne.n	80072ae <UART_SetConfig+0x1c6>
 800726c:	4b51      	ldr	r3, [pc, #324]	; (80073b4 <UART_SetConfig+0x2cc>)
 800726e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007272:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007276:	2bc0      	cmp	r3, #192	; 0xc0
 8007278:	d013      	beq.n	80072a2 <UART_SetConfig+0x1ba>
 800727a:	2bc0      	cmp	r3, #192	; 0xc0
 800727c:	d814      	bhi.n	80072a8 <UART_SetConfig+0x1c0>
 800727e:	2b80      	cmp	r3, #128	; 0x80
 8007280:	d009      	beq.n	8007296 <UART_SetConfig+0x1ae>
 8007282:	2b80      	cmp	r3, #128	; 0x80
 8007284:	d810      	bhi.n	80072a8 <UART_SetConfig+0x1c0>
 8007286:	2b00      	cmp	r3, #0
 8007288:	d002      	beq.n	8007290 <UART_SetConfig+0x1a8>
 800728a:	2b40      	cmp	r3, #64	; 0x40
 800728c:	d006      	beq.n	800729c <UART_SetConfig+0x1b4>
 800728e:	e00b      	b.n	80072a8 <UART_SetConfig+0x1c0>
 8007290:	2300      	movs	r3, #0
 8007292:	77fb      	strb	r3, [r7, #31]
 8007294:	e0cc      	b.n	8007430 <UART_SetConfig+0x348>
 8007296:	2302      	movs	r3, #2
 8007298:	77fb      	strb	r3, [r7, #31]
 800729a:	e0c9      	b.n	8007430 <UART_SetConfig+0x348>
 800729c:	2304      	movs	r3, #4
 800729e:	77fb      	strb	r3, [r7, #31]
 80072a0:	e0c6      	b.n	8007430 <UART_SetConfig+0x348>
 80072a2:	2308      	movs	r3, #8
 80072a4:	77fb      	strb	r3, [r7, #31]
 80072a6:	e0c3      	b.n	8007430 <UART_SetConfig+0x348>
 80072a8:	2310      	movs	r3, #16
 80072aa:	77fb      	strb	r3, [r7, #31]
 80072ac:	e0c0      	b.n	8007430 <UART_SetConfig+0x348>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a44      	ldr	r2, [pc, #272]	; (80073c4 <UART_SetConfig+0x2dc>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d125      	bne.n	8007304 <UART_SetConfig+0x21c>
 80072b8:	4b3e      	ldr	r3, [pc, #248]	; (80073b4 <UART_SetConfig+0x2cc>)
 80072ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072c6:	d017      	beq.n	80072f8 <UART_SetConfig+0x210>
 80072c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072cc:	d817      	bhi.n	80072fe <UART_SetConfig+0x216>
 80072ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072d2:	d00b      	beq.n	80072ec <UART_SetConfig+0x204>
 80072d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072d8:	d811      	bhi.n	80072fe <UART_SetConfig+0x216>
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d003      	beq.n	80072e6 <UART_SetConfig+0x1fe>
 80072de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072e2:	d006      	beq.n	80072f2 <UART_SetConfig+0x20a>
 80072e4:	e00b      	b.n	80072fe <UART_SetConfig+0x216>
 80072e6:	2300      	movs	r3, #0
 80072e8:	77fb      	strb	r3, [r7, #31]
 80072ea:	e0a1      	b.n	8007430 <UART_SetConfig+0x348>
 80072ec:	2302      	movs	r3, #2
 80072ee:	77fb      	strb	r3, [r7, #31]
 80072f0:	e09e      	b.n	8007430 <UART_SetConfig+0x348>
 80072f2:	2304      	movs	r3, #4
 80072f4:	77fb      	strb	r3, [r7, #31]
 80072f6:	e09b      	b.n	8007430 <UART_SetConfig+0x348>
 80072f8:	2308      	movs	r3, #8
 80072fa:	77fb      	strb	r3, [r7, #31]
 80072fc:	e098      	b.n	8007430 <UART_SetConfig+0x348>
 80072fe:	2310      	movs	r3, #16
 8007300:	77fb      	strb	r3, [r7, #31]
 8007302:	e095      	b.n	8007430 <UART_SetConfig+0x348>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a2f      	ldr	r2, [pc, #188]	; (80073c8 <UART_SetConfig+0x2e0>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d125      	bne.n	800735a <UART_SetConfig+0x272>
 800730e:	4b29      	ldr	r3, [pc, #164]	; (80073b4 <UART_SetConfig+0x2cc>)
 8007310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007314:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007318:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800731c:	d017      	beq.n	800734e <UART_SetConfig+0x266>
 800731e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007322:	d817      	bhi.n	8007354 <UART_SetConfig+0x26c>
 8007324:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007328:	d00b      	beq.n	8007342 <UART_SetConfig+0x25a>
 800732a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800732e:	d811      	bhi.n	8007354 <UART_SetConfig+0x26c>
 8007330:	2b00      	cmp	r3, #0
 8007332:	d003      	beq.n	800733c <UART_SetConfig+0x254>
 8007334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007338:	d006      	beq.n	8007348 <UART_SetConfig+0x260>
 800733a:	e00b      	b.n	8007354 <UART_SetConfig+0x26c>
 800733c:	2301      	movs	r3, #1
 800733e:	77fb      	strb	r3, [r7, #31]
 8007340:	e076      	b.n	8007430 <UART_SetConfig+0x348>
 8007342:	2302      	movs	r3, #2
 8007344:	77fb      	strb	r3, [r7, #31]
 8007346:	e073      	b.n	8007430 <UART_SetConfig+0x348>
 8007348:	2304      	movs	r3, #4
 800734a:	77fb      	strb	r3, [r7, #31]
 800734c:	e070      	b.n	8007430 <UART_SetConfig+0x348>
 800734e:	2308      	movs	r3, #8
 8007350:	77fb      	strb	r3, [r7, #31]
 8007352:	e06d      	b.n	8007430 <UART_SetConfig+0x348>
 8007354:	2310      	movs	r3, #16
 8007356:	77fb      	strb	r3, [r7, #31]
 8007358:	e06a      	b.n	8007430 <UART_SetConfig+0x348>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a1b      	ldr	r2, [pc, #108]	; (80073cc <UART_SetConfig+0x2e4>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d138      	bne.n	80073d6 <UART_SetConfig+0x2ee>
 8007364:	4b13      	ldr	r3, [pc, #76]	; (80073b4 <UART_SetConfig+0x2cc>)
 8007366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800736a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800736e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007372:	d017      	beq.n	80073a4 <UART_SetConfig+0x2bc>
 8007374:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007378:	d82a      	bhi.n	80073d0 <UART_SetConfig+0x2e8>
 800737a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800737e:	d00b      	beq.n	8007398 <UART_SetConfig+0x2b0>
 8007380:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007384:	d824      	bhi.n	80073d0 <UART_SetConfig+0x2e8>
 8007386:	2b00      	cmp	r3, #0
 8007388:	d003      	beq.n	8007392 <UART_SetConfig+0x2aa>
 800738a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800738e:	d006      	beq.n	800739e <UART_SetConfig+0x2b6>
 8007390:	e01e      	b.n	80073d0 <UART_SetConfig+0x2e8>
 8007392:	2300      	movs	r3, #0
 8007394:	77fb      	strb	r3, [r7, #31]
 8007396:	e04b      	b.n	8007430 <UART_SetConfig+0x348>
 8007398:	2302      	movs	r3, #2
 800739a:	77fb      	strb	r3, [r7, #31]
 800739c:	e048      	b.n	8007430 <UART_SetConfig+0x348>
 800739e:	2304      	movs	r3, #4
 80073a0:	77fb      	strb	r3, [r7, #31]
 80073a2:	e045      	b.n	8007430 <UART_SetConfig+0x348>
 80073a4:	2308      	movs	r3, #8
 80073a6:	77fb      	strb	r3, [r7, #31]
 80073a8:	e042      	b.n	8007430 <UART_SetConfig+0x348>
 80073aa:	bf00      	nop
 80073ac:	efff69f3 	.word	0xefff69f3
 80073b0:	40011000 	.word	0x40011000
 80073b4:	40023800 	.word	0x40023800
 80073b8:	40004400 	.word	0x40004400
 80073bc:	40004800 	.word	0x40004800
 80073c0:	40004c00 	.word	0x40004c00
 80073c4:	40005000 	.word	0x40005000
 80073c8:	40011400 	.word	0x40011400
 80073cc:	40007800 	.word	0x40007800
 80073d0:	2310      	movs	r3, #16
 80073d2:	77fb      	strb	r3, [r7, #31]
 80073d4:	e02c      	b.n	8007430 <UART_SetConfig+0x348>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a72      	ldr	r2, [pc, #456]	; (80075a4 <UART_SetConfig+0x4bc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d125      	bne.n	800742c <UART_SetConfig+0x344>
 80073e0:	4b71      	ldr	r3, [pc, #452]	; (80075a8 <UART_SetConfig+0x4c0>)
 80073e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073e6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80073ea:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80073ee:	d017      	beq.n	8007420 <UART_SetConfig+0x338>
 80073f0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80073f4:	d817      	bhi.n	8007426 <UART_SetConfig+0x33e>
 80073f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073fa:	d00b      	beq.n	8007414 <UART_SetConfig+0x32c>
 80073fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007400:	d811      	bhi.n	8007426 <UART_SetConfig+0x33e>
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <UART_SetConfig+0x326>
 8007406:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800740a:	d006      	beq.n	800741a <UART_SetConfig+0x332>
 800740c:	e00b      	b.n	8007426 <UART_SetConfig+0x33e>
 800740e:	2300      	movs	r3, #0
 8007410:	77fb      	strb	r3, [r7, #31]
 8007412:	e00d      	b.n	8007430 <UART_SetConfig+0x348>
 8007414:	2302      	movs	r3, #2
 8007416:	77fb      	strb	r3, [r7, #31]
 8007418:	e00a      	b.n	8007430 <UART_SetConfig+0x348>
 800741a:	2304      	movs	r3, #4
 800741c:	77fb      	strb	r3, [r7, #31]
 800741e:	e007      	b.n	8007430 <UART_SetConfig+0x348>
 8007420:	2308      	movs	r3, #8
 8007422:	77fb      	strb	r3, [r7, #31]
 8007424:	e004      	b.n	8007430 <UART_SetConfig+0x348>
 8007426:	2310      	movs	r3, #16
 8007428:	77fb      	strb	r3, [r7, #31]
 800742a:	e001      	b.n	8007430 <UART_SetConfig+0x348>
 800742c:	2310      	movs	r3, #16
 800742e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	69db      	ldr	r3, [r3, #28]
 8007434:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007438:	d15b      	bne.n	80074f2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800743a:	7ffb      	ldrb	r3, [r7, #31]
 800743c:	2b08      	cmp	r3, #8
 800743e:	d828      	bhi.n	8007492 <UART_SetConfig+0x3aa>
 8007440:	a201      	add	r2, pc, #4	; (adr r2, 8007448 <UART_SetConfig+0x360>)
 8007442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007446:	bf00      	nop
 8007448:	0800746d 	.word	0x0800746d
 800744c:	08007475 	.word	0x08007475
 8007450:	0800747d 	.word	0x0800747d
 8007454:	08007493 	.word	0x08007493
 8007458:	08007483 	.word	0x08007483
 800745c:	08007493 	.word	0x08007493
 8007460:	08007493 	.word	0x08007493
 8007464:	08007493 	.word	0x08007493
 8007468:	0800748b 	.word	0x0800748b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800746c:	f7fd ffb0 	bl	80053d0 <HAL_RCC_GetPCLK1Freq>
 8007470:	61b8      	str	r0, [r7, #24]
        break;
 8007472:	e013      	b.n	800749c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007474:	f7fd ffc0 	bl	80053f8 <HAL_RCC_GetPCLK2Freq>
 8007478:	61b8      	str	r0, [r7, #24]
        break;
 800747a:	e00f      	b.n	800749c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800747c:	4b4b      	ldr	r3, [pc, #300]	; (80075ac <UART_SetConfig+0x4c4>)
 800747e:	61bb      	str	r3, [r7, #24]
        break;
 8007480:	e00c      	b.n	800749c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007482:	f7fd fe93 	bl	80051ac <HAL_RCC_GetSysClockFreq>
 8007486:	61b8      	str	r0, [r7, #24]
        break;
 8007488:	e008      	b.n	800749c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800748a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800748e:	61bb      	str	r3, [r7, #24]
        break;
 8007490:	e004      	b.n	800749c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007492:	2300      	movs	r3, #0
 8007494:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	77bb      	strb	r3, [r7, #30]
        break;
 800749a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d074      	beq.n	800758c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	005a      	lsls	r2, r3, #1
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	085b      	lsrs	r3, r3, #1
 80074ac:	441a      	add	r2, r3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80074b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	2b0f      	cmp	r3, #15
 80074bc:	d916      	bls.n	80074ec <UART_SetConfig+0x404>
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074c4:	d212      	bcs.n	80074ec <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	f023 030f 	bic.w	r3, r3, #15
 80074ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	085b      	lsrs	r3, r3, #1
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	f003 0307 	and.w	r3, r3, #7
 80074da:	b29a      	uxth	r2, r3
 80074dc:	89fb      	ldrh	r3, [r7, #14]
 80074de:	4313      	orrs	r3, r2
 80074e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	89fa      	ldrh	r2, [r7, #14]
 80074e8:	60da      	str	r2, [r3, #12]
 80074ea:	e04f      	b.n	800758c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	77bb      	strb	r3, [r7, #30]
 80074f0:	e04c      	b.n	800758c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80074f2:	7ffb      	ldrb	r3, [r7, #31]
 80074f4:	2b08      	cmp	r3, #8
 80074f6:	d828      	bhi.n	800754a <UART_SetConfig+0x462>
 80074f8:	a201      	add	r2, pc, #4	; (adr r2, 8007500 <UART_SetConfig+0x418>)
 80074fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074fe:	bf00      	nop
 8007500:	08007525 	.word	0x08007525
 8007504:	0800752d 	.word	0x0800752d
 8007508:	08007535 	.word	0x08007535
 800750c:	0800754b 	.word	0x0800754b
 8007510:	0800753b 	.word	0x0800753b
 8007514:	0800754b 	.word	0x0800754b
 8007518:	0800754b 	.word	0x0800754b
 800751c:	0800754b 	.word	0x0800754b
 8007520:	08007543 	.word	0x08007543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007524:	f7fd ff54 	bl	80053d0 <HAL_RCC_GetPCLK1Freq>
 8007528:	61b8      	str	r0, [r7, #24]
        break;
 800752a:	e013      	b.n	8007554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800752c:	f7fd ff64 	bl	80053f8 <HAL_RCC_GetPCLK2Freq>
 8007530:	61b8      	str	r0, [r7, #24]
        break;
 8007532:	e00f      	b.n	8007554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007534:	4b1d      	ldr	r3, [pc, #116]	; (80075ac <UART_SetConfig+0x4c4>)
 8007536:	61bb      	str	r3, [r7, #24]
        break;
 8007538:	e00c      	b.n	8007554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800753a:	f7fd fe37 	bl	80051ac <HAL_RCC_GetSysClockFreq>
 800753e:	61b8      	str	r0, [r7, #24]
        break;
 8007540:	e008      	b.n	8007554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007546:	61bb      	str	r3, [r7, #24]
        break;
 8007548:	e004      	b.n	8007554 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800754a:	2300      	movs	r3, #0
 800754c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	77bb      	strb	r3, [r7, #30]
        break;
 8007552:	bf00      	nop
    }

    if (pclk != 0U)
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d018      	beq.n	800758c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	085a      	lsrs	r2, r3, #1
 8007560:	69bb      	ldr	r3, [r7, #24]
 8007562:	441a      	add	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	fbb2 f3f3 	udiv	r3, r2, r3
 800756c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	2b0f      	cmp	r3, #15
 8007572:	d909      	bls.n	8007588 <UART_SetConfig+0x4a0>
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800757a:	d205      	bcs.n	8007588 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	b29a      	uxth	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	60da      	str	r2, [r3, #12]
 8007586:	e001      	b.n	800758c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007598:	7fbb      	ldrb	r3, [r7, #30]
}
 800759a:	4618      	mov	r0, r3
 800759c:	3720      	adds	r7, #32
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	40007c00 	.word	0x40007c00
 80075a8:	40023800 	.word	0x40023800
 80075ac:	00f42400 	.word	0x00f42400

080075b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075bc:	f003 0301 	and.w	r3, r3, #1
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00a      	beq.n	80075da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075de:	f003 0302 	and.w	r3, r3, #2
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00a      	beq.n	80075fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	430a      	orrs	r2, r1
 80075fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007600:	f003 0304 	and.w	r3, r3, #4
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00a      	beq.n	800761e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	430a      	orrs	r2, r1
 800761c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007622:	f003 0308 	and.w	r3, r3, #8
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00a      	beq.n	8007640 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	430a      	orrs	r2, r1
 800763e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007644:	f003 0310 	and.w	r3, r3, #16
 8007648:	2b00      	cmp	r3, #0
 800764a:	d00a      	beq.n	8007662 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	430a      	orrs	r2, r1
 8007660:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007666:	f003 0320 	and.w	r3, r3, #32
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00a      	beq.n	8007684 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	430a      	orrs	r2, r1
 8007682:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768c:	2b00      	cmp	r3, #0
 800768e:	d01a      	beq.n	80076c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	430a      	orrs	r2, r1
 80076a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076ae:	d10a      	bne.n	80076c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00a      	beq.n	80076e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	430a      	orrs	r2, r1
 80076e6:	605a      	str	r2, [r3, #4]
  }
}
 80076e8:	bf00      	nop
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b086      	sub	sp, #24
 80076f8:	af02      	add	r7, sp, #8
 80076fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007704:	f7fb f8a2 	bl	800284c <HAL_GetTick>
 8007708:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 0308 	and.w	r3, r3, #8
 8007714:	2b08      	cmp	r3, #8
 8007716:	d10e      	bne.n	8007736 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007718:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800771c:	9300      	str	r3, [sp, #0]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f831 	bl	800778e <UART_WaitOnFlagUntilTimeout>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d001      	beq.n	8007736 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007732:	2303      	movs	r3, #3
 8007734:	e027      	b.n	8007786 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 0304 	and.w	r3, r3, #4
 8007740:	2b04      	cmp	r3, #4
 8007742:	d10e      	bne.n	8007762 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007744:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007748:	9300      	str	r3, [sp, #0]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2200      	movs	r2, #0
 800774e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f81b 	bl	800778e <UART_WaitOnFlagUntilTimeout>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800775e:	2303      	movs	r3, #3
 8007760:	e011      	b.n	8007786 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2220      	movs	r2, #32
 8007766:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2220      	movs	r2, #32
 800776c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	3710      	adds	r7, #16
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800778e:	b580      	push	{r7, lr}
 8007790:	b09c      	sub	sp, #112	; 0x70
 8007792:	af00      	add	r7, sp, #0
 8007794:	60f8      	str	r0, [r7, #12]
 8007796:	60b9      	str	r1, [r7, #8]
 8007798:	603b      	str	r3, [r7, #0]
 800779a:	4613      	mov	r3, r2
 800779c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800779e:	e0a7      	b.n	80078f0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a6:	f000 80a3 	beq.w	80078f0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077aa:	f7fb f84f 	bl	800284c <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d302      	bcc.n	80077c0 <UART_WaitOnFlagUntilTimeout+0x32>
 80077ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d13f      	bne.n	8007840 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077c8:	e853 3f00 	ldrex	r3, [r3]
 80077cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80077ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077d4:	667b      	str	r3, [r7, #100]	; 0x64
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	461a      	mov	r2, r3
 80077dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80077de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80077e0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80077e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80077e6:	e841 2300 	strex	r3, r2, [r1]
 80077ea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80077ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1e6      	bne.n	80077c0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	3308      	adds	r3, #8
 80077f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077fc:	e853 3f00 	ldrex	r3, [r3]
 8007800:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007804:	f023 0301 	bic.w	r3, r3, #1
 8007808:	663b      	str	r3, [r7, #96]	; 0x60
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	3308      	adds	r3, #8
 8007810:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007812:	64ba      	str	r2, [r7, #72]	; 0x48
 8007814:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007816:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007818:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800781a:	e841 2300 	strex	r3, r2, [r1]
 800781e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007820:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007822:	2b00      	cmp	r3, #0
 8007824:	d1e5      	bne.n	80077f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2220      	movs	r2, #32
 800782a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2220      	movs	r2, #32
 8007830:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e068      	b.n	8007912 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 0304 	and.w	r3, r3, #4
 800784a:	2b00      	cmp	r3, #0
 800784c:	d050      	beq.n	80078f0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	69db      	ldr	r3, [r3, #28]
 8007854:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007858:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800785c:	d148      	bne.n	80078f0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007866:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800786e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007870:	e853 3f00 	ldrex	r3, [r3]
 8007874:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007878:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800787c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	461a      	mov	r2, r3
 8007884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007886:	637b      	str	r3, [r7, #52]	; 0x34
 8007888:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800788a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800788c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800788e:	e841 2300 	strex	r3, r2, [r1]
 8007892:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007896:	2b00      	cmp	r3, #0
 8007898:	d1e6      	bne.n	8007868 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	3308      	adds	r3, #8
 80078a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	e853 3f00 	ldrex	r3, [r3]
 80078a8:	613b      	str	r3, [r7, #16]
   return(result);
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	f023 0301 	bic.w	r3, r3, #1
 80078b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	3308      	adds	r3, #8
 80078b8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80078ba:	623a      	str	r2, [r7, #32]
 80078bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078be:	69f9      	ldr	r1, [r7, #28]
 80078c0:	6a3a      	ldr	r2, [r7, #32]
 80078c2:	e841 2300 	strex	r3, r2, [r1]
 80078c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80078c8:	69bb      	ldr	r3, [r7, #24]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1e5      	bne.n	800789a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2220      	movs	r2, #32
 80078d2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2220      	movs	r2, #32
 80078d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2220      	movs	r2, #32
 80078e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e010      	b.n	8007912 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	69da      	ldr	r2, [r3, #28]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	4013      	ands	r3, r2
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	bf0c      	ite	eq
 8007900:	2301      	moveq	r3, #1
 8007902:	2300      	movne	r3, #0
 8007904:	b2db      	uxtb	r3, r3
 8007906:	461a      	mov	r2, r3
 8007908:	79fb      	ldrb	r3, [r7, #7]
 800790a:	429a      	cmp	r2, r3
 800790c:	f43f af48 	beq.w	80077a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007910:	2300      	movs	r3, #0
}
 8007912:	4618      	mov	r0, r3
 8007914:	3770      	adds	r7, #112	; 0x70
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
	...

0800791c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800791c:	b084      	sub	sp, #16
 800791e:	b580      	push	{r7, lr}
 8007920:	b084      	sub	sp, #16
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
 8007926:	f107 001c 	add.w	r0, r7, #28
 800792a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800792e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007930:	2b01      	cmp	r3, #1
 8007932:	d120      	bne.n	8007976 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007938:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	68da      	ldr	r2, [r3, #12]
 8007944:	4b20      	ldr	r3, [pc, #128]	; (80079c8 <USB_CoreInit+0xac>)
 8007946:	4013      	ands	r3, r2
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800795a:	2b01      	cmp	r3, #1
 800795c:	d105      	bne.n	800796a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f001 fbee 	bl	800914c <USB_CoreReset>
 8007970:	4603      	mov	r3, r0
 8007972:	73fb      	strb	r3, [r7, #15]
 8007974:	e010      	b.n	8007998 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f001 fbe2 	bl	800914c <USB_CoreReset>
 8007988:	4603      	mov	r3, r0
 800798a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007990:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800799a:	2b01      	cmp	r3, #1
 800799c:	d10b      	bne.n	80079b6 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	f043 0206 	orr.w	r2, r3, #6
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f043 0220 	orr.w	r2, r3, #32
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80079b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3710      	adds	r7, #16
 80079bc:	46bd      	mov	sp, r7
 80079be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80079c2:	b004      	add	sp, #16
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	ffbdffbf 	.word	0xffbdffbf

080079cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b087      	sub	sp, #28
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	4613      	mov	r3, r2
 80079d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80079da:	79fb      	ldrb	r3, [r7, #7]
 80079dc:	2b02      	cmp	r3, #2
 80079de:	d165      	bne.n	8007aac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	4a41      	ldr	r2, [pc, #260]	; (8007ae8 <USB_SetTurnaroundTime+0x11c>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d906      	bls.n	80079f6 <USB_SetTurnaroundTime+0x2a>
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	4a40      	ldr	r2, [pc, #256]	; (8007aec <USB_SetTurnaroundTime+0x120>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d202      	bcs.n	80079f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80079f0:	230f      	movs	r3, #15
 80079f2:	617b      	str	r3, [r7, #20]
 80079f4:	e062      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	4a3c      	ldr	r2, [pc, #240]	; (8007aec <USB_SetTurnaroundTime+0x120>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d306      	bcc.n	8007a0c <USB_SetTurnaroundTime+0x40>
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	4a3b      	ldr	r2, [pc, #236]	; (8007af0 <USB_SetTurnaroundTime+0x124>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d202      	bcs.n	8007a0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007a06:	230e      	movs	r3, #14
 8007a08:	617b      	str	r3, [r7, #20]
 8007a0a:	e057      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	4a38      	ldr	r2, [pc, #224]	; (8007af0 <USB_SetTurnaroundTime+0x124>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d306      	bcc.n	8007a22 <USB_SetTurnaroundTime+0x56>
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	4a37      	ldr	r2, [pc, #220]	; (8007af4 <USB_SetTurnaroundTime+0x128>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d202      	bcs.n	8007a22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007a1c:	230d      	movs	r3, #13
 8007a1e:	617b      	str	r3, [r7, #20]
 8007a20:	e04c      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	4a33      	ldr	r2, [pc, #204]	; (8007af4 <USB_SetTurnaroundTime+0x128>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d306      	bcc.n	8007a38 <USB_SetTurnaroundTime+0x6c>
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	4a32      	ldr	r2, [pc, #200]	; (8007af8 <USB_SetTurnaroundTime+0x12c>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d802      	bhi.n	8007a38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007a32:	230c      	movs	r3, #12
 8007a34:	617b      	str	r3, [r7, #20]
 8007a36:	e041      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	4a2f      	ldr	r2, [pc, #188]	; (8007af8 <USB_SetTurnaroundTime+0x12c>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d906      	bls.n	8007a4e <USB_SetTurnaroundTime+0x82>
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	4a2e      	ldr	r2, [pc, #184]	; (8007afc <USB_SetTurnaroundTime+0x130>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d802      	bhi.n	8007a4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007a48:	230b      	movs	r3, #11
 8007a4a:	617b      	str	r3, [r7, #20]
 8007a4c:	e036      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	4a2a      	ldr	r2, [pc, #168]	; (8007afc <USB_SetTurnaroundTime+0x130>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d906      	bls.n	8007a64 <USB_SetTurnaroundTime+0x98>
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	4a29      	ldr	r2, [pc, #164]	; (8007b00 <USB_SetTurnaroundTime+0x134>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d802      	bhi.n	8007a64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007a5e:	230a      	movs	r3, #10
 8007a60:	617b      	str	r3, [r7, #20]
 8007a62:	e02b      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	4a26      	ldr	r2, [pc, #152]	; (8007b00 <USB_SetTurnaroundTime+0x134>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d906      	bls.n	8007a7a <USB_SetTurnaroundTime+0xae>
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	4a25      	ldr	r2, [pc, #148]	; (8007b04 <USB_SetTurnaroundTime+0x138>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d202      	bcs.n	8007a7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007a74:	2309      	movs	r3, #9
 8007a76:	617b      	str	r3, [r7, #20]
 8007a78:	e020      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	4a21      	ldr	r2, [pc, #132]	; (8007b04 <USB_SetTurnaroundTime+0x138>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d306      	bcc.n	8007a90 <USB_SetTurnaroundTime+0xc4>
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	4a20      	ldr	r2, [pc, #128]	; (8007b08 <USB_SetTurnaroundTime+0x13c>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d802      	bhi.n	8007a90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007a8a:	2308      	movs	r3, #8
 8007a8c:	617b      	str	r3, [r7, #20]
 8007a8e:	e015      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	4a1d      	ldr	r2, [pc, #116]	; (8007b08 <USB_SetTurnaroundTime+0x13c>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d906      	bls.n	8007aa6 <USB_SetTurnaroundTime+0xda>
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	4a1c      	ldr	r2, [pc, #112]	; (8007b0c <USB_SetTurnaroundTime+0x140>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d202      	bcs.n	8007aa6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007aa0:	2307      	movs	r3, #7
 8007aa2:	617b      	str	r3, [r7, #20]
 8007aa4:	e00a      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007aa6:	2306      	movs	r3, #6
 8007aa8:	617b      	str	r3, [r7, #20]
 8007aaa:	e007      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007aac:	79fb      	ldrb	r3, [r7, #7]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d102      	bne.n	8007ab8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007ab2:	2309      	movs	r3, #9
 8007ab4:	617b      	str	r3, [r7, #20]
 8007ab6:	e001      	b.n	8007abc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007ab8:	2309      	movs	r3, #9
 8007aba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	68da      	ldr	r2, [r3, #12]
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	029b      	lsls	r3, r3, #10
 8007ad0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007ad4:	431a      	orrs	r2, r3
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ada:	2300      	movs	r3, #0
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	371c      	adds	r7, #28
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr
 8007ae8:	00d8acbf 	.word	0x00d8acbf
 8007aec:	00e4e1c0 	.word	0x00e4e1c0
 8007af0:	00f42400 	.word	0x00f42400
 8007af4:	01067380 	.word	0x01067380
 8007af8:	011a499f 	.word	0x011a499f
 8007afc:	01312cff 	.word	0x01312cff
 8007b00:	014ca43f 	.word	0x014ca43f
 8007b04:	016e3600 	.word	0x016e3600
 8007b08:	01a6ab1f 	.word	0x01a6ab1f
 8007b0c:	01e84800 	.word	0x01e84800

08007b10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f043 0201 	orr.w	r2, r3, #1
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr

08007b32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b32:	b480      	push	{r7}
 8007b34:	b083      	sub	sp, #12
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	f023 0201 	bic.w	r2, r3, #1
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007b60:	2300      	movs	r3, #0
 8007b62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007b70:	78fb      	ldrb	r3, [r7, #3]
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d115      	bne.n	8007ba2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007b82:	2001      	movs	r0, #1
 8007b84:	f7fa fe6e 	bl	8002864 <HAL_Delay>
      ms++;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f001 fa4b 	bl	800902a <USB_GetMode>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d01e      	beq.n	8007bd8 <USB_SetCurrentMode+0x84>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2b31      	cmp	r3, #49	; 0x31
 8007b9e:	d9f0      	bls.n	8007b82 <USB_SetCurrentMode+0x2e>
 8007ba0:	e01a      	b.n	8007bd8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007ba2:	78fb      	ldrb	r3, [r7, #3]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d115      	bne.n	8007bd4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	68db      	ldr	r3, [r3, #12]
 8007bac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007bb4:	2001      	movs	r0, #1
 8007bb6:	f7fa fe55 	bl	8002864 <HAL_Delay>
      ms++;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f001 fa32 	bl	800902a <USB_GetMode>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d005      	beq.n	8007bd8 <USB_SetCurrentMode+0x84>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2b31      	cmp	r3, #49	; 0x31
 8007bd0:	d9f0      	bls.n	8007bb4 <USB_SetCurrentMode+0x60>
 8007bd2:	e001      	b.n	8007bd8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e005      	b.n	8007be4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2b32      	cmp	r3, #50	; 0x32
 8007bdc:	d101      	bne.n	8007be2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e000      	b.n	8007be4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007bec:	b084      	sub	sp, #16
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b086      	sub	sp, #24
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007bfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007c06:	2300      	movs	r3, #0
 8007c08:	613b      	str	r3, [r7, #16]
 8007c0a:	e009      	b.n	8007c20 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	3340      	adds	r3, #64	; 0x40
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	2200      	movs	r2, #0
 8007c18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	613b      	str	r3, [r7, #16]
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	2b0e      	cmp	r3, #14
 8007c24:	d9f2      	bls.n	8007c0c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007c26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d11c      	bne.n	8007c66 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c3a:	f043 0302 	orr.w	r3, r3, #2
 8007c3e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c44:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	601a      	str	r2, [r3, #0]
 8007c64:	e005      	b.n	8007c72 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c6a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007c78:	461a      	mov	r2, r3
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c84:	4619      	mov	r1, r3
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	680b      	ldr	r3, [r1, #0]
 8007c90:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d10c      	bne.n	8007cb2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d104      	bne.n	8007ca8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007c9e:	2100      	movs	r1, #0
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f000 f965 	bl	8007f70 <USB_SetDevSpeed>
 8007ca6:	e008      	b.n	8007cba <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007ca8:	2101      	movs	r1, #1
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 f960 	bl	8007f70 <USB_SetDevSpeed>
 8007cb0:	e003      	b.n	8007cba <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007cb2:	2103      	movs	r1, #3
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 f95b 	bl	8007f70 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007cba:	2110      	movs	r1, #16
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 f8f3 	bl	8007ea8 <USB_FlushTxFifo>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f000 f91f 	bl	8007f10 <USB_FlushRxFifo>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d001      	beq.n	8007cdc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cee:	461a      	mov	r2, r3
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d00:	2300      	movs	r3, #0
 8007d02:	613b      	str	r3, [r7, #16]
 8007d04:	e043      	b.n	8007d8e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	015a      	lsls	r2, r3, #5
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d1c:	d118      	bne.n	8007d50 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d10a      	bne.n	8007d3a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	015a      	lsls	r2, r3, #5
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d30:	461a      	mov	r2, r3
 8007d32:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007d36:	6013      	str	r3, [r2, #0]
 8007d38:	e013      	b.n	8007d62 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	015a      	lsls	r2, r3, #5
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	4413      	add	r3, r2
 8007d42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d46:	461a      	mov	r2, r3
 8007d48:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007d4c:	6013      	str	r3, [r2, #0]
 8007d4e:	e008      	b.n	8007d62 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	015a      	lsls	r2, r3, #5
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	4413      	add	r3, r2
 8007d58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	2300      	movs	r3, #0
 8007d60:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	015a      	lsls	r2, r3, #5
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	4413      	add	r3, r2
 8007d6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d6e:	461a      	mov	r2, r3
 8007d70:	2300      	movs	r3, #0
 8007d72:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	015a      	lsls	r2, r3, #5
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d80:	461a      	mov	r2, r3
 8007d82:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007d86:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	613b      	str	r3, [r7, #16]
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d3b7      	bcc.n	8007d06 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d96:	2300      	movs	r3, #0
 8007d98:	613b      	str	r3, [r7, #16]
 8007d9a:	e043      	b.n	8007e24 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	015a      	lsls	r2, r3, #5
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	4413      	add	r3, r2
 8007da4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007dae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007db2:	d118      	bne.n	8007de6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d10a      	bne.n	8007dd0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	015a      	lsls	r2, r3, #5
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	4413      	add	r3, r2
 8007dc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007dcc:	6013      	str	r3, [r2, #0]
 8007dce:	e013      	b.n	8007df8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ddc:	461a      	mov	r2, r3
 8007dde:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007de2:	6013      	str	r3, [r2, #0]
 8007de4:	e008      	b.n	8007df8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007df2:	461a      	mov	r2, r3
 8007df4:	2300      	movs	r3, #0
 8007df6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	015a      	lsls	r2, r3, #5
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	4413      	add	r3, r2
 8007e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e04:	461a      	mov	r2, r3
 8007e06:	2300      	movs	r3, #0
 8007e08:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	015a      	lsls	r2, r3, #5
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	4413      	add	r3, r2
 8007e12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e16:	461a      	mov	r2, r3
 8007e18:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007e1c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	3301      	adds	r3, #1
 8007e22:	613b      	str	r3, [r7, #16]
 8007e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e26:	693a      	ldr	r2, [r7, #16]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d3b7      	bcc.n	8007d9c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e32:	691b      	ldr	r3, [r3, #16]
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e3e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007e4c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d105      	bne.n	8007e60 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	699b      	ldr	r3, [r3, #24]
 8007e58:	f043 0210 	orr.w	r2, r3, #16
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	699a      	ldr	r2, [r3, #24]
 8007e64:	4b0e      	ldr	r3, [pc, #56]	; (8007ea0 <USB_DevInit+0x2b4>)
 8007e66:	4313      	orrs	r3, r2
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d005      	beq.n	8007e7e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	699b      	ldr	r3, [r3, #24]
 8007e76:	f043 0208 	orr.w	r2, r3, #8
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007e7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d105      	bne.n	8007e90 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	699a      	ldr	r2, [r3, #24]
 8007e88:	4b06      	ldr	r3, [pc, #24]	; (8007ea4 <USB_DevInit+0x2b8>)
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3718      	adds	r7, #24
 8007e96:	46bd      	mov	sp, r7
 8007e98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e9c:	b004      	add	sp, #16
 8007e9e:	4770      	bx	lr
 8007ea0:	803c3800 	.word	0x803c3800
 8007ea4:	40000004 	.word	0x40000004

08007ea8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b085      	sub	sp, #20
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	4a13      	ldr	r2, [pc, #76]	; (8007f0c <USB_FlushTxFifo+0x64>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d901      	bls.n	8007ec8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e01b      	b.n	8007f00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	daf2      	bge.n	8007eb6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	019b      	lsls	r3, r3, #6
 8007ed8:	f043 0220 	orr.w	r2, r3, #32
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	4a08      	ldr	r2, [pc, #32]	; (8007f0c <USB_FlushTxFifo+0x64>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d901      	bls.n	8007ef2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e006      	b.n	8007f00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	f003 0320 	and.w	r3, r3, #32
 8007efa:	2b20      	cmp	r3, #32
 8007efc:	d0f0      	beq.n	8007ee0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3714      	adds	r7, #20
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr
 8007f0c:	00030d40 	.word	0x00030d40

08007f10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b085      	sub	sp, #20
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	3301      	adds	r3, #1
 8007f20:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	4a11      	ldr	r2, [pc, #68]	; (8007f6c <USB_FlushRxFifo+0x5c>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d901      	bls.n	8007f2e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e018      	b.n	8007f60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	daf2      	bge.n	8007f1c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2210      	movs	r2, #16
 8007f3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	3301      	adds	r3, #1
 8007f44:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	4a08      	ldr	r2, [pc, #32]	; (8007f6c <USB_FlushRxFifo+0x5c>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d901      	bls.n	8007f52 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e006      	b.n	8007f60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	f003 0310 	and.w	r3, r3, #16
 8007f5a:	2b10      	cmp	r3, #16
 8007f5c:	d0f0      	beq.n	8007f40 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3714      	adds	r7, #20
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr
 8007f6c:	00030d40 	.word	0x00030d40

08007f70 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	460b      	mov	r3, r1
 8007f7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	78fb      	ldrb	r3, [r7, #3]
 8007f8a:	68f9      	ldr	r1, [r7, #12]
 8007f8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007f90:	4313      	orrs	r3, r2
 8007f92:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3714      	adds	r7, #20
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr

08007fa2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007fa2:	b480      	push	{r7}
 8007fa4:	b087      	sub	sp, #28
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	f003 0306 	and.w	r3, r3, #6
 8007fba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d102      	bne.n	8007fc8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	75fb      	strb	r3, [r7, #23]
 8007fc6:	e00a      	b.n	8007fde <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d002      	beq.n	8007fd4 <USB_GetDevSpeed+0x32>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2b06      	cmp	r3, #6
 8007fd2:	d102      	bne.n	8007fda <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007fd4:	2302      	movs	r3, #2
 8007fd6:	75fb      	strb	r3, [r7, #23]
 8007fd8:	e001      	b.n	8007fde <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007fda:	230f      	movs	r3, #15
 8007fdc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	371c      	adds	r7, #28
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b085      	sub	sp, #20
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	785b      	ldrb	r3, [r3, #1]
 8008004:	2b01      	cmp	r3, #1
 8008006:	d139      	bne.n	800807c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800800e:	69da      	ldr	r2, [r3, #28]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	f003 030f 	and.w	r3, r3, #15
 8008018:	2101      	movs	r1, #1
 800801a:	fa01 f303 	lsl.w	r3, r1, r3
 800801e:	b29b      	uxth	r3, r3
 8008020:	68f9      	ldr	r1, [r7, #12]
 8008022:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008026:	4313      	orrs	r3, r2
 8008028:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	015a      	lsls	r2, r3, #5
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	4413      	add	r3, r2
 8008032:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800803c:	2b00      	cmp	r3, #0
 800803e:	d153      	bne.n	80080e8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	015a      	lsls	r2, r3, #5
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	4413      	add	r3, r2
 8008048:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	791b      	ldrb	r3, [r3, #4]
 800805a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800805c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	059b      	lsls	r3, r3, #22
 8008062:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008064:	431a      	orrs	r2, r3
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	0159      	lsls	r1, r3, #5
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	440b      	add	r3, r1
 800806e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008072:	4619      	mov	r1, r3
 8008074:	4b20      	ldr	r3, [pc, #128]	; (80080f8 <USB_ActivateEndpoint+0x10c>)
 8008076:	4313      	orrs	r3, r2
 8008078:	600b      	str	r3, [r1, #0]
 800807a:	e035      	b.n	80080e8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008082:	69da      	ldr	r2, [r3, #28]
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	781b      	ldrb	r3, [r3, #0]
 8008088:	f003 030f 	and.w	r3, r3, #15
 800808c:	2101      	movs	r1, #1
 800808e:	fa01 f303 	lsl.w	r3, r1, r3
 8008092:	041b      	lsls	r3, r3, #16
 8008094:	68f9      	ldr	r1, [r7, #12]
 8008096:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800809a:	4313      	orrs	r3, r2
 800809c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	015a      	lsls	r2, r3, #5
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	4413      	add	r3, r2
 80080a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d119      	bne.n	80080e8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	015a      	lsls	r2, r3, #5
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	4413      	add	r3, r2
 80080bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	791b      	ldrb	r3, [r3, #4]
 80080ce:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80080d0:	430b      	orrs	r3, r1
 80080d2:	431a      	orrs	r2, r3
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	0159      	lsls	r1, r3, #5
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	440b      	add	r3, r1
 80080dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080e0:	4619      	mov	r1, r3
 80080e2:	4b05      	ldr	r3, [pc, #20]	; (80080f8 <USB_ActivateEndpoint+0x10c>)
 80080e4:	4313      	orrs	r3, r2
 80080e6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3714      	adds	r7, #20
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	10008000 	.word	0x10008000

080080fc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b085      	sub	sp, #20
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	785b      	ldrb	r3, [r3, #1]
 8008114:	2b01      	cmp	r3, #1
 8008116:	d161      	bne.n	80081dc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	015a      	lsls	r2, r3, #5
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	4413      	add	r3, r2
 8008120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800812a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800812e:	d11f      	bne.n	8008170 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	015a      	lsls	r2, r3, #5
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	4413      	add	r3, r2
 8008138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	68ba      	ldr	r2, [r7, #8]
 8008140:	0151      	lsls	r1, r2, #5
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	440a      	add	r2, r1
 8008146:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800814a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800814e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	015a      	lsls	r2, r3, #5
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	4413      	add	r3, r2
 8008158:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68ba      	ldr	r2, [r7, #8]
 8008160:	0151      	lsls	r1, r2, #5
 8008162:	68fa      	ldr	r2, [r7, #12]
 8008164:	440a      	add	r2, r1
 8008166:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800816a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800816e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008176:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	f003 030f 	and.w	r3, r3, #15
 8008180:	2101      	movs	r1, #1
 8008182:	fa01 f303 	lsl.w	r3, r1, r3
 8008186:	b29b      	uxth	r3, r3
 8008188:	43db      	mvns	r3, r3
 800818a:	68f9      	ldr	r1, [r7, #12]
 800818c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008190:	4013      	ands	r3, r2
 8008192:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800819a:	69da      	ldr	r2, [r3, #28]
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	f003 030f 	and.w	r3, r3, #15
 80081a4:	2101      	movs	r1, #1
 80081a6:	fa01 f303 	lsl.w	r3, r1, r3
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	43db      	mvns	r3, r3
 80081ae:	68f9      	ldr	r1, [r7, #12]
 80081b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081b4:	4013      	ands	r3, r2
 80081b6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	015a      	lsls	r2, r3, #5
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4413      	add	r3, r2
 80081c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	0159      	lsls	r1, r3, #5
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	440b      	add	r3, r1
 80081ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081d2:	4619      	mov	r1, r3
 80081d4:	4b35      	ldr	r3, [pc, #212]	; (80082ac <USB_DeactivateEndpoint+0x1b0>)
 80081d6:	4013      	ands	r3, r2
 80081d8:	600b      	str	r3, [r1, #0]
 80081da:	e060      	b.n	800829e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	015a      	lsls	r2, r3, #5
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	4413      	add	r3, r2
 80081e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80081ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80081f2:	d11f      	bne.n	8008234 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	015a      	lsls	r2, r3, #5
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	4413      	add	r3, r2
 80081fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68ba      	ldr	r2, [r7, #8]
 8008204:	0151      	lsls	r1, r2, #5
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	440a      	add	r2, r1
 800820a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800820e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008212:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	4413      	add	r3, r2
 800821c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68ba      	ldr	r2, [r7, #8]
 8008224:	0151      	lsls	r1, r2, #5
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	440a      	add	r2, r1
 800822a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800822e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008232:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800823a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	f003 030f 	and.w	r3, r3, #15
 8008244:	2101      	movs	r1, #1
 8008246:	fa01 f303 	lsl.w	r3, r1, r3
 800824a:	041b      	lsls	r3, r3, #16
 800824c:	43db      	mvns	r3, r3
 800824e:	68f9      	ldr	r1, [r7, #12]
 8008250:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008254:	4013      	ands	r3, r2
 8008256:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800825e:	69da      	ldr	r2, [r3, #28]
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	f003 030f 	and.w	r3, r3, #15
 8008268:	2101      	movs	r1, #1
 800826a:	fa01 f303 	lsl.w	r3, r1, r3
 800826e:	041b      	lsls	r3, r3, #16
 8008270:	43db      	mvns	r3, r3
 8008272:	68f9      	ldr	r1, [r7, #12]
 8008274:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008278:	4013      	ands	r3, r2
 800827a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	015a      	lsls	r2, r3, #5
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	4413      	add	r3, r2
 8008284:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	0159      	lsls	r1, r3, #5
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	440b      	add	r3, r1
 8008292:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008296:	4619      	mov	r1, r3
 8008298:	4b05      	ldr	r3, [pc, #20]	; (80082b0 <USB_DeactivateEndpoint+0x1b4>)
 800829a:	4013      	ands	r3, r2
 800829c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800829e:	2300      	movs	r3, #0
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3714      	adds	r7, #20
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr
 80082ac:	ec337800 	.word	0xec337800
 80082b0:	eff37800 	.word	0xeff37800

080082b4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b08a      	sub	sp, #40	; 0x28
 80082b8:	af02      	add	r7, sp, #8
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	4613      	mov	r3, r2
 80082c0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	785b      	ldrb	r3, [r3, #1]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	f040 8163 	bne.w	800859c <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d132      	bne.n	8008344 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	015a      	lsls	r2, r3, #5
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	4413      	add	r3, r2
 80082e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082ea:	691a      	ldr	r2, [r3, #16]
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	0159      	lsls	r1, r3, #5
 80082f0:	69fb      	ldr	r3, [r7, #28]
 80082f2:	440b      	add	r3, r1
 80082f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f8:	4619      	mov	r1, r3
 80082fa:	4ba5      	ldr	r3, [pc, #660]	; (8008590 <USB_EPStartXfer+0x2dc>)
 80082fc:	4013      	ands	r3, r2
 80082fe:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	015a      	lsls	r2, r3, #5
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	4413      	add	r3, r2
 8008308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800830c:	691b      	ldr	r3, [r3, #16]
 800830e:	69ba      	ldr	r2, [r7, #24]
 8008310:	0151      	lsls	r1, r2, #5
 8008312:	69fa      	ldr	r2, [r7, #28]
 8008314:	440a      	add	r2, r1
 8008316:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800831a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800831e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	015a      	lsls	r2, r3, #5
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	4413      	add	r3, r2
 8008328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800832c:	691a      	ldr	r2, [r3, #16]
 800832e:	69bb      	ldr	r3, [r7, #24]
 8008330:	0159      	lsls	r1, r3, #5
 8008332:	69fb      	ldr	r3, [r7, #28]
 8008334:	440b      	add	r3, r1
 8008336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800833a:	4619      	mov	r1, r3
 800833c:	4b95      	ldr	r3, [pc, #596]	; (8008594 <USB_EPStartXfer+0x2e0>)
 800833e:	4013      	ands	r3, r2
 8008340:	610b      	str	r3, [r1, #16]
 8008342:	e074      	b.n	800842e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008344:	69bb      	ldr	r3, [r7, #24]
 8008346:	015a      	lsls	r2, r3, #5
 8008348:	69fb      	ldr	r3, [r7, #28]
 800834a:	4413      	add	r3, r2
 800834c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008350:	691a      	ldr	r2, [r3, #16]
 8008352:	69bb      	ldr	r3, [r7, #24]
 8008354:	0159      	lsls	r1, r3, #5
 8008356:	69fb      	ldr	r3, [r7, #28]
 8008358:	440b      	add	r3, r1
 800835a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800835e:	4619      	mov	r1, r3
 8008360:	4b8c      	ldr	r3, [pc, #560]	; (8008594 <USB_EPStartXfer+0x2e0>)
 8008362:	4013      	ands	r3, r2
 8008364:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	015a      	lsls	r2, r3, #5
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	4413      	add	r3, r2
 800836e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008372:	691a      	ldr	r2, [r3, #16]
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	0159      	lsls	r1, r3, #5
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	440b      	add	r3, r1
 800837c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008380:	4619      	mov	r1, r3
 8008382:	4b83      	ldr	r3, [pc, #524]	; (8008590 <USB_EPStartXfer+0x2dc>)
 8008384:	4013      	ands	r3, r2
 8008386:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	4413      	add	r3, r2
 8008390:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008394:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	6999      	ldr	r1, [r3, #24]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	440b      	add	r3, r1
 80083a0:	1e59      	subs	r1, r3, #1
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80083aa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80083ac:	4b7a      	ldr	r3, [pc, #488]	; (8008598 <USB_EPStartXfer+0x2e4>)
 80083ae:	400b      	ands	r3, r1
 80083b0:	69b9      	ldr	r1, [r7, #24]
 80083b2:	0148      	lsls	r0, r1, #5
 80083b4:	69f9      	ldr	r1, [r7, #28]
 80083b6:	4401      	add	r1, r0
 80083b8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80083bc:	4313      	orrs	r3, r2
 80083be:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80083c0:	69bb      	ldr	r3, [r7, #24]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083cc:	691a      	ldr	r2, [r3, #16]
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	699b      	ldr	r3, [r3, #24]
 80083d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083d6:	69b9      	ldr	r1, [r7, #24]
 80083d8:	0148      	lsls	r0, r1, #5
 80083da:	69f9      	ldr	r1, [r7, #28]
 80083dc:	4401      	add	r1, r0
 80083de:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80083e2:	4313      	orrs	r3, r2
 80083e4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	791b      	ldrb	r3, [r3, #4]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d11f      	bne.n	800842e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80083ee:	69bb      	ldr	r3, [r7, #24]
 80083f0:	015a      	lsls	r2, r3, #5
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	4413      	add	r3, r2
 80083f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083fa:	691b      	ldr	r3, [r3, #16]
 80083fc:	69ba      	ldr	r2, [r7, #24]
 80083fe:	0151      	lsls	r1, r2, #5
 8008400:	69fa      	ldr	r2, [r7, #28]
 8008402:	440a      	add	r2, r1
 8008404:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008408:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800840c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	015a      	lsls	r2, r3, #5
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	4413      	add	r3, r2
 8008416:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800841a:	691b      	ldr	r3, [r3, #16]
 800841c:	69ba      	ldr	r2, [r7, #24]
 800841e:	0151      	lsls	r1, r2, #5
 8008420:	69fa      	ldr	r2, [r7, #28]
 8008422:	440a      	add	r2, r1
 8008424:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008428:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800842c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800842e:	79fb      	ldrb	r3, [r7, #7]
 8008430:	2b01      	cmp	r3, #1
 8008432:	d14b      	bne.n	80084cc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	695b      	ldr	r3, [r3, #20]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d009      	beq.n	8008450 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	69fb      	ldr	r3, [r7, #28]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008448:	461a      	mov	r2, r3
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	695b      	ldr	r3, [r3, #20]
 800844e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	791b      	ldrb	r3, [r3, #4]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d128      	bne.n	80084aa <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008464:	2b00      	cmp	r3, #0
 8008466:	d110      	bne.n	800848a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008468:	69bb      	ldr	r3, [r7, #24]
 800846a:	015a      	lsls	r2, r3, #5
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	4413      	add	r3, r2
 8008470:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	69ba      	ldr	r2, [r7, #24]
 8008478:	0151      	lsls	r1, r2, #5
 800847a:	69fa      	ldr	r2, [r7, #28]
 800847c:	440a      	add	r2, r1
 800847e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008482:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008486:	6013      	str	r3, [r2, #0]
 8008488:	e00f      	b.n	80084aa <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	015a      	lsls	r2, r3, #5
 800848e:	69fb      	ldr	r3, [r7, #28]
 8008490:	4413      	add	r3, r2
 8008492:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	69ba      	ldr	r2, [r7, #24]
 800849a:	0151      	lsls	r1, r2, #5
 800849c:	69fa      	ldr	r2, [r7, #28]
 800849e:	440a      	add	r2, r1
 80084a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084a8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	69ba      	ldr	r2, [r7, #24]
 80084ba:	0151      	lsls	r1, r2, #5
 80084bc:	69fa      	ldr	r2, [r7, #28]
 80084be:	440a      	add	r2, r1
 80084c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084c8:	6013      	str	r3, [r2, #0]
 80084ca:	e137      	b.n	800873c <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	015a      	lsls	r2, r3, #5
 80084d0:	69fb      	ldr	r3, [r7, #28]
 80084d2:	4413      	add	r3, r2
 80084d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	69ba      	ldr	r2, [r7, #24]
 80084dc:	0151      	lsls	r1, r2, #5
 80084de:	69fa      	ldr	r2, [r7, #28]
 80084e0:	440a      	add	r2, r1
 80084e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084ea:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	791b      	ldrb	r3, [r3, #4]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d015      	beq.n	8008520 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	699b      	ldr	r3, [r3, #24]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f000 811f 	beq.w	800873c <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80084fe:	69fb      	ldr	r3, [r7, #28]
 8008500:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	f003 030f 	and.w	r3, r3, #15
 800850e:	2101      	movs	r1, #1
 8008510:	fa01 f303 	lsl.w	r3, r1, r3
 8008514:	69f9      	ldr	r1, [r7, #28]
 8008516:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800851a:	4313      	orrs	r3, r2
 800851c:	634b      	str	r3, [r1, #52]	; 0x34
 800851e:	e10d      	b.n	800873c <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800852c:	2b00      	cmp	r3, #0
 800852e:	d110      	bne.n	8008552 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008530:	69bb      	ldr	r3, [r7, #24]
 8008532:	015a      	lsls	r2, r3, #5
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	4413      	add	r3, r2
 8008538:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	69ba      	ldr	r2, [r7, #24]
 8008540:	0151      	lsls	r1, r2, #5
 8008542:	69fa      	ldr	r2, [r7, #28]
 8008544:	440a      	add	r2, r1
 8008546:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800854a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800854e:	6013      	str	r3, [r2, #0]
 8008550:	e00f      	b.n	8008572 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008552:	69bb      	ldr	r3, [r7, #24]
 8008554:	015a      	lsls	r2, r3, #5
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	4413      	add	r3, r2
 800855a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	69ba      	ldr	r2, [r7, #24]
 8008562:	0151      	lsls	r1, r2, #5
 8008564:	69fa      	ldr	r2, [r7, #28]
 8008566:	440a      	add	r2, r1
 8008568:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800856c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008570:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	6919      	ldr	r1, [r3, #16]
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	781a      	ldrb	r2, [r3, #0]
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	699b      	ldr	r3, [r3, #24]
 800857e:	b298      	uxth	r0, r3
 8008580:	79fb      	ldrb	r3, [r7, #7]
 8008582:	9300      	str	r3, [sp, #0]
 8008584:	4603      	mov	r3, r0
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	f000 faea 	bl	8008b60 <USB_WritePacket>
 800858c:	e0d6      	b.n	800873c <USB_EPStartXfer+0x488>
 800858e:	bf00      	nop
 8008590:	e007ffff 	.word	0xe007ffff
 8008594:	fff80000 	.word	0xfff80000
 8008598:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	015a      	lsls	r2, r3, #5
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	4413      	add	r3, r2
 80085a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085a8:	691a      	ldr	r2, [r3, #16]
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	0159      	lsls	r1, r3, #5
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	440b      	add	r3, r1
 80085b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085b6:	4619      	mov	r1, r3
 80085b8:	4b63      	ldr	r3, [pc, #396]	; (8008748 <USB_EPStartXfer+0x494>)
 80085ba:	4013      	ands	r3, r2
 80085bc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80085be:	69bb      	ldr	r3, [r7, #24]
 80085c0:	015a      	lsls	r2, r3, #5
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	4413      	add	r3, r2
 80085c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085ca:	691a      	ldr	r2, [r3, #16]
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	0159      	lsls	r1, r3, #5
 80085d0:	69fb      	ldr	r3, [r7, #28]
 80085d2:	440b      	add	r3, r1
 80085d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085d8:	4619      	mov	r1, r3
 80085da:	4b5c      	ldr	r3, [pc, #368]	; (800874c <USB_EPStartXfer+0x498>)
 80085dc:	4013      	ands	r3, r2
 80085de:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	699b      	ldr	r3, [r3, #24]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d123      	bne.n	8008630 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80085e8:	69bb      	ldr	r3, [r7, #24]
 80085ea:	015a      	lsls	r2, r3, #5
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	4413      	add	r3, r2
 80085f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085f4:	691a      	ldr	r2, [r3, #16]
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085fe:	69b9      	ldr	r1, [r7, #24]
 8008600:	0148      	lsls	r0, r1, #5
 8008602:	69f9      	ldr	r1, [r7, #28]
 8008604:	4401      	add	r1, r0
 8008606:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800860a:	4313      	orrs	r3, r2
 800860c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	015a      	lsls	r2, r3, #5
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	4413      	add	r3, r2
 8008616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	69ba      	ldr	r2, [r7, #24]
 800861e:	0151      	lsls	r1, r2, #5
 8008620:	69fa      	ldr	r2, [r7, #28]
 8008622:	440a      	add	r2, r1
 8008624:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008628:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800862c:	6113      	str	r3, [r2, #16]
 800862e:	e037      	b.n	80086a0 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	699a      	ldr	r2, [r3, #24]
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	4413      	add	r3, r2
 800863a:	1e5a      	subs	r2, r3, #1
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	fbb2 f3f3 	udiv	r3, r2, r3
 8008644:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	8afa      	ldrh	r2, [r7, #22]
 800864c:	fb03 f202 	mul.w	r2, r3, r2
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008654:	69bb      	ldr	r3, [r7, #24]
 8008656:	015a      	lsls	r2, r3, #5
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	4413      	add	r3, r2
 800865c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008660:	691a      	ldr	r2, [r3, #16]
 8008662:	8afb      	ldrh	r3, [r7, #22]
 8008664:	04d9      	lsls	r1, r3, #19
 8008666:	4b3a      	ldr	r3, [pc, #232]	; (8008750 <USB_EPStartXfer+0x49c>)
 8008668:	400b      	ands	r3, r1
 800866a:	69b9      	ldr	r1, [r7, #24]
 800866c:	0148      	lsls	r0, r1, #5
 800866e:	69f9      	ldr	r1, [r7, #28]
 8008670:	4401      	add	r1, r0
 8008672:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008676:	4313      	orrs	r3, r2
 8008678:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800867a:	69bb      	ldr	r3, [r7, #24]
 800867c:	015a      	lsls	r2, r3, #5
 800867e:	69fb      	ldr	r3, [r7, #28]
 8008680:	4413      	add	r3, r2
 8008682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008686:	691a      	ldr	r2, [r3, #16]
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	69db      	ldr	r3, [r3, #28]
 800868c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008690:	69b9      	ldr	r1, [r7, #24]
 8008692:	0148      	lsls	r0, r1, #5
 8008694:	69f9      	ldr	r1, [r7, #28]
 8008696:	4401      	add	r1, r0
 8008698:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800869c:	4313      	orrs	r3, r2
 800869e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80086a0:	79fb      	ldrb	r3, [r7, #7]
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d10d      	bne.n	80086c2 <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d009      	beq.n	80086c2 <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	6919      	ldr	r1, [r3, #16]
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	015a      	lsls	r2, r3, #5
 80086b6:	69fb      	ldr	r3, [r7, #28]
 80086b8:	4413      	add	r3, r2
 80086ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086be:	460a      	mov	r2, r1
 80086c0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	791b      	ldrb	r3, [r3, #4]
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d128      	bne.n	800871c <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d110      	bne.n	80086fc <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80086da:	69bb      	ldr	r3, [r7, #24]
 80086dc:	015a      	lsls	r2, r3, #5
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	4413      	add	r3, r2
 80086e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	69ba      	ldr	r2, [r7, #24]
 80086ea:	0151      	lsls	r1, r2, #5
 80086ec:	69fa      	ldr	r2, [r7, #28]
 80086ee:	440a      	add	r2, r1
 80086f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80086f8:	6013      	str	r3, [r2, #0]
 80086fa:	e00f      	b.n	800871c <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	015a      	lsls	r2, r3, #5
 8008700:	69fb      	ldr	r3, [r7, #28]
 8008702:	4413      	add	r3, r2
 8008704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	69ba      	ldr	r2, [r7, #24]
 800870c:	0151      	lsls	r1, r2, #5
 800870e:	69fa      	ldr	r2, [r7, #28]
 8008710:	440a      	add	r2, r1
 8008712:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800871a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	015a      	lsls	r2, r3, #5
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	4413      	add	r3, r2
 8008724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	69ba      	ldr	r2, [r7, #24]
 800872c:	0151      	lsls	r1, r2, #5
 800872e:	69fa      	ldr	r2, [r7, #28]
 8008730:	440a      	add	r2, r1
 8008732:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008736:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800873a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	3720      	adds	r7, #32
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	fff80000 	.word	0xfff80000
 800874c:	e007ffff 	.word	0xe007ffff
 8008750:	1ff80000 	.word	0x1ff80000

08008754 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008754:	b480      	push	{r7}
 8008756:	b087      	sub	sp, #28
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	4613      	mov	r3, r2
 8008760:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	785b      	ldrb	r3, [r3, #1]
 8008770:	2b01      	cmp	r3, #1
 8008772:	f040 80ce 	bne.w	8008912 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	699b      	ldr	r3, [r3, #24]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d132      	bne.n	80087e4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	015a      	lsls	r2, r3, #5
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	4413      	add	r3, r2
 8008786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800878a:	691a      	ldr	r2, [r3, #16]
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	0159      	lsls	r1, r3, #5
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	440b      	add	r3, r1
 8008794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008798:	4619      	mov	r1, r3
 800879a:	4b9a      	ldr	r3, [pc, #616]	; (8008a04 <USB_EP0StartXfer+0x2b0>)
 800879c:	4013      	ands	r3, r2
 800879e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	015a      	lsls	r2, r3, #5
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	4413      	add	r3, r2
 80087a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	693a      	ldr	r2, [r7, #16]
 80087b0:	0151      	lsls	r1, r2, #5
 80087b2:	697a      	ldr	r2, [r7, #20]
 80087b4:	440a      	add	r2, r1
 80087b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80087be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	015a      	lsls	r2, r3, #5
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087cc:	691a      	ldr	r2, [r3, #16]
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	0159      	lsls	r1, r3, #5
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	440b      	add	r3, r1
 80087d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087da:	4619      	mov	r1, r3
 80087dc:	4b8a      	ldr	r3, [pc, #552]	; (8008a08 <USB_EP0StartXfer+0x2b4>)
 80087de:	4013      	ands	r3, r2
 80087e0:	610b      	str	r3, [r1, #16]
 80087e2:	e04e      	b.n	8008882 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	015a      	lsls	r2, r3, #5
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	4413      	add	r3, r2
 80087ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f0:	691a      	ldr	r2, [r3, #16]
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	0159      	lsls	r1, r3, #5
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	440b      	add	r3, r1
 80087fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087fe:	4619      	mov	r1, r3
 8008800:	4b81      	ldr	r3, [pc, #516]	; (8008a08 <USB_EP0StartXfer+0x2b4>)
 8008802:	4013      	ands	r3, r2
 8008804:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	015a      	lsls	r2, r3, #5
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	4413      	add	r3, r2
 800880e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008812:	691a      	ldr	r2, [r3, #16]
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	0159      	lsls	r1, r3, #5
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	440b      	add	r3, r1
 800881c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008820:	4619      	mov	r1, r3
 8008822:	4b78      	ldr	r3, [pc, #480]	; (8008a04 <USB_EP0StartXfer+0x2b0>)
 8008824:	4013      	ands	r3, r2
 8008826:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	699a      	ldr	r2, [r3, #24]
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	429a      	cmp	r2, r3
 8008832:	d903      	bls.n	800883c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	68da      	ldr	r2, [r3, #12]
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	015a      	lsls	r2, r3, #5
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	4413      	add	r3, r2
 8008844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008848:	691b      	ldr	r3, [r3, #16]
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	0151      	lsls	r1, r2, #5
 800884e:	697a      	ldr	r2, [r7, #20]
 8008850:	440a      	add	r2, r1
 8008852:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008856:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800885a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	015a      	lsls	r2, r3, #5
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	4413      	add	r3, r2
 8008864:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008868:	691a      	ldr	r2, [r3, #16]
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	699b      	ldr	r3, [r3, #24]
 800886e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008872:	6939      	ldr	r1, [r7, #16]
 8008874:	0148      	lsls	r0, r1, #5
 8008876:	6979      	ldr	r1, [r7, #20]
 8008878:	4401      	add	r1, r0
 800887a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800887e:	4313      	orrs	r3, r2
 8008880:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008882:	79fb      	ldrb	r3, [r7, #7]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d11e      	bne.n	80088c6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	695b      	ldr	r3, [r3, #20]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d009      	beq.n	80088a4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	015a      	lsls	r2, r3, #5
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	4413      	add	r3, r2
 8008898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800889c:	461a      	mov	r2, r3
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	695b      	ldr	r3, [r3, #20]
 80088a2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	015a      	lsls	r2, r3, #5
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	4413      	add	r3, r2
 80088ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	693a      	ldr	r2, [r7, #16]
 80088b4:	0151      	lsls	r1, r2, #5
 80088b6:	697a      	ldr	r2, [r7, #20]
 80088b8:	440a      	add	r2, r1
 80088ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80088c2:	6013      	str	r3, [r2, #0]
 80088c4:	e097      	b.n	80089f6 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	015a      	lsls	r2, r3, #5
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	4413      	add	r3, r2
 80088ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	693a      	ldr	r2, [r7, #16]
 80088d6:	0151      	lsls	r1, r2, #5
 80088d8:	697a      	ldr	r2, [r7, #20]
 80088da:	440a      	add	r2, r1
 80088dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80088e4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	699b      	ldr	r3, [r3, #24]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f000 8083 	beq.w	80089f6 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	f003 030f 	and.w	r3, r3, #15
 8008900:	2101      	movs	r1, #1
 8008902:	fa01 f303 	lsl.w	r3, r1, r3
 8008906:	6979      	ldr	r1, [r7, #20]
 8008908:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800890c:	4313      	orrs	r3, r2
 800890e:	634b      	str	r3, [r1, #52]	; 0x34
 8008910:	e071      	b.n	80089f6 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	015a      	lsls	r2, r3, #5
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	4413      	add	r3, r2
 800891a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800891e:	691a      	ldr	r2, [r3, #16]
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	0159      	lsls	r1, r3, #5
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	440b      	add	r3, r1
 8008928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800892c:	4619      	mov	r1, r3
 800892e:	4b36      	ldr	r3, [pc, #216]	; (8008a08 <USB_EP0StartXfer+0x2b4>)
 8008930:	4013      	ands	r3, r2
 8008932:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	015a      	lsls	r2, r3, #5
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	4413      	add	r3, r2
 800893c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008940:	691a      	ldr	r2, [r3, #16]
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	0159      	lsls	r1, r3, #5
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	440b      	add	r3, r1
 800894a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800894e:	4619      	mov	r1, r3
 8008950:	4b2c      	ldr	r3, [pc, #176]	; (8008a04 <USB_EP0StartXfer+0x2b0>)
 8008952:	4013      	ands	r3, r2
 8008954:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	699b      	ldr	r3, [r3, #24]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d003      	beq.n	8008966 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	68da      	ldr	r2, [r3, #12]
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	68da      	ldr	r2, [r3, #12]
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	015a      	lsls	r2, r3, #5
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	4413      	add	r3, r2
 8008976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800897a:	691b      	ldr	r3, [r3, #16]
 800897c:	693a      	ldr	r2, [r7, #16]
 800897e:	0151      	lsls	r1, r2, #5
 8008980:	697a      	ldr	r2, [r7, #20]
 8008982:	440a      	add	r2, r1
 8008984:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008988:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800898c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	015a      	lsls	r2, r3, #5
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	4413      	add	r3, r2
 8008996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800899a:	691a      	ldr	r2, [r3, #16]
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	69db      	ldr	r3, [r3, #28]
 80089a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089a4:	6939      	ldr	r1, [r7, #16]
 80089a6:	0148      	lsls	r0, r1, #5
 80089a8:	6979      	ldr	r1, [r7, #20]
 80089aa:	4401      	add	r1, r0
 80089ac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80089b0:	4313      	orrs	r3, r2
 80089b2:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80089b4:	79fb      	ldrb	r3, [r7, #7]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d10d      	bne.n	80089d6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d009      	beq.n	80089d6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	6919      	ldr	r1, [r3, #16]
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	015a      	lsls	r2, r3, #5
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	4413      	add	r3, r2
 80089ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089d2:	460a      	mov	r2, r1
 80089d4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	015a      	lsls	r2, r3, #5
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	4413      	add	r3, r2
 80089de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	693a      	ldr	r2, [r7, #16]
 80089e6:	0151      	lsls	r1, r2, #5
 80089e8:	697a      	ldr	r2, [r7, #20]
 80089ea:	440a      	add	r2, r1
 80089ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089f0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80089f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80089f6:	2300      	movs	r3, #0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	371c      	adds	r7, #28
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr
 8008a04:	e007ffff 	.word	0xe007ffff
 8008a08:	fff80000 	.word	0xfff80000

08008a0c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b087      	sub	sp, #28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008a16:	2300      	movs	r3, #0
 8008a18:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	785b      	ldrb	r3, [r3, #1]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d14a      	bne.n	8008ac0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	015a      	lsls	r2, r3, #5
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	4413      	add	r3, r2
 8008a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a42:	f040 8086 	bne.w	8008b52 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	015a      	lsls	r2, r3, #5
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	4413      	add	r3, r2
 8008a50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	683a      	ldr	r2, [r7, #0]
 8008a58:	7812      	ldrb	r2, [r2, #0]
 8008a5a:	0151      	lsls	r1, r2, #5
 8008a5c:	693a      	ldr	r2, [r7, #16]
 8008a5e:	440a      	add	r2, r1
 8008a60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a64:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008a68:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	015a      	lsls	r2, r3, #5
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	4413      	add	r3, r2
 8008a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	7812      	ldrb	r2, [r2, #0]
 8008a7e:	0151      	lsls	r1, r2, #5
 8008a80:	693a      	ldr	r2, [r7, #16]
 8008a82:	440a      	add	r2, r1
 8008a84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a8c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	3301      	adds	r3, #1
 8008a92:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f242 7210 	movw	r2, #10000	; 0x2710
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d902      	bls.n	8008aa4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	75fb      	strb	r3, [r7, #23]
          break;
 8008aa2:	e056      	b.n	8008b52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	015a      	lsls	r2, r3, #5
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	4413      	add	r3, r2
 8008aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ab8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008abc:	d0e7      	beq.n	8008a8e <USB_EPStopXfer+0x82>
 8008abe:	e048      	b.n	8008b52 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	015a      	lsls	r2, r3, #5
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	4413      	add	r3, r2
 8008aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ad4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ad8:	d13b      	bne.n	8008b52 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	781b      	ldrb	r3, [r3, #0]
 8008ade:	015a      	lsls	r2, r3, #5
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	4413      	add	r3, r2
 8008ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	683a      	ldr	r2, [r7, #0]
 8008aec:	7812      	ldrb	r2, [r2, #0]
 8008aee:	0151      	lsls	r1, r2, #5
 8008af0:	693a      	ldr	r2, [r7, #16]
 8008af2:	440a      	add	r2, r1
 8008af4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008af8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008afc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	015a      	lsls	r2, r3, #5
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	4413      	add	r3, r2
 8008b08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	683a      	ldr	r2, [r7, #0]
 8008b10:	7812      	ldrb	r2, [r2, #0]
 8008b12:	0151      	lsls	r1, r2, #5
 8008b14:	693a      	ldr	r2, [r7, #16]
 8008b16:	440a      	add	r2, r1
 8008b18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b20:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	3301      	adds	r3, #1
 8008b26:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f242 7210 	movw	r2, #10000	; 0x2710
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d902      	bls.n	8008b38 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	75fb      	strb	r3, [r7, #23]
          break;
 8008b36:	e00c      	b.n	8008b52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	015a      	lsls	r2, r3, #5
 8008b3e:	693b      	ldr	r3, [r7, #16]
 8008b40:	4413      	add	r3, r2
 8008b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b50:	d0e7      	beq.n	8008b22 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	371c      	adds	r7, #28
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr

08008b60 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b089      	sub	sp, #36	; 0x24
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	4611      	mov	r1, r2
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	460b      	mov	r3, r1
 8008b70:	71fb      	strb	r3, [r7, #7]
 8008b72:	4613      	mov	r3, r2
 8008b74:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008b7e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d123      	bne.n	8008bce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008b86:	88bb      	ldrh	r3, [r7, #4]
 8008b88:	3303      	adds	r3, #3
 8008b8a:	089b      	lsrs	r3, r3, #2
 8008b8c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008b8e:	2300      	movs	r3, #0
 8008b90:	61bb      	str	r3, [r7, #24]
 8008b92:	e018      	b.n	8008bc6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008b94:	79fb      	ldrb	r3, [r7, #7]
 8008b96:	031a      	lsls	r2, r3, #12
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	4413      	add	r3, r2
 8008b9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	3301      	adds	r3, #1
 8008bac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008bba:	69fb      	ldr	r3, [r7, #28]
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	61bb      	str	r3, [r7, #24]
 8008bc6:	69ba      	ldr	r2, [r7, #24]
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d3e2      	bcc.n	8008b94 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008bce:	2300      	movs	r3, #0
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3724      	adds	r7, #36	; 0x24
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b08b      	sub	sp, #44	; 0x2c
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	4613      	mov	r3, r2
 8008be8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008bf2:	88fb      	ldrh	r3, [r7, #6]
 8008bf4:	089b      	lsrs	r3, r3, #2
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008bfa:	88fb      	ldrh	r3, [r7, #6]
 8008bfc:	f003 0303 	and.w	r3, r3, #3
 8008c00:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008c02:	2300      	movs	r3, #0
 8008c04:	623b      	str	r3, [r7, #32]
 8008c06:	e014      	b.n	8008c32 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c0e:	681a      	ldr	r2, [r3, #0]
 8008c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c12:	601a      	str	r2, [r3, #0]
    pDest++;
 8008c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c16:	3301      	adds	r3, #1
 8008c18:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c22:	3301      	adds	r3, #1
 8008c24:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c28:	3301      	adds	r3, #1
 8008c2a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008c2c:	6a3b      	ldr	r3, [r7, #32]
 8008c2e:	3301      	adds	r3, #1
 8008c30:	623b      	str	r3, [r7, #32]
 8008c32:	6a3a      	ldr	r2, [r7, #32]
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d3e6      	bcc.n	8008c08 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008c3a:	8bfb      	ldrh	r3, [r7, #30]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d01e      	beq.n	8008c7e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008c40:	2300      	movs	r3, #0
 8008c42:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	f107 0310 	add.w	r3, r7, #16
 8008c50:	6812      	ldr	r2, [r2, #0]
 8008c52:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008c54:	693a      	ldr	r2, [r7, #16]
 8008c56:	6a3b      	ldr	r3, [r7, #32]
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	00db      	lsls	r3, r3, #3
 8008c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008c60:	b2da      	uxtb	r2, r3
 8008c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c64:	701a      	strb	r2, [r3, #0]
      i++;
 8008c66:	6a3b      	ldr	r3, [r7, #32]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	623b      	str	r3, [r7, #32]
      pDest++;
 8008c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6e:	3301      	adds	r3, #1
 8008c70:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008c72:	8bfb      	ldrh	r3, [r7, #30]
 8008c74:	3b01      	subs	r3, #1
 8008c76:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008c78:	8bfb      	ldrh	r3, [r7, #30]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1ea      	bne.n	8008c54 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	372c      	adds	r7, #44	; 0x2c
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr

08008c8c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	781b      	ldrb	r3, [r3, #0]
 8008c9e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	785b      	ldrb	r3, [r3, #1]
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d12c      	bne.n	8008d02 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	015a      	lsls	r2, r3, #5
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	4413      	add	r3, r2
 8008cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	db12      	blt.n	8008ce0 <USB_EPSetStall+0x54>
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00f      	beq.n	8008ce0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	015a      	lsls	r2, r3, #5
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	0151      	lsls	r1, r2, #5
 8008cd2:	68fa      	ldr	r2, [r7, #12]
 8008cd4:	440a      	add	r2, r1
 8008cd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cda:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008cde:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	015a      	lsls	r2, r3, #5
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	0151      	lsls	r1, r2, #5
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	440a      	add	r2, r1
 8008cf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cfa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008cfe:	6013      	str	r3, [r2, #0]
 8008d00:	e02b      	b.n	8008d5a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	015a      	lsls	r2, r3, #5
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	4413      	add	r3, r2
 8008d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	db12      	blt.n	8008d3a <USB_EPSetStall+0xae>
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d00f      	beq.n	8008d3a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	015a      	lsls	r2, r3, #5
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	4413      	add	r3, r2
 8008d22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	68ba      	ldr	r2, [r7, #8]
 8008d2a:	0151      	lsls	r1, r2, #5
 8008d2c:	68fa      	ldr	r2, [r7, #12]
 8008d2e:	440a      	add	r2, r1
 8008d30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d34:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008d38:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	015a      	lsls	r2, r3, #5
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	4413      	add	r3, r2
 8008d42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	68ba      	ldr	r2, [r7, #8]
 8008d4a:	0151      	lsls	r1, r2, #5
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	440a      	add	r2, r1
 8008d50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008d58:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d5a:	2300      	movs	r3, #0
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3714      	adds	r7, #20
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr

08008d68 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b085      	sub	sp, #20
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	785b      	ldrb	r3, [r3, #1]
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d128      	bne.n	8008dd6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	015a      	lsls	r2, r3, #5
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	4413      	add	r3, r2
 8008d8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	0151      	lsls	r1, r2, #5
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	440a      	add	r2, r1
 8008d9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d9e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008da2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	791b      	ldrb	r3, [r3, #4]
 8008da8:	2b03      	cmp	r3, #3
 8008daa:	d003      	beq.n	8008db4 <USB_EPClearStall+0x4c>
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	791b      	ldrb	r3, [r3, #4]
 8008db0:	2b02      	cmp	r3, #2
 8008db2:	d138      	bne.n	8008e26 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	015a      	lsls	r2, r3, #5
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	4413      	add	r3, r2
 8008dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	68ba      	ldr	r2, [r7, #8]
 8008dc4:	0151      	lsls	r1, r2, #5
 8008dc6:	68fa      	ldr	r2, [r7, #12]
 8008dc8:	440a      	add	r2, r1
 8008dca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008dd2:	6013      	str	r3, [r2, #0]
 8008dd4:	e027      	b.n	8008e26 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	015a      	lsls	r2, r3, #5
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	4413      	add	r3, r2
 8008dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	68ba      	ldr	r2, [r7, #8]
 8008de6:	0151      	lsls	r1, r2, #5
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	440a      	add	r2, r1
 8008dec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008df0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008df4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	791b      	ldrb	r3, [r3, #4]
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	d003      	beq.n	8008e06 <USB_EPClearStall+0x9e>
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	791b      	ldrb	r3, [r3, #4]
 8008e02:	2b02      	cmp	r3, #2
 8008e04:	d10f      	bne.n	8008e26 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	015a      	lsls	r2, r3, #5
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	68ba      	ldr	r2, [r7, #8]
 8008e16:	0151      	lsls	r1, r2, #5
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	440a      	add	r2, r1
 8008e1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e24:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008e26:	2300      	movs	r3, #0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3714      	adds	r7, #20
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68fa      	ldr	r2, [r7, #12]
 8008e4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e52:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008e56:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	78fb      	ldrb	r3, [r7, #3]
 8008e62:	011b      	lsls	r3, r3, #4
 8008e64:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008e68:	68f9      	ldr	r1, [r7, #12]
 8008e6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008e72:	2300      	movs	r3, #0
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3714      	adds	r7, #20
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b085      	sub	sp, #20
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	68fa      	ldr	r2, [r7, #12]
 8008e96:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e9a:	f023 0303 	bic.w	r3, r3, #3
 8008e9e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	68fa      	ldr	r2, [r7, #12]
 8008eaa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008eae:	f023 0302 	bic.w	r3, r3, #2
 8008eb2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008eb4:	2300      	movs	r3, #0
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3714      	adds	r7, #20
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec0:	4770      	bx	lr

08008ec2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008ec2:	b480      	push	{r7}
 8008ec4:	b085      	sub	sp, #20
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	68fa      	ldr	r2, [r7, #12]
 8008ed8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008edc:	f023 0303 	bic.w	r3, r3, #3
 8008ee0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ef0:	f043 0302 	orr.w	r3, r3, #2
 8008ef4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3714      	adds	r7, #20
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr

08008f04 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	695b      	ldr	r3, [r3, #20]
 8008f10:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	699b      	ldr	r3, [r3, #24]
 8008f16:	68fa      	ldr	r2, [r7, #12]
 8008f18:	4013      	ands	r3, r2
 8008f1a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3714      	adds	r7, #20
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr

08008f2a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f2a:	b480      	push	{r7}
 8008f2c:	b085      	sub	sp, #20
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f3c:	699b      	ldr	r3, [r3, #24]
 8008f3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f46:	69db      	ldr	r3, [r3, #28]
 8008f48:	68ba      	ldr	r2, [r7, #8]
 8008f4a:	4013      	ands	r3, r2
 8008f4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	0c1b      	lsrs	r3, r3, #16
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3714      	adds	r7, #20
 8008f56:	46bd      	mov	sp, r7
 8008f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5c:	4770      	bx	lr

08008f5e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f5e:	b480      	push	{r7}
 8008f60:	b085      	sub	sp, #20
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f70:	699b      	ldr	r3, [r3, #24]
 8008f72:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f7a:	69db      	ldr	r3, [r3, #28]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	4013      	ands	r3, r2
 8008f80:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	b29b      	uxth	r3, r3
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3714      	adds	r7, #20
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr

08008f92 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f92:	b480      	push	{r7}
 8008f94:	b085      	sub	sp, #20
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008fa2:	78fb      	ldrb	r3, [r7, #3]
 8008fa4:	015a      	lsls	r2, r3, #5
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	4413      	add	r3, r2
 8008faa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fb8:	695b      	ldr	r3, [r3, #20]
 8008fba:	68ba      	ldr	r2, [r7, #8]
 8008fbc:	4013      	ands	r3, r2
 8008fbe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008fc0:	68bb      	ldr	r3, [r7, #8]
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3714      	adds	r7, #20
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr

08008fce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008fce:	b480      	push	{r7}
 8008fd0:	b087      	sub	sp, #28
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
 8008fd6:	460b      	mov	r3, r1
 8008fd8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fe4:	691b      	ldr	r3, [r3, #16]
 8008fe6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ff0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008ff2:	78fb      	ldrb	r3, [r7, #3]
 8008ff4:	f003 030f 	and.w	r3, r3, #15
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	fa22 f303 	lsr.w	r3, r2, r3
 8008ffe:	01db      	lsls	r3, r3, #7
 8009000:	b2db      	uxtb	r3, r3
 8009002:	693a      	ldr	r2, [r7, #16]
 8009004:	4313      	orrs	r3, r2
 8009006:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009008:	78fb      	ldrb	r3, [r7, #3]
 800900a:	015a      	lsls	r2, r3, #5
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	4413      	add	r3, r2
 8009010:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	693a      	ldr	r2, [r7, #16]
 8009018:	4013      	ands	r3, r2
 800901a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800901c:	68bb      	ldr	r3, [r7, #8]
}
 800901e:	4618      	mov	r0, r3
 8009020:	371c      	adds	r7, #28
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr

0800902a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800902a:	b480      	push	{r7}
 800902c:	b083      	sub	sp, #12
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	695b      	ldr	r3, [r3, #20]
 8009036:	f003 0301 	and.w	r3, r3, #1
}
 800903a:	4618      	mov	r0, r3
 800903c:	370c      	adds	r7, #12
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr
	...

08009048 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009048:	b480      	push	{r7}
 800904a:	b085      	sub	sp, #20
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800905a:	681a      	ldr	r2, [r3, #0]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009062:	4619      	mov	r1, r3
 8009064:	4b09      	ldr	r3, [pc, #36]	; (800908c <USB_ActivateSetup+0x44>)
 8009066:	4013      	ands	r3, r2
 8009068:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009078:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800907c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800907e:	2300      	movs	r3, #0
}
 8009080:	4618      	mov	r0, r3
 8009082:	3714      	adds	r7, #20
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr
 800908c:	fffff800 	.word	0xfffff800

08009090 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009090:	b480      	push	{r7}
 8009092:	b087      	sub	sp, #28
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	460b      	mov	r3, r1
 800909a:	607a      	str	r2, [r7, #4]
 800909c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	333c      	adds	r3, #60	; 0x3c
 80090a6:	3304      	adds	r3, #4
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	4a26      	ldr	r2, [pc, #152]	; (8009148 <USB_EP0_OutStart+0xb8>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d90a      	bls.n	80090ca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80090c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80090c4:	d101      	bne.n	80090ca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80090c6:	2300      	movs	r3, #0
 80090c8:	e037      	b.n	800913a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090d0:	461a      	mov	r2, r3
 80090d2:	2300      	movs	r3, #0
 80090d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	697a      	ldr	r2, [r7, #20]
 80090e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80090e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	697a      	ldr	r2, [r7, #20]
 80090f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090f8:	f043 0318 	orr.w	r3, r3, #24
 80090fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	697a      	ldr	r2, [r7, #20]
 8009108:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800910c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009110:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009112:	7afb      	ldrb	r3, [r7, #11]
 8009114:	2b01      	cmp	r3, #1
 8009116:	d10f      	bne.n	8009138 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800911e:	461a      	mov	r2, r3
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	697a      	ldr	r2, [r7, #20]
 800912e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009132:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009136:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009138:	2300      	movs	r3, #0
}
 800913a:	4618      	mov	r0, r3
 800913c:	371c      	adds	r7, #28
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr
 8009146:	bf00      	nop
 8009148:	4f54300a 	.word	0x4f54300a

0800914c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800914c:	b480      	push	{r7}
 800914e:	b085      	sub	sp, #20
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009154:	2300      	movs	r3, #0
 8009156:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	3301      	adds	r3, #1
 800915c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	4a13      	ldr	r2, [pc, #76]	; (80091b0 <USB_CoreReset+0x64>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d901      	bls.n	800916a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009166:	2303      	movs	r3, #3
 8009168:	e01b      	b.n	80091a2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	2b00      	cmp	r3, #0
 8009170:	daf2      	bge.n	8009158 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009172:	2300      	movs	r3, #0
 8009174:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	691b      	ldr	r3, [r3, #16]
 800917a:	f043 0201 	orr.w	r2, r3, #1
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	3301      	adds	r3, #1
 8009186:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	4a09      	ldr	r2, [pc, #36]	; (80091b0 <USB_CoreReset+0x64>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d901      	bls.n	8009194 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009190:	2303      	movs	r3, #3
 8009192:	e006      	b.n	80091a2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	691b      	ldr	r3, [r3, #16]
 8009198:	f003 0301 	and.w	r3, r3, #1
 800919c:	2b01      	cmp	r3, #1
 800919e:	d0f0      	beq.n	8009182 <USB_CoreReset+0x36>

  return HAL_OK;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3714      	adds	r7, #20
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr
 80091ae:	bf00      	nop
 80091b0:	00030d40 	.word	0x00030d40

080091b4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	460b      	mov	r3, r1
 80091be:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80091c0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80091c4:	f005 fd8a 	bl	800ecdc <malloc>
 80091c8:	4603      	mov	r3, r0
 80091ca:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d109      	bne.n	80091e6 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	32b0      	adds	r2, #176	; 0xb0
 80091dc:	2100      	movs	r1, #0
 80091de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80091e2:	2302      	movs	r3, #2
 80091e4:	e0d4      	b.n	8009390 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80091e6:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80091ea:	2100      	movs	r1, #0
 80091ec:	68f8      	ldr	r0, [r7, #12]
 80091ee:	f005 fecd 	bl	800ef8c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	32b0      	adds	r2, #176	; 0xb0
 80091fc:	68f9      	ldr	r1, [r7, #12]
 80091fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	32b0      	adds	r2, #176	; 0xb0
 800920c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	7c1b      	ldrb	r3, [r3, #16]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d138      	bne.n	8009290 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800921e:	4b5e      	ldr	r3, [pc, #376]	; (8009398 <USBD_CDC_Init+0x1e4>)
 8009220:	7819      	ldrb	r1, [r3, #0]
 8009222:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009226:	2202      	movs	r2, #2
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f005 fbb4 	bl	800e996 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800922e:	4b5a      	ldr	r3, [pc, #360]	; (8009398 <USBD_CDC_Init+0x1e4>)
 8009230:	781b      	ldrb	r3, [r3, #0]
 8009232:	f003 020f 	and.w	r2, r3, #15
 8009236:	6879      	ldr	r1, [r7, #4]
 8009238:	4613      	mov	r3, r2
 800923a:	009b      	lsls	r3, r3, #2
 800923c:	4413      	add	r3, r2
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	440b      	add	r3, r1
 8009242:	3324      	adds	r3, #36	; 0x24
 8009244:	2201      	movs	r2, #1
 8009246:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009248:	4b54      	ldr	r3, [pc, #336]	; (800939c <USBD_CDC_Init+0x1e8>)
 800924a:	7819      	ldrb	r1, [r3, #0]
 800924c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009250:	2202      	movs	r2, #2
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f005 fb9f 	bl	800e996 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009258:	4b50      	ldr	r3, [pc, #320]	; (800939c <USBD_CDC_Init+0x1e8>)
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	f003 020f 	and.w	r2, r3, #15
 8009260:	6879      	ldr	r1, [r7, #4]
 8009262:	4613      	mov	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	4413      	add	r3, r2
 8009268:	009b      	lsls	r3, r3, #2
 800926a:	440b      	add	r3, r1
 800926c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009270:	2201      	movs	r2, #1
 8009272:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009274:	4b4a      	ldr	r3, [pc, #296]	; (80093a0 <USBD_CDC_Init+0x1ec>)
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	f003 020f 	and.w	r2, r3, #15
 800927c:	6879      	ldr	r1, [r7, #4]
 800927e:	4613      	mov	r3, r2
 8009280:	009b      	lsls	r3, r3, #2
 8009282:	4413      	add	r3, r2
 8009284:	009b      	lsls	r3, r3, #2
 8009286:	440b      	add	r3, r1
 8009288:	3326      	adds	r3, #38	; 0x26
 800928a:	2210      	movs	r2, #16
 800928c:	801a      	strh	r2, [r3, #0]
 800928e:	e035      	b.n	80092fc <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009290:	4b41      	ldr	r3, [pc, #260]	; (8009398 <USBD_CDC_Init+0x1e4>)
 8009292:	7819      	ldrb	r1, [r3, #0]
 8009294:	2340      	movs	r3, #64	; 0x40
 8009296:	2202      	movs	r2, #2
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f005 fb7c 	bl	800e996 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800929e:	4b3e      	ldr	r3, [pc, #248]	; (8009398 <USBD_CDC_Init+0x1e4>)
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	f003 020f 	and.w	r2, r3, #15
 80092a6:	6879      	ldr	r1, [r7, #4]
 80092a8:	4613      	mov	r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	4413      	add	r3, r2
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	440b      	add	r3, r1
 80092b2:	3324      	adds	r3, #36	; 0x24
 80092b4:	2201      	movs	r2, #1
 80092b6:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80092b8:	4b38      	ldr	r3, [pc, #224]	; (800939c <USBD_CDC_Init+0x1e8>)
 80092ba:	7819      	ldrb	r1, [r3, #0]
 80092bc:	2340      	movs	r3, #64	; 0x40
 80092be:	2202      	movs	r2, #2
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f005 fb68 	bl	800e996 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80092c6:	4b35      	ldr	r3, [pc, #212]	; (800939c <USBD_CDC_Init+0x1e8>)
 80092c8:	781b      	ldrb	r3, [r3, #0]
 80092ca:	f003 020f 	and.w	r2, r3, #15
 80092ce:	6879      	ldr	r1, [r7, #4]
 80092d0:	4613      	mov	r3, r2
 80092d2:	009b      	lsls	r3, r3, #2
 80092d4:	4413      	add	r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	440b      	add	r3, r1
 80092da:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80092de:	2201      	movs	r2, #1
 80092e0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80092e2:	4b2f      	ldr	r3, [pc, #188]	; (80093a0 <USBD_CDC_Init+0x1ec>)
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	f003 020f 	and.w	r2, r3, #15
 80092ea:	6879      	ldr	r1, [r7, #4]
 80092ec:	4613      	mov	r3, r2
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	4413      	add	r3, r2
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	440b      	add	r3, r1
 80092f6:	3326      	adds	r3, #38	; 0x26
 80092f8:	2210      	movs	r2, #16
 80092fa:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80092fc:	4b28      	ldr	r3, [pc, #160]	; (80093a0 <USBD_CDC_Init+0x1ec>)
 80092fe:	7819      	ldrb	r1, [r3, #0]
 8009300:	2308      	movs	r3, #8
 8009302:	2203      	movs	r2, #3
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f005 fb46 	bl	800e996 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800930a:	4b25      	ldr	r3, [pc, #148]	; (80093a0 <USBD_CDC_Init+0x1ec>)
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	f003 020f 	and.w	r2, r3, #15
 8009312:	6879      	ldr	r1, [r7, #4]
 8009314:	4613      	mov	r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	4413      	add	r3, r2
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	440b      	add	r3, r1
 800931e:	3324      	adds	r3, #36	; 0x24
 8009320:	2201      	movs	r2, #1
 8009322:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009332:	687a      	ldr	r2, [r7, #4]
 8009334:	33b0      	adds	r3, #176	; 0xb0
 8009336:	009b      	lsls	r3, r3, #2
 8009338:	4413      	add	r3, r2
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009356:	2b00      	cmp	r3, #0
 8009358:	d101      	bne.n	800935e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800935a:	2302      	movs	r3, #2
 800935c:	e018      	b.n	8009390 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	7c1b      	ldrb	r3, [r3, #16]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d10a      	bne.n	800937c <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009366:	4b0d      	ldr	r3, [pc, #52]	; (800939c <USBD_CDC_Init+0x1e8>)
 8009368:	7819      	ldrb	r1, [r3, #0]
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009370:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f005 fbfd 	bl	800eb74 <USBD_LL_PrepareReceive>
 800937a:	e008      	b.n	800938e <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800937c:	4b07      	ldr	r3, [pc, #28]	; (800939c <USBD_CDC_Init+0x1e8>)
 800937e:	7819      	ldrb	r1, [r3, #0]
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009386:	2340      	movs	r3, #64	; 0x40
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f005 fbf3 	bl	800eb74 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800938e:	2300      	movs	r3, #0
}
 8009390:	4618      	mov	r0, r3
 8009392:	3710      	adds	r7, #16
 8009394:	46bd      	mov	sp, r7
 8009396:	bd80      	pop	{r7, pc}
 8009398:	20000093 	.word	0x20000093
 800939c:	20000094 	.word	0x20000094
 80093a0:	20000095 	.word	0x20000095

080093a4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	460b      	mov	r3, r1
 80093ae:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80093b0:	4b3a      	ldr	r3, [pc, #232]	; (800949c <USBD_CDC_DeInit+0xf8>)
 80093b2:	781b      	ldrb	r3, [r3, #0]
 80093b4:	4619      	mov	r1, r3
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f005 fb13 	bl	800e9e2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80093bc:	4b37      	ldr	r3, [pc, #220]	; (800949c <USBD_CDC_DeInit+0xf8>)
 80093be:	781b      	ldrb	r3, [r3, #0]
 80093c0:	f003 020f 	and.w	r2, r3, #15
 80093c4:	6879      	ldr	r1, [r7, #4]
 80093c6:	4613      	mov	r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	4413      	add	r3, r2
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	440b      	add	r3, r1
 80093d0:	3324      	adds	r3, #36	; 0x24
 80093d2:	2200      	movs	r2, #0
 80093d4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80093d6:	4b32      	ldr	r3, [pc, #200]	; (80094a0 <USBD_CDC_DeInit+0xfc>)
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	4619      	mov	r1, r3
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f005 fb00 	bl	800e9e2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80093e2:	4b2f      	ldr	r3, [pc, #188]	; (80094a0 <USBD_CDC_DeInit+0xfc>)
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	f003 020f 	and.w	r2, r3, #15
 80093ea:	6879      	ldr	r1, [r7, #4]
 80093ec:	4613      	mov	r3, r2
 80093ee:	009b      	lsls	r3, r3, #2
 80093f0:	4413      	add	r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	440b      	add	r3, r1
 80093f6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80093fa:	2200      	movs	r2, #0
 80093fc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80093fe:	4b29      	ldr	r3, [pc, #164]	; (80094a4 <USBD_CDC_DeInit+0x100>)
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	4619      	mov	r1, r3
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f005 faec 	bl	800e9e2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800940a:	4b26      	ldr	r3, [pc, #152]	; (80094a4 <USBD_CDC_DeInit+0x100>)
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	f003 020f 	and.w	r2, r3, #15
 8009412:	6879      	ldr	r1, [r7, #4]
 8009414:	4613      	mov	r3, r2
 8009416:	009b      	lsls	r3, r3, #2
 8009418:	4413      	add	r3, r2
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	440b      	add	r3, r1
 800941e:	3324      	adds	r3, #36	; 0x24
 8009420:	2200      	movs	r2, #0
 8009422:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009424:	4b1f      	ldr	r3, [pc, #124]	; (80094a4 <USBD_CDC_DeInit+0x100>)
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	f003 020f 	and.w	r2, r3, #15
 800942c:	6879      	ldr	r1, [r7, #4]
 800942e:	4613      	mov	r3, r2
 8009430:	009b      	lsls	r3, r3, #2
 8009432:	4413      	add	r3, r2
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	440b      	add	r3, r1
 8009438:	3326      	adds	r3, #38	; 0x26
 800943a:	2200      	movs	r2, #0
 800943c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	32b0      	adds	r2, #176	; 0xb0
 8009448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d01f      	beq.n	8009490 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009456:	687a      	ldr	r2, [r7, #4]
 8009458:	33b0      	adds	r3, #176	; 0xb0
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	4413      	add	r3, r2
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	32b0      	adds	r2, #176	; 0xb0
 800946e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009472:	4618      	mov	r0, r3
 8009474:	f005 fc3a 	bl	800ecec <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	32b0      	adds	r2, #176	; 0xb0
 8009482:	2100      	movs	r1, #0
 8009484:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3708      	adds	r7, #8
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	20000093 	.word	0x20000093
 80094a0:	20000094 	.word	0x20000094
 80094a4:	20000095 	.word	0x20000095

080094a8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b086      	sub	sp, #24
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	32b0      	adds	r2, #176	; 0xb0
 80094bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094c0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80094c2:	2300      	movs	r3, #0
 80094c4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80094c6:	2300      	movs	r3, #0
 80094c8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80094ca:	2300      	movs	r3, #0
 80094cc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d101      	bne.n	80094d8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80094d4:	2303      	movs	r3, #3
 80094d6:	e0bf      	b.n	8009658 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d050      	beq.n	8009586 <USBD_CDC_Setup+0xde>
 80094e4:	2b20      	cmp	r3, #32
 80094e6:	f040 80af 	bne.w	8009648 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	88db      	ldrh	r3, [r3, #6]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d03a      	beq.n	8009568 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	b25b      	sxtb	r3, r3
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	da1b      	bge.n	8009534 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	33b0      	adds	r3, #176	; 0xb0
 8009506:	009b      	lsls	r3, r3, #2
 8009508:	4413      	add	r3, r2
 800950a:	685b      	ldr	r3, [r3, #4]
 800950c:	689b      	ldr	r3, [r3, #8]
 800950e:	683a      	ldr	r2, [r7, #0]
 8009510:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009512:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009514:	683a      	ldr	r2, [r7, #0]
 8009516:	88d2      	ldrh	r2, [r2, #6]
 8009518:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	88db      	ldrh	r3, [r3, #6]
 800951e:	2b07      	cmp	r3, #7
 8009520:	bf28      	it	cs
 8009522:	2307      	movcs	r3, #7
 8009524:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	89fa      	ldrh	r2, [r7, #14]
 800952a:	4619      	mov	r1, r3
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f001 fd6d 	bl	800b00c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009532:	e090      	b.n	8009656 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	785a      	ldrb	r2, [r3, #1]
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	88db      	ldrh	r3, [r3, #6]
 8009542:	2b3f      	cmp	r3, #63	; 0x3f
 8009544:	d803      	bhi.n	800954e <USBD_CDC_Setup+0xa6>
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	88db      	ldrh	r3, [r3, #6]
 800954a:	b2da      	uxtb	r2, r3
 800954c:	e000      	b.n	8009550 <USBD_CDC_Setup+0xa8>
 800954e:	2240      	movs	r2, #64	; 0x40
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009556:	6939      	ldr	r1, [r7, #16]
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800955e:	461a      	mov	r2, r3
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f001 fd7f 	bl	800b064 <USBD_CtlPrepareRx>
      break;
 8009566:	e076      	b.n	8009656 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800956e:	687a      	ldr	r2, [r7, #4]
 8009570:	33b0      	adds	r3, #176	; 0xb0
 8009572:	009b      	lsls	r3, r3, #2
 8009574:	4413      	add	r3, r2
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	689b      	ldr	r3, [r3, #8]
 800957a:	683a      	ldr	r2, [r7, #0]
 800957c:	7850      	ldrb	r0, [r2, #1]
 800957e:	2200      	movs	r2, #0
 8009580:	6839      	ldr	r1, [r7, #0]
 8009582:	4798      	blx	r3
      break;
 8009584:	e067      	b.n	8009656 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	785b      	ldrb	r3, [r3, #1]
 800958a:	2b0b      	cmp	r3, #11
 800958c:	d851      	bhi.n	8009632 <USBD_CDC_Setup+0x18a>
 800958e:	a201      	add	r2, pc, #4	; (adr r2, 8009594 <USBD_CDC_Setup+0xec>)
 8009590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009594:	080095c5 	.word	0x080095c5
 8009598:	08009641 	.word	0x08009641
 800959c:	08009633 	.word	0x08009633
 80095a0:	08009633 	.word	0x08009633
 80095a4:	08009633 	.word	0x08009633
 80095a8:	08009633 	.word	0x08009633
 80095ac:	08009633 	.word	0x08009633
 80095b0:	08009633 	.word	0x08009633
 80095b4:	08009633 	.word	0x08009633
 80095b8:	08009633 	.word	0x08009633
 80095bc:	080095ef 	.word	0x080095ef
 80095c0:	08009619 	.word	0x08009619
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	2b03      	cmp	r3, #3
 80095ce:	d107      	bne.n	80095e0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80095d0:	f107 030a 	add.w	r3, r7, #10
 80095d4:	2202      	movs	r2, #2
 80095d6:	4619      	mov	r1, r3
 80095d8:	6878      	ldr	r0, [r7, #4]
 80095da:	f001 fd17 	bl	800b00c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80095de:	e032      	b.n	8009646 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80095e0:	6839      	ldr	r1, [r7, #0]
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f001 fca1 	bl	800af2a <USBD_CtlError>
            ret = USBD_FAIL;
 80095e8:	2303      	movs	r3, #3
 80095ea:	75fb      	strb	r3, [r7, #23]
          break;
 80095ec:	e02b      	b.n	8009646 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	2b03      	cmp	r3, #3
 80095f8:	d107      	bne.n	800960a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80095fa:	f107 030d 	add.w	r3, r7, #13
 80095fe:	2201      	movs	r2, #1
 8009600:	4619      	mov	r1, r3
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f001 fd02 	bl	800b00c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009608:	e01d      	b.n	8009646 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800960a:	6839      	ldr	r1, [r7, #0]
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f001 fc8c 	bl	800af2a <USBD_CtlError>
            ret = USBD_FAIL;
 8009612:	2303      	movs	r3, #3
 8009614:	75fb      	strb	r3, [r7, #23]
          break;
 8009616:	e016      	b.n	8009646 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800961e:	b2db      	uxtb	r3, r3
 8009620:	2b03      	cmp	r3, #3
 8009622:	d00f      	beq.n	8009644 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009624:	6839      	ldr	r1, [r7, #0]
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f001 fc7f 	bl	800af2a <USBD_CtlError>
            ret = USBD_FAIL;
 800962c:	2303      	movs	r3, #3
 800962e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009630:	e008      	b.n	8009644 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009632:	6839      	ldr	r1, [r7, #0]
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f001 fc78 	bl	800af2a <USBD_CtlError>
          ret = USBD_FAIL;
 800963a:	2303      	movs	r3, #3
 800963c:	75fb      	strb	r3, [r7, #23]
          break;
 800963e:	e002      	b.n	8009646 <USBD_CDC_Setup+0x19e>
          break;
 8009640:	bf00      	nop
 8009642:	e008      	b.n	8009656 <USBD_CDC_Setup+0x1ae>
          break;
 8009644:	bf00      	nop
      }
      break;
 8009646:	e006      	b.n	8009656 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009648:	6839      	ldr	r1, [r7, #0]
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f001 fc6d 	bl	800af2a <USBD_CtlError>
      ret = USBD_FAIL;
 8009650:	2303      	movs	r3, #3
 8009652:	75fb      	strb	r3, [r7, #23]
      break;
 8009654:	bf00      	nop
  }

  return (uint8_t)ret;
 8009656:	7dfb      	ldrb	r3, [r7, #23]
}
 8009658:	4618      	mov	r0, r3
 800965a:	3718      	adds	r7, #24
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}

08009660 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	460b      	mov	r3, r1
 800966a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009672:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	32b0      	adds	r2, #176	; 0xb0
 800967e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d101      	bne.n	800968a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009686:	2303      	movs	r3, #3
 8009688:	e065      	b.n	8009756 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	32b0      	adds	r2, #176	; 0xb0
 8009694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009698:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800969a:	78fb      	ldrb	r3, [r7, #3]
 800969c:	f003 020f 	and.w	r2, r3, #15
 80096a0:	6879      	ldr	r1, [r7, #4]
 80096a2:	4613      	mov	r3, r2
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	4413      	add	r3, r2
 80096a8:	009b      	lsls	r3, r3, #2
 80096aa:	440b      	add	r3, r1
 80096ac:	3318      	adds	r3, #24
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d02f      	beq.n	8009714 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80096b4:	78fb      	ldrb	r3, [r7, #3]
 80096b6:	f003 020f 	and.w	r2, r3, #15
 80096ba:	6879      	ldr	r1, [r7, #4]
 80096bc:	4613      	mov	r3, r2
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	4413      	add	r3, r2
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	440b      	add	r3, r1
 80096c6:	3318      	adds	r3, #24
 80096c8:	681a      	ldr	r2, [r3, #0]
 80096ca:	78fb      	ldrb	r3, [r7, #3]
 80096cc:	f003 010f 	and.w	r1, r3, #15
 80096d0:	68f8      	ldr	r0, [r7, #12]
 80096d2:	460b      	mov	r3, r1
 80096d4:	00db      	lsls	r3, r3, #3
 80096d6:	440b      	add	r3, r1
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	4403      	add	r3, r0
 80096dc:	3348      	adds	r3, #72	; 0x48
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	fbb2 f1f3 	udiv	r1, r2, r3
 80096e4:	fb01 f303 	mul.w	r3, r1, r3
 80096e8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d112      	bne.n	8009714 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80096ee:	78fb      	ldrb	r3, [r7, #3]
 80096f0:	f003 020f 	and.w	r2, r3, #15
 80096f4:	6879      	ldr	r1, [r7, #4]
 80096f6:	4613      	mov	r3, r2
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	4413      	add	r3, r2
 80096fc:	009b      	lsls	r3, r3, #2
 80096fe:	440b      	add	r3, r1
 8009700:	3318      	adds	r3, #24
 8009702:	2200      	movs	r2, #0
 8009704:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009706:	78f9      	ldrb	r1, [r7, #3]
 8009708:	2300      	movs	r3, #0
 800970a:	2200      	movs	r2, #0
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f005 fa10 	bl	800eb32 <USBD_LL_Transmit>
 8009712:	e01f      	b.n	8009754 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	2200      	movs	r2, #0
 8009718:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	33b0      	adds	r3, #176	; 0xb0
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	4413      	add	r3, r2
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	691b      	ldr	r3, [r3, #16]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d010      	beq.n	8009754 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009738:	687a      	ldr	r2, [r7, #4]
 800973a:	33b0      	adds	r3, #176	; 0xb0
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	4413      	add	r3, r2
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	68ba      	ldr	r2, [r7, #8]
 8009746:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009750:	78fa      	ldrb	r2, [r7, #3]
 8009752:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009754:	2300      	movs	r3, #0
}
 8009756:	4618      	mov	r0, r3
 8009758:	3710      	adds	r7, #16
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}

0800975e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800975e:	b580      	push	{r7, lr}
 8009760:	b084      	sub	sp, #16
 8009762:	af00      	add	r7, sp, #0
 8009764:	6078      	str	r0, [r7, #4]
 8009766:	460b      	mov	r3, r1
 8009768:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	32b0      	adds	r2, #176	; 0xb0
 8009774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009778:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	32b0      	adds	r2, #176	; 0xb0
 8009784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d101      	bne.n	8009790 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800978c:	2303      	movs	r3, #3
 800978e:	e01a      	b.n	80097c6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009790:	78fb      	ldrb	r3, [r7, #3]
 8009792:	4619      	mov	r1, r3
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f005 fa0e 	bl	800ebb6 <USBD_LL_GetRxDataSize>
 800979a:	4602      	mov	r2, r0
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80097a8:	687a      	ldr	r2, [r7, #4]
 80097aa:	33b0      	adds	r3, #176	; 0xb0
 80097ac:	009b      	lsls	r3, r3, #2
 80097ae:	4413      	add	r3, r2
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	68db      	ldr	r3, [r3, #12]
 80097b4:	68fa      	ldr	r2, [r7, #12]
 80097b6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80097ba:	68fa      	ldr	r2, [r7, #12]
 80097bc:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80097c0:	4611      	mov	r1, r2
 80097c2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80097c4:	2300      	movs	r3, #0
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80097ce:	b580      	push	{r7, lr}
 80097d0:	b084      	sub	sp, #16
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	32b0      	adds	r2, #176	; 0xb0
 80097e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097e4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d101      	bne.n	80097f0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80097ec:	2303      	movs	r3, #3
 80097ee:	e025      	b.n	800983c <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	33b0      	adds	r3, #176	; 0xb0
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	4413      	add	r3, r2
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d01a      	beq.n	800983a <USBD_CDC_EP0_RxReady+0x6c>
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800980a:	2bff      	cmp	r3, #255	; 0xff
 800980c:	d015      	beq.n	800983a <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	33b0      	adds	r3, #176	; 0xb0
 8009818:	009b      	lsls	r3, r3, #2
 800981a:	4413      	add	r3, r2
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	68fa      	ldr	r2, [r7, #12]
 8009822:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8009826:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009828:	68fa      	ldr	r2, [r7, #12]
 800982a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800982e:	b292      	uxth	r2, r2
 8009830:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	22ff      	movs	r2, #255	; 0xff
 8009836:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800983a:	2300      	movs	r3, #0
}
 800983c:	4618      	mov	r0, r3
 800983e:	3710      	adds	r7, #16
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}

08009844 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b086      	sub	sp, #24
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800984c:	2182      	movs	r1, #130	; 0x82
 800984e:	4818      	ldr	r0, [pc, #96]	; (80098b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009850:	f000 fd09 	bl	800a266 <USBD_GetEpDesc>
 8009854:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009856:	2101      	movs	r1, #1
 8009858:	4815      	ldr	r0, [pc, #84]	; (80098b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800985a:	f000 fd04 	bl	800a266 <USBD_GetEpDesc>
 800985e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009860:	2181      	movs	r1, #129	; 0x81
 8009862:	4813      	ldr	r0, [pc, #76]	; (80098b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009864:	f000 fcff 	bl	800a266 <USBD_GetEpDesc>
 8009868:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d002      	beq.n	8009876 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	2210      	movs	r2, #16
 8009874:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d006      	beq.n	800988a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	2200      	movs	r2, #0
 8009880:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009884:	711a      	strb	r2, [r3, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d006      	beq.n	800989e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	2200      	movs	r2, #0
 8009894:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009898:	711a      	strb	r2, [r3, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2243      	movs	r2, #67	; 0x43
 80098a2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80098a4:	4b02      	ldr	r3, [pc, #8]	; (80098b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3718      	adds	r7, #24
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
 80098ae:	bf00      	nop
 80098b0:	20000050 	.word	0x20000050

080098b4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b086      	sub	sp, #24
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80098bc:	2182      	movs	r1, #130	; 0x82
 80098be:	4818      	ldr	r0, [pc, #96]	; (8009920 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80098c0:	f000 fcd1 	bl	800a266 <USBD_GetEpDesc>
 80098c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80098c6:	2101      	movs	r1, #1
 80098c8:	4815      	ldr	r0, [pc, #84]	; (8009920 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80098ca:	f000 fccc 	bl	800a266 <USBD_GetEpDesc>
 80098ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80098d0:	2181      	movs	r1, #129	; 0x81
 80098d2:	4813      	ldr	r0, [pc, #76]	; (8009920 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80098d4:	f000 fcc7 	bl	800a266 <USBD_GetEpDesc>
 80098d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d002      	beq.n	80098e6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80098e0:	697b      	ldr	r3, [r7, #20]
 80098e2:	2210      	movs	r2, #16
 80098e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d006      	beq.n	80098fa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	2200      	movs	r2, #0
 80098f0:	711a      	strb	r2, [r3, #4]
 80098f2:	2200      	movs	r2, #0
 80098f4:	f042 0202 	orr.w	r2, r2, #2
 80098f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d006      	beq.n	800990e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2200      	movs	r2, #0
 8009904:	711a      	strb	r2, [r3, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	f042 0202 	orr.w	r2, r2, #2
 800990c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2243      	movs	r2, #67	; 0x43
 8009912:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009914:	4b02      	ldr	r3, [pc, #8]	; (8009920 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009916:	4618      	mov	r0, r3
 8009918:	3718      	adds	r7, #24
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	20000050 	.word	0x20000050

08009924 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b086      	sub	sp, #24
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800992c:	2182      	movs	r1, #130	; 0x82
 800992e:	4818      	ldr	r0, [pc, #96]	; (8009990 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009930:	f000 fc99 	bl	800a266 <USBD_GetEpDesc>
 8009934:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009936:	2101      	movs	r1, #1
 8009938:	4815      	ldr	r0, [pc, #84]	; (8009990 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800993a:	f000 fc94 	bl	800a266 <USBD_GetEpDesc>
 800993e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009940:	2181      	movs	r1, #129	; 0x81
 8009942:	4813      	ldr	r0, [pc, #76]	; (8009990 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009944:	f000 fc8f 	bl	800a266 <USBD_GetEpDesc>
 8009948:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d002      	beq.n	8009956 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	2210      	movs	r2, #16
 8009954:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d006      	beq.n	800996a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	2200      	movs	r2, #0
 8009960:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009964:	711a      	strb	r2, [r3, #4]
 8009966:	2200      	movs	r2, #0
 8009968:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d006      	beq.n	800997e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	2200      	movs	r2, #0
 8009974:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009978:	711a      	strb	r2, [r3, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2243      	movs	r2, #67	; 0x43
 8009982:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009984:	4b02      	ldr	r3, [pc, #8]	; (8009990 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009986:	4618      	mov	r0, r3
 8009988:	3718      	adds	r7, #24
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	20000050 	.word	0x20000050

08009994 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009994:	b480      	push	{r7}
 8009996:	b083      	sub	sp, #12
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	220a      	movs	r2, #10
 80099a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80099a2:	4b03      	ldr	r3, [pc, #12]	; (80099b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr
 80099b0:	2000000c 	.word	0x2000000c

080099b4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b083      	sub	sp, #12
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d101      	bne.n	80099c8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80099c4:	2303      	movs	r3, #3
 80099c6:	e009      	b.n	80099dc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80099ce:	687a      	ldr	r2, [r7, #4]
 80099d0:	33b0      	adds	r3, #176	; 0xb0
 80099d2:	009b      	lsls	r3, r3, #2
 80099d4:	4413      	add	r3, r2
 80099d6:	683a      	ldr	r2, [r7, #0]
 80099d8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80099da:	2300      	movs	r3, #0
}
 80099dc:	4618      	mov	r0, r3
 80099de:	370c      	adds	r7, #12
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr

080099e8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b087      	sub	sp, #28
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	60f8      	str	r0, [r7, #12]
 80099f0:	60b9      	str	r1, [r7, #8]
 80099f2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	32b0      	adds	r2, #176	; 0xb0
 80099fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a02:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d101      	bne.n	8009a0e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	e008      	b.n	8009a20 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	68ba      	ldr	r2, [r7, #8]
 8009a12:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009a1e:	2300      	movs	r3, #0
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	371c      	adds	r7, #28
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr

08009a2c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b085      	sub	sp, #20
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	32b0      	adds	r2, #176	; 0xb0
 8009a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a44:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d101      	bne.n	8009a50 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009a4c:	2303      	movs	r3, #3
 8009a4e:	e004      	b.n	8009a5a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	683a      	ldr	r2, [r7, #0]
 8009a54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009a58:	2300      	movs	r3, #0
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3714      	adds	r7, #20
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr
	...

08009a68 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	32b0      	adds	r2, #176	; 0xb0
 8009a7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a7e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	32b0      	adds	r2, #176	; 0xb0
 8009a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d101      	bne.n	8009a96 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009a92:	2303      	movs	r3, #3
 8009a94:	e018      	b.n	8009ac8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	7c1b      	ldrb	r3, [r3, #16]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d10a      	bne.n	8009ab4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a9e:	4b0c      	ldr	r3, [pc, #48]	; (8009ad0 <USBD_CDC_ReceivePacket+0x68>)
 8009aa0:	7819      	ldrb	r1, [r3, #0]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009aa8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f005 f861 	bl	800eb74 <USBD_LL_PrepareReceive>
 8009ab2:	e008      	b.n	8009ac6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009ab4:	4b06      	ldr	r3, [pc, #24]	; (8009ad0 <USBD_CDC_ReceivePacket+0x68>)
 8009ab6:	7819      	ldrb	r1, [r3, #0]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009abe:	2340      	movs	r3, #64	; 0x40
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f005 f857 	bl	800eb74 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009ac6:	2300      	movs	r3, #0
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	3710      	adds	r7, #16
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	20000094 	.word	0x20000094

08009ad4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b086      	sub	sp, #24
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	4613      	mov	r3, r2
 8009ae0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d101      	bne.n	8009aec <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009ae8:	2303      	movs	r3, #3
 8009aea:	e01f      	b.n	8009b2c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2200      	movs	r2, #0
 8009af0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	2200      	movs	r2, #0
 8009b00:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d003      	beq.n	8009b12 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	79fa      	ldrb	r2, [r7, #7]
 8009b1e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009b20:	68f8      	ldr	r0, [r7, #12]
 8009b22:	f004 fed1 	bl	800e8c8 <USBD_LL_Init>
 8009b26:	4603      	mov	r3, r0
 8009b28:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3718      	adds	r7, #24
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}

08009b34 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d101      	bne.n	8009b4c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009b48:	2303      	movs	r3, #3
 8009b4a:	e025      	b.n	8009b98 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	683a      	ldr	r2, [r7, #0]
 8009b50:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	32ae      	adds	r2, #174	; 0xae
 8009b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d00f      	beq.n	8009b88 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	32ae      	adds	r2, #174	; 0xae
 8009b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b78:	f107 020e 	add.w	r2, r7, #14
 8009b7c:	4610      	mov	r0, r2
 8009b7e:	4798      	blx	r3
 8009b80:	4602      	mov	r2, r0
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009b8e:	1c5a      	adds	r2, r3, #1
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009b96:	2300      	movs	r3, #0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3710      	adds	r7, #16
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f004 fed9 	bl	800e960 <USBD_LL_Start>
 8009bae:	4603      	mov	r3, r0
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3708      	adds	r7, #8
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}

08009bb8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009bc0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	370c      	adds	r7, #12
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bcc:	4770      	bx	lr

08009bce <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b084      	sub	sp, #16
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d009      	beq.n	8009bfc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	78fa      	ldrb	r2, [r7, #3]
 8009bf2:	4611      	mov	r1, r2
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	4798      	blx	r3
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b084      	sub	sp, #16
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
 8009c0e:	460b      	mov	r3, r1
 8009c10:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c12:	2300      	movs	r3, #0
 8009c14:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	78fa      	ldrb	r2, [r7, #3]
 8009c20:	4611      	mov	r1, r2
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	4798      	blx	r3
 8009c26:	4603      	mov	r3, r0
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d001      	beq.n	8009c30 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009c2c:	2303      	movs	r3, #3
 8009c2e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c3a:	b580      	push	{r7, lr}
 8009c3c:	b084      	sub	sp, #16
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
 8009c42:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c4a:	6839      	ldr	r1, [r7, #0]
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f001 f932 	bl	800aeb6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2201      	movs	r2, #1
 8009c56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009c60:	461a      	mov	r2, r3
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009c6e:	f003 031f 	and.w	r3, r3, #31
 8009c72:	2b02      	cmp	r3, #2
 8009c74:	d01a      	beq.n	8009cac <USBD_LL_SetupStage+0x72>
 8009c76:	2b02      	cmp	r3, #2
 8009c78:	d822      	bhi.n	8009cc0 <USBD_LL_SetupStage+0x86>
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d002      	beq.n	8009c84 <USBD_LL_SetupStage+0x4a>
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d00a      	beq.n	8009c98 <USBD_LL_SetupStage+0x5e>
 8009c82:	e01d      	b.n	8009cc0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c8a:	4619      	mov	r1, r3
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 fb5f 	bl	800a350 <USBD_StdDevReq>
 8009c92:	4603      	mov	r3, r0
 8009c94:	73fb      	strb	r3, [r7, #15]
      break;
 8009c96:	e020      	b.n	8009cda <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009c9e:	4619      	mov	r1, r3
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 fbc7 	bl	800a434 <USBD_StdItfReq>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	73fb      	strb	r3, [r7, #15]
      break;
 8009caa:	e016      	b.n	8009cda <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 fc29 	bl	800a50c <USBD_StdEPReq>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	73fb      	strb	r3, [r7, #15]
      break;
 8009cbe:	e00c      	b.n	8009cda <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009cc6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	4619      	mov	r1, r3
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f004 fea6 	bl	800ea20 <USBD_LL_StallEP>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	73fb      	strb	r3, [r7, #15]
      break;
 8009cd8:	bf00      	nop
  }

  return ret;
 8009cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3710      	adds	r7, #16
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b086      	sub	sp, #24
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	460b      	mov	r3, r1
 8009cee:	607a      	str	r2, [r7, #4]
 8009cf0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009cf6:	7afb      	ldrb	r3, [r7, #11]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d16e      	bne.n	8009dda <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009d02:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009d0a:	2b03      	cmp	r3, #3
 8009d0c:	f040 8098 	bne.w	8009e40 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	689a      	ldr	r2, [r3, #8]
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d913      	bls.n	8009d44 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	689a      	ldr	r2, [r3, #8]
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	68db      	ldr	r3, [r3, #12]
 8009d24:	1ad2      	subs	r2, r2, r3
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	68da      	ldr	r2, [r3, #12]
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	689b      	ldr	r3, [r3, #8]
 8009d32:	4293      	cmp	r3, r2
 8009d34:	bf28      	it	cs
 8009d36:	4613      	movcs	r3, r2
 8009d38:	461a      	mov	r2, r3
 8009d3a:	6879      	ldr	r1, [r7, #4]
 8009d3c:	68f8      	ldr	r0, [r7, #12]
 8009d3e:	f001 f9ae 	bl	800b09e <USBD_CtlContinueRx>
 8009d42:	e07d      	b.n	8009e40 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009d4a:	f003 031f 	and.w	r3, r3, #31
 8009d4e:	2b02      	cmp	r3, #2
 8009d50:	d014      	beq.n	8009d7c <USBD_LL_DataOutStage+0x98>
 8009d52:	2b02      	cmp	r3, #2
 8009d54:	d81d      	bhi.n	8009d92 <USBD_LL_DataOutStage+0xae>
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d002      	beq.n	8009d60 <USBD_LL_DataOutStage+0x7c>
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d003      	beq.n	8009d66 <USBD_LL_DataOutStage+0x82>
 8009d5e:	e018      	b.n	8009d92 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009d60:	2300      	movs	r3, #0
 8009d62:	75bb      	strb	r3, [r7, #22]
            break;
 8009d64:	e018      	b.n	8009d98 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009d6c:	b2db      	uxtb	r3, r3
 8009d6e:	4619      	mov	r1, r3
 8009d70:	68f8      	ldr	r0, [r7, #12]
 8009d72:	f000 fa5e 	bl	800a232 <USBD_CoreFindIF>
 8009d76:	4603      	mov	r3, r0
 8009d78:	75bb      	strb	r3, [r7, #22]
            break;
 8009d7a:	e00d      	b.n	8009d98 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	4619      	mov	r1, r3
 8009d86:	68f8      	ldr	r0, [r7, #12]
 8009d88:	f000 fa60 	bl	800a24c <USBD_CoreFindEP>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	75bb      	strb	r3, [r7, #22]
            break;
 8009d90:	e002      	b.n	8009d98 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009d92:	2300      	movs	r3, #0
 8009d94:	75bb      	strb	r3, [r7, #22]
            break;
 8009d96:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009d98:	7dbb      	ldrb	r3, [r7, #22]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d119      	bne.n	8009dd2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	2b03      	cmp	r3, #3
 8009da8:	d113      	bne.n	8009dd2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009daa:	7dba      	ldrb	r2, [r7, #22]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	32ae      	adds	r2, #174	; 0xae
 8009db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009db4:	691b      	ldr	r3, [r3, #16]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d00b      	beq.n	8009dd2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009dba:	7dba      	ldrb	r2, [r7, #22]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009dc2:	7dba      	ldrb	r2, [r7, #22]
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	32ae      	adds	r2, #174	; 0xae
 8009dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dcc:	691b      	ldr	r3, [r3, #16]
 8009dce:	68f8      	ldr	r0, [r7, #12]
 8009dd0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f001 f974 	bl	800b0c0 <USBD_CtlSendStatus>
 8009dd8:	e032      	b.n	8009e40 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009dda:	7afb      	ldrb	r3, [r7, #11]
 8009ddc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009de0:	b2db      	uxtb	r3, r3
 8009de2:	4619      	mov	r1, r3
 8009de4:	68f8      	ldr	r0, [r7, #12]
 8009de6:	f000 fa31 	bl	800a24c <USBD_CoreFindEP>
 8009dea:	4603      	mov	r3, r0
 8009dec:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009dee:	7dbb      	ldrb	r3, [r7, #22]
 8009df0:	2bff      	cmp	r3, #255	; 0xff
 8009df2:	d025      	beq.n	8009e40 <USBD_LL_DataOutStage+0x15c>
 8009df4:	7dbb      	ldrb	r3, [r7, #22]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d122      	bne.n	8009e40 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	2b03      	cmp	r3, #3
 8009e04:	d117      	bne.n	8009e36 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009e06:	7dba      	ldrb	r2, [r7, #22]
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	32ae      	adds	r2, #174	; 0xae
 8009e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e10:	699b      	ldr	r3, [r3, #24]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d00f      	beq.n	8009e36 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009e16:	7dba      	ldrb	r2, [r7, #22]
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009e1e:	7dba      	ldrb	r2, [r7, #22]
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	32ae      	adds	r2, #174	; 0xae
 8009e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e28:	699b      	ldr	r3, [r3, #24]
 8009e2a:	7afa      	ldrb	r2, [r7, #11]
 8009e2c:	4611      	mov	r1, r2
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	4798      	blx	r3
 8009e32:	4603      	mov	r3, r0
 8009e34:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009e36:	7dfb      	ldrb	r3, [r7, #23]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d001      	beq.n	8009e40 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009e3c:	7dfb      	ldrb	r3, [r7, #23]
 8009e3e:	e000      	b.n	8009e42 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3718      	adds	r7, #24
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}

08009e4a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009e4a:	b580      	push	{r7, lr}
 8009e4c:	b086      	sub	sp, #24
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	60f8      	str	r0, [r7, #12]
 8009e52:	460b      	mov	r3, r1
 8009e54:	607a      	str	r2, [r7, #4]
 8009e56:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009e58:	7afb      	ldrb	r3, [r7, #11]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d16f      	bne.n	8009f3e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	3314      	adds	r3, #20
 8009e62:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009e6a:	2b02      	cmp	r3, #2
 8009e6c:	d15a      	bne.n	8009f24 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	689a      	ldr	r2, [r3, #8]
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d914      	bls.n	8009ea4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	689a      	ldr	r2, [r3, #8]
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	1ad2      	subs	r2, r2, r3
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	6879      	ldr	r1, [r7, #4]
 8009e90:	68f8      	ldr	r0, [r7, #12]
 8009e92:	f001 f8d6 	bl	800b042 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e96:	2300      	movs	r3, #0
 8009e98:	2200      	movs	r2, #0
 8009e9a:	2100      	movs	r1, #0
 8009e9c:	68f8      	ldr	r0, [r7, #12]
 8009e9e:	f004 fe69 	bl	800eb74 <USBD_LL_PrepareReceive>
 8009ea2:	e03f      	b.n	8009f24 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	68da      	ldr	r2, [r3, #12]
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	689b      	ldr	r3, [r3, #8]
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d11c      	bne.n	8009eea <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	685a      	ldr	r2, [r3, #4]
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d316      	bcc.n	8009eea <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	685a      	ldr	r2, [r3, #4]
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d20f      	bcs.n	8009eea <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009eca:	2200      	movs	r2, #0
 8009ecc:	2100      	movs	r1, #0
 8009ece:	68f8      	ldr	r0, [r7, #12]
 8009ed0:	f001 f8b7 	bl	800b042 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009edc:	2300      	movs	r3, #0
 8009ede:	2200      	movs	r2, #0
 8009ee0:	2100      	movs	r1, #0
 8009ee2:	68f8      	ldr	r0, [r7, #12]
 8009ee4:	f004 fe46 	bl	800eb74 <USBD_LL_PrepareReceive>
 8009ee8:	e01c      	b.n	8009f24 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	2b03      	cmp	r3, #3
 8009ef4:	d10f      	bne.n	8009f16 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009efc:	68db      	ldr	r3, [r3, #12]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d009      	beq.n	8009f16 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	68f8      	ldr	r0, [r7, #12]
 8009f14:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f16:	2180      	movs	r1, #128	; 0x80
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	f004 fd81 	bl	800ea20 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009f1e:	68f8      	ldr	r0, [r7, #12]
 8009f20:	f001 f8e1 	bl	800b0e6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d03a      	beq.n	8009fa4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009f2e:	68f8      	ldr	r0, [r7, #12]
 8009f30:	f7ff fe42 	bl	8009bb8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2200      	movs	r2, #0
 8009f38:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009f3c:	e032      	b.n	8009fa4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009f3e:	7afb      	ldrb	r3, [r7, #11]
 8009f40:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	4619      	mov	r1, r3
 8009f48:	68f8      	ldr	r0, [r7, #12]
 8009f4a:	f000 f97f 	bl	800a24c <USBD_CoreFindEP>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f52:	7dfb      	ldrb	r3, [r7, #23]
 8009f54:	2bff      	cmp	r3, #255	; 0xff
 8009f56:	d025      	beq.n	8009fa4 <USBD_LL_DataInStage+0x15a>
 8009f58:	7dfb      	ldrb	r3, [r7, #23]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d122      	bne.n	8009fa4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	2b03      	cmp	r3, #3
 8009f68:	d11c      	bne.n	8009fa4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009f6a:	7dfa      	ldrb	r2, [r7, #23]
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	32ae      	adds	r2, #174	; 0xae
 8009f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f74:	695b      	ldr	r3, [r3, #20]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d014      	beq.n	8009fa4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009f7a:	7dfa      	ldrb	r2, [r7, #23]
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009f82:	7dfa      	ldrb	r2, [r7, #23]
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	32ae      	adds	r2, #174	; 0xae
 8009f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f8c:	695b      	ldr	r3, [r3, #20]
 8009f8e:	7afa      	ldrb	r2, [r7, #11]
 8009f90:	4611      	mov	r1, r2
 8009f92:	68f8      	ldr	r0, [r7, #12]
 8009f94:	4798      	blx	r3
 8009f96:	4603      	mov	r3, r0
 8009f98:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009f9a:	7dbb      	ldrb	r3, [r7, #22]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d001      	beq.n	8009fa4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009fa0:	7dbb      	ldrb	r3, [r7, #22]
 8009fa2:	e000      	b.n	8009fa6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009fa4:	2300      	movs	r3, #0
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3718      	adds	r7, #24
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}

08009fae <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009fae:	b580      	push	{r7, lr}
 8009fb0:	b084      	sub	sp, #16
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2201      	movs	r2, #1
 8009fbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d014      	beq.n	800a014 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ff0:	685b      	ldr	r3, [r3, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d00e      	beq.n	800a014 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	687a      	ldr	r2, [r7, #4]
 800a000:	6852      	ldr	r2, [r2, #4]
 800a002:	b2d2      	uxtb	r2, r2
 800a004:	4611      	mov	r1, r2
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	4798      	blx	r3
 800a00a:	4603      	mov	r3, r0
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d001      	beq.n	800a014 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a010:	2303      	movs	r3, #3
 800a012:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a014:	2340      	movs	r3, #64	; 0x40
 800a016:	2200      	movs	r2, #0
 800a018:	2100      	movs	r1, #0
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f004 fcbb 	bl	800e996 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2201      	movs	r2, #1
 800a024:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2240      	movs	r2, #64	; 0x40
 800a02c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a030:	2340      	movs	r3, #64	; 0x40
 800a032:	2200      	movs	r2, #0
 800a034:	2180      	movs	r1, #128	; 0x80
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f004 fcad 	bl	800e996 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2201      	movs	r2, #1
 800a040:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2240      	movs	r2, #64	; 0x40
 800a046:	621a      	str	r2, [r3, #32]

  return ret;
 800a048:	7bfb      	ldrb	r3, [r7, #15]
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}

0800a052 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a052:	b480      	push	{r7}
 800a054:	b083      	sub	sp, #12
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
 800a05a:	460b      	mov	r3, r1
 800a05c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	78fa      	ldrb	r2, [r7, #3]
 800a062:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a064:	2300      	movs	r3, #0
}
 800a066:	4618      	mov	r0, r3
 800a068:	370c      	adds	r7, #12
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr

0800a072 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a072:	b480      	push	{r7}
 800a074:	b083      	sub	sp, #12
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a080:	b2da      	uxtb	r2, r3
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2204      	movs	r2, #4
 800a08c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a090:	2300      	movs	r3, #0
}
 800a092:	4618      	mov	r0, r3
 800a094:	370c      	adds	r7, #12
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr

0800a09e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a09e:	b480      	push	{r7}
 800a0a0:	b083      	sub	sp, #12
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	2b04      	cmp	r3, #4
 800a0b0:	d106      	bne.n	800a0c0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a0b8:	b2da      	uxtb	r2, r3
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a0c0:	2300      	movs	r3, #0
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	370c      	adds	r7, #12
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr

0800a0ce <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a0ce:	b580      	push	{r7, lr}
 800a0d0:	b082      	sub	sp, #8
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0dc:	b2db      	uxtb	r3, r3
 800a0de:	2b03      	cmp	r3, #3
 800a0e0:	d110      	bne.n	800a104 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d00b      	beq.n	800a104 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0f2:	69db      	ldr	r3, [r3, #28]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d005      	beq.n	800a104 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0fe:	69db      	ldr	r3, [r3, #28]
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a104:	2300      	movs	r3, #0
}
 800a106:	4618      	mov	r0, r3
 800a108:	3708      	adds	r7, #8
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}

0800a10e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a10e:	b580      	push	{r7, lr}
 800a110:	b082      	sub	sp, #8
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
 800a116:	460b      	mov	r3, r1
 800a118:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	32ae      	adds	r2, #174	; 0xae
 800a124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d101      	bne.n	800a130 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a12c:	2303      	movs	r3, #3
 800a12e:	e01c      	b.n	800a16a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b03      	cmp	r3, #3
 800a13a:	d115      	bne.n	800a168 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	32ae      	adds	r2, #174	; 0xae
 800a146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a14a:	6a1b      	ldr	r3, [r3, #32]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d00b      	beq.n	800a168 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	32ae      	adds	r2, #174	; 0xae
 800a15a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a15e:	6a1b      	ldr	r3, [r3, #32]
 800a160:	78fa      	ldrb	r2, [r7, #3]
 800a162:	4611      	mov	r1, r2
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a168:	2300      	movs	r3, #0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3708      	adds	r7, #8
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a172:	b580      	push	{r7, lr}
 800a174:	b082      	sub	sp, #8
 800a176:	af00      	add	r7, sp, #0
 800a178:	6078      	str	r0, [r7, #4]
 800a17a:	460b      	mov	r3, r1
 800a17c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	32ae      	adds	r2, #174	; 0xae
 800a188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d101      	bne.n	800a194 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a190:	2303      	movs	r3, #3
 800a192:	e01c      	b.n	800a1ce <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	2b03      	cmp	r3, #3
 800a19e:	d115      	bne.n	800a1cc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	32ae      	adds	r2, #174	; 0xae
 800a1aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d00b      	beq.n	800a1cc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	32ae      	adds	r2, #174	; 0xae
 800a1be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c4:	78fa      	ldrb	r2, [r7, #3]
 800a1c6:	4611      	mov	r1, r2
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a1cc:	2300      	movs	r3, #0
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3708      	adds	r7, #8
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}

0800a1d6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a1d6:	b480      	push	{r7}
 800a1d8:	b083      	sub	sp, #12
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a1de:	2300      	movs	r3, #0
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	370c      	adds	r7, #12
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr

0800a1ec <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a206:	2b00      	cmp	r3, #0
 800a208:	d00e      	beq.n	800a228 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	687a      	ldr	r2, [r7, #4]
 800a214:	6852      	ldr	r2, [r2, #4]
 800a216:	b2d2      	uxtb	r2, r2
 800a218:	4611      	mov	r1, r2
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	4798      	blx	r3
 800a21e:	4603      	mov	r3, r0
 800a220:	2b00      	cmp	r3, #0
 800a222:	d001      	beq.n	800a228 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a224:	2303      	movs	r3, #3
 800a226:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a228:	7bfb      	ldrb	r3, [r7, #15]
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3710      	adds	r7, #16
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}

0800a232 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a232:	b480      	push	{r7}
 800a234:	b083      	sub	sp, #12
 800a236:	af00      	add	r7, sp, #0
 800a238:	6078      	str	r0, [r7, #4]
 800a23a:	460b      	mov	r3, r1
 800a23c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a23e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a240:	4618      	mov	r0, r3
 800a242:	370c      	adds	r7, #12
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr

0800a24c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	460b      	mov	r3, r1
 800a256:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a258:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	370c      	adds	r7, #12
 800a25e:	46bd      	mov	sp, r7
 800a260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a264:	4770      	bx	lr

0800a266 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b086      	sub	sp, #24
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	460b      	mov	r3, r1
 800a270:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a27a:	2300      	movs	r3, #0
 800a27c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	885b      	ldrh	r3, [r3, #2]
 800a282:	b29a      	uxth	r2, r3
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	b29b      	uxth	r3, r3
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d920      	bls.n	800a2d0 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	b29b      	uxth	r3, r3
 800a294:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a296:	e013      	b.n	800a2c0 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a298:	f107 030a 	add.w	r3, r7, #10
 800a29c:	4619      	mov	r1, r3
 800a29e:	6978      	ldr	r0, [r7, #20]
 800a2a0:	f000 f81b 	bl	800a2da <USBD_GetNextDesc>
 800a2a4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a2a6:	697b      	ldr	r3, [r7, #20]
 800a2a8:	785b      	ldrb	r3, [r3, #1]
 800a2aa:	2b05      	cmp	r3, #5
 800a2ac:	d108      	bne.n	800a2c0 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	789b      	ldrb	r3, [r3, #2]
 800a2b6:	78fa      	ldrb	r2, [r7, #3]
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d008      	beq.n	800a2ce <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a2bc:	2300      	movs	r3, #0
 800a2be:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	885b      	ldrh	r3, [r3, #2]
 800a2c4:	b29a      	uxth	r2, r3
 800a2c6:	897b      	ldrh	r3, [r7, #10]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d8e5      	bhi.n	800a298 <USBD_GetEpDesc+0x32>
 800a2cc:	e000      	b.n	800a2d0 <USBD_GetEpDesc+0x6a>
          break;
 800a2ce:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a2d0:	693b      	ldr	r3, [r7, #16]
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3718      	adds	r7, #24
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}

0800a2da <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a2da:	b480      	push	{r7}
 800a2dc:	b085      	sub	sp, #20
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	6078      	str	r0, [r7, #4]
 800a2e2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	881a      	ldrh	r2, [r3, #0]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	b29b      	uxth	r3, r3
 800a2f2:	4413      	add	r3, r2
 800a2f4:	b29a      	uxth	r2, r3
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	461a      	mov	r2, r3
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	4413      	add	r3, r2
 800a304:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a306:	68fb      	ldr	r3, [r7, #12]
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3714      	adds	r7, #20
 800a30c:	46bd      	mov	sp, r7
 800a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a312:	4770      	bx	lr

0800a314 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a314:	b480      	push	{r7}
 800a316:	b087      	sub	sp, #28
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	781b      	ldrb	r3, [r3, #0]
 800a324:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	3301      	adds	r3, #1
 800a32a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a32c:	697b      	ldr	r3, [r7, #20]
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a332:	8a3b      	ldrh	r3, [r7, #16]
 800a334:	021b      	lsls	r3, r3, #8
 800a336:	b21a      	sxth	r2, r3
 800a338:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a33c:	4313      	orrs	r3, r2
 800a33e:	b21b      	sxth	r3, r3
 800a340:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a342:	89fb      	ldrh	r3, [r7, #14]
}
 800a344:	4618      	mov	r0, r3
 800a346:	371c      	adds	r7, #28
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a35a:	2300      	movs	r3, #0
 800a35c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a366:	2b40      	cmp	r3, #64	; 0x40
 800a368:	d005      	beq.n	800a376 <USBD_StdDevReq+0x26>
 800a36a:	2b40      	cmp	r3, #64	; 0x40
 800a36c:	d857      	bhi.n	800a41e <USBD_StdDevReq+0xce>
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d00f      	beq.n	800a392 <USBD_StdDevReq+0x42>
 800a372:	2b20      	cmp	r3, #32
 800a374:	d153      	bne.n	800a41e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	32ae      	adds	r2, #174	; 0xae
 800a380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a384:	689b      	ldr	r3, [r3, #8]
 800a386:	6839      	ldr	r1, [r7, #0]
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	4798      	blx	r3
 800a38c:	4603      	mov	r3, r0
 800a38e:	73fb      	strb	r3, [r7, #15]
      break;
 800a390:	e04a      	b.n	800a428 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	785b      	ldrb	r3, [r3, #1]
 800a396:	2b09      	cmp	r3, #9
 800a398:	d83b      	bhi.n	800a412 <USBD_StdDevReq+0xc2>
 800a39a:	a201      	add	r2, pc, #4	; (adr r2, 800a3a0 <USBD_StdDevReq+0x50>)
 800a39c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3a0:	0800a3f5 	.word	0x0800a3f5
 800a3a4:	0800a409 	.word	0x0800a409
 800a3a8:	0800a413 	.word	0x0800a413
 800a3ac:	0800a3ff 	.word	0x0800a3ff
 800a3b0:	0800a413 	.word	0x0800a413
 800a3b4:	0800a3d3 	.word	0x0800a3d3
 800a3b8:	0800a3c9 	.word	0x0800a3c9
 800a3bc:	0800a413 	.word	0x0800a413
 800a3c0:	0800a3eb 	.word	0x0800a3eb
 800a3c4:	0800a3dd 	.word	0x0800a3dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a3c8:	6839      	ldr	r1, [r7, #0]
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 fa3c 	bl	800a848 <USBD_GetDescriptor>
          break;
 800a3d0:	e024      	b.n	800a41c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a3d2:	6839      	ldr	r1, [r7, #0]
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 fbcb 	bl	800ab70 <USBD_SetAddress>
          break;
 800a3da:	e01f      	b.n	800a41c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a3dc:	6839      	ldr	r1, [r7, #0]
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f000 fc0a 	bl	800abf8 <USBD_SetConfig>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	73fb      	strb	r3, [r7, #15]
          break;
 800a3e8:	e018      	b.n	800a41c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a3ea:	6839      	ldr	r1, [r7, #0]
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 fcad 	bl	800ad4c <USBD_GetConfig>
          break;
 800a3f2:	e013      	b.n	800a41c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a3f4:	6839      	ldr	r1, [r7, #0]
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 fcde 	bl	800adb8 <USBD_GetStatus>
          break;
 800a3fc:	e00e      	b.n	800a41c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a3fe:	6839      	ldr	r1, [r7, #0]
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 fd0d 	bl	800ae20 <USBD_SetFeature>
          break;
 800a406:	e009      	b.n	800a41c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a408:	6839      	ldr	r1, [r7, #0]
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 fd31 	bl	800ae72 <USBD_ClrFeature>
          break;
 800a410:	e004      	b.n	800a41c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a412:	6839      	ldr	r1, [r7, #0]
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f000 fd88 	bl	800af2a <USBD_CtlError>
          break;
 800a41a:	bf00      	nop
      }
      break;
 800a41c:	e004      	b.n	800a428 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a41e:	6839      	ldr	r1, [r7, #0]
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 fd82 	bl	800af2a <USBD_CtlError>
      break;
 800a426:	bf00      	nop
  }

  return ret;
 800a428:	7bfb      	ldrb	r3, [r7, #15]
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3710      	adds	r7, #16
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}
 800a432:	bf00      	nop

0800a434 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a43e:	2300      	movs	r3, #0
 800a440:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	781b      	ldrb	r3, [r3, #0]
 800a446:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a44a:	2b40      	cmp	r3, #64	; 0x40
 800a44c:	d005      	beq.n	800a45a <USBD_StdItfReq+0x26>
 800a44e:	2b40      	cmp	r3, #64	; 0x40
 800a450:	d852      	bhi.n	800a4f8 <USBD_StdItfReq+0xc4>
 800a452:	2b00      	cmp	r3, #0
 800a454:	d001      	beq.n	800a45a <USBD_StdItfReq+0x26>
 800a456:	2b20      	cmp	r3, #32
 800a458:	d14e      	bne.n	800a4f8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a460:	b2db      	uxtb	r3, r3
 800a462:	3b01      	subs	r3, #1
 800a464:	2b02      	cmp	r3, #2
 800a466:	d840      	bhi.n	800a4ea <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	889b      	ldrh	r3, [r3, #4]
 800a46c:	b2db      	uxtb	r3, r3
 800a46e:	2b01      	cmp	r3, #1
 800a470:	d836      	bhi.n	800a4e0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	889b      	ldrh	r3, [r3, #4]
 800a476:	b2db      	uxtb	r3, r3
 800a478:	4619      	mov	r1, r3
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f7ff fed9 	bl	800a232 <USBD_CoreFindIF>
 800a480:	4603      	mov	r3, r0
 800a482:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a484:	7bbb      	ldrb	r3, [r7, #14]
 800a486:	2bff      	cmp	r3, #255	; 0xff
 800a488:	d01d      	beq.n	800a4c6 <USBD_StdItfReq+0x92>
 800a48a:	7bbb      	ldrb	r3, [r7, #14]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d11a      	bne.n	800a4c6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a490:	7bba      	ldrb	r2, [r7, #14]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	32ae      	adds	r2, #174	; 0xae
 800a496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d00f      	beq.n	800a4c0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a4a0:	7bba      	ldrb	r2, [r7, #14]
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a4a8:	7bba      	ldrb	r2, [r7, #14]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	32ae      	adds	r2, #174	; 0xae
 800a4ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	6839      	ldr	r1, [r7, #0]
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	4798      	blx	r3
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a4be:	e004      	b.n	800a4ca <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a4c0:	2303      	movs	r3, #3
 800a4c2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a4c4:	e001      	b.n	800a4ca <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a4c6:	2303      	movs	r3, #3
 800a4c8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	88db      	ldrh	r3, [r3, #6]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d110      	bne.n	800a4f4 <USBD_StdItfReq+0xc0>
 800a4d2:	7bfb      	ldrb	r3, [r7, #15]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d10d      	bne.n	800a4f4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f000 fdf1 	bl	800b0c0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a4de:	e009      	b.n	800a4f4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a4e0:	6839      	ldr	r1, [r7, #0]
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f000 fd21 	bl	800af2a <USBD_CtlError>
          break;
 800a4e8:	e004      	b.n	800a4f4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a4ea:	6839      	ldr	r1, [r7, #0]
 800a4ec:	6878      	ldr	r0, [r7, #4]
 800a4ee:	f000 fd1c 	bl	800af2a <USBD_CtlError>
          break;
 800a4f2:	e000      	b.n	800a4f6 <USBD_StdItfReq+0xc2>
          break;
 800a4f4:	bf00      	nop
      }
      break;
 800a4f6:	e004      	b.n	800a502 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a4f8:	6839      	ldr	r1, [r7, #0]
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 fd15 	bl	800af2a <USBD_CtlError>
      break;
 800a500:	bf00      	nop
  }

  return ret;
 800a502:	7bfb      	ldrb	r3, [r7, #15]
}
 800a504:	4618      	mov	r0, r3
 800a506:	3710      	adds	r7, #16
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}

0800a50c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b084      	sub	sp, #16
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
 800a514:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a516:	2300      	movs	r3, #0
 800a518:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	889b      	ldrh	r3, [r3, #4]
 800a51e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	781b      	ldrb	r3, [r3, #0]
 800a524:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a528:	2b40      	cmp	r3, #64	; 0x40
 800a52a:	d007      	beq.n	800a53c <USBD_StdEPReq+0x30>
 800a52c:	2b40      	cmp	r3, #64	; 0x40
 800a52e:	f200 817f 	bhi.w	800a830 <USBD_StdEPReq+0x324>
 800a532:	2b00      	cmp	r3, #0
 800a534:	d02a      	beq.n	800a58c <USBD_StdEPReq+0x80>
 800a536:	2b20      	cmp	r3, #32
 800a538:	f040 817a 	bne.w	800a830 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a53c:	7bbb      	ldrb	r3, [r7, #14]
 800a53e:	4619      	mov	r1, r3
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f7ff fe83 	bl	800a24c <USBD_CoreFindEP>
 800a546:	4603      	mov	r3, r0
 800a548:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a54a:	7b7b      	ldrb	r3, [r7, #13]
 800a54c:	2bff      	cmp	r3, #255	; 0xff
 800a54e:	f000 8174 	beq.w	800a83a <USBD_StdEPReq+0x32e>
 800a552:	7b7b      	ldrb	r3, [r7, #13]
 800a554:	2b00      	cmp	r3, #0
 800a556:	f040 8170 	bne.w	800a83a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a55a:	7b7a      	ldrb	r2, [r7, #13]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a562:	7b7a      	ldrb	r2, [r7, #13]
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	32ae      	adds	r2, #174	; 0xae
 800a568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	f000 8163 	beq.w	800a83a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a574:	7b7a      	ldrb	r2, [r7, #13]
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	32ae      	adds	r2, #174	; 0xae
 800a57a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	6839      	ldr	r1, [r7, #0]
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	4798      	blx	r3
 800a586:	4603      	mov	r3, r0
 800a588:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a58a:	e156      	b.n	800a83a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	785b      	ldrb	r3, [r3, #1]
 800a590:	2b03      	cmp	r3, #3
 800a592:	d008      	beq.n	800a5a6 <USBD_StdEPReq+0x9a>
 800a594:	2b03      	cmp	r3, #3
 800a596:	f300 8145 	bgt.w	800a824 <USBD_StdEPReq+0x318>
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	f000 809b 	beq.w	800a6d6 <USBD_StdEPReq+0x1ca>
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	d03c      	beq.n	800a61e <USBD_StdEPReq+0x112>
 800a5a4:	e13e      	b.n	800a824 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5ac:	b2db      	uxtb	r3, r3
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d002      	beq.n	800a5b8 <USBD_StdEPReq+0xac>
 800a5b2:	2b03      	cmp	r3, #3
 800a5b4:	d016      	beq.n	800a5e4 <USBD_StdEPReq+0xd8>
 800a5b6:	e02c      	b.n	800a612 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5b8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d00d      	beq.n	800a5da <USBD_StdEPReq+0xce>
 800a5be:	7bbb      	ldrb	r3, [r7, #14]
 800a5c0:	2b80      	cmp	r3, #128	; 0x80
 800a5c2:	d00a      	beq.n	800a5da <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5c4:	7bbb      	ldrb	r3, [r7, #14]
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f004 fa29 	bl	800ea20 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5ce:	2180      	movs	r1, #128	; 0x80
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f004 fa25 	bl	800ea20 <USBD_LL_StallEP>
 800a5d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a5d8:	e020      	b.n	800a61c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a5da:	6839      	ldr	r1, [r7, #0]
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f000 fca4 	bl	800af2a <USBD_CtlError>
              break;
 800a5e2:	e01b      	b.n	800a61c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	885b      	ldrh	r3, [r3, #2]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d10e      	bne.n	800a60a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a5ec:	7bbb      	ldrb	r3, [r7, #14]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00b      	beq.n	800a60a <USBD_StdEPReq+0xfe>
 800a5f2:	7bbb      	ldrb	r3, [r7, #14]
 800a5f4:	2b80      	cmp	r3, #128	; 0x80
 800a5f6:	d008      	beq.n	800a60a <USBD_StdEPReq+0xfe>
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	88db      	ldrh	r3, [r3, #6]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d104      	bne.n	800a60a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a600:	7bbb      	ldrb	r3, [r7, #14]
 800a602:	4619      	mov	r1, r3
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f004 fa0b 	bl	800ea20 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f000 fd58 	bl	800b0c0 <USBD_CtlSendStatus>

              break;
 800a610:	e004      	b.n	800a61c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a612:	6839      	ldr	r1, [r7, #0]
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f000 fc88 	bl	800af2a <USBD_CtlError>
              break;
 800a61a:	bf00      	nop
          }
          break;
 800a61c:	e107      	b.n	800a82e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a624:	b2db      	uxtb	r3, r3
 800a626:	2b02      	cmp	r3, #2
 800a628:	d002      	beq.n	800a630 <USBD_StdEPReq+0x124>
 800a62a:	2b03      	cmp	r3, #3
 800a62c:	d016      	beq.n	800a65c <USBD_StdEPReq+0x150>
 800a62e:	e04b      	b.n	800a6c8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a630:	7bbb      	ldrb	r3, [r7, #14]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d00d      	beq.n	800a652 <USBD_StdEPReq+0x146>
 800a636:	7bbb      	ldrb	r3, [r7, #14]
 800a638:	2b80      	cmp	r3, #128	; 0x80
 800a63a:	d00a      	beq.n	800a652 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a63c:	7bbb      	ldrb	r3, [r7, #14]
 800a63e:	4619      	mov	r1, r3
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f004 f9ed 	bl	800ea20 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a646:	2180      	movs	r1, #128	; 0x80
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f004 f9e9 	bl	800ea20 <USBD_LL_StallEP>
 800a64e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a650:	e040      	b.n	800a6d4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a652:	6839      	ldr	r1, [r7, #0]
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f000 fc68 	bl	800af2a <USBD_CtlError>
              break;
 800a65a:	e03b      	b.n	800a6d4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	885b      	ldrh	r3, [r3, #2]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d136      	bne.n	800a6d2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a664:	7bbb      	ldrb	r3, [r7, #14]
 800a666:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d004      	beq.n	800a678 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a66e:	7bbb      	ldrb	r3, [r7, #14]
 800a670:	4619      	mov	r1, r3
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f004 f9f3 	bl	800ea5e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 fd21 	bl	800b0c0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a67e:	7bbb      	ldrb	r3, [r7, #14]
 800a680:	4619      	mov	r1, r3
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7ff fde2 	bl	800a24c <USBD_CoreFindEP>
 800a688:	4603      	mov	r3, r0
 800a68a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a68c:	7b7b      	ldrb	r3, [r7, #13]
 800a68e:	2bff      	cmp	r3, #255	; 0xff
 800a690:	d01f      	beq.n	800a6d2 <USBD_StdEPReq+0x1c6>
 800a692:	7b7b      	ldrb	r3, [r7, #13]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d11c      	bne.n	800a6d2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a698:	7b7a      	ldrb	r2, [r7, #13]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a6a0:	7b7a      	ldrb	r2, [r7, #13]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	32ae      	adds	r2, #174	; 0xae
 800a6a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6aa:	689b      	ldr	r3, [r3, #8]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d010      	beq.n	800a6d2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a6b0:	7b7a      	ldrb	r2, [r7, #13]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	32ae      	adds	r2, #174	; 0xae
 800a6b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	6839      	ldr	r1, [r7, #0]
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	4798      	blx	r3
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a6c6:	e004      	b.n	800a6d2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a6c8:	6839      	ldr	r1, [r7, #0]
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f000 fc2d 	bl	800af2a <USBD_CtlError>
              break;
 800a6d0:	e000      	b.n	800a6d4 <USBD_StdEPReq+0x1c8>
              break;
 800a6d2:	bf00      	nop
          }
          break;
 800a6d4:	e0ab      	b.n	800a82e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6dc:	b2db      	uxtb	r3, r3
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d002      	beq.n	800a6e8 <USBD_StdEPReq+0x1dc>
 800a6e2:	2b03      	cmp	r3, #3
 800a6e4:	d032      	beq.n	800a74c <USBD_StdEPReq+0x240>
 800a6e6:	e097      	b.n	800a818 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a6e8:	7bbb      	ldrb	r3, [r7, #14]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d007      	beq.n	800a6fe <USBD_StdEPReq+0x1f2>
 800a6ee:	7bbb      	ldrb	r3, [r7, #14]
 800a6f0:	2b80      	cmp	r3, #128	; 0x80
 800a6f2:	d004      	beq.n	800a6fe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a6f4:	6839      	ldr	r1, [r7, #0]
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 fc17 	bl	800af2a <USBD_CtlError>
                break;
 800a6fc:	e091      	b.n	800a822 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a6fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a702:	2b00      	cmp	r3, #0
 800a704:	da0b      	bge.n	800a71e <USBD_StdEPReq+0x212>
 800a706:	7bbb      	ldrb	r3, [r7, #14]
 800a708:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a70c:	4613      	mov	r3, r2
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	4413      	add	r3, r2
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	3310      	adds	r3, #16
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	4413      	add	r3, r2
 800a71a:	3304      	adds	r3, #4
 800a71c:	e00b      	b.n	800a736 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a71e:	7bbb      	ldrb	r3, [r7, #14]
 800a720:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a724:	4613      	mov	r3, r2
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	4413      	add	r3, r2
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	4413      	add	r3, r2
 800a734:	3304      	adds	r3, #4
 800a736:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	2200      	movs	r2, #0
 800a73c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	2202      	movs	r2, #2
 800a742:	4619      	mov	r1, r3
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f000 fc61 	bl	800b00c <USBD_CtlSendData>
              break;
 800a74a:	e06a      	b.n	800a822 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a74c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a750:	2b00      	cmp	r3, #0
 800a752:	da11      	bge.n	800a778 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a754:	7bbb      	ldrb	r3, [r7, #14]
 800a756:	f003 020f 	and.w	r2, r3, #15
 800a75a:	6879      	ldr	r1, [r7, #4]
 800a75c:	4613      	mov	r3, r2
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	4413      	add	r3, r2
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	440b      	add	r3, r1
 800a766:	3324      	adds	r3, #36	; 0x24
 800a768:	881b      	ldrh	r3, [r3, #0]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d117      	bne.n	800a79e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a76e:	6839      	ldr	r1, [r7, #0]
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f000 fbda 	bl	800af2a <USBD_CtlError>
                  break;
 800a776:	e054      	b.n	800a822 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a778:	7bbb      	ldrb	r3, [r7, #14]
 800a77a:	f003 020f 	and.w	r2, r3, #15
 800a77e:	6879      	ldr	r1, [r7, #4]
 800a780:	4613      	mov	r3, r2
 800a782:	009b      	lsls	r3, r3, #2
 800a784:	4413      	add	r3, r2
 800a786:	009b      	lsls	r3, r3, #2
 800a788:	440b      	add	r3, r1
 800a78a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a78e:	881b      	ldrh	r3, [r3, #0]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d104      	bne.n	800a79e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a794:	6839      	ldr	r1, [r7, #0]
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 fbc7 	bl	800af2a <USBD_CtlError>
                  break;
 800a79c:	e041      	b.n	800a822 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a79e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	da0b      	bge.n	800a7be <USBD_StdEPReq+0x2b2>
 800a7a6:	7bbb      	ldrb	r3, [r7, #14]
 800a7a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a7ac:	4613      	mov	r3, r2
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	4413      	add	r3, r2
 800a7b2:	009b      	lsls	r3, r3, #2
 800a7b4:	3310      	adds	r3, #16
 800a7b6:	687a      	ldr	r2, [r7, #4]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	3304      	adds	r3, #4
 800a7bc:	e00b      	b.n	800a7d6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a7be:	7bbb      	ldrb	r3, [r7, #14]
 800a7c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a7c4:	4613      	mov	r3, r2
 800a7c6:	009b      	lsls	r3, r3, #2
 800a7c8:	4413      	add	r3, r2
 800a7ca:	009b      	lsls	r3, r3, #2
 800a7cc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a7d0:	687a      	ldr	r2, [r7, #4]
 800a7d2:	4413      	add	r3, r2
 800a7d4:	3304      	adds	r3, #4
 800a7d6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a7d8:	7bbb      	ldrb	r3, [r7, #14]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d002      	beq.n	800a7e4 <USBD_StdEPReq+0x2d8>
 800a7de:	7bbb      	ldrb	r3, [r7, #14]
 800a7e0:	2b80      	cmp	r3, #128	; 0x80
 800a7e2:	d103      	bne.n	800a7ec <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	601a      	str	r2, [r3, #0]
 800a7ea:	e00e      	b.n	800a80a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a7ec:	7bbb      	ldrb	r3, [r7, #14]
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f004 f953 	bl	800ea9c <USBD_LL_IsStallEP>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d003      	beq.n	800a804 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	2201      	movs	r2, #1
 800a800:	601a      	str	r2, [r3, #0]
 800a802:	e002      	b.n	800a80a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	2200      	movs	r2, #0
 800a808:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	2202      	movs	r2, #2
 800a80e:	4619      	mov	r1, r3
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f000 fbfb 	bl	800b00c <USBD_CtlSendData>
              break;
 800a816:	e004      	b.n	800a822 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a818:	6839      	ldr	r1, [r7, #0]
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 fb85 	bl	800af2a <USBD_CtlError>
              break;
 800a820:	bf00      	nop
          }
          break;
 800a822:	e004      	b.n	800a82e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a824:	6839      	ldr	r1, [r7, #0]
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f000 fb7f 	bl	800af2a <USBD_CtlError>
          break;
 800a82c:	bf00      	nop
      }
      break;
 800a82e:	e005      	b.n	800a83c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a830:	6839      	ldr	r1, [r7, #0]
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 fb79 	bl	800af2a <USBD_CtlError>
      break;
 800a838:	e000      	b.n	800a83c <USBD_StdEPReq+0x330>
      break;
 800a83a:	bf00      	nop
  }

  return ret;
 800a83c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
	...

0800a848 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b084      	sub	sp, #16
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a852:	2300      	movs	r3, #0
 800a854:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a856:	2300      	movs	r3, #0
 800a858:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a85a:	2300      	movs	r3, #0
 800a85c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	885b      	ldrh	r3, [r3, #2]
 800a862:	0a1b      	lsrs	r3, r3, #8
 800a864:	b29b      	uxth	r3, r3
 800a866:	3b01      	subs	r3, #1
 800a868:	2b0e      	cmp	r3, #14
 800a86a:	f200 8152 	bhi.w	800ab12 <USBD_GetDescriptor+0x2ca>
 800a86e:	a201      	add	r2, pc, #4	; (adr r2, 800a874 <USBD_GetDescriptor+0x2c>)
 800a870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a874:	0800a8e5 	.word	0x0800a8e5
 800a878:	0800a8fd 	.word	0x0800a8fd
 800a87c:	0800a93d 	.word	0x0800a93d
 800a880:	0800ab13 	.word	0x0800ab13
 800a884:	0800ab13 	.word	0x0800ab13
 800a888:	0800aab3 	.word	0x0800aab3
 800a88c:	0800aadf 	.word	0x0800aadf
 800a890:	0800ab13 	.word	0x0800ab13
 800a894:	0800ab13 	.word	0x0800ab13
 800a898:	0800ab13 	.word	0x0800ab13
 800a89c:	0800ab13 	.word	0x0800ab13
 800a8a0:	0800ab13 	.word	0x0800ab13
 800a8a4:	0800ab13 	.word	0x0800ab13
 800a8a8:	0800ab13 	.word	0x0800ab13
 800a8ac:	0800a8b1 	.word	0x0800a8b1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8b6:	69db      	ldr	r3, [r3, #28]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00b      	beq.n	800a8d4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8c2:	69db      	ldr	r3, [r3, #28]
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	7c12      	ldrb	r2, [r2, #16]
 800a8c8:	f107 0108 	add.w	r1, r7, #8
 800a8cc:	4610      	mov	r0, r2
 800a8ce:	4798      	blx	r3
 800a8d0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a8d2:	e126      	b.n	800ab22 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a8d4:	6839      	ldr	r1, [r7, #0]
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 fb27 	bl	800af2a <USBD_CtlError>
        err++;
 800a8dc:	7afb      	ldrb	r3, [r7, #11]
 800a8de:	3301      	adds	r3, #1
 800a8e0:	72fb      	strb	r3, [r7, #11]
      break;
 800a8e2:	e11e      	b.n	800ab22 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	687a      	ldr	r2, [r7, #4]
 800a8ee:	7c12      	ldrb	r2, [r2, #16]
 800a8f0:	f107 0108 	add.w	r1, r7, #8
 800a8f4:	4610      	mov	r0, r2
 800a8f6:	4798      	blx	r3
 800a8f8:	60f8      	str	r0, [r7, #12]
      break;
 800a8fa:	e112      	b.n	800ab22 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	7c1b      	ldrb	r3, [r3, #16]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d10d      	bne.n	800a920 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a90a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a90c:	f107 0208 	add.w	r2, r7, #8
 800a910:	4610      	mov	r0, r2
 800a912:	4798      	blx	r3
 800a914:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	3301      	adds	r3, #1
 800a91a:	2202      	movs	r2, #2
 800a91c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a91e:	e100      	b.n	800ab22 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a928:	f107 0208 	add.w	r2, r7, #8
 800a92c:	4610      	mov	r0, r2
 800a92e:	4798      	blx	r3
 800a930:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	3301      	adds	r3, #1
 800a936:	2202      	movs	r2, #2
 800a938:	701a      	strb	r2, [r3, #0]
      break;
 800a93a:	e0f2      	b.n	800ab22 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	885b      	ldrh	r3, [r3, #2]
 800a940:	b2db      	uxtb	r3, r3
 800a942:	2b05      	cmp	r3, #5
 800a944:	f200 80ac 	bhi.w	800aaa0 <USBD_GetDescriptor+0x258>
 800a948:	a201      	add	r2, pc, #4	; (adr r2, 800a950 <USBD_GetDescriptor+0x108>)
 800a94a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a94e:	bf00      	nop
 800a950:	0800a969 	.word	0x0800a969
 800a954:	0800a99d 	.word	0x0800a99d
 800a958:	0800a9d1 	.word	0x0800a9d1
 800a95c:	0800aa05 	.word	0x0800aa05
 800a960:	0800aa39 	.word	0x0800aa39
 800a964:	0800aa6d 	.word	0x0800aa6d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d00b      	beq.n	800a98c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	7c12      	ldrb	r2, [r2, #16]
 800a980:	f107 0108 	add.w	r1, r7, #8
 800a984:	4610      	mov	r0, r2
 800a986:	4798      	blx	r3
 800a988:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a98a:	e091      	b.n	800aab0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a98c:	6839      	ldr	r1, [r7, #0]
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f000 facb 	bl	800af2a <USBD_CtlError>
            err++;
 800a994:	7afb      	ldrb	r3, [r7, #11]
 800a996:	3301      	adds	r3, #1
 800a998:	72fb      	strb	r3, [r7, #11]
          break;
 800a99a:	e089      	b.n	800aab0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9a2:	689b      	ldr	r3, [r3, #8]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d00b      	beq.n	800a9c0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9ae:	689b      	ldr	r3, [r3, #8]
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	7c12      	ldrb	r2, [r2, #16]
 800a9b4:	f107 0108 	add.w	r1, r7, #8
 800a9b8:	4610      	mov	r0, r2
 800a9ba:	4798      	blx	r3
 800a9bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9be:	e077      	b.n	800aab0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a9c0:	6839      	ldr	r1, [r7, #0]
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f000 fab1 	bl	800af2a <USBD_CtlError>
            err++;
 800a9c8:	7afb      	ldrb	r3, [r7, #11]
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	72fb      	strb	r3, [r7, #11]
          break;
 800a9ce:	e06f      	b.n	800aab0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00b      	beq.n	800a9f4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	687a      	ldr	r2, [r7, #4]
 800a9e6:	7c12      	ldrb	r2, [r2, #16]
 800a9e8:	f107 0108 	add.w	r1, r7, #8
 800a9ec:	4610      	mov	r0, r2
 800a9ee:	4798      	blx	r3
 800a9f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9f2:	e05d      	b.n	800aab0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a9f4:	6839      	ldr	r1, [r7, #0]
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 fa97 	bl	800af2a <USBD_CtlError>
            err++;
 800a9fc:	7afb      	ldrb	r3, [r7, #11]
 800a9fe:	3301      	adds	r3, #1
 800aa00:	72fb      	strb	r3, [r7, #11]
          break;
 800aa02:	e055      	b.n	800aab0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d00b      	beq.n	800aa28 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa16:	691b      	ldr	r3, [r3, #16]
 800aa18:	687a      	ldr	r2, [r7, #4]
 800aa1a:	7c12      	ldrb	r2, [r2, #16]
 800aa1c:	f107 0108 	add.w	r1, r7, #8
 800aa20:	4610      	mov	r0, r2
 800aa22:	4798      	blx	r3
 800aa24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa26:	e043      	b.n	800aab0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aa28:	6839      	ldr	r1, [r7, #0]
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 fa7d 	bl	800af2a <USBD_CtlError>
            err++;
 800aa30:	7afb      	ldrb	r3, [r7, #11]
 800aa32:	3301      	adds	r3, #1
 800aa34:	72fb      	strb	r3, [r7, #11]
          break;
 800aa36:	e03b      	b.n	800aab0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa3e:	695b      	ldr	r3, [r3, #20]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d00b      	beq.n	800aa5c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa4a:	695b      	ldr	r3, [r3, #20]
 800aa4c:	687a      	ldr	r2, [r7, #4]
 800aa4e:	7c12      	ldrb	r2, [r2, #16]
 800aa50:	f107 0108 	add.w	r1, r7, #8
 800aa54:	4610      	mov	r0, r2
 800aa56:	4798      	blx	r3
 800aa58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa5a:	e029      	b.n	800aab0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aa5c:	6839      	ldr	r1, [r7, #0]
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 fa63 	bl	800af2a <USBD_CtlError>
            err++;
 800aa64:	7afb      	ldrb	r3, [r7, #11]
 800aa66:	3301      	adds	r3, #1
 800aa68:	72fb      	strb	r3, [r7, #11]
          break;
 800aa6a:	e021      	b.n	800aab0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa72:	699b      	ldr	r3, [r3, #24]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d00b      	beq.n	800aa90 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa7e:	699b      	ldr	r3, [r3, #24]
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	7c12      	ldrb	r2, [r2, #16]
 800aa84:	f107 0108 	add.w	r1, r7, #8
 800aa88:	4610      	mov	r0, r2
 800aa8a:	4798      	blx	r3
 800aa8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa8e:	e00f      	b.n	800aab0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aa90:	6839      	ldr	r1, [r7, #0]
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 fa49 	bl	800af2a <USBD_CtlError>
            err++;
 800aa98:	7afb      	ldrb	r3, [r7, #11]
 800aa9a:	3301      	adds	r3, #1
 800aa9c:	72fb      	strb	r3, [r7, #11]
          break;
 800aa9e:	e007      	b.n	800aab0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800aaa0:	6839      	ldr	r1, [r7, #0]
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 fa41 	bl	800af2a <USBD_CtlError>
          err++;
 800aaa8:	7afb      	ldrb	r3, [r7, #11]
 800aaaa:	3301      	adds	r3, #1
 800aaac:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800aaae:	bf00      	nop
      }
      break;
 800aab0:	e037      	b.n	800ab22 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	7c1b      	ldrb	r3, [r3, #16]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d109      	bne.n	800aace <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aac2:	f107 0208 	add.w	r2, r7, #8
 800aac6:	4610      	mov	r0, r2
 800aac8:	4798      	blx	r3
 800aaca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aacc:	e029      	b.n	800ab22 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aace:	6839      	ldr	r1, [r7, #0]
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f000 fa2a 	bl	800af2a <USBD_CtlError>
        err++;
 800aad6:	7afb      	ldrb	r3, [r7, #11]
 800aad8:	3301      	adds	r3, #1
 800aada:	72fb      	strb	r3, [r7, #11]
      break;
 800aadc:	e021      	b.n	800ab22 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	7c1b      	ldrb	r3, [r3, #16]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d10d      	bne.n	800ab02 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaee:	f107 0208 	add.w	r2, r7, #8
 800aaf2:	4610      	mov	r0, r2
 800aaf4:	4798      	blx	r3
 800aaf6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	3301      	adds	r3, #1
 800aafc:	2207      	movs	r2, #7
 800aafe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ab00:	e00f      	b.n	800ab22 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ab02:	6839      	ldr	r1, [r7, #0]
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 fa10 	bl	800af2a <USBD_CtlError>
        err++;
 800ab0a:	7afb      	ldrb	r3, [r7, #11]
 800ab0c:	3301      	adds	r3, #1
 800ab0e:	72fb      	strb	r3, [r7, #11]
      break;
 800ab10:	e007      	b.n	800ab22 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ab12:	6839      	ldr	r1, [r7, #0]
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f000 fa08 	bl	800af2a <USBD_CtlError>
      err++;
 800ab1a:	7afb      	ldrb	r3, [r7, #11]
 800ab1c:	3301      	adds	r3, #1
 800ab1e:	72fb      	strb	r3, [r7, #11]
      break;
 800ab20:	bf00      	nop
  }

  if (err != 0U)
 800ab22:	7afb      	ldrb	r3, [r7, #11]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d11e      	bne.n	800ab66 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	88db      	ldrh	r3, [r3, #6]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d016      	beq.n	800ab5e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ab30:	893b      	ldrh	r3, [r7, #8]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00e      	beq.n	800ab54 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	88da      	ldrh	r2, [r3, #6]
 800ab3a:	893b      	ldrh	r3, [r7, #8]
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	bf28      	it	cs
 800ab40:	4613      	movcs	r3, r2
 800ab42:	b29b      	uxth	r3, r3
 800ab44:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ab46:	893b      	ldrh	r3, [r7, #8]
 800ab48:	461a      	mov	r2, r3
 800ab4a:	68f9      	ldr	r1, [r7, #12]
 800ab4c:	6878      	ldr	r0, [r7, #4]
 800ab4e:	f000 fa5d 	bl	800b00c <USBD_CtlSendData>
 800ab52:	e009      	b.n	800ab68 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ab54:	6839      	ldr	r1, [r7, #0]
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 f9e7 	bl	800af2a <USBD_CtlError>
 800ab5c:	e004      	b.n	800ab68 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f000 faae 	bl	800b0c0 <USBD_CtlSendStatus>
 800ab64:	e000      	b.n	800ab68 <USBD_GetDescriptor+0x320>
    return;
 800ab66:	bf00      	nop
  }
}
 800ab68:	3710      	adds	r7, #16
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop

0800ab70 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	889b      	ldrh	r3, [r3, #4]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d131      	bne.n	800abe6 <USBD_SetAddress+0x76>
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	88db      	ldrh	r3, [r3, #6]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d12d      	bne.n	800abe6 <USBD_SetAddress+0x76>
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	885b      	ldrh	r3, [r3, #2]
 800ab8e:	2b7f      	cmp	r3, #127	; 0x7f
 800ab90:	d829      	bhi.n	800abe6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	885b      	ldrh	r3, [r3, #2]
 800ab96:	b2db      	uxtb	r3, r3
 800ab98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab9c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aba4:	b2db      	uxtb	r3, r3
 800aba6:	2b03      	cmp	r3, #3
 800aba8:	d104      	bne.n	800abb4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800abaa:	6839      	ldr	r1, [r7, #0]
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f000 f9bc 	bl	800af2a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abb2:	e01d      	b.n	800abf0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	7bfa      	ldrb	r2, [r7, #15]
 800abb8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800abbc:	7bfb      	ldrb	r3, [r7, #15]
 800abbe:	4619      	mov	r1, r3
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f003 ff97 	bl	800eaf4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 fa7a 	bl	800b0c0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800abcc:	7bfb      	ldrb	r3, [r7, #15]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d004      	beq.n	800abdc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2202      	movs	r2, #2
 800abd6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abda:	e009      	b.n	800abf0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2201      	movs	r2, #1
 800abe0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abe4:	e004      	b.n	800abf0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800abe6:	6839      	ldr	r1, [r7, #0]
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f000 f99e 	bl	800af2a <USBD_CtlError>
  }
}
 800abee:	bf00      	nop
 800abf0:	bf00      	nop
 800abf2:	3710      	adds	r7, #16
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}

0800abf8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b084      	sub	sp, #16
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac02:	2300      	movs	r3, #0
 800ac04:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	885b      	ldrh	r3, [r3, #2]
 800ac0a:	b2da      	uxtb	r2, r3
 800ac0c:	4b4e      	ldr	r3, [pc, #312]	; (800ad48 <USBD_SetConfig+0x150>)
 800ac0e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ac10:	4b4d      	ldr	r3, [pc, #308]	; (800ad48 <USBD_SetConfig+0x150>)
 800ac12:	781b      	ldrb	r3, [r3, #0]
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d905      	bls.n	800ac24 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ac18:	6839      	ldr	r1, [r7, #0]
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 f985 	bl	800af2a <USBD_CtlError>
    return USBD_FAIL;
 800ac20:	2303      	movs	r3, #3
 800ac22:	e08c      	b.n	800ad3e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac2a:	b2db      	uxtb	r3, r3
 800ac2c:	2b02      	cmp	r3, #2
 800ac2e:	d002      	beq.n	800ac36 <USBD_SetConfig+0x3e>
 800ac30:	2b03      	cmp	r3, #3
 800ac32:	d029      	beq.n	800ac88 <USBD_SetConfig+0x90>
 800ac34:	e075      	b.n	800ad22 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ac36:	4b44      	ldr	r3, [pc, #272]	; (800ad48 <USBD_SetConfig+0x150>)
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d020      	beq.n	800ac80 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ac3e:	4b42      	ldr	r3, [pc, #264]	; (800ad48 <USBD_SetConfig+0x150>)
 800ac40:	781b      	ldrb	r3, [r3, #0]
 800ac42:	461a      	mov	r2, r3
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ac48:	4b3f      	ldr	r3, [pc, #252]	; (800ad48 <USBD_SetConfig+0x150>)
 800ac4a:	781b      	ldrb	r3, [r3, #0]
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f7fe ffbd 	bl	8009bce <USBD_SetClassConfig>
 800ac54:	4603      	mov	r3, r0
 800ac56:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ac58:	7bfb      	ldrb	r3, [r7, #15]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d008      	beq.n	800ac70 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ac5e:	6839      	ldr	r1, [r7, #0]
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 f962 	bl	800af2a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2202      	movs	r2, #2
 800ac6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ac6e:	e065      	b.n	800ad3c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ac70:	6878      	ldr	r0, [r7, #4]
 800ac72:	f000 fa25 	bl	800b0c0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2203      	movs	r2, #3
 800ac7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ac7e:	e05d      	b.n	800ad3c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 fa1d 	bl	800b0c0 <USBD_CtlSendStatus>
      break;
 800ac86:	e059      	b.n	800ad3c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ac88:	4b2f      	ldr	r3, [pc, #188]	; (800ad48 <USBD_SetConfig+0x150>)
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d112      	bne.n	800acb6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2202      	movs	r2, #2
 800ac94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800ac98:	4b2b      	ldr	r3, [pc, #172]	; (800ad48 <USBD_SetConfig+0x150>)
 800ac9a:	781b      	ldrb	r3, [r3, #0]
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aca2:	4b29      	ldr	r3, [pc, #164]	; (800ad48 <USBD_SetConfig+0x150>)
 800aca4:	781b      	ldrb	r3, [r3, #0]
 800aca6:	4619      	mov	r1, r3
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f7fe ffac 	bl	8009c06 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f000 fa06 	bl	800b0c0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800acb4:	e042      	b.n	800ad3c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800acb6:	4b24      	ldr	r3, [pc, #144]	; (800ad48 <USBD_SetConfig+0x150>)
 800acb8:	781b      	ldrb	r3, [r3, #0]
 800acba:	461a      	mov	r2, r3
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	685b      	ldr	r3, [r3, #4]
 800acc0:	429a      	cmp	r2, r3
 800acc2:	d02a      	beq.n	800ad1a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	685b      	ldr	r3, [r3, #4]
 800acc8:	b2db      	uxtb	r3, r3
 800acca:	4619      	mov	r1, r3
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f7fe ff9a 	bl	8009c06 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800acd2:	4b1d      	ldr	r3, [pc, #116]	; (800ad48 <USBD_SetConfig+0x150>)
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	461a      	mov	r2, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800acdc:	4b1a      	ldr	r3, [pc, #104]	; (800ad48 <USBD_SetConfig+0x150>)
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	4619      	mov	r1, r3
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f7fe ff73 	bl	8009bce <USBD_SetClassConfig>
 800ace8:	4603      	mov	r3, r0
 800acea:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800acec:	7bfb      	ldrb	r3, [r7, #15]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d00f      	beq.n	800ad12 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800acf2:	6839      	ldr	r1, [r7, #0]
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f000 f918 	bl	800af2a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	685b      	ldr	r3, [r3, #4]
 800acfe:	b2db      	uxtb	r3, r3
 800ad00:	4619      	mov	r1, r3
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f7fe ff7f 	bl	8009c06 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2202      	movs	r2, #2
 800ad0c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ad10:	e014      	b.n	800ad3c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f000 f9d4 	bl	800b0c0 <USBD_CtlSendStatus>
      break;
 800ad18:	e010      	b.n	800ad3c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f000 f9d0 	bl	800b0c0 <USBD_CtlSendStatus>
      break;
 800ad20:	e00c      	b.n	800ad3c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ad22:	6839      	ldr	r1, [r7, #0]
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f000 f900 	bl	800af2a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ad2a:	4b07      	ldr	r3, [pc, #28]	; (800ad48 <USBD_SetConfig+0x150>)
 800ad2c:	781b      	ldrb	r3, [r3, #0]
 800ad2e:	4619      	mov	r1, r3
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f7fe ff68 	bl	8009c06 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ad36:	2303      	movs	r3, #3
 800ad38:	73fb      	strb	r3, [r7, #15]
      break;
 800ad3a:	bf00      	nop
  }

  return ret;
 800ad3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3710      	adds	r7, #16
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}
 800ad46:	bf00      	nop
 800ad48:	20000f5c 	.word	0x20000f5c

0800ad4c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	88db      	ldrh	r3, [r3, #6]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d004      	beq.n	800ad68 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ad5e:	6839      	ldr	r1, [r7, #0]
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f000 f8e2 	bl	800af2a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ad66:	e023      	b.n	800adb0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad6e:	b2db      	uxtb	r3, r3
 800ad70:	2b02      	cmp	r3, #2
 800ad72:	dc02      	bgt.n	800ad7a <USBD_GetConfig+0x2e>
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	dc03      	bgt.n	800ad80 <USBD_GetConfig+0x34>
 800ad78:	e015      	b.n	800ada6 <USBD_GetConfig+0x5a>
 800ad7a:	2b03      	cmp	r3, #3
 800ad7c:	d00b      	beq.n	800ad96 <USBD_GetConfig+0x4a>
 800ad7e:	e012      	b.n	800ada6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2200      	movs	r2, #0
 800ad84:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	3308      	adds	r3, #8
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 f93c 	bl	800b00c <USBD_CtlSendData>
        break;
 800ad94:	e00c      	b.n	800adb0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	3304      	adds	r3, #4
 800ad9a:	2201      	movs	r2, #1
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 f934 	bl	800b00c <USBD_CtlSendData>
        break;
 800ada4:	e004      	b.n	800adb0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ada6:	6839      	ldr	r1, [r7, #0]
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 f8be 	bl	800af2a <USBD_CtlError>
        break;
 800adae:	bf00      	nop
}
 800adb0:	bf00      	nop
 800adb2:	3708      	adds	r7, #8
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}

0800adb8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b082      	sub	sp, #8
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
 800adc0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adc8:	b2db      	uxtb	r3, r3
 800adca:	3b01      	subs	r3, #1
 800adcc:	2b02      	cmp	r3, #2
 800adce:	d81e      	bhi.n	800ae0e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	88db      	ldrh	r3, [r3, #6]
 800add4:	2b02      	cmp	r3, #2
 800add6:	d004      	beq.n	800ade2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800add8:	6839      	ldr	r1, [r7, #0]
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 f8a5 	bl	800af2a <USBD_CtlError>
        break;
 800ade0:	e01a      	b.n	800ae18 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2201      	movs	r2, #1
 800ade6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d005      	beq.n	800adfe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	f043 0202 	orr.w	r2, r3, #2
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	330c      	adds	r3, #12
 800ae02:	2202      	movs	r2, #2
 800ae04:	4619      	mov	r1, r3
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f000 f900 	bl	800b00c <USBD_CtlSendData>
      break;
 800ae0c:	e004      	b.n	800ae18 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ae0e:	6839      	ldr	r1, [r7, #0]
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f000 f88a 	bl	800af2a <USBD_CtlError>
      break;
 800ae16:	bf00      	nop
  }
}
 800ae18:	bf00      	nop
 800ae1a:	3708      	adds	r7, #8
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b082      	sub	sp, #8
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
 800ae28:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	885b      	ldrh	r3, [r3, #2]
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d107      	bne.n	800ae42 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2201      	movs	r2, #1
 800ae36:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 f940 	bl	800b0c0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ae40:	e013      	b.n	800ae6a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	885b      	ldrh	r3, [r3, #2]
 800ae46:	2b02      	cmp	r3, #2
 800ae48:	d10b      	bne.n	800ae62 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	889b      	ldrh	r3, [r3, #4]
 800ae4e:	0a1b      	lsrs	r3, r3, #8
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	b2da      	uxtb	r2, r3
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 f930 	bl	800b0c0 <USBD_CtlSendStatus>
}
 800ae60:	e003      	b.n	800ae6a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ae62:	6839      	ldr	r1, [r7, #0]
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 f860 	bl	800af2a <USBD_CtlError>
}
 800ae6a:	bf00      	nop
 800ae6c:	3708      	adds	r7, #8
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}

0800ae72 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae72:	b580      	push	{r7, lr}
 800ae74:	b082      	sub	sp, #8
 800ae76:	af00      	add	r7, sp, #0
 800ae78:	6078      	str	r0, [r7, #4]
 800ae7a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae82:	b2db      	uxtb	r3, r3
 800ae84:	3b01      	subs	r3, #1
 800ae86:	2b02      	cmp	r3, #2
 800ae88:	d80b      	bhi.n	800aea2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	885b      	ldrh	r3, [r3, #2]
 800ae8e:	2b01      	cmp	r3, #1
 800ae90:	d10c      	bne.n	800aeac <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2200      	movs	r2, #0
 800ae96:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f000 f910 	bl	800b0c0 <USBD_CtlSendStatus>
      }
      break;
 800aea0:	e004      	b.n	800aeac <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800aea2:	6839      	ldr	r1, [r7, #0]
 800aea4:	6878      	ldr	r0, [r7, #4]
 800aea6:	f000 f840 	bl	800af2a <USBD_CtlError>
      break;
 800aeaa:	e000      	b.n	800aeae <USBD_ClrFeature+0x3c>
      break;
 800aeac:	bf00      	nop
  }
}
 800aeae:	bf00      	nop
 800aeb0:	3708      	adds	r7, #8
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b084      	sub	sp, #16
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
 800aebe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	781a      	ldrb	r2, [r3, #0]
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	3301      	adds	r3, #1
 800aed0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	781a      	ldrb	r2, [r3, #0]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	3301      	adds	r3, #1
 800aede:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800aee0:	68f8      	ldr	r0, [r7, #12]
 800aee2:	f7ff fa17 	bl	800a314 <SWAPBYTE>
 800aee6:	4603      	mov	r3, r0
 800aee8:	461a      	mov	r2, r3
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	3301      	adds	r3, #1
 800aef2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	3301      	adds	r3, #1
 800aef8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800aefa:	68f8      	ldr	r0, [r7, #12]
 800aefc:	f7ff fa0a 	bl	800a314 <SWAPBYTE>
 800af00:	4603      	mov	r3, r0
 800af02:	461a      	mov	r2, r3
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	3301      	adds	r3, #1
 800af0c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	3301      	adds	r3, #1
 800af12:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800af14:	68f8      	ldr	r0, [r7, #12]
 800af16:	f7ff f9fd 	bl	800a314 <SWAPBYTE>
 800af1a:	4603      	mov	r3, r0
 800af1c:	461a      	mov	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	80da      	strh	r2, [r3, #6]
}
 800af22:	bf00      	nop
 800af24:	3710      	adds	r7, #16
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b082      	sub	sp, #8
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
 800af32:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800af34:	2180      	movs	r1, #128	; 0x80
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f003 fd72 	bl	800ea20 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800af3c:	2100      	movs	r1, #0
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f003 fd6e 	bl	800ea20 <USBD_LL_StallEP>
}
 800af44:	bf00      	nop
 800af46:	3708      	adds	r7, #8
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}

0800af4c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b086      	sub	sp, #24
 800af50:	af00      	add	r7, sp, #0
 800af52:	60f8      	str	r0, [r7, #12]
 800af54:	60b9      	str	r1, [r7, #8]
 800af56:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800af58:	2300      	movs	r3, #0
 800af5a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d036      	beq.n	800afd0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800af66:	6938      	ldr	r0, [r7, #16]
 800af68:	f000 f836 	bl	800afd8 <USBD_GetLen>
 800af6c:	4603      	mov	r3, r0
 800af6e:	3301      	adds	r3, #1
 800af70:	b29b      	uxth	r3, r3
 800af72:	005b      	lsls	r3, r3, #1
 800af74:	b29a      	uxth	r2, r3
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800af7a:	7dfb      	ldrb	r3, [r7, #23]
 800af7c:	68ba      	ldr	r2, [r7, #8]
 800af7e:	4413      	add	r3, r2
 800af80:	687a      	ldr	r2, [r7, #4]
 800af82:	7812      	ldrb	r2, [r2, #0]
 800af84:	701a      	strb	r2, [r3, #0]
  idx++;
 800af86:	7dfb      	ldrb	r3, [r7, #23]
 800af88:	3301      	adds	r3, #1
 800af8a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800af8c:	7dfb      	ldrb	r3, [r7, #23]
 800af8e:	68ba      	ldr	r2, [r7, #8]
 800af90:	4413      	add	r3, r2
 800af92:	2203      	movs	r2, #3
 800af94:	701a      	strb	r2, [r3, #0]
  idx++;
 800af96:	7dfb      	ldrb	r3, [r7, #23]
 800af98:	3301      	adds	r3, #1
 800af9a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800af9c:	e013      	b.n	800afc6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800af9e:	7dfb      	ldrb	r3, [r7, #23]
 800afa0:	68ba      	ldr	r2, [r7, #8]
 800afa2:	4413      	add	r3, r2
 800afa4:	693a      	ldr	r2, [r7, #16]
 800afa6:	7812      	ldrb	r2, [r2, #0]
 800afa8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	3301      	adds	r3, #1
 800afae:	613b      	str	r3, [r7, #16]
    idx++;
 800afb0:	7dfb      	ldrb	r3, [r7, #23]
 800afb2:	3301      	adds	r3, #1
 800afb4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800afb6:	7dfb      	ldrb	r3, [r7, #23]
 800afb8:	68ba      	ldr	r2, [r7, #8]
 800afba:	4413      	add	r3, r2
 800afbc:	2200      	movs	r2, #0
 800afbe:	701a      	strb	r2, [r3, #0]
    idx++;
 800afc0:	7dfb      	ldrb	r3, [r7, #23]
 800afc2:	3301      	adds	r3, #1
 800afc4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	781b      	ldrb	r3, [r3, #0]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d1e7      	bne.n	800af9e <USBD_GetString+0x52>
 800afce:	e000      	b.n	800afd2 <USBD_GetString+0x86>
    return;
 800afd0:	bf00      	nop
  }
}
 800afd2:	3718      	adds	r7, #24
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}

0800afd8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800afd8:	b480      	push	{r7}
 800afda:	b085      	sub	sp, #20
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800afe0:	2300      	movs	r3, #0
 800afe2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800afe8:	e005      	b.n	800aff6 <USBD_GetLen+0x1e>
  {
    len++;
 800afea:	7bfb      	ldrb	r3, [r7, #15]
 800afec:	3301      	adds	r3, #1
 800afee:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	3301      	adds	r3, #1
 800aff4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	781b      	ldrb	r3, [r3, #0]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d1f5      	bne.n	800afea <USBD_GetLen+0x12>
  }

  return len;
 800affe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b000:	4618      	mov	r0, r3
 800b002:	3714      	adds	r7, #20
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr

0800b00c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b084      	sub	sp, #16
 800b010:	af00      	add	r7, sp, #0
 800b012:	60f8      	str	r0, [r7, #12]
 800b014:	60b9      	str	r1, [r7, #8]
 800b016:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2202      	movs	r2, #2
 800b01c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	687a      	ldr	r2, [r7, #4]
 800b024:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	687a      	ldr	r2, [r7, #4]
 800b02a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	68ba      	ldr	r2, [r7, #8]
 800b030:	2100      	movs	r1, #0
 800b032:	68f8      	ldr	r0, [r7, #12]
 800b034:	f003 fd7d 	bl	800eb32 <USBD_LL_Transmit>

  return USBD_OK;
 800b038:	2300      	movs	r3, #0
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3710      	adds	r7, #16
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}

0800b042 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b042:	b580      	push	{r7, lr}
 800b044:	b084      	sub	sp, #16
 800b046:	af00      	add	r7, sp, #0
 800b048:	60f8      	str	r0, [r7, #12]
 800b04a:	60b9      	str	r1, [r7, #8]
 800b04c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	68ba      	ldr	r2, [r7, #8]
 800b052:	2100      	movs	r1, #0
 800b054:	68f8      	ldr	r0, [r7, #12]
 800b056:	f003 fd6c 	bl	800eb32 <USBD_LL_Transmit>

  return USBD_OK;
 800b05a:	2300      	movs	r3, #0
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3710      	adds	r7, #16
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}

0800b064 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b084      	sub	sp, #16
 800b068:	af00      	add	r7, sp, #0
 800b06a:	60f8      	str	r0, [r7, #12]
 800b06c:	60b9      	str	r1, [r7, #8]
 800b06e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	2203      	movs	r2, #3
 800b074:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	687a      	ldr	r2, [r7, #4]
 800b07c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	68ba      	ldr	r2, [r7, #8]
 800b08c:	2100      	movs	r1, #0
 800b08e:	68f8      	ldr	r0, [r7, #12]
 800b090:	f003 fd70 	bl	800eb74 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b094:	2300      	movs	r3, #0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b084      	sub	sp, #16
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	60f8      	str	r0, [r7, #12]
 800b0a6:	60b9      	str	r1, [r7, #8]
 800b0a8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	68ba      	ldr	r2, [r7, #8]
 800b0ae:	2100      	movs	r1, #0
 800b0b0:	68f8      	ldr	r0, [r7, #12]
 800b0b2:	f003 fd5f 	bl	800eb74 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b0b6:	2300      	movs	r3, #0
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3710      	adds	r7, #16
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2204      	movs	r2, #4
 800b0cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f003 fd2b 	bl	800eb32 <USBD_LL_Transmit>

  return USBD_OK;
 800b0dc:	2300      	movs	r3, #0
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3708      	adds	r7, #8
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}

0800b0e6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b0e6:	b580      	push	{r7, lr}
 800b0e8:	b082      	sub	sp, #8
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2205      	movs	r2, #5
 800b0f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	2100      	movs	r1, #0
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f003 fd39 	bl	800eb74 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b102:	2300      	movs	r3, #0
}
 800b104:	4618      	mov	r0, r3
 800b106:	3708      	adds	r7, #8
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b10c:	b480      	push	{r7}
 800b10e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800b110:	bf00      	nop
 800b112:	46bd      	mov	sp, r7
 800b114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b118:	4770      	bx	lr
	...

0800b11c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b11c:	b480      	push	{r7}
 800b11e:	b085      	sub	sp, #20
 800b120:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b122:	f3ef 8305 	mrs	r3, IPSR
 800b126:	60bb      	str	r3, [r7, #8]
  return(result);
 800b128:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d10f      	bne.n	800b14e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b12e:	f3ef 8310 	mrs	r3, PRIMASK
 800b132:	607b      	str	r3, [r7, #4]
  return(result);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d105      	bne.n	800b146 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b13a:	f3ef 8311 	mrs	r3, BASEPRI
 800b13e:	603b      	str	r3, [r7, #0]
  return(result);
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d007      	beq.n	800b156 <osKernelInitialize+0x3a>
 800b146:	4b0e      	ldr	r3, [pc, #56]	; (800b180 <osKernelInitialize+0x64>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	2b02      	cmp	r3, #2
 800b14c:	d103      	bne.n	800b156 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800b14e:	f06f 0305 	mvn.w	r3, #5
 800b152:	60fb      	str	r3, [r7, #12]
 800b154:	e00c      	b.n	800b170 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b156:	4b0a      	ldr	r3, [pc, #40]	; (800b180 <osKernelInitialize+0x64>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d105      	bne.n	800b16a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b15e:	4b08      	ldr	r3, [pc, #32]	; (800b180 <osKernelInitialize+0x64>)
 800b160:	2201      	movs	r2, #1
 800b162:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b164:	2300      	movs	r3, #0
 800b166:	60fb      	str	r3, [r7, #12]
 800b168:	e002      	b.n	800b170 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800b16a:	f04f 33ff 	mov.w	r3, #4294967295
 800b16e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b170:	68fb      	ldr	r3, [r7, #12]
}
 800b172:	4618      	mov	r0, r3
 800b174:	3714      	adds	r7, #20
 800b176:	46bd      	mov	sp, r7
 800b178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17c:	4770      	bx	lr
 800b17e:	bf00      	nop
 800b180:	20000f60 	.word	0x20000f60

0800b184 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b18a:	f3ef 8305 	mrs	r3, IPSR
 800b18e:	60bb      	str	r3, [r7, #8]
  return(result);
 800b190:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b192:	2b00      	cmp	r3, #0
 800b194:	d10f      	bne.n	800b1b6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b196:	f3ef 8310 	mrs	r3, PRIMASK
 800b19a:	607b      	str	r3, [r7, #4]
  return(result);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d105      	bne.n	800b1ae <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b1a2:	f3ef 8311 	mrs	r3, BASEPRI
 800b1a6:	603b      	str	r3, [r7, #0]
  return(result);
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d007      	beq.n	800b1be <osKernelStart+0x3a>
 800b1ae:	4b0f      	ldr	r3, [pc, #60]	; (800b1ec <osKernelStart+0x68>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	2b02      	cmp	r3, #2
 800b1b4:	d103      	bne.n	800b1be <osKernelStart+0x3a>
    stat = osErrorISR;
 800b1b6:	f06f 0305 	mvn.w	r3, #5
 800b1ba:	60fb      	str	r3, [r7, #12]
 800b1bc:	e010      	b.n	800b1e0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b1be:	4b0b      	ldr	r3, [pc, #44]	; (800b1ec <osKernelStart+0x68>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	2b01      	cmp	r3, #1
 800b1c4:	d109      	bne.n	800b1da <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b1c6:	f7ff ffa1 	bl	800b10c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b1ca:	4b08      	ldr	r3, [pc, #32]	; (800b1ec <osKernelStart+0x68>)
 800b1cc:	2202      	movs	r2, #2
 800b1ce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b1d0:	f001 fa2c 	bl	800c62c <vTaskStartScheduler>
      stat = osOK;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	60fb      	str	r3, [r7, #12]
 800b1d8:	e002      	b.n	800b1e0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800b1da:	f04f 33ff 	mov.w	r3, #4294967295
 800b1de:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b1e0:	68fb      	ldr	r3, [r7, #12]
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3710      	adds	r7, #16
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
 800b1ea:	bf00      	nop
 800b1ec:	20000f60 	.word	0x20000f60

0800b1f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b090      	sub	sp, #64	; 0x40
 800b1f4:	af04      	add	r7, sp, #16
 800b1f6:	60f8      	str	r0, [r7, #12]
 800b1f8:	60b9      	str	r1, [r7, #8]
 800b1fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b200:	f3ef 8305 	mrs	r3, IPSR
 800b204:	61fb      	str	r3, [r7, #28]
  return(result);
 800b206:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800b208:	2b00      	cmp	r3, #0
 800b20a:	f040 808f 	bne.w	800b32c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b20e:	f3ef 8310 	mrs	r3, PRIMASK
 800b212:	61bb      	str	r3, [r7, #24]
  return(result);
 800b214:	69bb      	ldr	r3, [r7, #24]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d105      	bne.n	800b226 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b21a:	f3ef 8311 	mrs	r3, BASEPRI
 800b21e:	617b      	str	r3, [r7, #20]
  return(result);
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d003      	beq.n	800b22e <osThreadNew+0x3e>
 800b226:	4b44      	ldr	r3, [pc, #272]	; (800b338 <osThreadNew+0x148>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	2b02      	cmp	r3, #2
 800b22c:	d07e      	beq.n	800b32c <osThreadNew+0x13c>
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d07b      	beq.n	800b32c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800b234:	2380      	movs	r3, #128	; 0x80
 800b236:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800b238:	2318      	movs	r3, #24
 800b23a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800b23c:	2300      	movs	r3, #0
 800b23e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800b240:	f04f 33ff 	mov.w	r3, #4294967295
 800b244:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d045      	beq.n	800b2d8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d002      	beq.n	800b25a <osThreadNew+0x6a>
        name = attr->name;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	699b      	ldr	r3, [r3, #24]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d002      	beq.n	800b268 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	699b      	ldr	r3, [r3, #24]
 800b266:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d008      	beq.n	800b280 <osThreadNew+0x90>
 800b26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b270:	2b38      	cmp	r3, #56	; 0x38
 800b272:	d805      	bhi.n	800b280 <osThreadNew+0x90>
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	f003 0301 	and.w	r3, r3, #1
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d001      	beq.n	800b284 <osThreadNew+0x94>
        return (NULL);
 800b280:	2300      	movs	r3, #0
 800b282:	e054      	b.n	800b32e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	695b      	ldr	r3, [r3, #20]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d003      	beq.n	800b294 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	695b      	ldr	r3, [r3, #20]
 800b290:	089b      	lsrs	r3, r3, #2
 800b292:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d00e      	beq.n	800b2ba <osThreadNew+0xca>
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	68db      	ldr	r3, [r3, #12]
 800b2a0:	2ba7      	cmp	r3, #167	; 0xa7
 800b2a2:	d90a      	bls.n	800b2ba <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d006      	beq.n	800b2ba <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	695b      	ldr	r3, [r3, #20]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d002      	beq.n	800b2ba <osThreadNew+0xca>
        mem = 1;
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	623b      	str	r3, [r7, #32]
 800b2b8:	e010      	b.n	800b2dc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	689b      	ldr	r3, [r3, #8]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d10c      	bne.n	800b2dc <osThreadNew+0xec>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d108      	bne.n	800b2dc <osThreadNew+0xec>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	691b      	ldr	r3, [r3, #16]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d104      	bne.n	800b2dc <osThreadNew+0xec>
          mem = 0;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	623b      	str	r3, [r7, #32]
 800b2d6:	e001      	b.n	800b2dc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b2dc:	6a3b      	ldr	r3, [r7, #32]
 800b2de:	2b01      	cmp	r3, #1
 800b2e0:	d110      	bne.n	800b304 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800b2e6:	687a      	ldr	r2, [r7, #4]
 800b2e8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b2ea:	9202      	str	r2, [sp, #8]
 800b2ec:	9301      	str	r3, [sp, #4]
 800b2ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2f0:	9300      	str	r3, [sp, #0]
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b2f8:	68f8      	ldr	r0, [r7, #12]
 800b2fa:	f000 ffa1 	bl	800c240 <xTaskCreateStatic>
 800b2fe:	4603      	mov	r3, r0
 800b300:	613b      	str	r3, [r7, #16]
 800b302:	e013      	b.n	800b32c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800b304:	6a3b      	ldr	r3, [r7, #32]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d110      	bne.n	800b32c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b30a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b30c:	b29a      	uxth	r2, r3
 800b30e:	f107 0310 	add.w	r3, r7, #16
 800b312:	9301      	str	r3, [sp, #4]
 800b314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b31c:	68f8      	ldr	r0, [r7, #12]
 800b31e:	f000 fff2 	bl	800c306 <xTaskCreate>
 800b322:	4603      	mov	r3, r0
 800b324:	2b01      	cmp	r3, #1
 800b326:	d001      	beq.n	800b32c <osThreadNew+0x13c>
          hTask = NULL;
 800b328:	2300      	movs	r3, #0
 800b32a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b32c:	693b      	ldr	r3, [r7, #16]
}
 800b32e:	4618      	mov	r0, r3
 800b330:	3730      	adds	r7, #48	; 0x30
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}
 800b336:	bf00      	nop
 800b338:	20000f60 	.word	0x20000f60

0800b33c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b086      	sub	sp, #24
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b344:	f3ef 8305 	mrs	r3, IPSR
 800b348:	613b      	str	r3, [r7, #16]
  return(result);
 800b34a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d10f      	bne.n	800b370 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b350:	f3ef 8310 	mrs	r3, PRIMASK
 800b354:	60fb      	str	r3, [r7, #12]
  return(result);
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d105      	bne.n	800b368 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b35c:	f3ef 8311 	mrs	r3, BASEPRI
 800b360:	60bb      	str	r3, [r7, #8]
  return(result);
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d007      	beq.n	800b378 <osDelay+0x3c>
 800b368:	4b0a      	ldr	r3, [pc, #40]	; (800b394 <osDelay+0x58>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	2b02      	cmp	r3, #2
 800b36e:	d103      	bne.n	800b378 <osDelay+0x3c>
    stat = osErrorISR;
 800b370:	f06f 0305 	mvn.w	r3, #5
 800b374:	617b      	str	r3, [r7, #20]
 800b376:	e007      	b.n	800b388 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800b378:	2300      	movs	r3, #0
 800b37a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d002      	beq.n	800b388 <osDelay+0x4c>
      vTaskDelay(ticks);
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f001 f91c 	bl	800c5c0 <vTaskDelay>
    }
  }

  return (stat);
 800b388:	697b      	ldr	r3, [r7, #20]
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3718      	adds	r7, #24
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
 800b392:	bf00      	nop
 800b394:	20000f60 	.word	0x20000f60

0800b398 <TimerCallback>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

static void TimerCallback (TimerHandle_t hTimer) {
 800b398:	b580      	push	{r7, lr}
 800b39a:	b084      	sub	sp, #16
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f002 fadf 	bl	800d964 <pvTimerGetTimerID>
 800b3a6:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d005      	beq.n	800b3ba <TimerCallback+0x22>
    callb->func (callb->arg);
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	68fa      	ldr	r2, [r7, #12]
 800b3b4:	6852      	ldr	r2, [r2, #4]
 800b3b6:	4610      	mov	r0, r2
 800b3b8:	4798      	blx	r3
  }
}
 800b3ba:	bf00      	nop
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
	...

0800b3c4 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b08e      	sub	sp, #56	; 0x38
 800b3c8:	af02      	add	r7, sp, #8
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	607a      	str	r2, [r7, #4]
 800b3ce:	603b      	str	r3, [r7, #0]
 800b3d0:	460b      	mov	r3, r1
 800b3d2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b3d8:	f3ef 8305 	mrs	r3, IPSR
 800b3dc:	61bb      	str	r3, [r7, #24]
  return(result);
 800b3de:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (func != NULL)) {
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d16a      	bne.n	800b4ba <osTimerNew+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b3e4:	f3ef 8310 	mrs	r3, PRIMASK
 800b3e8:	617b      	str	r3, [r7, #20]
  return(result);
 800b3ea:	697b      	ldr	r3, [r7, #20]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d105      	bne.n	800b3fc <osTimerNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b3f0:	f3ef 8311 	mrs	r3, BASEPRI
 800b3f4:	613b      	str	r3, [r7, #16]
  return(result);
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d003      	beq.n	800b404 <osTimerNew+0x40>
 800b3fc:	4b31      	ldr	r3, [pc, #196]	; (800b4c4 <osTimerNew+0x100>)
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2b02      	cmp	r3, #2
 800b402:	d05a      	beq.n	800b4ba <osTimerNew+0xf6>
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d057      	beq.n	800b4ba <osTimerNew+0xf6>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800b40a:	2008      	movs	r0, #8
 800b40c:	f002 fd02 	bl	800de14 <pvPortMalloc>
 800b410:	61f8      	str	r0, [r7, #28]

    if (callb != NULL) {
 800b412:	69fb      	ldr	r3, [r7, #28]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d050      	beq.n	800b4ba <osTimerNew+0xf6>
      callb->func = func;
 800b418:	69fb      	ldr	r3, [r7, #28]
 800b41a:	68fa      	ldr	r2, [r7, #12]
 800b41c:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800b424:	7afb      	ldrb	r3, [r7, #11]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d102      	bne.n	800b430 <osTimerNew+0x6c>
        reload = pdFALSE;
 800b42a:	2300      	movs	r3, #0
 800b42c:	627b      	str	r3, [r7, #36]	; 0x24
 800b42e:	e001      	b.n	800b434 <osTimerNew+0x70>
      } else {
        reload = pdTRUE;
 800b430:	2301      	movs	r3, #1
 800b432:	627b      	str	r3, [r7, #36]	; 0x24
      }

      mem  = -1;
 800b434:	f04f 33ff 	mov.w	r3, #4294967295
 800b438:	623b      	str	r3, [r7, #32]
      name = NULL;
 800b43a:	2300      	movs	r3, #0
 800b43c:	62fb      	str	r3, [r7, #44]	; 0x2c

      if (attr != NULL) {
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d01c      	beq.n	800b47e <osTimerNew+0xba>
        if (attr->name != NULL) {
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d002      	beq.n	800b452 <osTimerNew+0x8e>
          name = attr->name;
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	689b      	ldr	r3, [r3, #8]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d006      	beq.n	800b468 <osTimerNew+0xa4>
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	68db      	ldr	r3, [r3, #12]
 800b45e:	2b2b      	cmp	r3, #43	; 0x2b
 800b460:	d902      	bls.n	800b468 <osTimerNew+0xa4>
          mem = 1;
 800b462:	2301      	movs	r3, #1
 800b464:	623b      	str	r3, [r7, #32]
 800b466:	e00c      	b.n	800b482 <osTimerNew+0xbe>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	689b      	ldr	r3, [r3, #8]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d108      	bne.n	800b482 <osTimerNew+0xbe>
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	68db      	ldr	r3, [r3, #12]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d104      	bne.n	800b482 <osTimerNew+0xbe>
            mem = 0;
 800b478:	2300      	movs	r3, #0
 800b47a:	623b      	str	r3, [r7, #32]
 800b47c:	e001      	b.n	800b482 <osTimerNew+0xbe>
          }
        }
      }
      else {
        mem = 0;
 800b47e:	2300      	movs	r3, #0
 800b480:	623b      	str	r3, [r7, #32]
      }

      if (mem == 1) {
 800b482:	6a3b      	ldr	r3, [r7, #32]
 800b484:	2b01      	cmp	r3, #1
 800b486:	d10c      	bne.n	800b4a2 <osTimerNew+0xde>
        hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	689b      	ldr	r3, [r3, #8]
 800b48c:	9301      	str	r3, [sp, #4]
 800b48e:	4b0e      	ldr	r3, [pc, #56]	; (800b4c8 <osTimerNew+0x104>)
 800b490:	9300      	str	r3, [sp, #0]
 800b492:	69fb      	ldr	r3, [r7, #28]
 800b494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b496:	2101      	movs	r1, #1
 800b498:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b49a:	f001 fed2 	bl	800d242 <xTimerCreateStatic>
 800b49e:	62b8      	str	r0, [r7, #40]	; 0x28
 800b4a0:	e00b      	b.n	800b4ba <osTimerNew+0xf6>
      }
      else {
        if (mem == 0) {
 800b4a2:	6a3b      	ldr	r3, [r7, #32]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d108      	bne.n	800b4ba <osTimerNew+0xf6>
          hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800b4a8:	4b07      	ldr	r3, [pc, #28]	; (800b4c8 <osTimerNew+0x104>)
 800b4aa:	9300      	str	r3, [sp, #0]
 800b4ac:	69fb      	ldr	r3, [r7, #28]
 800b4ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4b0:	2101      	movs	r1, #1
 800b4b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b4b4:	f001 fea4 	bl	800d200 <xTimerCreate>
 800b4b8:	62b8      	str	r0, [r7, #40]	; 0x28
        }
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800b4ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3730      	adds	r7, #48	; 0x30
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}
 800b4c4:	20000f60 	.word	0x20000f60
 800b4c8:	0800b399 	.word	0x0800b399

0800b4cc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b08c      	sub	sp, #48	; 0x30
 800b4d0:	af02      	add	r7, sp, #8
 800b4d2:	60f8      	str	r0, [r7, #12]
 800b4d4:	60b9      	str	r1, [r7, #8]
 800b4d6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b4d8:	2300      	movs	r3, #0
 800b4da:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4dc:	f3ef 8305 	mrs	r3, IPSR
 800b4e0:	61bb      	str	r3, [r7, #24]
  return(result);
 800b4e2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d16f      	bne.n	800b5c8 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b4e8:	f3ef 8310 	mrs	r3, PRIMASK
 800b4ec:	617b      	str	r3, [r7, #20]
  return(result);
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d105      	bne.n	800b500 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b4f4:	f3ef 8311 	mrs	r3, BASEPRI
 800b4f8:	613b      	str	r3, [r7, #16]
  return(result);
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d003      	beq.n	800b508 <osMessageQueueNew+0x3c>
 800b500:	4b34      	ldr	r3, [pc, #208]	; (800b5d4 <osMessageQueueNew+0x108>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	2b02      	cmp	r3, #2
 800b506:	d05f      	beq.n	800b5c8 <osMessageQueueNew+0xfc>
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d05c      	beq.n	800b5c8 <osMessageQueueNew+0xfc>
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d059      	beq.n	800b5c8 <osMessageQueueNew+0xfc>
    mem = -1;
 800b514:	f04f 33ff 	mov.w	r3, #4294967295
 800b518:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d029      	beq.n	800b574 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	689b      	ldr	r3, [r3, #8]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d012      	beq.n	800b54e <osMessageQueueNew+0x82>
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	68db      	ldr	r3, [r3, #12]
 800b52c:	2b4f      	cmp	r3, #79	; 0x4f
 800b52e:	d90e      	bls.n	800b54e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b534:	2b00      	cmp	r3, #0
 800b536:	d00a      	beq.n	800b54e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	695a      	ldr	r2, [r3, #20]
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	68b9      	ldr	r1, [r7, #8]
 800b540:	fb01 f303 	mul.w	r3, r1, r3
 800b544:	429a      	cmp	r2, r3
 800b546:	d302      	bcc.n	800b54e <osMessageQueueNew+0x82>
        mem = 1;
 800b548:	2301      	movs	r3, #1
 800b54a:	623b      	str	r3, [r7, #32]
 800b54c:	e014      	b.n	800b578 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	689b      	ldr	r3, [r3, #8]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d110      	bne.n	800b578 <osMessageQueueNew+0xac>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d10c      	bne.n	800b578 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b562:	2b00      	cmp	r3, #0
 800b564:	d108      	bne.n	800b578 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	695b      	ldr	r3, [r3, #20]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d104      	bne.n	800b578 <osMessageQueueNew+0xac>
          mem = 0;
 800b56e:	2300      	movs	r3, #0
 800b570:	623b      	str	r3, [r7, #32]
 800b572:	e001      	b.n	800b578 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800b574:	2300      	movs	r3, #0
 800b576:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b578:	6a3b      	ldr	r3, [r7, #32]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d10b      	bne.n	800b596 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	691a      	ldr	r2, [r3, #16]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	689b      	ldr	r3, [r3, #8]
 800b586:	2100      	movs	r1, #0
 800b588:	9100      	str	r1, [sp, #0]
 800b58a:	68b9      	ldr	r1, [r7, #8]
 800b58c:	68f8      	ldr	r0, [r7, #12]
 800b58e:	f000 f975 	bl	800b87c <xQueueGenericCreateStatic>
 800b592:	6278      	str	r0, [r7, #36]	; 0x24
 800b594:	e008      	b.n	800b5a8 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800b596:	6a3b      	ldr	r3, [r7, #32]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d105      	bne.n	800b5a8 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800b59c:	2200      	movs	r2, #0
 800b59e:	68b9      	ldr	r1, [r7, #8]
 800b5a0:	68f8      	ldr	r0, [r7, #12]
 800b5a2:	f000 f9ed 	bl	800b980 <xQueueGenericCreate>
 800b5a6:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b5a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d00c      	beq.n	800b5c8 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d003      	beq.n	800b5bc <osMessageQueueNew+0xf0>
        name = attr->name;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	61fb      	str	r3, [r7, #28]
 800b5ba:	e001      	b.n	800b5c0 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800b5bc:	2300      	movs	r3, #0
 800b5be:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800b5c0:	69f9      	ldr	r1, [r7, #28]
 800b5c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b5c4:	f000 fdde 	bl	800c184 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b5c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	3728      	adds	r7, #40	; 0x28
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}
 800b5d2:	bf00      	nop
 800b5d4:	20000f60 	.word	0x20000f60

0800b5d8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b5d8:	b480      	push	{r7}
 800b5da:	b085      	sub	sp, #20
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	60f8      	str	r0, [r7, #12]
 800b5e0:	60b9      	str	r1, [r7, #8]
 800b5e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	4a07      	ldr	r2, [pc, #28]	; (800b604 <vApplicationGetIdleTaskMemory+0x2c>)
 800b5e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	4a06      	ldr	r2, [pc, #24]	; (800b608 <vApplicationGetIdleTaskMemory+0x30>)
 800b5ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2280      	movs	r2, #128	; 0x80
 800b5f4:	601a      	str	r2, [r3, #0]
}
 800b5f6:	bf00      	nop
 800b5f8:	3714      	adds	r7, #20
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr
 800b602:	bf00      	nop
 800b604:	20000f64 	.word	0x20000f64
 800b608:	2000100c 	.word	0x2000100c

0800b60c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b60c:	b480      	push	{r7}
 800b60e:	b085      	sub	sp, #20
 800b610:	af00      	add	r7, sp, #0
 800b612:	60f8      	str	r0, [r7, #12]
 800b614:	60b9      	str	r1, [r7, #8]
 800b616:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	4a07      	ldr	r2, [pc, #28]	; (800b638 <vApplicationGetTimerTaskMemory+0x2c>)
 800b61c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b61e:	68bb      	ldr	r3, [r7, #8]
 800b620:	4a06      	ldr	r2, [pc, #24]	; (800b63c <vApplicationGetTimerTaskMemory+0x30>)
 800b622:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b62a:	601a      	str	r2, [r3, #0]
}
 800b62c:	bf00      	nop
 800b62e:	3714      	adds	r7, #20
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr
 800b638:	2000120c 	.word	0x2000120c
 800b63c:	200012b4 	.word	0x200012b4

0800b640 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b640:	b480      	push	{r7}
 800b642:	b083      	sub	sp, #12
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f103 0208 	add.w	r2, r3, #8
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	f04f 32ff 	mov.w	r2, #4294967295
 800b658:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	f103 0208 	add.w	r2, r3, #8
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	f103 0208 	add.w	r2, r3, #8
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2200      	movs	r2, #0
 800b672:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b674:	bf00      	nop
 800b676:	370c      	adds	r7, #12
 800b678:	46bd      	mov	sp, r7
 800b67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67e:	4770      	bx	lr

0800b680 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b680:	b480      	push	{r7}
 800b682:	b083      	sub	sp, #12
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b68e:	bf00      	nop
 800b690:	370c      	adds	r7, #12
 800b692:	46bd      	mov	sp, r7
 800b694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b698:	4770      	bx	lr

0800b69a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b69a:	b480      	push	{r7}
 800b69c:	b085      	sub	sp, #20
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
 800b6a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	685b      	ldr	r3, [r3, #4]
 800b6a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	68fa      	ldr	r2, [r7, #12]
 800b6ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	689a      	ldr	r2, [r3, #8]
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	689b      	ldr	r3, [r3, #8]
 800b6bc:	683a      	ldr	r2, [r7, #0]
 800b6be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	683a      	ldr	r2, [r7, #0]
 800b6c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	687a      	ldr	r2, [r7, #4]
 800b6ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	1c5a      	adds	r2, r3, #1
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	601a      	str	r2, [r3, #0]
}
 800b6d6:	bf00      	nop
 800b6d8:	3714      	adds	r7, #20
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr

0800b6e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b6e2:	b480      	push	{r7}
 800b6e4:	b085      	sub	sp, #20
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	6078      	str	r0, [r7, #4]
 800b6ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6f8:	d103      	bne.n	800b702 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	691b      	ldr	r3, [r3, #16]
 800b6fe:	60fb      	str	r3, [r7, #12]
 800b700:	e00c      	b.n	800b71c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	3308      	adds	r3, #8
 800b706:	60fb      	str	r3, [r7, #12]
 800b708:	e002      	b.n	800b710 <vListInsert+0x2e>
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	685b      	ldr	r3, [r3, #4]
 800b70e:	60fb      	str	r3, [r7, #12]
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	68ba      	ldr	r2, [r7, #8]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d2f6      	bcs.n	800b70a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	685a      	ldr	r2, [r3, #4]
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	683a      	ldr	r2, [r7, #0]
 800b72a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	68fa      	ldr	r2, [r7, #12]
 800b730:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	683a      	ldr	r2, [r7, #0]
 800b736:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	1c5a      	adds	r2, r3, #1
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	601a      	str	r2, [r3, #0]
}
 800b748:	bf00      	nop
 800b74a:	3714      	adds	r7, #20
 800b74c:	46bd      	mov	sp, r7
 800b74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b752:	4770      	bx	lr

0800b754 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b754:	b480      	push	{r7}
 800b756:	b085      	sub	sp, #20
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	691b      	ldr	r3, [r3, #16]
 800b760:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	687a      	ldr	r2, [r7, #4]
 800b768:	6892      	ldr	r2, [r2, #8]
 800b76a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	689b      	ldr	r3, [r3, #8]
 800b770:	687a      	ldr	r2, [r7, #4]
 800b772:	6852      	ldr	r2, [r2, #4]
 800b774:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	685b      	ldr	r3, [r3, #4]
 800b77a:	687a      	ldr	r2, [r7, #4]
 800b77c:	429a      	cmp	r2, r3
 800b77e:	d103      	bne.n	800b788 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	689a      	ldr	r2, [r3, #8]
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2200      	movs	r2, #0
 800b78c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	1e5a      	subs	r2, r3, #1
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3714      	adds	r7, #20
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a6:	4770      	bx	lr

0800b7a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b084      	sub	sp, #16
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
 800b7b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d10c      	bne.n	800b7d6 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c0:	b672      	cpsid	i
 800b7c2:	f383 8811 	msr	BASEPRI, r3
 800b7c6:	f3bf 8f6f 	isb	sy
 800b7ca:	f3bf 8f4f 	dsb	sy
 800b7ce:	b662      	cpsie	i
 800b7d0:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b7d2:	bf00      	nop
 800b7d4:	e7fe      	b.n	800b7d4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b7d6:	f002 f9f1 	bl	800dbbc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681a      	ldr	r2, [r3, #0]
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7e2:	68f9      	ldr	r1, [r7, #12]
 800b7e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b7e6:	fb01 f303 	mul.w	r3, r1, r3
 800b7ea:	441a      	add	r2, r3
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	681a      	ldr	r2, [r3, #0]
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	681a      	ldr	r2, [r3, #0]
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b806:	3b01      	subs	r3, #1
 800b808:	68f9      	ldr	r1, [r7, #12]
 800b80a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b80c:	fb01 f303 	mul.w	r3, r1, r3
 800b810:	441a      	add	r2, r3
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	22ff      	movs	r2, #255	; 0xff
 800b81a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	22ff      	movs	r2, #255	; 0xff
 800b822:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d114      	bne.n	800b856 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	691b      	ldr	r3, [r3, #16]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d01a      	beq.n	800b86a <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	3310      	adds	r3, #16
 800b838:	4618      	mov	r0, r3
 800b83a:	f001 f9b1 	bl	800cba0 <xTaskRemoveFromEventList>
 800b83e:	4603      	mov	r3, r0
 800b840:	2b00      	cmp	r3, #0
 800b842:	d012      	beq.n	800b86a <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b844:	4b0c      	ldr	r3, [pc, #48]	; (800b878 <xQueueGenericReset+0xd0>)
 800b846:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b84a:	601a      	str	r2, [r3, #0]
 800b84c:	f3bf 8f4f 	dsb	sy
 800b850:	f3bf 8f6f 	isb	sy
 800b854:	e009      	b.n	800b86a <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	3310      	adds	r3, #16
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7ff fef0 	bl	800b640 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	3324      	adds	r3, #36	; 0x24
 800b864:	4618      	mov	r0, r3
 800b866:	f7ff feeb 	bl	800b640 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b86a:	f002 f9db 	bl	800dc24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b86e:	2301      	movs	r3, #1
}
 800b870:	4618      	mov	r0, r3
 800b872:	3710      	adds	r7, #16
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}
 800b878:	e000ed04 	.word	0xe000ed04

0800b87c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	b08e      	sub	sp, #56	; 0x38
 800b880:	af02      	add	r7, sp, #8
 800b882:	60f8      	str	r0, [r7, #12]
 800b884:	60b9      	str	r1, [r7, #8]
 800b886:	607a      	str	r2, [r7, #4]
 800b888:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d10c      	bne.n	800b8aa <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800b890:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b894:	b672      	cpsid	i
 800b896:	f383 8811 	msr	BASEPRI, r3
 800b89a:	f3bf 8f6f 	isb	sy
 800b89e:	f3bf 8f4f 	dsb	sy
 800b8a2:	b662      	cpsie	i
 800b8a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b8a6:	bf00      	nop
 800b8a8:	e7fe      	b.n	800b8a8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d10c      	bne.n	800b8ca <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800b8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b4:	b672      	cpsid	i
 800b8b6:	f383 8811 	msr	BASEPRI, r3
 800b8ba:	f3bf 8f6f 	isb	sy
 800b8be:	f3bf 8f4f 	dsb	sy
 800b8c2:	b662      	cpsie	i
 800b8c4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b8c6:	bf00      	nop
 800b8c8:	e7fe      	b.n	800b8c8 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d002      	beq.n	800b8d6 <xQueueGenericCreateStatic+0x5a>
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d001      	beq.n	800b8da <xQueueGenericCreateStatic+0x5e>
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e000      	b.n	800b8dc <xQueueGenericCreateStatic+0x60>
 800b8da:	2300      	movs	r3, #0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d10c      	bne.n	800b8fa <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800b8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e4:	b672      	cpsid	i
 800b8e6:	f383 8811 	msr	BASEPRI, r3
 800b8ea:	f3bf 8f6f 	isb	sy
 800b8ee:	f3bf 8f4f 	dsb	sy
 800b8f2:	b662      	cpsie	i
 800b8f4:	623b      	str	r3, [r7, #32]
}
 800b8f6:	bf00      	nop
 800b8f8:	e7fe      	b.n	800b8f8 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d102      	bne.n	800b906 <xQueueGenericCreateStatic+0x8a>
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d101      	bne.n	800b90a <xQueueGenericCreateStatic+0x8e>
 800b906:	2301      	movs	r3, #1
 800b908:	e000      	b.n	800b90c <xQueueGenericCreateStatic+0x90>
 800b90a:	2300      	movs	r3, #0
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d10c      	bne.n	800b92a <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800b910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b914:	b672      	cpsid	i
 800b916:	f383 8811 	msr	BASEPRI, r3
 800b91a:	f3bf 8f6f 	isb	sy
 800b91e:	f3bf 8f4f 	dsb	sy
 800b922:	b662      	cpsie	i
 800b924:	61fb      	str	r3, [r7, #28]
}
 800b926:	bf00      	nop
 800b928:	e7fe      	b.n	800b928 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b92a:	2350      	movs	r3, #80	; 0x50
 800b92c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b92e:	697b      	ldr	r3, [r7, #20]
 800b930:	2b50      	cmp	r3, #80	; 0x50
 800b932:	d00c      	beq.n	800b94e <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800b934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b938:	b672      	cpsid	i
 800b93a:	f383 8811 	msr	BASEPRI, r3
 800b93e:	f3bf 8f6f 	isb	sy
 800b942:	f3bf 8f4f 	dsb	sy
 800b946:	b662      	cpsie	i
 800b948:	61bb      	str	r3, [r7, #24]
}
 800b94a:	bf00      	nop
 800b94c:	e7fe      	b.n	800b94c <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b94e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b956:	2b00      	cmp	r3, #0
 800b958:	d00d      	beq.n	800b976 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b95a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b95c:	2201      	movs	r2, #1
 800b95e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b962:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b968:	9300      	str	r3, [sp, #0]
 800b96a:	4613      	mov	r3, r2
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	68b9      	ldr	r1, [r7, #8]
 800b970:	68f8      	ldr	r0, [r7, #12]
 800b972:	f000 f847 	bl	800ba04 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b978:	4618      	mov	r0, r3
 800b97a:	3730      	adds	r7, #48	; 0x30
 800b97c:	46bd      	mov	sp, r7
 800b97e:	bd80      	pop	{r7, pc}

0800b980 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b980:	b580      	push	{r7, lr}
 800b982:	b08a      	sub	sp, #40	; 0x28
 800b984:	af02      	add	r7, sp, #8
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	4613      	mov	r3, r2
 800b98c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d10c      	bne.n	800b9ae <xQueueGenericCreate+0x2e>
	__asm volatile
 800b994:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b998:	b672      	cpsid	i
 800b99a:	f383 8811 	msr	BASEPRI, r3
 800b99e:	f3bf 8f6f 	isb	sy
 800b9a2:	f3bf 8f4f 	dsb	sy
 800b9a6:	b662      	cpsie	i
 800b9a8:	613b      	str	r3, [r7, #16]
}
 800b9aa:	bf00      	nop
 800b9ac:	e7fe      	b.n	800b9ac <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d102      	bne.n	800b9ba <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	61fb      	str	r3, [r7, #28]
 800b9b8:	e004      	b.n	800b9c4 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	68ba      	ldr	r2, [r7, #8]
 800b9be:	fb02 f303 	mul.w	r3, r2, r3
 800b9c2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b9c4:	69fb      	ldr	r3, [r7, #28]
 800b9c6:	3350      	adds	r3, #80	; 0x50
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f002 fa23 	bl	800de14 <pvPortMalloc>
 800b9ce:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b9d0:	69bb      	ldr	r3, [r7, #24]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d011      	beq.n	800b9fa <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b9d6:	69bb      	ldr	r3, [r7, #24]
 800b9d8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	3350      	adds	r3, #80	; 0x50
 800b9de:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b9e0:	69bb      	ldr	r3, [r7, #24]
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b9e8:	79fa      	ldrb	r2, [r7, #7]
 800b9ea:	69bb      	ldr	r3, [r7, #24]
 800b9ec:	9300      	str	r3, [sp, #0]
 800b9ee:	4613      	mov	r3, r2
 800b9f0:	697a      	ldr	r2, [r7, #20]
 800b9f2:	68b9      	ldr	r1, [r7, #8]
 800b9f4:	68f8      	ldr	r0, [r7, #12]
 800b9f6:	f000 f805 	bl	800ba04 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b9fa:	69bb      	ldr	r3, [r7, #24]
	}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3720      	adds	r7, #32
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}

0800ba04 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b084      	sub	sp, #16
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	60f8      	str	r0, [r7, #12]
 800ba0c:	60b9      	str	r1, [r7, #8]
 800ba0e:	607a      	str	r2, [r7, #4]
 800ba10:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d103      	bne.n	800ba20 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ba18:	69bb      	ldr	r3, [r7, #24]
 800ba1a:	69ba      	ldr	r2, [r7, #24]
 800ba1c:	601a      	str	r2, [r3, #0]
 800ba1e:	e002      	b.n	800ba26 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ba20:	69bb      	ldr	r3, [r7, #24]
 800ba22:	687a      	ldr	r2, [r7, #4]
 800ba24:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ba26:	69bb      	ldr	r3, [r7, #24]
 800ba28:	68fa      	ldr	r2, [r7, #12]
 800ba2a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ba2c:	69bb      	ldr	r3, [r7, #24]
 800ba2e:	68ba      	ldr	r2, [r7, #8]
 800ba30:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ba32:	2101      	movs	r1, #1
 800ba34:	69b8      	ldr	r0, [r7, #24]
 800ba36:	f7ff feb7 	bl	800b7a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ba3a:	69bb      	ldr	r3, [r7, #24]
 800ba3c:	78fa      	ldrb	r2, [r7, #3]
 800ba3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ba42:	bf00      	nop
 800ba44:	3710      	adds	r7, #16
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}
	...

0800ba4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b08e      	sub	sp, #56	; 0x38
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	60f8      	str	r0, [r7, #12]
 800ba54:	60b9      	str	r1, [r7, #8]
 800ba56:	607a      	str	r2, [r7, #4]
 800ba58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ba62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d10c      	bne.n	800ba82 <xQueueGenericSend+0x36>
	__asm volatile
 800ba68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba6c:	b672      	cpsid	i
 800ba6e:	f383 8811 	msr	BASEPRI, r3
 800ba72:	f3bf 8f6f 	isb	sy
 800ba76:	f3bf 8f4f 	dsb	sy
 800ba7a:	b662      	cpsie	i
 800ba7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ba7e:	bf00      	nop
 800ba80:	e7fe      	b.n	800ba80 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d103      	bne.n	800ba90 <xQueueGenericSend+0x44>
 800ba88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d101      	bne.n	800ba94 <xQueueGenericSend+0x48>
 800ba90:	2301      	movs	r3, #1
 800ba92:	e000      	b.n	800ba96 <xQueueGenericSend+0x4a>
 800ba94:	2300      	movs	r3, #0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d10c      	bne.n	800bab4 <xQueueGenericSend+0x68>
	__asm volatile
 800ba9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba9e:	b672      	cpsid	i
 800baa0:	f383 8811 	msr	BASEPRI, r3
 800baa4:	f3bf 8f6f 	isb	sy
 800baa8:	f3bf 8f4f 	dsb	sy
 800baac:	b662      	cpsie	i
 800baae:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bab0:	bf00      	nop
 800bab2:	e7fe      	b.n	800bab2 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bab4:	683b      	ldr	r3, [r7, #0]
 800bab6:	2b02      	cmp	r3, #2
 800bab8:	d103      	bne.n	800bac2 <xQueueGenericSend+0x76>
 800baba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800babc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800babe:	2b01      	cmp	r3, #1
 800bac0:	d101      	bne.n	800bac6 <xQueueGenericSend+0x7a>
 800bac2:	2301      	movs	r3, #1
 800bac4:	e000      	b.n	800bac8 <xQueueGenericSend+0x7c>
 800bac6:	2300      	movs	r3, #0
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d10c      	bne.n	800bae6 <xQueueGenericSend+0x9a>
	__asm volatile
 800bacc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bad0:	b672      	cpsid	i
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	b662      	cpsie	i
 800bae0:	623b      	str	r3, [r7, #32]
}
 800bae2:	bf00      	nop
 800bae4:	e7fe      	b.n	800bae4 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bae6:	f001 fa5d 	bl	800cfa4 <xTaskGetSchedulerState>
 800baea:	4603      	mov	r3, r0
 800baec:	2b00      	cmp	r3, #0
 800baee:	d102      	bne.n	800baf6 <xQueueGenericSend+0xaa>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d101      	bne.n	800bafa <xQueueGenericSend+0xae>
 800baf6:	2301      	movs	r3, #1
 800baf8:	e000      	b.n	800bafc <xQueueGenericSend+0xb0>
 800bafa:	2300      	movs	r3, #0
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d10c      	bne.n	800bb1a <xQueueGenericSend+0xce>
	__asm volatile
 800bb00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb04:	b672      	cpsid	i
 800bb06:	f383 8811 	msr	BASEPRI, r3
 800bb0a:	f3bf 8f6f 	isb	sy
 800bb0e:	f3bf 8f4f 	dsb	sy
 800bb12:	b662      	cpsie	i
 800bb14:	61fb      	str	r3, [r7, #28]
}
 800bb16:	bf00      	nop
 800bb18:	e7fe      	b.n	800bb18 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bb1a:	f002 f84f 	bl	800dbbc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bb1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb26:	429a      	cmp	r2, r3
 800bb28:	d302      	bcc.n	800bb30 <xQueueGenericSend+0xe4>
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	2b02      	cmp	r3, #2
 800bb2e:	d129      	bne.n	800bb84 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bb30:	683a      	ldr	r2, [r7, #0]
 800bb32:	68b9      	ldr	r1, [r7, #8]
 800bb34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bb36:	f000 fa15 	bl	800bf64 <prvCopyDataToQueue>
 800bb3a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bb3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d010      	beq.n	800bb66 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bb44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb46:	3324      	adds	r3, #36	; 0x24
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f001 f829 	bl	800cba0 <xTaskRemoveFromEventList>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d013      	beq.n	800bb7c <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bb54:	4b3f      	ldr	r3, [pc, #252]	; (800bc54 <xQueueGenericSend+0x208>)
 800bb56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb5a:	601a      	str	r2, [r3, #0]
 800bb5c:	f3bf 8f4f 	dsb	sy
 800bb60:	f3bf 8f6f 	isb	sy
 800bb64:	e00a      	b.n	800bb7c <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bb66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d007      	beq.n	800bb7c <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bb6c:	4b39      	ldr	r3, [pc, #228]	; (800bc54 <xQueueGenericSend+0x208>)
 800bb6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb72:	601a      	str	r2, [r3, #0]
 800bb74:	f3bf 8f4f 	dsb	sy
 800bb78:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bb7c:	f002 f852 	bl	800dc24 <vPortExitCritical>
				return pdPASS;
 800bb80:	2301      	movs	r3, #1
 800bb82:	e063      	b.n	800bc4c <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d103      	bne.n	800bb92 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bb8a:	f002 f84b 	bl	800dc24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	e05c      	b.n	800bc4c <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bb92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d106      	bne.n	800bba6 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bb98:	f107 0314 	add.w	r3, r7, #20
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f001 f865 	bl	800cc6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bba2:	2301      	movs	r3, #1
 800bba4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bba6:	f002 f83d 	bl	800dc24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bbaa:	f000 fdb3 	bl	800c714 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bbae:	f002 f805 	bl	800dbbc <vPortEnterCritical>
 800bbb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbb8:	b25b      	sxtb	r3, r3
 800bbba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbbe:	d103      	bne.n	800bbc8 <xQueueGenericSend+0x17c>
 800bbc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bbc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbce:	b25b      	sxtb	r3, r3
 800bbd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbd4:	d103      	bne.n	800bbde <xQueueGenericSend+0x192>
 800bbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd8:	2200      	movs	r2, #0
 800bbda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bbde:	f002 f821 	bl	800dc24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bbe2:	1d3a      	adds	r2, r7, #4
 800bbe4:	f107 0314 	add.w	r3, r7, #20
 800bbe8:	4611      	mov	r1, r2
 800bbea:	4618      	mov	r0, r3
 800bbec:	f001 f854 	bl	800cc98 <xTaskCheckForTimeOut>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d124      	bne.n	800bc40 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bbf6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bbf8:	f000 faac 	bl	800c154 <prvIsQueueFull>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d018      	beq.n	800bc34 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bc02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc04:	3310      	adds	r3, #16
 800bc06:	687a      	ldr	r2, [r7, #4]
 800bc08:	4611      	mov	r1, r2
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f000 ff74 	bl	800caf8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bc10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc12:	f000 fa37 	bl	800c084 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bc16:	f000 fd8b 	bl	800c730 <xTaskResumeAll>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	f47f af7c 	bne.w	800bb1a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800bc22:	4b0c      	ldr	r3, [pc, #48]	; (800bc54 <xQueueGenericSend+0x208>)
 800bc24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc28:	601a      	str	r2, [r3, #0]
 800bc2a:	f3bf 8f4f 	dsb	sy
 800bc2e:	f3bf 8f6f 	isb	sy
 800bc32:	e772      	b.n	800bb1a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bc34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc36:	f000 fa25 	bl	800c084 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bc3a:	f000 fd79 	bl	800c730 <xTaskResumeAll>
 800bc3e:	e76c      	b.n	800bb1a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bc40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc42:	f000 fa1f 	bl	800c084 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bc46:	f000 fd73 	bl	800c730 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bc4a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3738      	adds	r7, #56	; 0x38
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}
 800bc54:	e000ed04 	.word	0xe000ed04

0800bc58 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b08e      	sub	sp, #56	; 0x38
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	60f8      	str	r0, [r7, #12]
 800bc60:	60b9      	str	r1, [r7, #8]
 800bc62:	607a      	str	r2, [r7, #4]
 800bc64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bc6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d10c      	bne.n	800bc8a <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800bc70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc74:	b672      	cpsid	i
 800bc76:	f383 8811 	msr	BASEPRI, r3
 800bc7a:	f3bf 8f6f 	isb	sy
 800bc7e:	f3bf 8f4f 	dsb	sy
 800bc82:	b662      	cpsie	i
 800bc84:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bc86:	bf00      	nop
 800bc88:	e7fe      	b.n	800bc88 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d103      	bne.n	800bc98 <xQueueGenericSendFromISR+0x40>
 800bc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d101      	bne.n	800bc9c <xQueueGenericSendFromISR+0x44>
 800bc98:	2301      	movs	r3, #1
 800bc9a:	e000      	b.n	800bc9e <xQueueGenericSendFromISR+0x46>
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d10c      	bne.n	800bcbc <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800bca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca6:	b672      	cpsid	i
 800bca8:	f383 8811 	msr	BASEPRI, r3
 800bcac:	f3bf 8f6f 	isb	sy
 800bcb0:	f3bf 8f4f 	dsb	sy
 800bcb4:	b662      	cpsie	i
 800bcb6:	623b      	str	r3, [r7, #32]
}
 800bcb8:	bf00      	nop
 800bcba:	e7fe      	b.n	800bcba <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	2b02      	cmp	r3, #2
 800bcc0:	d103      	bne.n	800bcca <xQueueGenericSendFromISR+0x72>
 800bcc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcc6:	2b01      	cmp	r3, #1
 800bcc8:	d101      	bne.n	800bcce <xQueueGenericSendFromISR+0x76>
 800bcca:	2301      	movs	r3, #1
 800bccc:	e000      	b.n	800bcd0 <xQueueGenericSendFromISR+0x78>
 800bcce:	2300      	movs	r3, #0
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d10c      	bne.n	800bcee <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800bcd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcd8:	b672      	cpsid	i
 800bcda:	f383 8811 	msr	BASEPRI, r3
 800bcde:	f3bf 8f6f 	isb	sy
 800bce2:	f3bf 8f4f 	dsb	sy
 800bce6:	b662      	cpsie	i
 800bce8:	61fb      	str	r3, [r7, #28]
}
 800bcea:	bf00      	nop
 800bcec:	e7fe      	b.n	800bcec <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bcee:	f002 f84d 	bl	800dd8c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bcf2:	f3ef 8211 	mrs	r2, BASEPRI
 800bcf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcfa:	b672      	cpsid	i
 800bcfc:	f383 8811 	msr	BASEPRI, r3
 800bd00:	f3bf 8f6f 	isb	sy
 800bd04:	f3bf 8f4f 	dsb	sy
 800bd08:	b662      	cpsie	i
 800bd0a:	61ba      	str	r2, [r7, #24]
 800bd0c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bd0e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bd10:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bd12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bd16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd1a:	429a      	cmp	r2, r3
 800bd1c:	d302      	bcc.n	800bd24 <xQueueGenericSendFromISR+0xcc>
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	2b02      	cmp	r3, #2
 800bd22:	d12c      	bne.n	800bd7e <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bd24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bd2e:	683a      	ldr	r2, [r7, #0]
 800bd30:	68b9      	ldr	r1, [r7, #8]
 800bd32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd34:	f000 f916 	bl	800bf64 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bd38:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bd3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd40:	d112      	bne.n	800bd68 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d016      	beq.n	800bd78 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4c:	3324      	adds	r3, #36	; 0x24
 800bd4e:	4618      	mov	r0, r3
 800bd50:	f000 ff26 	bl	800cba0 <xTaskRemoveFromEventList>
 800bd54:	4603      	mov	r3, r0
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d00e      	beq.n	800bd78 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d00b      	beq.n	800bd78 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2201      	movs	r2, #1
 800bd64:	601a      	str	r2, [r3, #0]
 800bd66:	e007      	b.n	800bd78 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bd68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bd6c:	3301      	adds	r3, #1
 800bd6e:	b2db      	uxtb	r3, r3
 800bd70:	b25a      	sxtb	r2, r3
 800bd72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bd7c:	e001      	b.n	800bd82 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	637b      	str	r3, [r7, #52]	; 0x34
 800bd82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd84:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bd8c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bd8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3738      	adds	r7, #56	; 0x38
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}

0800bd98 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b08c      	sub	sp, #48	; 0x30
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	60f8      	str	r0, [r7, #12]
 800bda0:	60b9      	str	r1, [r7, #8]
 800bda2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bda4:	2300      	movs	r3, #0
 800bda6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bdac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d10c      	bne.n	800bdcc <xQueueReceive+0x34>
	__asm volatile
 800bdb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb6:	b672      	cpsid	i
 800bdb8:	f383 8811 	msr	BASEPRI, r3
 800bdbc:	f3bf 8f6f 	isb	sy
 800bdc0:	f3bf 8f4f 	dsb	sy
 800bdc4:	b662      	cpsie	i
 800bdc6:	623b      	str	r3, [r7, #32]
}
 800bdc8:	bf00      	nop
 800bdca:	e7fe      	b.n	800bdca <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d103      	bne.n	800bdda <xQueueReceive+0x42>
 800bdd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d101      	bne.n	800bdde <xQueueReceive+0x46>
 800bdda:	2301      	movs	r3, #1
 800bddc:	e000      	b.n	800bde0 <xQueueReceive+0x48>
 800bdde:	2300      	movs	r3, #0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d10c      	bne.n	800bdfe <xQueueReceive+0x66>
	__asm volatile
 800bde4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde8:	b672      	cpsid	i
 800bdea:	f383 8811 	msr	BASEPRI, r3
 800bdee:	f3bf 8f6f 	isb	sy
 800bdf2:	f3bf 8f4f 	dsb	sy
 800bdf6:	b662      	cpsie	i
 800bdf8:	61fb      	str	r3, [r7, #28]
}
 800bdfa:	bf00      	nop
 800bdfc:	e7fe      	b.n	800bdfc <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bdfe:	f001 f8d1 	bl	800cfa4 <xTaskGetSchedulerState>
 800be02:	4603      	mov	r3, r0
 800be04:	2b00      	cmp	r3, #0
 800be06:	d102      	bne.n	800be0e <xQueueReceive+0x76>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d101      	bne.n	800be12 <xQueueReceive+0x7a>
 800be0e:	2301      	movs	r3, #1
 800be10:	e000      	b.n	800be14 <xQueueReceive+0x7c>
 800be12:	2300      	movs	r3, #0
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10c      	bne.n	800be32 <xQueueReceive+0x9a>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be1c:	b672      	cpsid	i
 800be1e:	f383 8811 	msr	BASEPRI, r3
 800be22:	f3bf 8f6f 	isb	sy
 800be26:	f3bf 8f4f 	dsb	sy
 800be2a:	b662      	cpsie	i
 800be2c:	61bb      	str	r3, [r7, #24]
}
 800be2e:	bf00      	nop
 800be30:	e7fe      	b.n	800be30 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800be32:	f001 fec3 	bl	800dbbc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be3a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800be3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d01f      	beq.n	800be82 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800be42:	68b9      	ldr	r1, [r7, #8]
 800be44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be46:	f000 f8f7 	bl	800c038 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800be4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be4c:	1e5a      	subs	r2, r3, #1
 800be4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be50:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be54:	691b      	ldr	r3, [r3, #16]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d00f      	beq.n	800be7a <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be5c:	3310      	adds	r3, #16
 800be5e:	4618      	mov	r0, r3
 800be60:	f000 fe9e 	bl	800cba0 <xTaskRemoveFromEventList>
 800be64:	4603      	mov	r3, r0
 800be66:	2b00      	cmp	r3, #0
 800be68:	d007      	beq.n	800be7a <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800be6a:	4b3d      	ldr	r3, [pc, #244]	; (800bf60 <xQueueReceive+0x1c8>)
 800be6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be70:	601a      	str	r2, [r3, #0]
 800be72:	f3bf 8f4f 	dsb	sy
 800be76:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800be7a:	f001 fed3 	bl	800dc24 <vPortExitCritical>
				return pdPASS;
 800be7e:	2301      	movs	r3, #1
 800be80:	e069      	b.n	800bf56 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d103      	bne.n	800be90 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800be88:	f001 fecc 	bl	800dc24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800be8c:	2300      	movs	r3, #0
 800be8e:	e062      	b.n	800bf56 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800be90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be92:	2b00      	cmp	r3, #0
 800be94:	d106      	bne.n	800bea4 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800be96:	f107 0310 	add.w	r3, r7, #16
 800be9a:	4618      	mov	r0, r3
 800be9c:	f000 fee6 	bl	800cc6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bea0:	2301      	movs	r3, #1
 800bea2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bea4:	f001 febe 	bl	800dc24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bea8:	f000 fc34 	bl	800c714 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800beac:	f001 fe86 	bl	800dbbc <vPortEnterCritical>
 800beb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800beb6:	b25b      	sxtb	r3, r3
 800beb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bebc:	d103      	bne.n	800bec6 <xQueueReceive+0x12e>
 800bebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec0:	2200      	movs	r2, #0
 800bec2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800becc:	b25b      	sxtb	r3, r3
 800bece:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bed2:	d103      	bne.n	800bedc <xQueueReceive+0x144>
 800bed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bed6:	2200      	movs	r2, #0
 800bed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bedc:	f001 fea2 	bl	800dc24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bee0:	1d3a      	adds	r2, r7, #4
 800bee2:	f107 0310 	add.w	r3, r7, #16
 800bee6:	4611      	mov	r1, r2
 800bee8:	4618      	mov	r0, r3
 800beea:	f000 fed5 	bl	800cc98 <xTaskCheckForTimeOut>
 800beee:	4603      	mov	r3, r0
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d123      	bne.n	800bf3c <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bef4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bef6:	f000 f917 	bl	800c128 <prvIsQueueEmpty>
 800befa:	4603      	mov	r3, r0
 800befc:	2b00      	cmp	r3, #0
 800befe:	d017      	beq.n	800bf30 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bf00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf02:	3324      	adds	r3, #36	; 0x24
 800bf04:	687a      	ldr	r2, [r7, #4]
 800bf06:	4611      	mov	r1, r2
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f000 fdf5 	bl	800caf8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bf0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf10:	f000 f8b8 	bl	800c084 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bf14:	f000 fc0c 	bl	800c730 <xTaskResumeAll>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d189      	bne.n	800be32 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800bf1e:	4b10      	ldr	r3, [pc, #64]	; (800bf60 <xQueueReceive+0x1c8>)
 800bf20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf24:	601a      	str	r2, [r3, #0]
 800bf26:	f3bf 8f4f 	dsb	sy
 800bf2a:	f3bf 8f6f 	isb	sy
 800bf2e:	e780      	b.n	800be32 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bf30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf32:	f000 f8a7 	bl	800c084 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bf36:	f000 fbfb 	bl	800c730 <xTaskResumeAll>
 800bf3a:	e77a      	b.n	800be32 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bf3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf3e:	f000 f8a1 	bl	800c084 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bf42:	f000 fbf5 	bl	800c730 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bf46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf48:	f000 f8ee 	bl	800c128 <prvIsQueueEmpty>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	f43f af6f 	beq.w	800be32 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bf54:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bf56:	4618      	mov	r0, r3
 800bf58:	3730      	adds	r7, #48	; 0x30
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}
 800bf5e:	bf00      	nop
 800bf60:	e000ed04 	.word	0xe000ed04

0800bf64 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b086      	sub	sp, #24
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	60f8      	str	r0, [r7, #12]
 800bf6c:	60b9      	str	r1, [r7, #8]
 800bf6e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bf70:	2300      	movs	r3, #0
 800bf72:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf78:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d10d      	bne.n	800bf9e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d14d      	bne.n	800c026 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	689b      	ldr	r3, [r3, #8]
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f001 f826 	bl	800cfe0 <xTaskPriorityDisinherit>
 800bf94:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	609a      	str	r2, [r3, #8]
 800bf9c:	e043      	b.n	800c026 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d119      	bne.n	800bfd8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	6858      	ldr	r0, [r3, #4]
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfac:	461a      	mov	r2, r3
 800bfae:	68b9      	ldr	r1, [r7, #8]
 800bfb0:	f003 f886 	bl	800f0c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	685a      	ldr	r2, [r3, #4]
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfbc:	441a      	add	r2, r3
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	685a      	ldr	r2, [r3, #4]
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	689b      	ldr	r3, [r3, #8]
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	d32b      	bcc.n	800c026 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	681a      	ldr	r2, [r3, #0]
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	605a      	str	r2, [r3, #4]
 800bfd6:	e026      	b.n	800c026 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	68d8      	ldr	r0, [r3, #12]
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	68b9      	ldr	r1, [r7, #8]
 800bfe4:	f003 f86c 	bl	800f0c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	68da      	ldr	r2, [r3, #12]
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bff0:	425b      	negs	r3, r3
 800bff2:	441a      	add	r2, r3
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	68da      	ldr	r2, [r3, #12]
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	429a      	cmp	r2, r3
 800c002:	d207      	bcs.n	800c014 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	689a      	ldr	r2, [r3, #8]
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c00c:	425b      	negs	r3, r3
 800c00e:	441a      	add	r2, r3
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2b02      	cmp	r3, #2
 800c018:	d105      	bne.n	800c026 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d002      	beq.n	800c026 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c020:	693b      	ldr	r3, [r7, #16]
 800c022:	3b01      	subs	r3, #1
 800c024:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c026:	693b      	ldr	r3, [r7, #16]
 800c028:	1c5a      	adds	r2, r3, #1
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c02e:	697b      	ldr	r3, [r7, #20]
}
 800c030:	4618      	mov	r0, r3
 800c032:	3718      	adds	r7, #24
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
 800c040:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c046:	2b00      	cmp	r3, #0
 800c048:	d018      	beq.n	800c07c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	68da      	ldr	r2, [r3, #12]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c052:	441a      	add	r2, r3
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	68da      	ldr	r2, [r3, #12]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	689b      	ldr	r3, [r3, #8]
 800c060:	429a      	cmp	r2, r3
 800c062:	d303      	bcc.n	800c06c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681a      	ldr	r2, [r3, #0]
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	68d9      	ldr	r1, [r3, #12]
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c074:	461a      	mov	r2, r3
 800c076:	6838      	ldr	r0, [r7, #0]
 800c078:	f003 f822 	bl	800f0c0 <memcpy>
	}
}
 800c07c:	bf00      	nop
 800c07e:	3708      	adds	r7, #8
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}

0800c084 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b084      	sub	sp, #16
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c08c:	f001 fd96 	bl	800dbbc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c096:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c098:	e011      	b.n	800c0be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d012      	beq.n	800c0c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	3324      	adds	r3, #36	; 0x24
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f000 fd7a 	bl	800cba0 <xTaskRemoveFromEventList>
 800c0ac:	4603      	mov	r3, r0
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d001      	beq.n	800c0b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c0b2:	f000 fe57 	bl	800cd64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c0b6:	7bfb      	ldrb	r3, [r7, #15]
 800c0b8:	3b01      	subs	r3, #1
 800c0ba:	b2db      	uxtb	r3, r3
 800c0bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c0be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	dce9      	bgt.n	800c09a <prvUnlockQueue+0x16>
 800c0c6:	e000      	b.n	800c0ca <prvUnlockQueue+0x46>
					break;
 800c0c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	22ff      	movs	r2, #255	; 0xff
 800c0ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c0d2:	f001 fda7 	bl	800dc24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c0d6:	f001 fd71 	bl	800dbbc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c0e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c0e2:	e011      	b.n	800c108 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	691b      	ldr	r3, [r3, #16]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d012      	beq.n	800c112 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	3310      	adds	r3, #16
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f000 fd55 	bl	800cba0 <xTaskRemoveFromEventList>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d001      	beq.n	800c100 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c0fc:	f000 fe32 	bl	800cd64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c100:	7bbb      	ldrb	r3, [r7, #14]
 800c102:	3b01      	subs	r3, #1
 800c104:	b2db      	uxtb	r3, r3
 800c106:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c108:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	dce9      	bgt.n	800c0e4 <prvUnlockQueue+0x60>
 800c110:	e000      	b.n	800c114 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c112:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	22ff      	movs	r2, #255	; 0xff
 800c118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c11c:	f001 fd82 	bl	800dc24 <vPortExitCritical>
}
 800c120:	bf00      	nop
 800c122:	3710      	adds	r7, #16
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}

0800c128 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b084      	sub	sp, #16
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c130:	f001 fd44 	bl	800dbbc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d102      	bne.n	800c142 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c13c:	2301      	movs	r3, #1
 800c13e:	60fb      	str	r3, [r7, #12]
 800c140:	e001      	b.n	800c146 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c142:	2300      	movs	r3, #0
 800c144:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c146:	f001 fd6d 	bl	800dc24 <vPortExitCritical>

	return xReturn;
 800c14a:	68fb      	ldr	r3, [r7, #12]
}
 800c14c:	4618      	mov	r0, r3
 800c14e:	3710      	adds	r7, #16
 800c150:	46bd      	mov	sp, r7
 800c152:	bd80      	pop	{r7, pc}

0800c154 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c15c:	f001 fd2e 	bl	800dbbc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c168:	429a      	cmp	r2, r3
 800c16a:	d102      	bne.n	800c172 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c16c:	2301      	movs	r3, #1
 800c16e:	60fb      	str	r3, [r7, #12]
 800c170:	e001      	b.n	800c176 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c172:	2300      	movs	r3, #0
 800c174:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c176:	f001 fd55 	bl	800dc24 <vPortExitCritical>

	return xReturn;
 800c17a:	68fb      	ldr	r3, [r7, #12]
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	3710      	adds	r7, #16
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}

0800c184 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c184:	b480      	push	{r7}
 800c186:	b085      	sub	sp, #20
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c18e:	2300      	movs	r3, #0
 800c190:	60fb      	str	r3, [r7, #12]
 800c192:	e014      	b.n	800c1be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c194:	4a0f      	ldr	r2, [pc, #60]	; (800c1d4 <vQueueAddToRegistry+0x50>)
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d10b      	bne.n	800c1b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c1a0:	490c      	ldr	r1, [pc, #48]	; (800c1d4 <vQueueAddToRegistry+0x50>)
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	683a      	ldr	r2, [r7, #0]
 800c1a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c1aa:	4a0a      	ldr	r2, [pc, #40]	; (800c1d4 <vQueueAddToRegistry+0x50>)
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	00db      	lsls	r3, r3, #3
 800c1b0:	4413      	add	r3, r2
 800c1b2:	687a      	ldr	r2, [r7, #4]
 800c1b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c1b6:	e006      	b.n	800c1c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	60fb      	str	r3, [r7, #12]
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	2b07      	cmp	r3, #7
 800c1c2:	d9e7      	bls.n	800c194 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c1c4:	bf00      	nop
 800c1c6:	bf00      	nop
 800c1c8:	3714      	adds	r7, #20
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d0:	4770      	bx	lr
 800c1d2:	bf00      	nop
 800c1d4:	200016b4 	.word	0x200016b4

0800c1d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b086      	sub	sp, #24
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c1e8:	f001 fce8 	bl	800dbbc <vPortEnterCritical>
 800c1ec:	697b      	ldr	r3, [r7, #20]
 800c1ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c1f2:	b25b      	sxtb	r3, r3
 800c1f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1f8:	d103      	bne.n	800c202 <vQueueWaitForMessageRestricted+0x2a>
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c208:	b25b      	sxtb	r3, r3
 800c20a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c20e:	d103      	bne.n	800c218 <vQueueWaitForMessageRestricted+0x40>
 800c210:	697b      	ldr	r3, [r7, #20]
 800c212:	2200      	movs	r2, #0
 800c214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c218:	f001 fd04 	bl	800dc24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c21c:	697b      	ldr	r3, [r7, #20]
 800c21e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c220:	2b00      	cmp	r3, #0
 800c222:	d106      	bne.n	800c232 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c224:	697b      	ldr	r3, [r7, #20]
 800c226:	3324      	adds	r3, #36	; 0x24
 800c228:	687a      	ldr	r2, [r7, #4]
 800c22a:	68b9      	ldr	r1, [r7, #8]
 800c22c:	4618      	mov	r0, r3
 800c22e:	f000 fc89 	bl	800cb44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c232:	6978      	ldr	r0, [r7, #20]
 800c234:	f7ff ff26 	bl	800c084 <prvUnlockQueue>
	}
 800c238:	bf00      	nop
 800c23a:	3718      	adds	r7, #24
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c240:	b580      	push	{r7, lr}
 800c242:	b08e      	sub	sp, #56	; 0x38
 800c244:	af04      	add	r7, sp, #16
 800c246:	60f8      	str	r0, [r7, #12]
 800c248:	60b9      	str	r1, [r7, #8]
 800c24a:	607a      	str	r2, [r7, #4]
 800c24c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c24e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c250:	2b00      	cmp	r3, #0
 800c252:	d10c      	bne.n	800c26e <xTaskCreateStatic+0x2e>
	__asm volatile
 800c254:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c258:	b672      	cpsid	i
 800c25a:	f383 8811 	msr	BASEPRI, r3
 800c25e:	f3bf 8f6f 	isb	sy
 800c262:	f3bf 8f4f 	dsb	sy
 800c266:	b662      	cpsie	i
 800c268:	623b      	str	r3, [r7, #32]
}
 800c26a:	bf00      	nop
 800c26c:	e7fe      	b.n	800c26c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800c26e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c270:	2b00      	cmp	r3, #0
 800c272:	d10c      	bne.n	800c28e <xTaskCreateStatic+0x4e>
	__asm volatile
 800c274:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c278:	b672      	cpsid	i
 800c27a:	f383 8811 	msr	BASEPRI, r3
 800c27e:	f3bf 8f6f 	isb	sy
 800c282:	f3bf 8f4f 	dsb	sy
 800c286:	b662      	cpsie	i
 800c288:	61fb      	str	r3, [r7, #28]
}
 800c28a:	bf00      	nop
 800c28c:	e7fe      	b.n	800c28c <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c28e:	23a8      	movs	r3, #168	; 0xa8
 800c290:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	2ba8      	cmp	r3, #168	; 0xa8
 800c296:	d00c      	beq.n	800c2b2 <xTaskCreateStatic+0x72>
	__asm volatile
 800c298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c29c:	b672      	cpsid	i
 800c29e:	f383 8811 	msr	BASEPRI, r3
 800c2a2:	f3bf 8f6f 	isb	sy
 800c2a6:	f3bf 8f4f 	dsb	sy
 800c2aa:	b662      	cpsie	i
 800c2ac:	61bb      	str	r3, [r7, #24]
}
 800c2ae:	bf00      	nop
 800c2b0:	e7fe      	b.n	800c2b0 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c2b2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d01e      	beq.n	800c2f8 <xTaskCreateStatic+0xb8>
 800c2ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d01b      	beq.n	800c2f8 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c2c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2c2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c2c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c2ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2cc:	2202      	movs	r2, #2
 800c2ce:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	9303      	str	r3, [sp, #12]
 800c2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2d8:	9302      	str	r3, [sp, #8]
 800c2da:	f107 0314 	add.w	r3, r7, #20
 800c2de:	9301      	str	r3, [sp, #4]
 800c2e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e2:	9300      	str	r3, [sp, #0]
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	687a      	ldr	r2, [r7, #4]
 800c2e8:	68b9      	ldr	r1, [r7, #8]
 800c2ea:	68f8      	ldr	r0, [r7, #12]
 800c2ec:	f000 f850 	bl	800c390 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c2f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c2f2:	f000 f8f5 	bl	800c4e0 <prvAddNewTaskToReadyList>
 800c2f6:	e001      	b.n	800c2fc <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c2fc:	697b      	ldr	r3, [r7, #20]
	}
 800c2fe:	4618      	mov	r0, r3
 800c300:	3728      	adds	r7, #40	; 0x28
 800c302:	46bd      	mov	sp, r7
 800c304:	bd80      	pop	{r7, pc}

0800c306 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c306:	b580      	push	{r7, lr}
 800c308:	b08c      	sub	sp, #48	; 0x30
 800c30a:	af04      	add	r7, sp, #16
 800c30c:	60f8      	str	r0, [r7, #12]
 800c30e:	60b9      	str	r1, [r7, #8]
 800c310:	603b      	str	r3, [r7, #0]
 800c312:	4613      	mov	r3, r2
 800c314:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c316:	88fb      	ldrh	r3, [r7, #6]
 800c318:	009b      	lsls	r3, r3, #2
 800c31a:	4618      	mov	r0, r3
 800c31c:	f001 fd7a 	bl	800de14 <pvPortMalloc>
 800c320:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c322:	697b      	ldr	r3, [r7, #20]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d00e      	beq.n	800c346 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c328:	20a8      	movs	r0, #168	; 0xa8
 800c32a:	f001 fd73 	bl	800de14 <pvPortMalloc>
 800c32e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c330:	69fb      	ldr	r3, [r7, #28]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d003      	beq.n	800c33e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c336:	69fb      	ldr	r3, [r7, #28]
 800c338:	697a      	ldr	r2, [r7, #20]
 800c33a:	631a      	str	r2, [r3, #48]	; 0x30
 800c33c:	e005      	b.n	800c34a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c33e:	6978      	ldr	r0, [r7, #20]
 800c340:	f001 fe32 	bl	800dfa8 <vPortFree>
 800c344:	e001      	b.n	800c34a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c346:	2300      	movs	r3, #0
 800c348:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c34a:	69fb      	ldr	r3, [r7, #28]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d017      	beq.n	800c380 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	2200      	movs	r2, #0
 800c354:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c358:	88fa      	ldrh	r2, [r7, #6]
 800c35a:	2300      	movs	r3, #0
 800c35c:	9303      	str	r3, [sp, #12]
 800c35e:	69fb      	ldr	r3, [r7, #28]
 800c360:	9302      	str	r3, [sp, #8]
 800c362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c364:	9301      	str	r3, [sp, #4]
 800c366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c368:	9300      	str	r3, [sp, #0]
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	68b9      	ldr	r1, [r7, #8]
 800c36e:	68f8      	ldr	r0, [r7, #12]
 800c370:	f000 f80e 	bl	800c390 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c374:	69f8      	ldr	r0, [r7, #28]
 800c376:	f000 f8b3 	bl	800c4e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c37a:	2301      	movs	r3, #1
 800c37c:	61bb      	str	r3, [r7, #24]
 800c37e:	e002      	b.n	800c386 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c380:	f04f 33ff 	mov.w	r3, #4294967295
 800c384:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c386:	69bb      	ldr	r3, [r7, #24]
	}
 800c388:	4618      	mov	r0, r3
 800c38a:	3720      	adds	r7, #32
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}

0800c390 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b088      	sub	sp, #32
 800c394:	af00      	add	r7, sp, #0
 800c396:	60f8      	str	r0, [r7, #12]
 800c398:	60b9      	str	r1, [r7, #8]
 800c39a:	607a      	str	r2, [r7, #4]
 800c39c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	009b      	lsls	r3, r3, #2
 800c3a6:	461a      	mov	r2, r3
 800c3a8:	21a5      	movs	r1, #165	; 0xa5
 800c3aa:	f002 fdef 	bl	800ef8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3b2:	6879      	ldr	r1, [r7, #4]
 800c3b4:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c3b8:	440b      	add	r3, r1
 800c3ba:	009b      	lsls	r3, r3, #2
 800c3bc:	4413      	add	r3, r2
 800c3be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c3c0:	69bb      	ldr	r3, [r7, #24]
 800c3c2:	f023 0307 	bic.w	r3, r3, #7
 800c3c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c3c8:	69bb      	ldr	r3, [r7, #24]
 800c3ca:	f003 0307 	and.w	r3, r3, #7
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d00c      	beq.n	800c3ec <prvInitialiseNewTask+0x5c>
	__asm volatile
 800c3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3d6:	b672      	cpsid	i
 800c3d8:	f383 8811 	msr	BASEPRI, r3
 800c3dc:	f3bf 8f6f 	isb	sy
 800c3e0:	f3bf 8f4f 	dsb	sy
 800c3e4:	b662      	cpsie	i
 800c3e6:	617b      	str	r3, [r7, #20]
}
 800c3e8:	bf00      	nop
 800c3ea:	e7fe      	b.n	800c3ea <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d01f      	beq.n	800c432 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	61fb      	str	r3, [r7, #28]
 800c3f6:	e012      	b.n	800c41e <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c3f8:	68ba      	ldr	r2, [r7, #8]
 800c3fa:	69fb      	ldr	r3, [r7, #28]
 800c3fc:	4413      	add	r3, r2
 800c3fe:	7819      	ldrb	r1, [r3, #0]
 800c400:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c402:	69fb      	ldr	r3, [r7, #28]
 800c404:	4413      	add	r3, r2
 800c406:	3334      	adds	r3, #52	; 0x34
 800c408:	460a      	mov	r2, r1
 800c40a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c40c:	68ba      	ldr	r2, [r7, #8]
 800c40e:	69fb      	ldr	r3, [r7, #28]
 800c410:	4413      	add	r3, r2
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d006      	beq.n	800c426 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c418:	69fb      	ldr	r3, [r7, #28]
 800c41a:	3301      	adds	r3, #1
 800c41c:	61fb      	str	r3, [r7, #28]
 800c41e:	69fb      	ldr	r3, [r7, #28]
 800c420:	2b0f      	cmp	r3, #15
 800c422:	d9e9      	bls.n	800c3f8 <prvInitialiseNewTask+0x68>
 800c424:	e000      	b.n	800c428 <prvInitialiseNewTask+0x98>
			{
				break;
 800c426:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c42a:	2200      	movs	r2, #0
 800c42c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c430:	e003      	b.n	800c43a <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c434:	2200      	movs	r2, #0
 800c436:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c43a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c43c:	2b37      	cmp	r3, #55	; 0x37
 800c43e:	d901      	bls.n	800c444 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c440:	2337      	movs	r3, #55	; 0x37
 800c442:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c446:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c448:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c44a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c44c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c44e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c452:	2200      	movs	r2, #0
 800c454:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c458:	3304      	adds	r3, #4
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7ff f910 	bl	800b680 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c462:	3318      	adds	r3, #24
 800c464:	4618      	mov	r0, r3
 800c466:	f7ff f90b 	bl	800b680 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c46c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c46e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c472:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c478:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c47c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c47e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c482:	2200      	movs	r2, #0
 800c484:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c48a:	2200      	movs	r2, #0
 800c48c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c492:	3354      	adds	r3, #84	; 0x54
 800c494:	224c      	movs	r2, #76	; 0x4c
 800c496:	2100      	movs	r1, #0
 800c498:	4618      	mov	r0, r3
 800c49a:	f002 fd77 	bl	800ef8c <memset>
 800c49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4a0:	4a0c      	ldr	r2, [pc, #48]	; (800c4d4 <prvInitialiseNewTask+0x144>)
 800c4a2:	659a      	str	r2, [r3, #88]	; 0x58
 800c4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4a6:	4a0c      	ldr	r2, [pc, #48]	; (800c4d8 <prvInitialiseNewTask+0x148>)
 800c4a8:	65da      	str	r2, [r3, #92]	; 0x5c
 800c4aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ac:	4a0b      	ldr	r2, [pc, #44]	; (800c4dc <prvInitialiseNewTask+0x14c>)
 800c4ae:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c4b0:	683a      	ldr	r2, [r7, #0]
 800c4b2:	68f9      	ldr	r1, [r7, #12]
 800c4b4:	69b8      	ldr	r0, [r7, #24]
 800c4b6:	f001 fa77 	bl	800d9a8 <pxPortInitialiseStack>
 800c4ba:	4602      	mov	r2, r0
 800c4bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4be:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d002      	beq.n	800c4cc <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c4c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c4ca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c4cc:	bf00      	nop
 800c4ce:	3720      	adds	r7, #32
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}
 800c4d4:	2000732c 	.word	0x2000732c
 800c4d8:	20007394 	.word	0x20007394
 800c4dc:	200073fc 	.word	0x200073fc

0800c4e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b082      	sub	sp, #8
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c4e8:	f001 fb68 	bl	800dbbc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c4ec:	4b2d      	ldr	r3, [pc, #180]	; (800c5a4 <prvAddNewTaskToReadyList+0xc4>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	4a2c      	ldr	r2, [pc, #176]	; (800c5a4 <prvAddNewTaskToReadyList+0xc4>)
 800c4f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c4f6:	4b2c      	ldr	r3, [pc, #176]	; (800c5a8 <prvAddNewTaskToReadyList+0xc8>)
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d109      	bne.n	800c512 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c4fe:	4a2a      	ldr	r2, [pc, #168]	; (800c5a8 <prvAddNewTaskToReadyList+0xc8>)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c504:	4b27      	ldr	r3, [pc, #156]	; (800c5a4 <prvAddNewTaskToReadyList+0xc4>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	2b01      	cmp	r3, #1
 800c50a:	d110      	bne.n	800c52e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c50c:	f000 fc4e 	bl	800cdac <prvInitialiseTaskLists>
 800c510:	e00d      	b.n	800c52e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c512:	4b26      	ldr	r3, [pc, #152]	; (800c5ac <prvAddNewTaskToReadyList+0xcc>)
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d109      	bne.n	800c52e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c51a:	4b23      	ldr	r3, [pc, #140]	; (800c5a8 <prvAddNewTaskToReadyList+0xc8>)
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c524:	429a      	cmp	r2, r3
 800c526:	d802      	bhi.n	800c52e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c528:	4a1f      	ldr	r2, [pc, #124]	; (800c5a8 <prvAddNewTaskToReadyList+0xc8>)
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c52e:	4b20      	ldr	r3, [pc, #128]	; (800c5b0 <prvAddNewTaskToReadyList+0xd0>)
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	3301      	adds	r3, #1
 800c534:	4a1e      	ldr	r2, [pc, #120]	; (800c5b0 <prvAddNewTaskToReadyList+0xd0>)
 800c536:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c538:	4b1d      	ldr	r3, [pc, #116]	; (800c5b0 <prvAddNewTaskToReadyList+0xd0>)
 800c53a:	681a      	ldr	r2, [r3, #0]
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c544:	4b1b      	ldr	r3, [pc, #108]	; (800c5b4 <prvAddNewTaskToReadyList+0xd4>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	429a      	cmp	r2, r3
 800c54a:	d903      	bls.n	800c554 <prvAddNewTaskToReadyList+0x74>
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c550:	4a18      	ldr	r2, [pc, #96]	; (800c5b4 <prvAddNewTaskToReadyList+0xd4>)
 800c552:	6013      	str	r3, [r2, #0]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c558:	4613      	mov	r3, r2
 800c55a:	009b      	lsls	r3, r3, #2
 800c55c:	4413      	add	r3, r2
 800c55e:	009b      	lsls	r3, r3, #2
 800c560:	4a15      	ldr	r2, [pc, #84]	; (800c5b8 <prvAddNewTaskToReadyList+0xd8>)
 800c562:	441a      	add	r2, r3
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	3304      	adds	r3, #4
 800c568:	4619      	mov	r1, r3
 800c56a:	4610      	mov	r0, r2
 800c56c:	f7ff f895 	bl	800b69a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c570:	f001 fb58 	bl	800dc24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c574:	4b0d      	ldr	r3, [pc, #52]	; (800c5ac <prvAddNewTaskToReadyList+0xcc>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d00e      	beq.n	800c59a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c57c:	4b0a      	ldr	r3, [pc, #40]	; (800c5a8 <prvAddNewTaskToReadyList+0xc8>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c586:	429a      	cmp	r2, r3
 800c588:	d207      	bcs.n	800c59a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c58a:	4b0c      	ldr	r3, [pc, #48]	; (800c5bc <prvAddNewTaskToReadyList+0xdc>)
 800c58c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c590:	601a      	str	r2, [r3, #0]
 800c592:	f3bf 8f4f 	dsb	sy
 800c596:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c59a:	bf00      	nop
 800c59c:	3708      	adds	r7, #8
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}
 800c5a2:	bf00      	nop
 800c5a4:	20001bc8 	.word	0x20001bc8
 800c5a8:	200016f4 	.word	0x200016f4
 800c5ac:	20001bd4 	.word	0x20001bd4
 800c5b0:	20001be4 	.word	0x20001be4
 800c5b4:	20001bd0 	.word	0x20001bd0
 800c5b8:	200016f8 	.word	0x200016f8
 800c5bc:	e000ed04 	.word	0xe000ed04

0800c5c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b084      	sub	sp, #16
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d019      	beq.n	800c606 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c5d2:	4b14      	ldr	r3, [pc, #80]	; (800c624 <vTaskDelay+0x64>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d00c      	beq.n	800c5f4 <vTaskDelay+0x34>
	__asm volatile
 800c5da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5de:	b672      	cpsid	i
 800c5e0:	f383 8811 	msr	BASEPRI, r3
 800c5e4:	f3bf 8f6f 	isb	sy
 800c5e8:	f3bf 8f4f 	dsb	sy
 800c5ec:	b662      	cpsie	i
 800c5ee:	60bb      	str	r3, [r7, #8]
}
 800c5f0:	bf00      	nop
 800c5f2:	e7fe      	b.n	800c5f2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800c5f4:	f000 f88e 	bl	800c714 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c5f8:	2100      	movs	r1, #0
 800c5fa:	6878      	ldr	r0, [r7, #4]
 800c5fc:	f000 fd62 	bl	800d0c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c600:	f000 f896 	bl	800c730 <xTaskResumeAll>
 800c604:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d107      	bne.n	800c61c <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800c60c:	4b06      	ldr	r3, [pc, #24]	; (800c628 <vTaskDelay+0x68>)
 800c60e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c612:	601a      	str	r2, [r3, #0]
 800c614:	f3bf 8f4f 	dsb	sy
 800c618:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c61c:	bf00      	nop
 800c61e:	3710      	adds	r7, #16
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}
 800c624:	20001bf0 	.word	0x20001bf0
 800c628:	e000ed04 	.word	0xe000ed04

0800c62c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b08a      	sub	sp, #40	; 0x28
 800c630:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c632:	2300      	movs	r3, #0
 800c634:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c636:	2300      	movs	r3, #0
 800c638:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c63a:	463a      	mov	r2, r7
 800c63c:	1d39      	adds	r1, r7, #4
 800c63e:	f107 0308 	add.w	r3, r7, #8
 800c642:	4618      	mov	r0, r3
 800c644:	f7fe ffc8 	bl	800b5d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c648:	6839      	ldr	r1, [r7, #0]
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	68ba      	ldr	r2, [r7, #8]
 800c64e:	9202      	str	r2, [sp, #8]
 800c650:	9301      	str	r3, [sp, #4]
 800c652:	2300      	movs	r3, #0
 800c654:	9300      	str	r3, [sp, #0]
 800c656:	2300      	movs	r3, #0
 800c658:	460a      	mov	r2, r1
 800c65a:	4926      	ldr	r1, [pc, #152]	; (800c6f4 <vTaskStartScheduler+0xc8>)
 800c65c:	4826      	ldr	r0, [pc, #152]	; (800c6f8 <vTaskStartScheduler+0xcc>)
 800c65e:	f7ff fdef 	bl	800c240 <xTaskCreateStatic>
 800c662:	4603      	mov	r3, r0
 800c664:	4a25      	ldr	r2, [pc, #148]	; (800c6fc <vTaskStartScheduler+0xd0>)
 800c666:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c668:	4b24      	ldr	r3, [pc, #144]	; (800c6fc <vTaskStartScheduler+0xd0>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d002      	beq.n	800c676 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c670:	2301      	movs	r3, #1
 800c672:	617b      	str	r3, [r7, #20]
 800c674:	e001      	b.n	800c67a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c676:	2300      	movs	r3, #0
 800c678:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c67a:	697b      	ldr	r3, [r7, #20]
 800c67c:	2b01      	cmp	r3, #1
 800c67e:	d102      	bne.n	800c686 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c680:	f000 fd74 	bl	800d16c <xTimerCreateTimerTask>
 800c684:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c686:	697b      	ldr	r3, [r7, #20]
 800c688:	2b01      	cmp	r3, #1
 800c68a:	d11d      	bne.n	800c6c8 <vTaskStartScheduler+0x9c>
	__asm volatile
 800c68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c690:	b672      	cpsid	i
 800c692:	f383 8811 	msr	BASEPRI, r3
 800c696:	f3bf 8f6f 	isb	sy
 800c69a:	f3bf 8f4f 	dsb	sy
 800c69e:	b662      	cpsie	i
 800c6a0:	613b      	str	r3, [r7, #16]
}
 800c6a2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c6a4:	4b16      	ldr	r3, [pc, #88]	; (800c700 <vTaskStartScheduler+0xd4>)
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	3354      	adds	r3, #84	; 0x54
 800c6aa:	4a16      	ldr	r2, [pc, #88]	; (800c704 <vTaskStartScheduler+0xd8>)
 800c6ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c6ae:	4b16      	ldr	r3, [pc, #88]	; (800c708 <vTaskStartScheduler+0xdc>)
 800c6b0:	f04f 32ff 	mov.w	r2, #4294967295
 800c6b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c6b6:	4b15      	ldr	r3, [pc, #84]	; (800c70c <vTaskStartScheduler+0xe0>)
 800c6b8:	2201      	movs	r2, #1
 800c6ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c6bc:	4b14      	ldr	r3, [pc, #80]	; (800c710 <vTaskStartScheduler+0xe4>)
 800c6be:	2200      	movs	r2, #0
 800c6c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c6c2:	f001 f9fd 	bl	800dac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c6c6:	e010      	b.n	800c6ea <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6ce:	d10c      	bne.n	800c6ea <vTaskStartScheduler+0xbe>
	__asm volatile
 800c6d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6d4:	b672      	cpsid	i
 800c6d6:	f383 8811 	msr	BASEPRI, r3
 800c6da:	f3bf 8f6f 	isb	sy
 800c6de:	f3bf 8f4f 	dsb	sy
 800c6e2:	b662      	cpsie	i
 800c6e4:	60fb      	str	r3, [r7, #12]
}
 800c6e6:	bf00      	nop
 800c6e8:	e7fe      	b.n	800c6e8 <vTaskStartScheduler+0xbc>
}
 800c6ea:	bf00      	nop
 800c6ec:	3718      	adds	r7, #24
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}
 800c6f2:	bf00      	nop
 800c6f4:	0800f8bc 	.word	0x0800f8bc
 800c6f8:	0800cd7d 	.word	0x0800cd7d
 800c6fc:	20001bec 	.word	0x20001bec
 800c700:	200016f4 	.word	0x200016f4
 800c704:	2000015c 	.word	0x2000015c
 800c708:	20001be8 	.word	0x20001be8
 800c70c:	20001bd4 	.word	0x20001bd4
 800c710:	20001bcc 	.word	0x20001bcc

0800c714 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c714:	b480      	push	{r7}
 800c716:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c718:	4b04      	ldr	r3, [pc, #16]	; (800c72c <vTaskSuspendAll+0x18>)
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	3301      	adds	r3, #1
 800c71e:	4a03      	ldr	r2, [pc, #12]	; (800c72c <vTaskSuspendAll+0x18>)
 800c720:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c722:	bf00      	nop
 800c724:	46bd      	mov	sp, r7
 800c726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72a:	4770      	bx	lr
 800c72c:	20001bf0 	.word	0x20001bf0

0800c730 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b084      	sub	sp, #16
 800c734:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c736:	2300      	movs	r3, #0
 800c738:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c73a:	2300      	movs	r3, #0
 800c73c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c73e:	4b43      	ldr	r3, [pc, #268]	; (800c84c <xTaskResumeAll+0x11c>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d10c      	bne.n	800c760 <xTaskResumeAll+0x30>
	__asm volatile
 800c746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c74a:	b672      	cpsid	i
 800c74c:	f383 8811 	msr	BASEPRI, r3
 800c750:	f3bf 8f6f 	isb	sy
 800c754:	f3bf 8f4f 	dsb	sy
 800c758:	b662      	cpsie	i
 800c75a:	603b      	str	r3, [r7, #0]
}
 800c75c:	bf00      	nop
 800c75e:	e7fe      	b.n	800c75e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c760:	f001 fa2c 	bl	800dbbc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c764:	4b39      	ldr	r3, [pc, #228]	; (800c84c <xTaskResumeAll+0x11c>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	3b01      	subs	r3, #1
 800c76a:	4a38      	ldr	r2, [pc, #224]	; (800c84c <xTaskResumeAll+0x11c>)
 800c76c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c76e:	4b37      	ldr	r3, [pc, #220]	; (800c84c <xTaskResumeAll+0x11c>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d162      	bne.n	800c83c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c776:	4b36      	ldr	r3, [pc, #216]	; (800c850 <xTaskResumeAll+0x120>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d05e      	beq.n	800c83c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c77e:	e02f      	b.n	800c7e0 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c780:	4b34      	ldr	r3, [pc, #208]	; (800c854 <xTaskResumeAll+0x124>)
 800c782:	68db      	ldr	r3, [r3, #12]
 800c784:	68db      	ldr	r3, [r3, #12]
 800c786:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	3318      	adds	r3, #24
 800c78c:	4618      	mov	r0, r3
 800c78e:	f7fe ffe1 	bl	800b754 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	3304      	adds	r3, #4
 800c796:	4618      	mov	r0, r3
 800c798:	f7fe ffdc 	bl	800b754 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7a0:	4b2d      	ldr	r3, [pc, #180]	; (800c858 <xTaskResumeAll+0x128>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	429a      	cmp	r2, r3
 800c7a6:	d903      	bls.n	800c7b0 <xTaskResumeAll+0x80>
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7ac:	4a2a      	ldr	r2, [pc, #168]	; (800c858 <xTaskResumeAll+0x128>)
 800c7ae:	6013      	str	r3, [r2, #0]
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7b4:	4613      	mov	r3, r2
 800c7b6:	009b      	lsls	r3, r3, #2
 800c7b8:	4413      	add	r3, r2
 800c7ba:	009b      	lsls	r3, r3, #2
 800c7bc:	4a27      	ldr	r2, [pc, #156]	; (800c85c <xTaskResumeAll+0x12c>)
 800c7be:	441a      	add	r2, r3
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	3304      	adds	r3, #4
 800c7c4:	4619      	mov	r1, r3
 800c7c6:	4610      	mov	r0, r2
 800c7c8:	f7fe ff67 	bl	800b69a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7d0:	4b23      	ldr	r3, [pc, #140]	; (800c860 <xTaskResumeAll+0x130>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7d6:	429a      	cmp	r2, r3
 800c7d8:	d302      	bcc.n	800c7e0 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800c7da:	4b22      	ldr	r3, [pc, #136]	; (800c864 <xTaskResumeAll+0x134>)
 800c7dc:	2201      	movs	r2, #1
 800c7de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c7e0:	4b1c      	ldr	r3, [pc, #112]	; (800c854 <xTaskResumeAll+0x124>)
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d1cb      	bne.n	800c780 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d001      	beq.n	800c7f2 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c7ee:	f000 fbb9 	bl	800cf64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c7f2:	4b1d      	ldr	r3, [pc, #116]	; (800c868 <xTaskResumeAll+0x138>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d010      	beq.n	800c820 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c7fe:	f000 f859 	bl	800c8b4 <xTaskIncrementTick>
 800c802:	4603      	mov	r3, r0
 800c804:	2b00      	cmp	r3, #0
 800c806:	d002      	beq.n	800c80e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800c808:	4b16      	ldr	r3, [pc, #88]	; (800c864 <xTaskResumeAll+0x134>)
 800c80a:	2201      	movs	r2, #1
 800c80c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	3b01      	subs	r3, #1
 800c812:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d1f1      	bne.n	800c7fe <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800c81a:	4b13      	ldr	r3, [pc, #76]	; (800c868 <xTaskResumeAll+0x138>)
 800c81c:	2200      	movs	r2, #0
 800c81e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c820:	4b10      	ldr	r3, [pc, #64]	; (800c864 <xTaskResumeAll+0x134>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d009      	beq.n	800c83c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c828:	2301      	movs	r3, #1
 800c82a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c82c:	4b0f      	ldr	r3, [pc, #60]	; (800c86c <xTaskResumeAll+0x13c>)
 800c82e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c832:	601a      	str	r2, [r3, #0]
 800c834:	f3bf 8f4f 	dsb	sy
 800c838:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c83c:	f001 f9f2 	bl	800dc24 <vPortExitCritical>

	return xAlreadyYielded;
 800c840:	68bb      	ldr	r3, [r7, #8]
}
 800c842:	4618      	mov	r0, r3
 800c844:	3710      	adds	r7, #16
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}
 800c84a:	bf00      	nop
 800c84c:	20001bf0 	.word	0x20001bf0
 800c850:	20001bc8 	.word	0x20001bc8
 800c854:	20001b88 	.word	0x20001b88
 800c858:	20001bd0 	.word	0x20001bd0
 800c85c:	200016f8 	.word	0x200016f8
 800c860:	200016f4 	.word	0x200016f4
 800c864:	20001bdc 	.word	0x20001bdc
 800c868:	20001bd8 	.word	0x20001bd8
 800c86c:	e000ed04 	.word	0xe000ed04

0800c870 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c870:	b480      	push	{r7}
 800c872:	b083      	sub	sp, #12
 800c874:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c876:	4b05      	ldr	r3, [pc, #20]	; (800c88c <xTaskGetTickCount+0x1c>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c87c:	687b      	ldr	r3, [r7, #4]
}
 800c87e:	4618      	mov	r0, r3
 800c880:	370c      	adds	r7, #12
 800c882:	46bd      	mov	sp, r7
 800c884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c888:	4770      	bx	lr
 800c88a:	bf00      	nop
 800c88c:	20001bcc 	.word	0x20001bcc

0800c890 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b082      	sub	sp, #8
 800c894:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c896:	f001 fa79 	bl	800dd8c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800c89a:	2300      	movs	r3, #0
 800c89c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800c89e:	4b04      	ldr	r3, [pc, #16]	; (800c8b0 <xTaskGetTickCountFromISR+0x20>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c8a4:	683b      	ldr	r3, [r7, #0]
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	3708      	adds	r7, #8
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	bd80      	pop	{r7, pc}
 800c8ae:	bf00      	nop
 800c8b0:	20001bcc 	.word	0x20001bcc

0800c8b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b086      	sub	sp, #24
 800c8b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8be:	4b50      	ldr	r3, [pc, #320]	; (800ca00 <xTaskIncrementTick+0x14c>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	f040 808b 	bne.w	800c9de <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c8c8:	4b4e      	ldr	r3, [pc, #312]	; (800ca04 <xTaskIncrementTick+0x150>)
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	3301      	adds	r3, #1
 800c8ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c8d0:	4a4c      	ldr	r2, [pc, #304]	; (800ca04 <xTaskIncrementTick+0x150>)
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c8d6:	693b      	ldr	r3, [r7, #16]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d122      	bne.n	800c922 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c8dc:	4b4a      	ldr	r3, [pc, #296]	; (800ca08 <xTaskIncrementTick+0x154>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d00c      	beq.n	800c900 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ea:	b672      	cpsid	i
 800c8ec:	f383 8811 	msr	BASEPRI, r3
 800c8f0:	f3bf 8f6f 	isb	sy
 800c8f4:	f3bf 8f4f 	dsb	sy
 800c8f8:	b662      	cpsie	i
 800c8fa:	603b      	str	r3, [r7, #0]
}
 800c8fc:	bf00      	nop
 800c8fe:	e7fe      	b.n	800c8fe <xTaskIncrementTick+0x4a>
 800c900:	4b41      	ldr	r3, [pc, #260]	; (800ca08 <xTaskIncrementTick+0x154>)
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	60fb      	str	r3, [r7, #12]
 800c906:	4b41      	ldr	r3, [pc, #260]	; (800ca0c <xTaskIncrementTick+0x158>)
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	4a3f      	ldr	r2, [pc, #252]	; (800ca08 <xTaskIncrementTick+0x154>)
 800c90c:	6013      	str	r3, [r2, #0]
 800c90e:	4a3f      	ldr	r2, [pc, #252]	; (800ca0c <xTaskIncrementTick+0x158>)
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	6013      	str	r3, [r2, #0]
 800c914:	4b3e      	ldr	r3, [pc, #248]	; (800ca10 <xTaskIncrementTick+0x15c>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	3301      	adds	r3, #1
 800c91a:	4a3d      	ldr	r2, [pc, #244]	; (800ca10 <xTaskIncrementTick+0x15c>)
 800c91c:	6013      	str	r3, [r2, #0]
 800c91e:	f000 fb21 	bl	800cf64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c922:	4b3c      	ldr	r3, [pc, #240]	; (800ca14 <xTaskIncrementTick+0x160>)
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	693a      	ldr	r2, [r7, #16]
 800c928:	429a      	cmp	r2, r3
 800c92a:	d349      	bcc.n	800c9c0 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c92c:	4b36      	ldr	r3, [pc, #216]	; (800ca08 <xTaskIncrementTick+0x154>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d104      	bne.n	800c940 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c936:	4b37      	ldr	r3, [pc, #220]	; (800ca14 <xTaskIncrementTick+0x160>)
 800c938:	f04f 32ff 	mov.w	r2, #4294967295
 800c93c:	601a      	str	r2, [r3, #0]
					break;
 800c93e:	e03f      	b.n	800c9c0 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c940:	4b31      	ldr	r3, [pc, #196]	; (800ca08 <xTaskIncrementTick+0x154>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	68db      	ldr	r3, [r3, #12]
 800c946:	68db      	ldr	r3, [r3, #12]
 800c948:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	685b      	ldr	r3, [r3, #4]
 800c94e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c950:	693a      	ldr	r2, [r7, #16]
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	429a      	cmp	r2, r3
 800c956:	d203      	bcs.n	800c960 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c958:	4a2e      	ldr	r2, [pc, #184]	; (800ca14 <xTaskIncrementTick+0x160>)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c95e:	e02f      	b.n	800c9c0 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	3304      	adds	r3, #4
 800c964:	4618      	mov	r0, r3
 800c966:	f7fe fef5 	bl	800b754 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c96a:	68bb      	ldr	r3, [r7, #8]
 800c96c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d004      	beq.n	800c97c <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	3318      	adds	r3, #24
 800c976:	4618      	mov	r0, r3
 800c978:	f7fe feec 	bl	800b754 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c980:	4b25      	ldr	r3, [pc, #148]	; (800ca18 <xTaskIncrementTick+0x164>)
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	429a      	cmp	r2, r3
 800c986:	d903      	bls.n	800c990 <xTaskIncrementTick+0xdc>
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c98c:	4a22      	ldr	r2, [pc, #136]	; (800ca18 <xTaskIncrementTick+0x164>)
 800c98e:	6013      	str	r3, [r2, #0]
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c994:	4613      	mov	r3, r2
 800c996:	009b      	lsls	r3, r3, #2
 800c998:	4413      	add	r3, r2
 800c99a:	009b      	lsls	r3, r3, #2
 800c99c:	4a1f      	ldr	r2, [pc, #124]	; (800ca1c <xTaskIncrementTick+0x168>)
 800c99e:	441a      	add	r2, r3
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	3304      	adds	r3, #4
 800c9a4:	4619      	mov	r1, r3
 800c9a6:	4610      	mov	r0, r2
 800c9a8:	f7fe fe77 	bl	800b69a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9b0:	4b1b      	ldr	r3, [pc, #108]	; (800ca20 <xTaskIncrementTick+0x16c>)
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d3b8      	bcc.n	800c92c <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c9be:	e7b5      	b.n	800c92c <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c9c0:	4b17      	ldr	r3, [pc, #92]	; (800ca20 <xTaskIncrementTick+0x16c>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9c6:	4915      	ldr	r1, [pc, #84]	; (800ca1c <xTaskIncrementTick+0x168>)
 800c9c8:	4613      	mov	r3, r2
 800c9ca:	009b      	lsls	r3, r3, #2
 800c9cc:	4413      	add	r3, r2
 800c9ce:	009b      	lsls	r3, r3, #2
 800c9d0:	440b      	add	r3, r1
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	2b01      	cmp	r3, #1
 800c9d6:	d907      	bls.n	800c9e8 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800c9d8:	2301      	movs	r3, #1
 800c9da:	617b      	str	r3, [r7, #20]
 800c9dc:	e004      	b.n	800c9e8 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c9de:	4b11      	ldr	r3, [pc, #68]	; (800ca24 <xTaskIncrementTick+0x170>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	4a0f      	ldr	r2, [pc, #60]	; (800ca24 <xTaskIncrementTick+0x170>)
 800c9e6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c9e8:	4b0f      	ldr	r3, [pc, #60]	; (800ca28 <xTaskIncrementTick+0x174>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d001      	beq.n	800c9f4 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c9f4:	697b      	ldr	r3, [r7, #20]
}
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	3718      	adds	r7, #24
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}
 800c9fe:	bf00      	nop
 800ca00:	20001bf0 	.word	0x20001bf0
 800ca04:	20001bcc 	.word	0x20001bcc
 800ca08:	20001b80 	.word	0x20001b80
 800ca0c:	20001b84 	.word	0x20001b84
 800ca10:	20001be0 	.word	0x20001be0
 800ca14:	20001be8 	.word	0x20001be8
 800ca18:	20001bd0 	.word	0x20001bd0
 800ca1c:	200016f8 	.word	0x200016f8
 800ca20:	200016f4 	.word	0x200016f4
 800ca24:	20001bd8 	.word	0x20001bd8
 800ca28:	20001bdc 	.word	0x20001bdc

0800ca2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b085      	sub	sp, #20
 800ca30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ca32:	4b2b      	ldr	r3, [pc, #172]	; (800cae0 <vTaskSwitchContext+0xb4>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d003      	beq.n	800ca42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ca3a:	4b2a      	ldr	r3, [pc, #168]	; (800cae4 <vTaskSwitchContext+0xb8>)
 800ca3c:	2201      	movs	r2, #1
 800ca3e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ca40:	e048      	b.n	800cad4 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800ca42:	4b28      	ldr	r3, [pc, #160]	; (800cae4 <vTaskSwitchContext+0xb8>)
 800ca44:	2200      	movs	r2, #0
 800ca46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca48:	4b27      	ldr	r3, [pc, #156]	; (800cae8 <vTaskSwitchContext+0xbc>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	60fb      	str	r3, [r7, #12]
 800ca4e:	e012      	b.n	800ca76 <vTaskSwitchContext+0x4a>
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d10c      	bne.n	800ca70 <vTaskSwitchContext+0x44>
	__asm volatile
 800ca56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca5a:	b672      	cpsid	i
 800ca5c:	f383 8811 	msr	BASEPRI, r3
 800ca60:	f3bf 8f6f 	isb	sy
 800ca64:	f3bf 8f4f 	dsb	sy
 800ca68:	b662      	cpsie	i
 800ca6a:	607b      	str	r3, [r7, #4]
}
 800ca6c:	bf00      	nop
 800ca6e:	e7fe      	b.n	800ca6e <vTaskSwitchContext+0x42>
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	3b01      	subs	r3, #1
 800ca74:	60fb      	str	r3, [r7, #12]
 800ca76:	491d      	ldr	r1, [pc, #116]	; (800caec <vTaskSwitchContext+0xc0>)
 800ca78:	68fa      	ldr	r2, [r7, #12]
 800ca7a:	4613      	mov	r3, r2
 800ca7c:	009b      	lsls	r3, r3, #2
 800ca7e:	4413      	add	r3, r2
 800ca80:	009b      	lsls	r3, r3, #2
 800ca82:	440b      	add	r3, r1
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d0e2      	beq.n	800ca50 <vTaskSwitchContext+0x24>
 800ca8a:	68fa      	ldr	r2, [r7, #12]
 800ca8c:	4613      	mov	r3, r2
 800ca8e:	009b      	lsls	r3, r3, #2
 800ca90:	4413      	add	r3, r2
 800ca92:	009b      	lsls	r3, r3, #2
 800ca94:	4a15      	ldr	r2, [pc, #84]	; (800caec <vTaskSwitchContext+0xc0>)
 800ca96:	4413      	add	r3, r2
 800ca98:	60bb      	str	r3, [r7, #8]
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	685b      	ldr	r3, [r3, #4]
 800ca9e:	685a      	ldr	r2, [r3, #4]
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	605a      	str	r2, [r3, #4]
 800caa4:	68bb      	ldr	r3, [r7, #8]
 800caa6:	685a      	ldr	r2, [r3, #4]
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	3308      	adds	r3, #8
 800caac:	429a      	cmp	r2, r3
 800caae:	d104      	bne.n	800caba <vTaskSwitchContext+0x8e>
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	685b      	ldr	r3, [r3, #4]
 800cab4:	685a      	ldr	r2, [r3, #4]
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	605a      	str	r2, [r3, #4]
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	685b      	ldr	r3, [r3, #4]
 800cabe:	68db      	ldr	r3, [r3, #12]
 800cac0:	4a0b      	ldr	r2, [pc, #44]	; (800caf0 <vTaskSwitchContext+0xc4>)
 800cac2:	6013      	str	r3, [r2, #0]
 800cac4:	4a08      	ldr	r2, [pc, #32]	; (800cae8 <vTaskSwitchContext+0xbc>)
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800caca:	4b09      	ldr	r3, [pc, #36]	; (800caf0 <vTaskSwitchContext+0xc4>)
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	3354      	adds	r3, #84	; 0x54
 800cad0:	4a08      	ldr	r2, [pc, #32]	; (800caf4 <vTaskSwitchContext+0xc8>)
 800cad2:	6013      	str	r3, [r2, #0]
}
 800cad4:	bf00      	nop
 800cad6:	3714      	adds	r7, #20
 800cad8:	46bd      	mov	sp, r7
 800cada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cade:	4770      	bx	lr
 800cae0:	20001bf0 	.word	0x20001bf0
 800cae4:	20001bdc 	.word	0x20001bdc
 800cae8:	20001bd0 	.word	0x20001bd0
 800caec:	200016f8 	.word	0x200016f8
 800caf0:	200016f4 	.word	0x200016f4
 800caf4:	2000015c 	.word	0x2000015c

0800caf8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b084      	sub	sp, #16
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
 800cb00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d10c      	bne.n	800cb22 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800cb08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb0c:	b672      	cpsid	i
 800cb0e:	f383 8811 	msr	BASEPRI, r3
 800cb12:	f3bf 8f6f 	isb	sy
 800cb16:	f3bf 8f4f 	dsb	sy
 800cb1a:	b662      	cpsie	i
 800cb1c:	60fb      	str	r3, [r7, #12]
}
 800cb1e:	bf00      	nop
 800cb20:	e7fe      	b.n	800cb20 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cb22:	4b07      	ldr	r3, [pc, #28]	; (800cb40 <vTaskPlaceOnEventList+0x48>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	3318      	adds	r3, #24
 800cb28:	4619      	mov	r1, r3
 800cb2a:	6878      	ldr	r0, [r7, #4]
 800cb2c:	f7fe fdd9 	bl	800b6e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cb30:	2101      	movs	r1, #1
 800cb32:	6838      	ldr	r0, [r7, #0]
 800cb34:	f000 fac6 	bl	800d0c4 <prvAddCurrentTaskToDelayedList>
}
 800cb38:	bf00      	nop
 800cb3a:	3710      	adds	r7, #16
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}
 800cb40:	200016f4 	.word	0x200016f4

0800cb44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b086      	sub	sp, #24
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d10c      	bne.n	800cb70 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800cb56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb5a:	b672      	cpsid	i
 800cb5c:	f383 8811 	msr	BASEPRI, r3
 800cb60:	f3bf 8f6f 	isb	sy
 800cb64:	f3bf 8f4f 	dsb	sy
 800cb68:	b662      	cpsie	i
 800cb6a:	617b      	str	r3, [r7, #20]
}
 800cb6c:	bf00      	nop
 800cb6e:	e7fe      	b.n	800cb6e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cb70:	4b0a      	ldr	r3, [pc, #40]	; (800cb9c <vTaskPlaceOnEventListRestricted+0x58>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	3318      	adds	r3, #24
 800cb76:	4619      	mov	r1, r3
 800cb78:	68f8      	ldr	r0, [r7, #12]
 800cb7a:	f7fe fd8e 	bl	800b69a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d002      	beq.n	800cb8a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800cb84:	f04f 33ff 	mov.w	r3, #4294967295
 800cb88:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cb8a:	6879      	ldr	r1, [r7, #4]
 800cb8c:	68b8      	ldr	r0, [r7, #8]
 800cb8e:	f000 fa99 	bl	800d0c4 <prvAddCurrentTaskToDelayedList>
	}
 800cb92:	bf00      	nop
 800cb94:	3718      	adds	r7, #24
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}
 800cb9a:	bf00      	nop
 800cb9c:	200016f4 	.word	0x200016f4

0800cba0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b086      	sub	sp, #24
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	68db      	ldr	r3, [r3, #12]
 800cbac:	68db      	ldr	r3, [r3, #12]
 800cbae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cbb0:	693b      	ldr	r3, [r7, #16]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d10c      	bne.n	800cbd0 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800cbb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbba:	b672      	cpsid	i
 800cbbc:	f383 8811 	msr	BASEPRI, r3
 800cbc0:	f3bf 8f6f 	isb	sy
 800cbc4:	f3bf 8f4f 	dsb	sy
 800cbc8:	b662      	cpsie	i
 800cbca:	60fb      	str	r3, [r7, #12]
}
 800cbcc:	bf00      	nop
 800cbce:	e7fe      	b.n	800cbce <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	3318      	adds	r3, #24
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f7fe fdbd 	bl	800b754 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbda:	4b1e      	ldr	r3, [pc, #120]	; (800cc54 <xTaskRemoveFromEventList+0xb4>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d11d      	bne.n	800cc1e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cbe2:	693b      	ldr	r3, [r7, #16]
 800cbe4:	3304      	adds	r3, #4
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	f7fe fdb4 	bl	800b754 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbf0:	4b19      	ldr	r3, [pc, #100]	; (800cc58 <xTaskRemoveFromEventList+0xb8>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	429a      	cmp	r2, r3
 800cbf6:	d903      	bls.n	800cc00 <xTaskRemoveFromEventList+0x60>
 800cbf8:	693b      	ldr	r3, [r7, #16]
 800cbfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbfc:	4a16      	ldr	r2, [pc, #88]	; (800cc58 <xTaskRemoveFromEventList+0xb8>)
 800cbfe:	6013      	str	r3, [r2, #0]
 800cc00:	693b      	ldr	r3, [r7, #16]
 800cc02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc04:	4613      	mov	r3, r2
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	4413      	add	r3, r2
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	4a13      	ldr	r2, [pc, #76]	; (800cc5c <xTaskRemoveFromEventList+0xbc>)
 800cc0e:	441a      	add	r2, r3
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	3304      	adds	r3, #4
 800cc14:	4619      	mov	r1, r3
 800cc16:	4610      	mov	r0, r2
 800cc18:	f7fe fd3f 	bl	800b69a <vListInsertEnd>
 800cc1c:	e005      	b.n	800cc2a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	3318      	adds	r3, #24
 800cc22:	4619      	mov	r1, r3
 800cc24:	480e      	ldr	r0, [pc, #56]	; (800cc60 <xTaskRemoveFromEventList+0xc0>)
 800cc26:	f7fe fd38 	bl	800b69a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc2e:	4b0d      	ldr	r3, [pc, #52]	; (800cc64 <xTaskRemoveFromEventList+0xc4>)
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d905      	bls.n	800cc44 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cc38:	2301      	movs	r3, #1
 800cc3a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cc3c:	4b0a      	ldr	r3, [pc, #40]	; (800cc68 <xTaskRemoveFromEventList+0xc8>)
 800cc3e:	2201      	movs	r2, #1
 800cc40:	601a      	str	r2, [r3, #0]
 800cc42:	e001      	b.n	800cc48 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800cc44:	2300      	movs	r3, #0
 800cc46:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cc48:	697b      	ldr	r3, [r7, #20]
}
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	3718      	adds	r7, #24
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	bd80      	pop	{r7, pc}
 800cc52:	bf00      	nop
 800cc54:	20001bf0 	.word	0x20001bf0
 800cc58:	20001bd0 	.word	0x20001bd0
 800cc5c:	200016f8 	.word	0x200016f8
 800cc60:	20001b88 	.word	0x20001b88
 800cc64:	200016f4 	.word	0x200016f4
 800cc68:	20001bdc 	.word	0x20001bdc

0800cc6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b083      	sub	sp, #12
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cc74:	4b06      	ldr	r3, [pc, #24]	; (800cc90 <vTaskInternalSetTimeOutState+0x24>)
 800cc76:	681a      	ldr	r2, [r3, #0]
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cc7c:	4b05      	ldr	r3, [pc, #20]	; (800cc94 <vTaskInternalSetTimeOutState+0x28>)
 800cc7e:	681a      	ldr	r2, [r3, #0]
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	605a      	str	r2, [r3, #4]
}
 800cc84:	bf00      	nop
 800cc86:	370c      	adds	r7, #12
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8e:	4770      	bx	lr
 800cc90:	20001be0 	.word	0x20001be0
 800cc94:	20001bcc 	.word	0x20001bcc

0800cc98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b088      	sub	sp, #32
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
 800cca0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d10c      	bne.n	800ccc2 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800cca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccac:	b672      	cpsid	i
 800ccae:	f383 8811 	msr	BASEPRI, r3
 800ccb2:	f3bf 8f6f 	isb	sy
 800ccb6:	f3bf 8f4f 	dsb	sy
 800ccba:	b662      	cpsie	i
 800ccbc:	613b      	str	r3, [r7, #16]
}
 800ccbe:	bf00      	nop
 800ccc0:	e7fe      	b.n	800ccc0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d10c      	bne.n	800cce2 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800ccc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cccc:	b672      	cpsid	i
 800ccce:	f383 8811 	msr	BASEPRI, r3
 800ccd2:	f3bf 8f6f 	isb	sy
 800ccd6:	f3bf 8f4f 	dsb	sy
 800ccda:	b662      	cpsie	i
 800ccdc:	60fb      	str	r3, [r7, #12]
}
 800ccde:	bf00      	nop
 800cce0:	e7fe      	b.n	800cce0 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800cce2:	f000 ff6b 	bl	800dbbc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cce6:	4b1d      	ldr	r3, [pc, #116]	; (800cd5c <xTaskCheckForTimeOut+0xc4>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	685b      	ldr	r3, [r3, #4]
 800ccf0:	69ba      	ldr	r2, [r7, #24]
 800ccf2:	1ad3      	subs	r3, r2, r3
 800ccf4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccfe:	d102      	bne.n	800cd06 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cd00:	2300      	movs	r3, #0
 800cd02:	61fb      	str	r3, [r7, #28]
 800cd04:	e023      	b.n	800cd4e <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681a      	ldr	r2, [r3, #0]
 800cd0a:	4b15      	ldr	r3, [pc, #84]	; (800cd60 <xTaskCheckForTimeOut+0xc8>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	429a      	cmp	r2, r3
 800cd10:	d007      	beq.n	800cd22 <xTaskCheckForTimeOut+0x8a>
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	685b      	ldr	r3, [r3, #4]
 800cd16:	69ba      	ldr	r2, [r7, #24]
 800cd18:	429a      	cmp	r2, r3
 800cd1a:	d302      	bcc.n	800cd22 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	61fb      	str	r3, [r7, #28]
 800cd20:	e015      	b.n	800cd4e <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	697a      	ldr	r2, [r7, #20]
 800cd28:	429a      	cmp	r2, r3
 800cd2a:	d20b      	bcs.n	800cd44 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	681a      	ldr	r2, [r3, #0]
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	1ad2      	subs	r2, r2, r3
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f7ff ff97 	bl	800cc6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	61fb      	str	r3, [r7, #28]
 800cd42:	e004      	b.n	800cd4e <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	2200      	movs	r2, #0
 800cd48:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cd4e:	f000 ff69 	bl	800dc24 <vPortExitCritical>

	return xReturn;
 800cd52:	69fb      	ldr	r3, [r7, #28]
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	3720      	adds	r7, #32
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	bd80      	pop	{r7, pc}
 800cd5c:	20001bcc 	.word	0x20001bcc
 800cd60:	20001be0 	.word	0x20001be0

0800cd64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cd64:	b480      	push	{r7}
 800cd66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cd68:	4b03      	ldr	r3, [pc, #12]	; (800cd78 <vTaskMissedYield+0x14>)
 800cd6a:	2201      	movs	r2, #1
 800cd6c:	601a      	str	r2, [r3, #0]
}
 800cd6e:	bf00      	nop
 800cd70:	46bd      	mov	sp, r7
 800cd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd76:	4770      	bx	lr
 800cd78:	20001bdc 	.word	0x20001bdc

0800cd7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b082      	sub	sp, #8
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cd84:	f000 f852 	bl	800ce2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cd88:	4b06      	ldr	r3, [pc, #24]	; (800cda4 <prvIdleTask+0x28>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d9f9      	bls.n	800cd84 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cd90:	4b05      	ldr	r3, [pc, #20]	; (800cda8 <prvIdleTask+0x2c>)
 800cd92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd96:	601a      	str	r2, [r3, #0]
 800cd98:	f3bf 8f4f 	dsb	sy
 800cd9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cda0:	e7f0      	b.n	800cd84 <prvIdleTask+0x8>
 800cda2:	bf00      	nop
 800cda4:	200016f8 	.word	0x200016f8
 800cda8:	e000ed04 	.word	0xe000ed04

0800cdac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b082      	sub	sp, #8
 800cdb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	607b      	str	r3, [r7, #4]
 800cdb6:	e00c      	b.n	800cdd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cdb8:	687a      	ldr	r2, [r7, #4]
 800cdba:	4613      	mov	r3, r2
 800cdbc:	009b      	lsls	r3, r3, #2
 800cdbe:	4413      	add	r3, r2
 800cdc0:	009b      	lsls	r3, r3, #2
 800cdc2:	4a12      	ldr	r2, [pc, #72]	; (800ce0c <prvInitialiseTaskLists+0x60>)
 800cdc4:	4413      	add	r3, r2
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	f7fe fc3a 	bl	800b640 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	3301      	adds	r3, #1
 800cdd0:	607b      	str	r3, [r7, #4]
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2b37      	cmp	r3, #55	; 0x37
 800cdd6:	d9ef      	bls.n	800cdb8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cdd8:	480d      	ldr	r0, [pc, #52]	; (800ce10 <prvInitialiseTaskLists+0x64>)
 800cdda:	f7fe fc31 	bl	800b640 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cdde:	480d      	ldr	r0, [pc, #52]	; (800ce14 <prvInitialiseTaskLists+0x68>)
 800cde0:	f7fe fc2e 	bl	800b640 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cde4:	480c      	ldr	r0, [pc, #48]	; (800ce18 <prvInitialiseTaskLists+0x6c>)
 800cde6:	f7fe fc2b 	bl	800b640 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cdea:	480c      	ldr	r0, [pc, #48]	; (800ce1c <prvInitialiseTaskLists+0x70>)
 800cdec:	f7fe fc28 	bl	800b640 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cdf0:	480b      	ldr	r0, [pc, #44]	; (800ce20 <prvInitialiseTaskLists+0x74>)
 800cdf2:	f7fe fc25 	bl	800b640 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cdf6:	4b0b      	ldr	r3, [pc, #44]	; (800ce24 <prvInitialiseTaskLists+0x78>)
 800cdf8:	4a05      	ldr	r2, [pc, #20]	; (800ce10 <prvInitialiseTaskLists+0x64>)
 800cdfa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cdfc:	4b0a      	ldr	r3, [pc, #40]	; (800ce28 <prvInitialiseTaskLists+0x7c>)
 800cdfe:	4a05      	ldr	r2, [pc, #20]	; (800ce14 <prvInitialiseTaskLists+0x68>)
 800ce00:	601a      	str	r2, [r3, #0]
}
 800ce02:	bf00      	nop
 800ce04:	3708      	adds	r7, #8
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}
 800ce0a:	bf00      	nop
 800ce0c:	200016f8 	.word	0x200016f8
 800ce10:	20001b58 	.word	0x20001b58
 800ce14:	20001b6c 	.word	0x20001b6c
 800ce18:	20001b88 	.word	0x20001b88
 800ce1c:	20001b9c 	.word	0x20001b9c
 800ce20:	20001bb4 	.word	0x20001bb4
 800ce24:	20001b80 	.word	0x20001b80
 800ce28:	20001b84 	.word	0x20001b84

0800ce2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b082      	sub	sp, #8
 800ce30:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ce32:	e019      	b.n	800ce68 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ce34:	f000 fec2 	bl	800dbbc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce38:	4b10      	ldr	r3, [pc, #64]	; (800ce7c <prvCheckTasksWaitingTermination+0x50>)
 800ce3a:	68db      	ldr	r3, [r3, #12]
 800ce3c:	68db      	ldr	r3, [r3, #12]
 800ce3e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	3304      	adds	r3, #4
 800ce44:	4618      	mov	r0, r3
 800ce46:	f7fe fc85 	bl	800b754 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ce4a:	4b0d      	ldr	r3, [pc, #52]	; (800ce80 <prvCheckTasksWaitingTermination+0x54>)
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	3b01      	subs	r3, #1
 800ce50:	4a0b      	ldr	r2, [pc, #44]	; (800ce80 <prvCheckTasksWaitingTermination+0x54>)
 800ce52:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ce54:	4b0b      	ldr	r3, [pc, #44]	; (800ce84 <prvCheckTasksWaitingTermination+0x58>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	3b01      	subs	r3, #1
 800ce5a:	4a0a      	ldr	r2, [pc, #40]	; (800ce84 <prvCheckTasksWaitingTermination+0x58>)
 800ce5c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ce5e:	f000 fee1 	bl	800dc24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f000 f848 	bl	800cef8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ce68:	4b06      	ldr	r3, [pc, #24]	; (800ce84 <prvCheckTasksWaitingTermination+0x58>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d1e1      	bne.n	800ce34 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ce70:	bf00      	nop
 800ce72:	bf00      	nop
 800ce74:	3708      	adds	r7, #8
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd80      	pop	{r7, pc}
 800ce7a:	bf00      	nop
 800ce7c:	20001b9c 	.word	0x20001b9c
 800ce80:	20001bc8 	.word	0x20001bc8
 800ce84:	20001bb0 	.word	0x20001bb0

0800ce88 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800ce88:	b480      	push	{r7}
 800ce8a:	b085      	sub	sp, #20
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800ce90:	2300      	movs	r3, #0
 800ce92:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800ce94:	e005      	b.n	800cea2 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	3301      	adds	r3, #1
 800ce9a:	607b      	str	r3, [r7, #4]
			ulCount++;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	3301      	adds	r3, #1
 800cea0:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	2ba5      	cmp	r3, #165	; 0xa5
 800cea8:	d0f5      	beq.n	800ce96 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	089b      	lsrs	r3, r3, #2
 800ceae:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	b29b      	uxth	r3, r3
	}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3714      	adds	r7, #20
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cebe:	4770      	bx	lr

0800cec0 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b086      	sub	sp, #24
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d102      	bne.n	800ced4 <uxTaskGetStackHighWaterMark+0x14>
 800cece:	4b09      	ldr	r3, [pc, #36]	; (800cef4 <uxTaskGetStackHighWaterMark+0x34>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	e000      	b.n	800ced6 <uxTaskGetStackHighWaterMark+0x16>
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800ced8:	697b      	ldr	r3, [r7, #20]
 800ceda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cedc:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800cede:	6938      	ldr	r0, [r7, #16]
 800cee0:	f7ff ffd2 	bl	800ce88 <prvTaskCheckFreeStackSpace>
 800cee4:	4603      	mov	r3, r0
 800cee6:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800cee8:	68fb      	ldr	r3, [r7, #12]
	}
 800ceea:	4618      	mov	r0, r3
 800ceec:	3718      	adds	r7, #24
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}
 800cef2:	bf00      	nop
 800cef4:	200016f4 	.word	0x200016f4

0800cef8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b084      	sub	sp, #16
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	3354      	adds	r3, #84	; 0x54
 800cf04:	4618      	mov	r0, r3
 800cf06:	f002 f849 	bl	800ef9c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d108      	bne.n	800cf26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f001 f845 	bl	800dfa8 <vPortFree>
				vPortFree( pxTCB );
 800cf1e:	6878      	ldr	r0, [r7, #4]
 800cf20:	f001 f842 	bl	800dfa8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cf24:	e01a      	b.n	800cf5c <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cf2c:	2b01      	cmp	r3, #1
 800cf2e:	d103      	bne.n	800cf38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f001 f839 	bl	800dfa8 <vPortFree>
	}
 800cf36:	e011      	b.n	800cf5c <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cf3e:	2b02      	cmp	r3, #2
 800cf40:	d00c      	beq.n	800cf5c <prvDeleteTCB+0x64>
	__asm volatile
 800cf42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf46:	b672      	cpsid	i
 800cf48:	f383 8811 	msr	BASEPRI, r3
 800cf4c:	f3bf 8f6f 	isb	sy
 800cf50:	f3bf 8f4f 	dsb	sy
 800cf54:	b662      	cpsie	i
 800cf56:	60fb      	str	r3, [r7, #12]
}
 800cf58:	bf00      	nop
 800cf5a:	e7fe      	b.n	800cf5a <prvDeleteTCB+0x62>
	}
 800cf5c:	bf00      	nop
 800cf5e:	3710      	adds	r7, #16
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}

0800cf64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cf64:	b480      	push	{r7}
 800cf66:	b083      	sub	sp, #12
 800cf68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cf6a:	4b0c      	ldr	r3, [pc, #48]	; (800cf9c <prvResetNextTaskUnblockTime+0x38>)
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d104      	bne.n	800cf7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cf74:	4b0a      	ldr	r3, [pc, #40]	; (800cfa0 <prvResetNextTaskUnblockTime+0x3c>)
 800cf76:	f04f 32ff 	mov.w	r2, #4294967295
 800cf7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cf7c:	e008      	b.n	800cf90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf7e:	4b07      	ldr	r3, [pc, #28]	; (800cf9c <prvResetNextTaskUnblockTime+0x38>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	68db      	ldr	r3, [r3, #12]
 800cf84:	68db      	ldr	r3, [r3, #12]
 800cf86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	685b      	ldr	r3, [r3, #4]
 800cf8c:	4a04      	ldr	r2, [pc, #16]	; (800cfa0 <prvResetNextTaskUnblockTime+0x3c>)
 800cf8e:	6013      	str	r3, [r2, #0]
}
 800cf90:	bf00      	nop
 800cf92:	370c      	adds	r7, #12
 800cf94:	46bd      	mov	sp, r7
 800cf96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9a:	4770      	bx	lr
 800cf9c:	20001b80 	.word	0x20001b80
 800cfa0:	20001be8 	.word	0x20001be8

0800cfa4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b083      	sub	sp, #12
 800cfa8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cfaa:	4b0b      	ldr	r3, [pc, #44]	; (800cfd8 <xTaskGetSchedulerState+0x34>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d102      	bne.n	800cfb8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cfb2:	2301      	movs	r3, #1
 800cfb4:	607b      	str	r3, [r7, #4]
 800cfb6:	e008      	b.n	800cfca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cfb8:	4b08      	ldr	r3, [pc, #32]	; (800cfdc <xTaskGetSchedulerState+0x38>)
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d102      	bne.n	800cfc6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cfc0:	2302      	movs	r3, #2
 800cfc2:	607b      	str	r3, [r7, #4]
 800cfc4:	e001      	b.n	800cfca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cfca:	687b      	ldr	r3, [r7, #4]
	}
 800cfcc:	4618      	mov	r0, r3
 800cfce:	370c      	adds	r7, #12
 800cfd0:	46bd      	mov	sp, r7
 800cfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd6:	4770      	bx	lr
 800cfd8:	20001bd4 	.word	0x20001bd4
 800cfdc:	20001bf0 	.word	0x20001bf0

0800cfe0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b086      	sub	sp, #24
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cfec:	2300      	movs	r3, #0
 800cfee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d05a      	beq.n	800d0ac <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cff6:	4b30      	ldr	r3, [pc, #192]	; (800d0b8 <xTaskPriorityDisinherit+0xd8>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	693a      	ldr	r2, [r7, #16]
 800cffc:	429a      	cmp	r2, r3
 800cffe:	d00c      	beq.n	800d01a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800d000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d004:	b672      	cpsid	i
 800d006:	f383 8811 	msr	BASEPRI, r3
 800d00a:	f3bf 8f6f 	isb	sy
 800d00e:	f3bf 8f4f 	dsb	sy
 800d012:	b662      	cpsie	i
 800d014:	60fb      	str	r3, [r7, #12]
}
 800d016:	bf00      	nop
 800d018:	e7fe      	b.n	800d018 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d10c      	bne.n	800d03c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800d022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d026:	b672      	cpsid	i
 800d028:	f383 8811 	msr	BASEPRI, r3
 800d02c:	f3bf 8f6f 	isb	sy
 800d030:	f3bf 8f4f 	dsb	sy
 800d034:	b662      	cpsie	i
 800d036:	60bb      	str	r3, [r7, #8]
}
 800d038:	bf00      	nop
 800d03a:	e7fe      	b.n	800d03a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d040:	1e5a      	subs	r2, r3, #1
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d046:	693b      	ldr	r3, [r7, #16]
 800d048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d04a:	693b      	ldr	r3, [r7, #16]
 800d04c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d04e:	429a      	cmp	r2, r3
 800d050:	d02c      	beq.n	800d0ac <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d052:	693b      	ldr	r3, [r7, #16]
 800d054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d056:	2b00      	cmp	r3, #0
 800d058:	d128      	bne.n	800d0ac <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	3304      	adds	r3, #4
 800d05e:	4618      	mov	r0, r3
 800d060:	f7fe fb78 	bl	800b754 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d064:	693b      	ldr	r3, [r7, #16]
 800d066:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d06c:	693b      	ldr	r3, [r7, #16]
 800d06e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d070:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d078:	693b      	ldr	r3, [r7, #16]
 800d07a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d07c:	4b0f      	ldr	r3, [pc, #60]	; (800d0bc <xTaskPriorityDisinherit+0xdc>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	429a      	cmp	r2, r3
 800d082:	d903      	bls.n	800d08c <xTaskPriorityDisinherit+0xac>
 800d084:	693b      	ldr	r3, [r7, #16]
 800d086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d088:	4a0c      	ldr	r2, [pc, #48]	; (800d0bc <xTaskPriorityDisinherit+0xdc>)
 800d08a:	6013      	str	r3, [r2, #0]
 800d08c:	693b      	ldr	r3, [r7, #16]
 800d08e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d090:	4613      	mov	r3, r2
 800d092:	009b      	lsls	r3, r3, #2
 800d094:	4413      	add	r3, r2
 800d096:	009b      	lsls	r3, r3, #2
 800d098:	4a09      	ldr	r2, [pc, #36]	; (800d0c0 <xTaskPriorityDisinherit+0xe0>)
 800d09a:	441a      	add	r2, r3
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	3304      	adds	r3, #4
 800d0a0:	4619      	mov	r1, r3
 800d0a2:	4610      	mov	r0, r2
 800d0a4:	f7fe faf9 	bl	800b69a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d0a8:	2301      	movs	r3, #1
 800d0aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d0ac:	697b      	ldr	r3, [r7, #20]
	}
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	3718      	adds	r7, #24
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}
 800d0b6:	bf00      	nop
 800d0b8:	200016f4 	.word	0x200016f4
 800d0bc:	20001bd0 	.word	0x20001bd0
 800d0c0:	200016f8 	.word	0x200016f8

0800d0c4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b084      	sub	sp, #16
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	6078      	str	r0, [r7, #4]
 800d0cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d0ce:	4b21      	ldr	r3, [pc, #132]	; (800d154 <prvAddCurrentTaskToDelayedList+0x90>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0d4:	4b20      	ldr	r3, [pc, #128]	; (800d158 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	3304      	adds	r3, #4
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f7fe fb3a 	bl	800b754 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0e6:	d10a      	bne.n	800d0fe <prvAddCurrentTaskToDelayedList+0x3a>
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d007      	beq.n	800d0fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d0ee:	4b1a      	ldr	r3, [pc, #104]	; (800d158 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	3304      	adds	r3, #4
 800d0f4:	4619      	mov	r1, r3
 800d0f6:	4819      	ldr	r0, [pc, #100]	; (800d15c <prvAddCurrentTaskToDelayedList+0x98>)
 800d0f8:	f7fe facf 	bl	800b69a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d0fc:	e026      	b.n	800d14c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d0fe:	68fa      	ldr	r2, [r7, #12]
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	4413      	add	r3, r2
 800d104:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d106:	4b14      	ldr	r3, [pc, #80]	; (800d158 <prvAddCurrentTaskToDelayedList+0x94>)
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	68ba      	ldr	r2, [r7, #8]
 800d10c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d10e:	68ba      	ldr	r2, [r7, #8]
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	429a      	cmp	r2, r3
 800d114:	d209      	bcs.n	800d12a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d116:	4b12      	ldr	r3, [pc, #72]	; (800d160 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d118:	681a      	ldr	r2, [r3, #0]
 800d11a:	4b0f      	ldr	r3, [pc, #60]	; (800d158 <prvAddCurrentTaskToDelayedList+0x94>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	3304      	adds	r3, #4
 800d120:	4619      	mov	r1, r3
 800d122:	4610      	mov	r0, r2
 800d124:	f7fe fadd 	bl	800b6e2 <vListInsert>
}
 800d128:	e010      	b.n	800d14c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d12a:	4b0e      	ldr	r3, [pc, #56]	; (800d164 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d12c:	681a      	ldr	r2, [r3, #0]
 800d12e:	4b0a      	ldr	r3, [pc, #40]	; (800d158 <prvAddCurrentTaskToDelayedList+0x94>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	3304      	adds	r3, #4
 800d134:	4619      	mov	r1, r3
 800d136:	4610      	mov	r0, r2
 800d138:	f7fe fad3 	bl	800b6e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d13c:	4b0a      	ldr	r3, [pc, #40]	; (800d168 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	68ba      	ldr	r2, [r7, #8]
 800d142:	429a      	cmp	r2, r3
 800d144:	d202      	bcs.n	800d14c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d146:	4a08      	ldr	r2, [pc, #32]	; (800d168 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	6013      	str	r3, [r2, #0]
}
 800d14c:	bf00      	nop
 800d14e:	3710      	adds	r7, #16
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}
 800d154:	20001bcc 	.word	0x20001bcc
 800d158:	200016f4 	.word	0x200016f4
 800d15c:	20001bb4 	.word	0x20001bb4
 800d160:	20001b84 	.word	0x20001b84
 800d164:	20001b80 	.word	0x20001b80
 800d168:	20001be8 	.word	0x20001be8

0800d16c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b08a      	sub	sp, #40	; 0x28
 800d170:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d172:	2300      	movs	r3, #0
 800d174:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d176:	f000 fbb5 	bl	800d8e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d17a:	4b1d      	ldr	r3, [pc, #116]	; (800d1f0 <xTimerCreateTimerTask+0x84>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d021      	beq.n	800d1c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d182:	2300      	movs	r3, #0
 800d184:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d186:	2300      	movs	r3, #0
 800d188:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d18a:	1d3a      	adds	r2, r7, #4
 800d18c:	f107 0108 	add.w	r1, r7, #8
 800d190:	f107 030c 	add.w	r3, r7, #12
 800d194:	4618      	mov	r0, r3
 800d196:	f7fe fa39 	bl	800b60c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d19a:	6879      	ldr	r1, [r7, #4]
 800d19c:	68bb      	ldr	r3, [r7, #8]
 800d19e:	68fa      	ldr	r2, [r7, #12]
 800d1a0:	9202      	str	r2, [sp, #8]
 800d1a2:	9301      	str	r3, [sp, #4]
 800d1a4:	2302      	movs	r3, #2
 800d1a6:	9300      	str	r3, [sp, #0]
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	460a      	mov	r2, r1
 800d1ac:	4911      	ldr	r1, [pc, #68]	; (800d1f4 <xTimerCreateTimerTask+0x88>)
 800d1ae:	4812      	ldr	r0, [pc, #72]	; (800d1f8 <xTimerCreateTimerTask+0x8c>)
 800d1b0:	f7ff f846 	bl	800c240 <xTaskCreateStatic>
 800d1b4:	4603      	mov	r3, r0
 800d1b6:	4a11      	ldr	r2, [pc, #68]	; (800d1fc <xTimerCreateTimerTask+0x90>)
 800d1b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d1ba:	4b10      	ldr	r3, [pc, #64]	; (800d1fc <xTimerCreateTimerTask+0x90>)
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d001      	beq.n	800d1c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d10c      	bne.n	800d1e6 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800d1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1d0:	b672      	cpsid	i
 800d1d2:	f383 8811 	msr	BASEPRI, r3
 800d1d6:	f3bf 8f6f 	isb	sy
 800d1da:	f3bf 8f4f 	dsb	sy
 800d1de:	b662      	cpsie	i
 800d1e0:	613b      	str	r3, [r7, #16]
}
 800d1e2:	bf00      	nop
 800d1e4:	e7fe      	b.n	800d1e4 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800d1e6:	697b      	ldr	r3, [r7, #20]
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3718      	adds	r7, #24
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	bd80      	pop	{r7, pc}
 800d1f0:	20001c24 	.word	0x20001c24
 800d1f4:	0800f8c4 	.word	0x0800f8c4
 800d1f8:	0800d47d 	.word	0x0800d47d
 800d1fc:	20001c28 	.word	0x20001c28

0800d200 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800d200:	b580      	push	{r7, lr}
 800d202:	b088      	sub	sp, #32
 800d204:	af02      	add	r7, sp, #8
 800d206:	60f8      	str	r0, [r7, #12]
 800d208:	60b9      	str	r1, [r7, #8]
 800d20a:	607a      	str	r2, [r7, #4]
 800d20c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800d20e:	202c      	movs	r0, #44	; 0x2c
 800d210:	f000 fe00 	bl	800de14 <pvPortMalloc>
 800d214:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800d216:	697b      	ldr	r3, [r7, #20]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d00d      	beq.n	800d238 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800d21c:	697b      	ldr	r3, [r7, #20]
 800d21e:	2200      	movs	r2, #0
 800d220:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d224:	697b      	ldr	r3, [r7, #20]
 800d226:	9301      	str	r3, [sp, #4]
 800d228:	6a3b      	ldr	r3, [r7, #32]
 800d22a:	9300      	str	r3, [sp, #0]
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	687a      	ldr	r2, [r7, #4]
 800d230:	68b9      	ldr	r1, [r7, #8]
 800d232:	68f8      	ldr	r0, [r7, #12]
 800d234:	f000 f847 	bl	800d2c6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d238:	697b      	ldr	r3, [r7, #20]
	}
 800d23a:	4618      	mov	r0, r3
 800d23c:	3718      	adds	r7, #24
 800d23e:	46bd      	mov	sp, r7
 800d240:	bd80      	pop	{r7, pc}

0800d242 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800d242:	b580      	push	{r7, lr}
 800d244:	b08a      	sub	sp, #40	; 0x28
 800d246:	af02      	add	r7, sp, #8
 800d248:	60f8      	str	r0, [r7, #12]
 800d24a:	60b9      	str	r1, [r7, #8]
 800d24c:	607a      	str	r2, [r7, #4]
 800d24e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800d250:	232c      	movs	r3, #44	; 0x2c
 800d252:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	2b2c      	cmp	r3, #44	; 0x2c
 800d258:	d00c      	beq.n	800d274 <xTimerCreateStatic+0x32>
	__asm volatile
 800d25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d25e:	b672      	cpsid	i
 800d260:	f383 8811 	msr	BASEPRI, r3
 800d264:	f3bf 8f6f 	isb	sy
 800d268:	f3bf 8f4f 	dsb	sy
 800d26c:	b662      	cpsie	i
 800d26e:	61bb      	str	r3, [r7, #24]
}
 800d270:	bf00      	nop
 800d272:	e7fe      	b.n	800d272 <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d274:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800d276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d10c      	bne.n	800d296 <xTimerCreateStatic+0x54>
	__asm volatile
 800d27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d280:	b672      	cpsid	i
 800d282:	f383 8811 	msr	BASEPRI, r3
 800d286:	f3bf 8f6f 	isb	sy
 800d28a:	f3bf 8f4f 	dsb	sy
 800d28e:	b662      	cpsie	i
 800d290:	617b      	str	r3, [r7, #20]
}
 800d292:	bf00      	nop
 800d294:	e7fe      	b.n	800d294 <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800d296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d298:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800d29a:	69fb      	ldr	r3, [r7, #28]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d00d      	beq.n	800d2bc <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800d2a0:	69fb      	ldr	r3, [r7, #28]
 800d2a2:	2202      	movs	r2, #2
 800d2a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d2a8:	69fb      	ldr	r3, [r7, #28]
 800d2aa:	9301      	str	r3, [sp, #4]
 800d2ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2ae:	9300      	str	r3, [sp, #0]
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	68b9      	ldr	r1, [r7, #8]
 800d2b6:	68f8      	ldr	r0, [r7, #12]
 800d2b8:	f000 f805 	bl	800d2c6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d2bc:	69fb      	ldr	r3, [r7, #28]
	}
 800d2be:	4618      	mov	r0, r3
 800d2c0:	3720      	adds	r7, #32
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	bd80      	pop	{r7, pc}

0800d2c6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800d2c6:	b580      	push	{r7, lr}
 800d2c8:	b086      	sub	sp, #24
 800d2ca:	af00      	add	r7, sp, #0
 800d2cc:	60f8      	str	r0, [r7, #12]
 800d2ce:	60b9      	str	r1, [r7, #8]
 800d2d0:	607a      	str	r2, [r7, #4]
 800d2d2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800d2d4:	68bb      	ldr	r3, [r7, #8]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d10c      	bne.n	800d2f4 <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800d2da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2de:	b672      	cpsid	i
 800d2e0:	f383 8811 	msr	BASEPRI, r3
 800d2e4:	f3bf 8f6f 	isb	sy
 800d2e8:	f3bf 8f4f 	dsb	sy
 800d2ec:	b662      	cpsie	i
 800d2ee:	617b      	str	r3, [r7, #20]
}
 800d2f0:	bf00      	nop
 800d2f2:	e7fe      	b.n	800d2f2 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800d2f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d01e      	beq.n	800d338 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800d2fa:	f000 faf3 	bl	800d8e4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800d2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d300:	68fa      	ldr	r2, [r7, #12]
 800d302:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800d304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d306:	68ba      	ldr	r2, [r7, #8]
 800d308:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800d30a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d30c:	683a      	ldr	r2, [r7, #0]
 800d30e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800d310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d312:	6a3a      	ldr	r2, [r7, #32]
 800d314:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800d316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d318:	3304      	adds	r3, #4
 800d31a:	4618      	mov	r0, r3
 800d31c:	f7fe f9b0 	bl	800b680 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d008      	beq.n	800d338 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800d326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d328:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d32c:	f043 0304 	orr.w	r3, r3, #4
 800d330:	b2da      	uxtb	r2, r3
 800d332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d334:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800d338:	bf00      	nop
 800d33a:	3718      	adds	r7, #24
 800d33c:	46bd      	mov	sp, r7
 800d33e:	bd80      	pop	{r7, pc}

0800d340 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b08a      	sub	sp, #40	; 0x28
 800d344:	af00      	add	r7, sp, #0
 800d346:	60f8      	str	r0, [r7, #12]
 800d348:	60b9      	str	r1, [r7, #8]
 800d34a:	607a      	str	r2, [r7, #4]
 800d34c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d34e:	2300      	movs	r3, #0
 800d350:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d10c      	bne.n	800d372 <xTimerGenericCommand+0x32>
	__asm volatile
 800d358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d35c:	b672      	cpsid	i
 800d35e:	f383 8811 	msr	BASEPRI, r3
 800d362:	f3bf 8f6f 	isb	sy
 800d366:	f3bf 8f4f 	dsb	sy
 800d36a:	b662      	cpsie	i
 800d36c:	623b      	str	r3, [r7, #32]
}
 800d36e:	bf00      	nop
 800d370:	e7fe      	b.n	800d370 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d372:	4b1a      	ldr	r3, [pc, #104]	; (800d3dc <xTimerGenericCommand+0x9c>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d02a      	beq.n	800d3d0 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d37a:	68bb      	ldr	r3, [r7, #8]
 800d37c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d386:	68bb      	ldr	r3, [r7, #8]
 800d388:	2b05      	cmp	r3, #5
 800d38a:	dc18      	bgt.n	800d3be <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d38c:	f7ff fe0a 	bl	800cfa4 <xTaskGetSchedulerState>
 800d390:	4603      	mov	r3, r0
 800d392:	2b02      	cmp	r3, #2
 800d394:	d109      	bne.n	800d3aa <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d396:	4b11      	ldr	r3, [pc, #68]	; (800d3dc <xTimerGenericCommand+0x9c>)
 800d398:	6818      	ldr	r0, [r3, #0]
 800d39a:	f107 0110 	add.w	r1, r7, #16
 800d39e:	2300      	movs	r3, #0
 800d3a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d3a2:	f7fe fb53 	bl	800ba4c <xQueueGenericSend>
 800d3a6:	6278      	str	r0, [r7, #36]	; 0x24
 800d3a8:	e012      	b.n	800d3d0 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d3aa:	4b0c      	ldr	r3, [pc, #48]	; (800d3dc <xTimerGenericCommand+0x9c>)
 800d3ac:	6818      	ldr	r0, [r3, #0]
 800d3ae:	f107 0110 	add.w	r1, r7, #16
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	f7fe fb49 	bl	800ba4c <xQueueGenericSend>
 800d3ba:	6278      	str	r0, [r7, #36]	; 0x24
 800d3bc:	e008      	b.n	800d3d0 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d3be:	4b07      	ldr	r3, [pc, #28]	; (800d3dc <xTimerGenericCommand+0x9c>)
 800d3c0:	6818      	ldr	r0, [r3, #0]
 800d3c2:	f107 0110 	add.w	r1, r7, #16
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	683a      	ldr	r2, [r7, #0]
 800d3ca:	f7fe fc45 	bl	800bc58 <xQueueGenericSendFromISR>
 800d3ce:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3728      	adds	r7, #40	; 0x28
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	20001c24 	.word	0x20001c24

0800d3e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b088      	sub	sp, #32
 800d3e4:	af02      	add	r7, sp, #8
 800d3e6:	6078      	str	r0, [r7, #4]
 800d3e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3ea:	4b23      	ldr	r3, [pc, #140]	; (800d478 <prvProcessExpiredTimer+0x98>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	68db      	ldr	r3, [r3, #12]
 800d3f0:	68db      	ldr	r3, [r3, #12]
 800d3f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d3f4:	697b      	ldr	r3, [r7, #20]
 800d3f6:	3304      	adds	r3, #4
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	f7fe f9ab 	bl	800b754 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d3fe:	697b      	ldr	r3, [r7, #20]
 800d400:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d404:	f003 0304 	and.w	r3, r3, #4
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d024      	beq.n	800d456 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	699a      	ldr	r2, [r3, #24]
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	18d1      	adds	r1, r2, r3
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	683a      	ldr	r2, [r7, #0]
 800d418:	6978      	ldr	r0, [r7, #20]
 800d41a:	f000 f8d3 	bl	800d5c4 <prvInsertTimerInActiveList>
 800d41e:	4603      	mov	r3, r0
 800d420:	2b00      	cmp	r3, #0
 800d422:	d021      	beq.n	800d468 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d424:	2300      	movs	r3, #0
 800d426:	9300      	str	r3, [sp, #0]
 800d428:	2300      	movs	r3, #0
 800d42a:	687a      	ldr	r2, [r7, #4]
 800d42c:	2100      	movs	r1, #0
 800d42e:	6978      	ldr	r0, [r7, #20]
 800d430:	f7ff ff86 	bl	800d340 <xTimerGenericCommand>
 800d434:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d436:	693b      	ldr	r3, [r7, #16]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d115      	bne.n	800d468 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800d43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d440:	b672      	cpsid	i
 800d442:	f383 8811 	msr	BASEPRI, r3
 800d446:	f3bf 8f6f 	isb	sy
 800d44a:	f3bf 8f4f 	dsb	sy
 800d44e:	b662      	cpsie	i
 800d450:	60fb      	str	r3, [r7, #12]
}
 800d452:	bf00      	nop
 800d454:	e7fe      	b.n	800d454 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d45c:	f023 0301 	bic.w	r3, r3, #1
 800d460:	b2da      	uxtb	r2, r3
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d468:	697b      	ldr	r3, [r7, #20]
 800d46a:	6a1b      	ldr	r3, [r3, #32]
 800d46c:	6978      	ldr	r0, [r7, #20]
 800d46e:	4798      	blx	r3
}
 800d470:	bf00      	nop
 800d472:	3718      	adds	r7, #24
 800d474:	46bd      	mov	sp, r7
 800d476:	bd80      	pop	{r7, pc}
 800d478:	20001c1c 	.word	0x20001c1c

0800d47c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b084      	sub	sp, #16
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d484:	f107 0308 	add.w	r3, r7, #8
 800d488:	4618      	mov	r0, r3
 800d48a:	f000 f857 	bl	800d53c <prvGetNextExpireTime>
 800d48e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	4619      	mov	r1, r3
 800d494:	68f8      	ldr	r0, [r7, #12]
 800d496:	f000 f803 	bl	800d4a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d49a:	f000 f8d5 	bl	800d648 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d49e:	e7f1      	b.n	800d484 <prvTimerTask+0x8>

0800d4a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b084      	sub	sp, #16
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d4aa:	f7ff f933 	bl	800c714 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d4ae:	f107 0308 	add.w	r3, r7, #8
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f000 f866 	bl	800d584 <prvSampleTimeNow>
 800d4b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d130      	bne.n	800d522 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d10a      	bne.n	800d4dc <prvProcessTimerOrBlockTask+0x3c>
 800d4c6:	687a      	ldr	r2, [r7, #4]
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	429a      	cmp	r2, r3
 800d4cc:	d806      	bhi.n	800d4dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d4ce:	f7ff f92f 	bl	800c730 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d4d2:	68f9      	ldr	r1, [r7, #12]
 800d4d4:	6878      	ldr	r0, [r7, #4]
 800d4d6:	f7ff ff83 	bl	800d3e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d4da:	e024      	b.n	800d526 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d008      	beq.n	800d4f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d4e2:	4b13      	ldr	r3, [pc, #76]	; (800d530 <prvProcessTimerOrBlockTask+0x90>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d101      	bne.n	800d4f0 <prvProcessTimerOrBlockTask+0x50>
 800d4ec:	2301      	movs	r3, #1
 800d4ee:	e000      	b.n	800d4f2 <prvProcessTimerOrBlockTask+0x52>
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d4f4:	4b0f      	ldr	r3, [pc, #60]	; (800d534 <prvProcessTimerOrBlockTask+0x94>)
 800d4f6:	6818      	ldr	r0, [r3, #0]
 800d4f8:	687a      	ldr	r2, [r7, #4]
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	1ad3      	subs	r3, r2, r3
 800d4fe:	683a      	ldr	r2, [r7, #0]
 800d500:	4619      	mov	r1, r3
 800d502:	f7fe fe69 	bl	800c1d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d506:	f7ff f913 	bl	800c730 <xTaskResumeAll>
 800d50a:	4603      	mov	r3, r0
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d10a      	bne.n	800d526 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d510:	4b09      	ldr	r3, [pc, #36]	; (800d538 <prvProcessTimerOrBlockTask+0x98>)
 800d512:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d516:	601a      	str	r2, [r3, #0]
 800d518:	f3bf 8f4f 	dsb	sy
 800d51c:	f3bf 8f6f 	isb	sy
}
 800d520:	e001      	b.n	800d526 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d522:	f7ff f905 	bl	800c730 <xTaskResumeAll>
}
 800d526:	bf00      	nop
 800d528:	3710      	adds	r7, #16
 800d52a:	46bd      	mov	sp, r7
 800d52c:	bd80      	pop	{r7, pc}
 800d52e:	bf00      	nop
 800d530:	20001c20 	.word	0x20001c20
 800d534:	20001c24 	.word	0x20001c24
 800d538:	e000ed04 	.word	0xe000ed04

0800d53c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d53c:	b480      	push	{r7}
 800d53e:	b085      	sub	sp, #20
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d544:	4b0e      	ldr	r3, [pc, #56]	; (800d580 <prvGetNextExpireTime+0x44>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d101      	bne.n	800d552 <prvGetNextExpireTime+0x16>
 800d54e:	2201      	movs	r2, #1
 800d550:	e000      	b.n	800d554 <prvGetNextExpireTime+0x18>
 800d552:	2200      	movs	r2, #0
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d105      	bne.n	800d56c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d560:	4b07      	ldr	r3, [pc, #28]	; (800d580 <prvGetNextExpireTime+0x44>)
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	68db      	ldr	r3, [r3, #12]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	60fb      	str	r3, [r7, #12]
 800d56a:	e001      	b.n	800d570 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d56c:	2300      	movs	r3, #0
 800d56e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d570:	68fb      	ldr	r3, [r7, #12]
}
 800d572:	4618      	mov	r0, r3
 800d574:	3714      	adds	r7, #20
 800d576:	46bd      	mov	sp, r7
 800d578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57c:	4770      	bx	lr
 800d57e:	bf00      	nop
 800d580:	20001c1c 	.word	0x20001c1c

0800d584 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b084      	sub	sp, #16
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d58c:	f7ff f970 	bl	800c870 <xTaskGetTickCount>
 800d590:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d592:	4b0b      	ldr	r3, [pc, #44]	; (800d5c0 <prvSampleTimeNow+0x3c>)
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	68fa      	ldr	r2, [r7, #12]
 800d598:	429a      	cmp	r2, r3
 800d59a:	d205      	bcs.n	800d5a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d59c:	f000 f93c 	bl	800d818 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2201      	movs	r2, #1
 800d5a4:	601a      	str	r2, [r3, #0]
 800d5a6:	e002      	b.n	800d5ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d5ae:	4a04      	ldr	r2, [pc, #16]	; (800d5c0 <prvSampleTimeNow+0x3c>)
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d5b4:	68fb      	ldr	r3, [r7, #12]
}
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	3710      	adds	r7, #16
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	bd80      	pop	{r7, pc}
 800d5be:	bf00      	nop
 800d5c0:	20001c2c 	.word	0x20001c2c

0800d5c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b086      	sub	sp, #24
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	60f8      	str	r0, [r7, #12]
 800d5cc:	60b9      	str	r1, [r7, #8]
 800d5ce:	607a      	str	r2, [r7, #4]
 800d5d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	68ba      	ldr	r2, [r7, #8]
 800d5da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	68fa      	ldr	r2, [r7, #12]
 800d5e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d5e2:	68ba      	ldr	r2, [r7, #8]
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d812      	bhi.n	800d610 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5ea:	687a      	ldr	r2, [r7, #4]
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	1ad2      	subs	r2, r2, r3
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	699b      	ldr	r3, [r3, #24]
 800d5f4:	429a      	cmp	r2, r3
 800d5f6:	d302      	bcc.n	800d5fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d5f8:	2301      	movs	r3, #1
 800d5fa:	617b      	str	r3, [r7, #20]
 800d5fc:	e01b      	b.n	800d636 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d5fe:	4b10      	ldr	r3, [pc, #64]	; (800d640 <prvInsertTimerInActiveList+0x7c>)
 800d600:	681a      	ldr	r2, [r3, #0]
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	3304      	adds	r3, #4
 800d606:	4619      	mov	r1, r3
 800d608:	4610      	mov	r0, r2
 800d60a:	f7fe f86a 	bl	800b6e2 <vListInsert>
 800d60e:	e012      	b.n	800d636 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d610:	687a      	ldr	r2, [r7, #4]
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	429a      	cmp	r2, r3
 800d616:	d206      	bcs.n	800d626 <prvInsertTimerInActiveList+0x62>
 800d618:	68ba      	ldr	r2, [r7, #8]
 800d61a:	683b      	ldr	r3, [r7, #0]
 800d61c:	429a      	cmp	r2, r3
 800d61e:	d302      	bcc.n	800d626 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d620:	2301      	movs	r3, #1
 800d622:	617b      	str	r3, [r7, #20]
 800d624:	e007      	b.n	800d636 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d626:	4b07      	ldr	r3, [pc, #28]	; (800d644 <prvInsertTimerInActiveList+0x80>)
 800d628:	681a      	ldr	r2, [r3, #0]
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	3304      	adds	r3, #4
 800d62e:	4619      	mov	r1, r3
 800d630:	4610      	mov	r0, r2
 800d632:	f7fe f856 	bl	800b6e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d636:	697b      	ldr	r3, [r7, #20]
}
 800d638:	4618      	mov	r0, r3
 800d63a:	3718      	adds	r7, #24
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}
 800d640:	20001c20 	.word	0x20001c20
 800d644:	20001c1c 	.word	0x20001c1c

0800d648 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b08e      	sub	sp, #56	; 0x38
 800d64c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d64e:	e0d0      	b.n	800d7f2 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2b00      	cmp	r3, #0
 800d654:	da1a      	bge.n	800d68c <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d656:	1d3b      	adds	r3, r7, #4
 800d658:	3304      	adds	r3, #4
 800d65a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d10c      	bne.n	800d67c <prvProcessReceivedCommands+0x34>
	__asm volatile
 800d662:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d666:	b672      	cpsid	i
 800d668:	f383 8811 	msr	BASEPRI, r3
 800d66c:	f3bf 8f6f 	isb	sy
 800d670:	f3bf 8f4f 	dsb	sy
 800d674:	b662      	cpsie	i
 800d676:	61fb      	str	r3, [r7, #28]
}
 800d678:	bf00      	nop
 800d67a:	e7fe      	b.n	800d67a <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d67c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d682:	6850      	ldr	r0, [r2, #4]
 800d684:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d686:	6892      	ldr	r2, [r2, #8]
 800d688:	4611      	mov	r1, r2
 800d68a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	f2c0 80af 	blt.w	800d7f2 <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d69a:	695b      	ldr	r3, [r3, #20]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d004      	beq.n	800d6aa <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d6a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6a2:	3304      	adds	r3, #4
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f7fe f855 	bl	800b754 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d6aa:	463b      	mov	r3, r7
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	f7ff ff69 	bl	800d584 <prvSampleTimeNow>
 800d6b2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2b09      	cmp	r3, #9
 800d6b8:	f200 809a 	bhi.w	800d7f0 <prvProcessReceivedCommands+0x1a8>
 800d6bc:	a201      	add	r2, pc, #4	; (adr r2, 800d6c4 <prvProcessReceivedCommands+0x7c>)
 800d6be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6c2:	bf00      	nop
 800d6c4:	0800d6ed 	.word	0x0800d6ed
 800d6c8:	0800d6ed 	.word	0x0800d6ed
 800d6cc:	0800d6ed 	.word	0x0800d6ed
 800d6d0:	0800d765 	.word	0x0800d765
 800d6d4:	0800d779 	.word	0x0800d779
 800d6d8:	0800d7c7 	.word	0x0800d7c7
 800d6dc:	0800d6ed 	.word	0x0800d6ed
 800d6e0:	0800d6ed 	.word	0x0800d6ed
 800d6e4:	0800d765 	.word	0x0800d765
 800d6e8:	0800d779 	.word	0x0800d779
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d6ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6f2:	f043 0301 	orr.w	r3, r3, #1
 800d6f6:	b2da      	uxtb	r2, r3
 800d6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d6fe:	68ba      	ldr	r2, [r7, #8]
 800d700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d702:	699b      	ldr	r3, [r3, #24]
 800d704:	18d1      	adds	r1, r2, r3
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d70a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d70c:	f7ff ff5a 	bl	800d5c4 <prvInsertTimerInActiveList>
 800d710:	4603      	mov	r3, r0
 800d712:	2b00      	cmp	r3, #0
 800d714:	d06d      	beq.n	800d7f2 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d718:	6a1b      	ldr	r3, [r3, #32]
 800d71a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d71c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d720:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d724:	f003 0304 	and.w	r3, r3, #4
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d062      	beq.n	800d7f2 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d72c:	68ba      	ldr	r2, [r7, #8]
 800d72e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d730:	699b      	ldr	r3, [r3, #24]
 800d732:	441a      	add	r2, r3
 800d734:	2300      	movs	r3, #0
 800d736:	9300      	str	r3, [sp, #0]
 800d738:	2300      	movs	r3, #0
 800d73a:	2100      	movs	r1, #0
 800d73c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d73e:	f7ff fdff 	bl	800d340 <xTimerGenericCommand>
 800d742:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d744:	6a3b      	ldr	r3, [r7, #32]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d153      	bne.n	800d7f2 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800d74a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d74e:	b672      	cpsid	i
 800d750:	f383 8811 	msr	BASEPRI, r3
 800d754:	f3bf 8f6f 	isb	sy
 800d758:	f3bf 8f4f 	dsb	sy
 800d75c:	b662      	cpsie	i
 800d75e:	61bb      	str	r3, [r7, #24]
}
 800d760:	bf00      	nop
 800d762:	e7fe      	b.n	800d762 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d766:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d76a:	f023 0301 	bic.w	r3, r3, #1
 800d76e:	b2da      	uxtb	r2, r3
 800d770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d772:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d776:	e03c      	b.n	800d7f2 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d77a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d77e:	f043 0301 	orr.w	r3, r3, #1
 800d782:	b2da      	uxtb	r2, r3
 800d784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d786:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d78a:	68ba      	ldr	r2, [r7, #8]
 800d78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d78e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d792:	699b      	ldr	r3, [r3, #24]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d10c      	bne.n	800d7b2 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800d798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d79c:	b672      	cpsid	i
 800d79e:	f383 8811 	msr	BASEPRI, r3
 800d7a2:	f3bf 8f6f 	isb	sy
 800d7a6:	f3bf 8f4f 	dsb	sy
 800d7aa:	b662      	cpsie	i
 800d7ac:	617b      	str	r3, [r7, #20]
}
 800d7ae:	bf00      	nop
 800d7b0:	e7fe      	b.n	800d7b0 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7b4:	699a      	ldr	r2, [r3, #24]
 800d7b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7b8:	18d1      	adds	r1, r2, r3
 800d7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d7be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d7c0:	f7ff ff00 	bl	800d5c4 <prvInsertTimerInActiveList>
					break;
 800d7c4:	e015      	b.n	800d7f2 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d7c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7cc:	f003 0302 	and.w	r3, r3, #2
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d103      	bne.n	800d7dc <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800d7d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d7d6:	f000 fbe7 	bl	800dfa8 <vPortFree>
 800d7da:	e00a      	b.n	800d7f2 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d7dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7e2:	f023 0301 	bic.w	r3, r3, #1
 800d7e6:	b2da      	uxtb	r2, r3
 800d7e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d7ee:	e000      	b.n	800d7f2 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800d7f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d7f2:	4b08      	ldr	r3, [pc, #32]	; (800d814 <prvProcessReceivedCommands+0x1cc>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	1d39      	adds	r1, r7, #4
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	f7fe facc 	bl	800bd98 <xQueueReceive>
 800d800:	4603      	mov	r3, r0
 800d802:	2b00      	cmp	r3, #0
 800d804:	f47f af24 	bne.w	800d650 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d808:	bf00      	nop
 800d80a:	bf00      	nop
 800d80c:	3730      	adds	r7, #48	; 0x30
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}
 800d812:	bf00      	nop
 800d814:	20001c24 	.word	0x20001c24

0800d818 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b088      	sub	sp, #32
 800d81c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d81e:	e04a      	b.n	800d8b6 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d820:	4b2e      	ldr	r3, [pc, #184]	; (800d8dc <prvSwitchTimerLists+0xc4>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	68db      	ldr	r3, [r3, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d82a:	4b2c      	ldr	r3, [pc, #176]	; (800d8dc <prvSwitchTimerLists+0xc4>)
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	68db      	ldr	r3, [r3, #12]
 800d830:	68db      	ldr	r3, [r3, #12]
 800d832:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	3304      	adds	r3, #4
 800d838:	4618      	mov	r0, r3
 800d83a:	f7fd ff8b 	bl	800b754 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	6a1b      	ldr	r3, [r3, #32]
 800d842:	68f8      	ldr	r0, [r7, #12]
 800d844:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d84c:	f003 0304 	and.w	r3, r3, #4
 800d850:	2b00      	cmp	r3, #0
 800d852:	d030      	beq.n	800d8b6 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	699b      	ldr	r3, [r3, #24]
 800d858:	693a      	ldr	r2, [r7, #16]
 800d85a:	4413      	add	r3, r2
 800d85c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d85e:	68ba      	ldr	r2, [r7, #8]
 800d860:	693b      	ldr	r3, [r7, #16]
 800d862:	429a      	cmp	r2, r3
 800d864:	d90e      	bls.n	800d884 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	68ba      	ldr	r2, [r7, #8]
 800d86a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	68fa      	ldr	r2, [r7, #12]
 800d870:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d872:	4b1a      	ldr	r3, [pc, #104]	; (800d8dc <prvSwitchTimerLists+0xc4>)
 800d874:	681a      	ldr	r2, [r3, #0]
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	3304      	adds	r3, #4
 800d87a:	4619      	mov	r1, r3
 800d87c:	4610      	mov	r0, r2
 800d87e:	f7fd ff30 	bl	800b6e2 <vListInsert>
 800d882:	e018      	b.n	800d8b6 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d884:	2300      	movs	r3, #0
 800d886:	9300      	str	r3, [sp, #0]
 800d888:	2300      	movs	r3, #0
 800d88a:	693a      	ldr	r2, [r7, #16]
 800d88c:	2100      	movs	r1, #0
 800d88e:	68f8      	ldr	r0, [r7, #12]
 800d890:	f7ff fd56 	bl	800d340 <xTimerGenericCommand>
 800d894:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d10c      	bne.n	800d8b6 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800d89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8a0:	b672      	cpsid	i
 800d8a2:	f383 8811 	msr	BASEPRI, r3
 800d8a6:	f3bf 8f6f 	isb	sy
 800d8aa:	f3bf 8f4f 	dsb	sy
 800d8ae:	b662      	cpsie	i
 800d8b0:	603b      	str	r3, [r7, #0]
}
 800d8b2:	bf00      	nop
 800d8b4:	e7fe      	b.n	800d8b4 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d8b6:	4b09      	ldr	r3, [pc, #36]	; (800d8dc <prvSwitchTimerLists+0xc4>)
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d1af      	bne.n	800d820 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d8c0:	4b06      	ldr	r3, [pc, #24]	; (800d8dc <prvSwitchTimerLists+0xc4>)
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d8c6:	4b06      	ldr	r3, [pc, #24]	; (800d8e0 <prvSwitchTimerLists+0xc8>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	4a04      	ldr	r2, [pc, #16]	; (800d8dc <prvSwitchTimerLists+0xc4>)
 800d8cc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d8ce:	4a04      	ldr	r2, [pc, #16]	; (800d8e0 <prvSwitchTimerLists+0xc8>)
 800d8d0:	697b      	ldr	r3, [r7, #20]
 800d8d2:	6013      	str	r3, [r2, #0]
}
 800d8d4:	bf00      	nop
 800d8d6:	3718      	adds	r7, #24
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	bd80      	pop	{r7, pc}
 800d8dc:	20001c1c 	.word	0x20001c1c
 800d8e0:	20001c20 	.word	0x20001c20

0800d8e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b082      	sub	sp, #8
 800d8e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d8ea:	f000 f967 	bl	800dbbc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d8ee:	4b15      	ldr	r3, [pc, #84]	; (800d944 <prvCheckForValidListAndQueue+0x60>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d120      	bne.n	800d938 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d8f6:	4814      	ldr	r0, [pc, #80]	; (800d948 <prvCheckForValidListAndQueue+0x64>)
 800d8f8:	f7fd fea2 	bl	800b640 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d8fc:	4813      	ldr	r0, [pc, #76]	; (800d94c <prvCheckForValidListAndQueue+0x68>)
 800d8fe:	f7fd fe9f 	bl	800b640 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d902:	4b13      	ldr	r3, [pc, #76]	; (800d950 <prvCheckForValidListAndQueue+0x6c>)
 800d904:	4a10      	ldr	r2, [pc, #64]	; (800d948 <prvCheckForValidListAndQueue+0x64>)
 800d906:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d908:	4b12      	ldr	r3, [pc, #72]	; (800d954 <prvCheckForValidListAndQueue+0x70>)
 800d90a:	4a10      	ldr	r2, [pc, #64]	; (800d94c <prvCheckForValidListAndQueue+0x68>)
 800d90c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d90e:	2300      	movs	r3, #0
 800d910:	9300      	str	r3, [sp, #0]
 800d912:	4b11      	ldr	r3, [pc, #68]	; (800d958 <prvCheckForValidListAndQueue+0x74>)
 800d914:	4a11      	ldr	r2, [pc, #68]	; (800d95c <prvCheckForValidListAndQueue+0x78>)
 800d916:	2110      	movs	r1, #16
 800d918:	200a      	movs	r0, #10
 800d91a:	f7fd ffaf 	bl	800b87c <xQueueGenericCreateStatic>
 800d91e:	4603      	mov	r3, r0
 800d920:	4a08      	ldr	r2, [pc, #32]	; (800d944 <prvCheckForValidListAndQueue+0x60>)
 800d922:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d924:	4b07      	ldr	r3, [pc, #28]	; (800d944 <prvCheckForValidListAndQueue+0x60>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d005      	beq.n	800d938 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d92c:	4b05      	ldr	r3, [pc, #20]	; (800d944 <prvCheckForValidListAndQueue+0x60>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	490b      	ldr	r1, [pc, #44]	; (800d960 <prvCheckForValidListAndQueue+0x7c>)
 800d932:	4618      	mov	r0, r3
 800d934:	f7fe fc26 	bl	800c184 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d938:	f000 f974 	bl	800dc24 <vPortExitCritical>
}
 800d93c:	bf00      	nop
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}
 800d942:	bf00      	nop
 800d944:	20001c24 	.word	0x20001c24
 800d948:	20001bf4 	.word	0x20001bf4
 800d94c:	20001c08 	.word	0x20001c08
 800d950:	20001c1c 	.word	0x20001c1c
 800d954:	20001c20 	.word	0x20001c20
 800d958:	20001cd0 	.word	0x20001cd0
 800d95c:	20001c30 	.word	0x20001c30
 800d960:	0800f8cc 	.word	0x0800f8cc

0800d964 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b086      	sub	sp, #24
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d10c      	bne.n	800d990 <pvTimerGetTimerID+0x2c>
	__asm volatile
 800d976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d97a:	b672      	cpsid	i
 800d97c:	f383 8811 	msr	BASEPRI, r3
 800d980:	f3bf 8f6f 	isb	sy
 800d984:	f3bf 8f4f 	dsb	sy
 800d988:	b662      	cpsie	i
 800d98a:	60fb      	str	r3, [r7, #12]
}
 800d98c:	bf00      	nop
 800d98e:	e7fe      	b.n	800d98e <pvTimerGetTimerID+0x2a>

	taskENTER_CRITICAL();
 800d990:	f000 f914 	bl	800dbbc <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d994:	697b      	ldr	r3, [r7, #20]
 800d996:	69db      	ldr	r3, [r3, #28]
 800d998:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d99a:	f000 f943 	bl	800dc24 <vPortExitCritical>

	return pvReturn;
 800d99e:	693b      	ldr	r3, [r7, #16]
}
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	3718      	adds	r7, #24
 800d9a4:	46bd      	mov	sp, r7
 800d9a6:	bd80      	pop	{r7, pc}

0800d9a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b085      	sub	sp, #20
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	60f8      	str	r0, [r7, #12]
 800d9b0:	60b9      	str	r1, [r7, #8]
 800d9b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	3b04      	subs	r3, #4
 800d9b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d9c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	3b04      	subs	r3, #4
 800d9c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d9c8:	68bb      	ldr	r3, [r7, #8]
 800d9ca:	f023 0201 	bic.w	r2, r3, #1
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	3b04      	subs	r3, #4
 800d9d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d9d8:	4a0c      	ldr	r2, [pc, #48]	; (800da0c <pxPortInitialiseStack+0x64>)
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	3b14      	subs	r3, #20
 800d9e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d9e4:	687a      	ldr	r2, [r7, #4]
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	3b04      	subs	r3, #4
 800d9ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	f06f 0202 	mvn.w	r2, #2
 800d9f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	3b20      	subs	r3, #32
 800d9fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d9fe:	68fb      	ldr	r3, [r7, #12]
}
 800da00:	4618      	mov	r0, r3
 800da02:	3714      	adds	r7, #20
 800da04:	46bd      	mov	sp, r7
 800da06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0a:	4770      	bx	lr
 800da0c:	0800da11 	.word	0x0800da11

0800da10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800da10:	b480      	push	{r7}
 800da12:	b085      	sub	sp, #20
 800da14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800da16:	2300      	movs	r3, #0
 800da18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800da1a:	4b14      	ldr	r3, [pc, #80]	; (800da6c <prvTaskExitError+0x5c>)
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da22:	d00c      	beq.n	800da3e <prvTaskExitError+0x2e>
	__asm volatile
 800da24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da28:	b672      	cpsid	i
 800da2a:	f383 8811 	msr	BASEPRI, r3
 800da2e:	f3bf 8f6f 	isb	sy
 800da32:	f3bf 8f4f 	dsb	sy
 800da36:	b662      	cpsie	i
 800da38:	60fb      	str	r3, [r7, #12]
}
 800da3a:	bf00      	nop
 800da3c:	e7fe      	b.n	800da3c <prvTaskExitError+0x2c>
	__asm volatile
 800da3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da42:	b672      	cpsid	i
 800da44:	f383 8811 	msr	BASEPRI, r3
 800da48:	f3bf 8f6f 	isb	sy
 800da4c:	f3bf 8f4f 	dsb	sy
 800da50:	b662      	cpsie	i
 800da52:	60bb      	str	r3, [r7, #8]
}
 800da54:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800da56:	bf00      	nop
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d0fc      	beq.n	800da58 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800da5e:	bf00      	nop
 800da60:	bf00      	nop
 800da62:	3714      	adds	r7, #20
 800da64:	46bd      	mov	sp, r7
 800da66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6a:	4770      	bx	lr
 800da6c:	20000098 	.word	0x20000098

0800da70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800da70:	4b07      	ldr	r3, [pc, #28]	; (800da90 <pxCurrentTCBConst2>)
 800da72:	6819      	ldr	r1, [r3, #0]
 800da74:	6808      	ldr	r0, [r1, #0]
 800da76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da7a:	f380 8809 	msr	PSP, r0
 800da7e:	f3bf 8f6f 	isb	sy
 800da82:	f04f 0000 	mov.w	r0, #0
 800da86:	f380 8811 	msr	BASEPRI, r0
 800da8a:	4770      	bx	lr
 800da8c:	f3af 8000 	nop.w

0800da90 <pxCurrentTCBConst2>:
 800da90:	200016f4 	.word	0x200016f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800da94:	bf00      	nop
 800da96:	bf00      	nop

0800da98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800da98:	4808      	ldr	r0, [pc, #32]	; (800dabc <prvPortStartFirstTask+0x24>)
 800da9a:	6800      	ldr	r0, [r0, #0]
 800da9c:	6800      	ldr	r0, [r0, #0]
 800da9e:	f380 8808 	msr	MSP, r0
 800daa2:	f04f 0000 	mov.w	r0, #0
 800daa6:	f380 8814 	msr	CONTROL, r0
 800daaa:	b662      	cpsie	i
 800daac:	b661      	cpsie	f
 800daae:	f3bf 8f4f 	dsb	sy
 800dab2:	f3bf 8f6f 	isb	sy
 800dab6:	df00      	svc	0
 800dab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800daba:	bf00      	nop
 800dabc:	e000ed08 	.word	0xe000ed08

0800dac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b084      	sub	sp, #16
 800dac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800dac6:	4b37      	ldr	r3, [pc, #220]	; (800dba4 <xPortStartScheduler+0xe4>)
 800dac8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	781b      	ldrb	r3, [r3, #0]
 800dace:	b2db      	uxtb	r3, r3
 800dad0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	22ff      	movs	r2, #255	; 0xff
 800dad6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	781b      	ldrb	r3, [r3, #0]
 800dadc:	b2db      	uxtb	r3, r3
 800dade:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dae0:	78fb      	ldrb	r3, [r7, #3]
 800dae2:	b2db      	uxtb	r3, r3
 800dae4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800dae8:	b2da      	uxtb	r2, r3
 800daea:	4b2f      	ldr	r3, [pc, #188]	; (800dba8 <xPortStartScheduler+0xe8>)
 800daec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800daee:	4b2f      	ldr	r3, [pc, #188]	; (800dbac <xPortStartScheduler+0xec>)
 800daf0:	2207      	movs	r2, #7
 800daf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800daf4:	e009      	b.n	800db0a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800daf6:	4b2d      	ldr	r3, [pc, #180]	; (800dbac <xPortStartScheduler+0xec>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	3b01      	subs	r3, #1
 800dafc:	4a2b      	ldr	r2, [pc, #172]	; (800dbac <xPortStartScheduler+0xec>)
 800dafe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800db00:	78fb      	ldrb	r3, [r7, #3]
 800db02:	b2db      	uxtb	r3, r3
 800db04:	005b      	lsls	r3, r3, #1
 800db06:	b2db      	uxtb	r3, r3
 800db08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db0a:	78fb      	ldrb	r3, [r7, #3]
 800db0c:	b2db      	uxtb	r3, r3
 800db0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db12:	2b80      	cmp	r3, #128	; 0x80
 800db14:	d0ef      	beq.n	800daf6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800db16:	4b25      	ldr	r3, [pc, #148]	; (800dbac <xPortStartScheduler+0xec>)
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	f1c3 0307 	rsb	r3, r3, #7
 800db1e:	2b04      	cmp	r3, #4
 800db20:	d00c      	beq.n	800db3c <xPortStartScheduler+0x7c>
	__asm volatile
 800db22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db26:	b672      	cpsid	i
 800db28:	f383 8811 	msr	BASEPRI, r3
 800db2c:	f3bf 8f6f 	isb	sy
 800db30:	f3bf 8f4f 	dsb	sy
 800db34:	b662      	cpsie	i
 800db36:	60bb      	str	r3, [r7, #8]
}
 800db38:	bf00      	nop
 800db3a:	e7fe      	b.n	800db3a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800db3c:	4b1b      	ldr	r3, [pc, #108]	; (800dbac <xPortStartScheduler+0xec>)
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	021b      	lsls	r3, r3, #8
 800db42:	4a1a      	ldr	r2, [pc, #104]	; (800dbac <xPortStartScheduler+0xec>)
 800db44:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800db46:	4b19      	ldr	r3, [pc, #100]	; (800dbac <xPortStartScheduler+0xec>)
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800db4e:	4a17      	ldr	r2, [pc, #92]	; (800dbac <xPortStartScheduler+0xec>)
 800db50:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	b2da      	uxtb	r2, r3
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800db5a:	4b15      	ldr	r3, [pc, #84]	; (800dbb0 <xPortStartScheduler+0xf0>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	4a14      	ldr	r2, [pc, #80]	; (800dbb0 <xPortStartScheduler+0xf0>)
 800db60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800db64:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800db66:	4b12      	ldr	r3, [pc, #72]	; (800dbb0 <xPortStartScheduler+0xf0>)
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	4a11      	ldr	r2, [pc, #68]	; (800dbb0 <xPortStartScheduler+0xf0>)
 800db6c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800db70:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800db72:	f000 f8dd 	bl	800dd30 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800db76:	4b0f      	ldr	r3, [pc, #60]	; (800dbb4 <xPortStartScheduler+0xf4>)
 800db78:	2200      	movs	r2, #0
 800db7a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800db7c:	f000 f8fc 	bl	800dd78 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800db80:	4b0d      	ldr	r3, [pc, #52]	; (800dbb8 <xPortStartScheduler+0xf8>)
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	4a0c      	ldr	r2, [pc, #48]	; (800dbb8 <xPortStartScheduler+0xf8>)
 800db86:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800db8a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800db8c:	f7ff ff84 	bl	800da98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800db90:	f7fe ff4c 	bl	800ca2c <vTaskSwitchContext>
	prvTaskExitError();
 800db94:	f7ff ff3c 	bl	800da10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800db98:	2300      	movs	r3, #0
}
 800db9a:	4618      	mov	r0, r3
 800db9c:	3710      	adds	r7, #16
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bd80      	pop	{r7, pc}
 800dba2:	bf00      	nop
 800dba4:	e000e400 	.word	0xe000e400
 800dba8:	20001d20 	.word	0x20001d20
 800dbac:	20001d24 	.word	0x20001d24
 800dbb0:	e000ed20 	.word	0xe000ed20
 800dbb4:	20000098 	.word	0x20000098
 800dbb8:	e000ef34 	.word	0xe000ef34

0800dbbc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b083      	sub	sp, #12
 800dbc0:	af00      	add	r7, sp, #0
	__asm volatile
 800dbc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc6:	b672      	cpsid	i
 800dbc8:	f383 8811 	msr	BASEPRI, r3
 800dbcc:	f3bf 8f6f 	isb	sy
 800dbd0:	f3bf 8f4f 	dsb	sy
 800dbd4:	b662      	cpsie	i
 800dbd6:	607b      	str	r3, [r7, #4]
}
 800dbd8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dbda:	4b10      	ldr	r3, [pc, #64]	; (800dc1c <vPortEnterCritical+0x60>)
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	3301      	adds	r3, #1
 800dbe0:	4a0e      	ldr	r2, [pc, #56]	; (800dc1c <vPortEnterCritical+0x60>)
 800dbe2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dbe4:	4b0d      	ldr	r3, [pc, #52]	; (800dc1c <vPortEnterCritical+0x60>)
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	2b01      	cmp	r3, #1
 800dbea:	d111      	bne.n	800dc10 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dbec:	4b0c      	ldr	r3, [pc, #48]	; (800dc20 <vPortEnterCritical+0x64>)
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	b2db      	uxtb	r3, r3
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d00c      	beq.n	800dc10 <vPortEnterCritical+0x54>
	__asm volatile
 800dbf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbfa:	b672      	cpsid	i
 800dbfc:	f383 8811 	msr	BASEPRI, r3
 800dc00:	f3bf 8f6f 	isb	sy
 800dc04:	f3bf 8f4f 	dsb	sy
 800dc08:	b662      	cpsie	i
 800dc0a:	603b      	str	r3, [r7, #0]
}
 800dc0c:	bf00      	nop
 800dc0e:	e7fe      	b.n	800dc0e <vPortEnterCritical+0x52>
	}
}
 800dc10:	bf00      	nop
 800dc12:	370c      	adds	r7, #12
 800dc14:	46bd      	mov	sp, r7
 800dc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1a:	4770      	bx	lr
 800dc1c:	20000098 	.word	0x20000098
 800dc20:	e000ed04 	.word	0xe000ed04

0800dc24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dc24:	b480      	push	{r7}
 800dc26:	b083      	sub	sp, #12
 800dc28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dc2a:	4b13      	ldr	r3, [pc, #76]	; (800dc78 <vPortExitCritical+0x54>)
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d10c      	bne.n	800dc4c <vPortExitCritical+0x28>
	__asm volatile
 800dc32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc36:	b672      	cpsid	i
 800dc38:	f383 8811 	msr	BASEPRI, r3
 800dc3c:	f3bf 8f6f 	isb	sy
 800dc40:	f3bf 8f4f 	dsb	sy
 800dc44:	b662      	cpsie	i
 800dc46:	607b      	str	r3, [r7, #4]
}
 800dc48:	bf00      	nop
 800dc4a:	e7fe      	b.n	800dc4a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800dc4c:	4b0a      	ldr	r3, [pc, #40]	; (800dc78 <vPortExitCritical+0x54>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	3b01      	subs	r3, #1
 800dc52:	4a09      	ldr	r2, [pc, #36]	; (800dc78 <vPortExitCritical+0x54>)
 800dc54:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dc56:	4b08      	ldr	r3, [pc, #32]	; (800dc78 <vPortExitCritical+0x54>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d105      	bne.n	800dc6a <vPortExitCritical+0x46>
 800dc5e:	2300      	movs	r3, #0
 800dc60:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dc62:	683b      	ldr	r3, [r7, #0]
 800dc64:	f383 8811 	msr	BASEPRI, r3
}
 800dc68:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dc6a:	bf00      	nop
 800dc6c:	370c      	adds	r7, #12
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc74:	4770      	bx	lr
 800dc76:	bf00      	nop
 800dc78:	20000098 	.word	0x20000098
 800dc7c:	00000000 	.word	0x00000000

0800dc80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dc80:	f3ef 8009 	mrs	r0, PSP
 800dc84:	f3bf 8f6f 	isb	sy
 800dc88:	4b15      	ldr	r3, [pc, #84]	; (800dce0 <pxCurrentTCBConst>)
 800dc8a:	681a      	ldr	r2, [r3, #0]
 800dc8c:	f01e 0f10 	tst.w	lr, #16
 800dc90:	bf08      	it	eq
 800dc92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dc96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc9a:	6010      	str	r0, [r2, #0]
 800dc9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dca0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dca4:	b672      	cpsid	i
 800dca6:	f380 8811 	msr	BASEPRI, r0
 800dcaa:	f3bf 8f4f 	dsb	sy
 800dcae:	f3bf 8f6f 	isb	sy
 800dcb2:	b662      	cpsie	i
 800dcb4:	f7fe feba 	bl	800ca2c <vTaskSwitchContext>
 800dcb8:	f04f 0000 	mov.w	r0, #0
 800dcbc:	f380 8811 	msr	BASEPRI, r0
 800dcc0:	bc09      	pop	{r0, r3}
 800dcc2:	6819      	ldr	r1, [r3, #0]
 800dcc4:	6808      	ldr	r0, [r1, #0]
 800dcc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcca:	f01e 0f10 	tst.w	lr, #16
 800dcce:	bf08      	it	eq
 800dcd0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dcd4:	f380 8809 	msr	PSP, r0
 800dcd8:	f3bf 8f6f 	isb	sy
 800dcdc:	4770      	bx	lr
 800dcde:	bf00      	nop

0800dce0 <pxCurrentTCBConst>:
 800dce0:	200016f4 	.word	0x200016f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dce4:	bf00      	nop
 800dce6:	bf00      	nop

0800dce8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b082      	sub	sp, #8
 800dcec:	af00      	add	r7, sp, #0
	__asm volatile
 800dcee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcf2:	b672      	cpsid	i
 800dcf4:	f383 8811 	msr	BASEPRI, r3
 800dcf8:	f3bf 8f6f 	isb	sy
 800dcfc:	f3bf 8f4f 	dsb	sy
 800dd00:	b662      	cpsie	i
 800dd02:	607b      	str	r3, [r7, #4]
}
 800dd04:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dd06:	f7fe fdd5 	bl	800c8b4 <xTaskIncrementTick>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d003      	beq.n	800dd18 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dd10:	4b06      	ldr	r3, [pc, #24]	; (800dd2c <SysTick_Handler+0x44>)
 800dd12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd16:	601a      	str	r2, [r3, #0]
 800dd18:	2300      	movs	r3, #0
 800dd1a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	f383 8811 	msr	BASEPRI, r3
}
 800dd22:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dd24:	bf00      	nop
 800dd26:	3708      	adds	r7, #8
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}
 800dd2c:	e000ed04 	.word	0xe000ed04

0800dd30 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dd30:	b480      	push	{r7}
 800dd32:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dd34:	4b0b      	ldr	r3, [pc, #44]	; (800dd64 <vPortSetupTimerInterrupt+0x34>)
 800dd36:	2200      	movs	r2, #0
 800dd38:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dd3a:	4b0b      	ldr	r3, [pc, #44]	; (800dd68 <vPortSetupTimerInterrupt+0x38>)
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dd40:	4b0a      	ldr	r3, [pc, #40]	; (800dd6c <vPortSetupTimerInterrupt+0x3c>)
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	4a0a      	ldr	r2, [pc, #40]	; (800dd70 <vPortSetupTimerInterrupt+0x40>)
 800dd46:	fba2 2303 	umull	r2, r3, r2, r3
 800dd4a:	099b      	lsrs	r3, r3, #6
 800dd4c:	4a09      	ldr	r2, [pc, #36]	; (800dd74 <vPortSetupTimerInterrupt+0x44>)
 800dd4e:	3b01      	subs	r3, #1
 800dd50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dd52:	4b04      	ldr	r3, [pc, #16]	; (800dd64 <vPortSetupTimerInterrupt+0x34>)
 800dd54:	2207      	movs	r2, #7
 800dd56:	601a      	str	r2, [r3, #0]
}
 800dd58:	bf00      	nop
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd60:	4770      	bx	lr
 800dd62:	bf00      	nop
 800dd64:	e000e010 	.word	0xe000e010
 800dd68:	e000e018 	.word	0xe000e018
 800dd6c:	20000000 	.word	0x20000000
 800dd70:	10624dd3 	.word	0x10624dd3
 800dd74:	e000e014 	.word	0xe000e014

0800dd78 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dd78:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dd88 <vPortEnableVFP+0x10>
 800dd7c:	6801      	ldr	r1, [r0, #0]
 800dd7e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dd82:	6001      	str	r1, [r0, #0]
 800dd84:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dd86:	bf00      	nop
 800dd88:	e000ed88 	.word	0xe000ed88

0800dd8c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dd8c:	b480      	push	{r7}
 800dd8e:	b085      	sub	sp, #20
 800dd90:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dd92:	f3ef 8305 	mrs	r3, IPSR
 800dd96:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	2b0f      	cmp	r3, #15
 800dd9c:	d916      	bls.n	800ddcc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dd9e:	4a19      	ldr	r2, [pc, #100]	; (800de04 <vPortValidateInterruptPriority+0x78>)
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	4413      	add	r3, r2
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dda8:	4b17      	ldr	r3, [pc, #92]	; (800de08 <vPortValidateInterruptPriority+0x7c>)
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	7afa      	ldrb	r2, [r7, #11]
 800ddae:	429a      	cmp	r2, r3
 800ddb0:	d20c      	bcs.n	800ddcc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800ddb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddb6:	b672      	cpsid	i
 800ddb8:	f383 8811 	msr	BASEPRI, r3
 800ddbc:	f3bf 8f6f 	isb	sy
 800ddc0:	f3bf 8f4f 	dsb	sy
 800ddc4:	b662      	cpsie	i
 800ddc6:	607b      	str	r3, [r7, #4]
}
 800ddc8:	bf00      	nop
 800ddca:	e7fe      	b.n	800ddca <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ddcc:	4b0f      	ldr	r3, [pc, #60]	; (800de0c <vPortValidateInterruptPriority+0x80>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ddd4:	4b0e      	ldr	r3, [pc, #56]	; (800de10 <vPortValidateInterruptPriority+0x84>)
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	429a      	cmp	r2, r3
 800ddda:	d90c      	bls.n	800ddf6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800dddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde0:	b672      	cpsid	i
 800dde2:	f383 8811 	msr	BASEPRI, r3
 800dde6:	f3bf 8f6f 	isb	sy
 800ddea:	f3bf 8f4f 	dsb	sy
 800ddee:	b662      	cpsie	i
 800ddf0:	603b      	str	r3, [r7, #0]
}
 800ddf2:	bf00      	nop
 800ddf4:	e7fe      	b.n	800ddf4 <vPortValidateInterruptPriority+0x68>
	}
 800ddf6:	bf00      	nop
 800ddf8:	3714      	adds	r7, #20
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de00:	4770      	bx	lr
 800de02:	bf00      	nop
 800de04:	e000e3f0 	.word	0xe000e3f0
 800de08:	20001d20 	.word	0x20001d20
 800de0c:	e000ed0c 	.word	0xe000ed0c
 800de10:	20001d24 	.word	0x20001d24

0800de14 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b08a      	sub	sp, #40	; 0x28
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800de1c:	2300      	movs	r3, #0
 800de1e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800de20:	f7fe fc78 	bl	800c714 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800de24:	4b5b      	ldr	r3, [pc, #364]	; (800df94 <pvPortMalloc+0x180>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d101      	bne.n	800de30 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800de2c:	f000 f91a 	bl	800e064 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800de30:	4b59      	ldr	r3, [pc, #356]	; (800df98 <pvPortMalloc+0x184>)
 800de32:	681a      	ldr	r2, [r3, #0]
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	4013      	ands	r3, r2
 800de38:	2b00      	cmp	r3, #0
 800de3a:	f040 8092 	bne.w	800df62 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d01f      	beq.n	800de84 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800de44:	2208      	movs	r2, #8
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	4413      	add	r3, r2
 800de4a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	f003 0307 	and.w	r3, r3, #7
 800de52:	2b00      	cmp	r3, #0
 800de54:	d016      	beq.n	800de84 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	f023 0307 	bic.w	r3, r3, #7
 800de5c:	3308      	adds	r3, #8
 800de5e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f003 0307 	and.w	r3, r3, #7
 800de66:	2b00      	cmp	r3, #0
 800de68:	d00c      	beq.n	800de84 <pvPortMalloc+0x70>
	__asm volatile
 800de6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de6e:	b672      	cpsid	i
 800de70:	f383 8811 	msr	BASEPRI, r3
 800de74:	f3bf 8f6f 	isb	sy
 800de78:	f3bf 8f4f 	dsb	sy
 800de7c:	b662      	cpsie	i
 800de7e:	617b      	str	r3, [r7, #20]
}
 800de80:	bf00      	nop
 800de82:	e7fe      	b.n	800de82 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d06b      	beq.n	800df62 <pvPortMalloc+0x14e>
 800de8a:	4b44      	ldr	r3, [pc, #272]	; (800df9c <pvPortMalloc+0x188>)
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	687a      	ldr	r2, [r7, #4]
 800de90:	429a      	cmp	r2, r3
 800de92:	d866      	bhi.n	800df62 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800de94:	4b42      	ldr	r3, [pc, #264]	; (800dfa0 <pvPortMalloc+0x18c>)
 800de96:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800de98:	4b41      	ldr	r3, [pc, #260]	; (800dfa0 <pvPortMalloc+0x18c>)
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800de9e:	e004      	b.n	800deaa <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800dea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800deaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	687a      	ldr	r2, [r7, #4]
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d903      	bls.n	800debc <pvPortMalloc+0xa8>
 800deb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d1f1      	bne.n	800dea0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800debc:	4b35      	ldr	r3, [pc, #212]	; (800df94 <pvPortMalloc+0x180>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dec2:	429a      	cmp	r2, r3
 800dec4:	d04d      	beq.n	800df62 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dec6:	6a3b      	ldr	r3, [r7, #32]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	2208      	movs	r2, #8
 800decc:	4413      	add	r3, r2
 800dece:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ded0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded2:	681a      	ldr	r2, [r3, #0]
 800ded4:	6a3b      	ldr	r3, [r7, #32]
 800ded6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ded8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deda:	685a      	ldr	r2, [r3, #4]
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	1ad2      	subs	r2, r2, r3
 800dee0:	2308      	movs	r3, #8
 800dee2:	005b      	lsls	r3, r3, #1
 800dee4:	429a      	cmp	r2, r3
 800dee6:	d921      	bls.n	800df2c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	4413      	add	r3, r2
 800deee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800def0:	69bb      	ldr	r3, [r7, #24]
 800def2:	f003 0307 	and.w	r3, r3, #7
 800def6:	2b00      	cmp	r3, #0
 800def8:	d00c      	beq.n	800df14 <pvPortMalloc+0x100>
	__asm volatile
 800defa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800defe:	b672      	cpsid	i
 800df00:	f383 8811 	msr	BASEPRI, r3
 800df04:	f3bf 8f6f 	isb	sy
 800df08:	f3bf 8f4f 	dsb	sy
 800df0c:	b662      	cpsie	i
 800df0e:	613b      	str	r3, [r7, #16]
}
 800df10:	bf00      	nop
 800df12:	e7fe      	b.n	800df12 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800df14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df16:	685a      	ldr	r2, [r3, #4]
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	1ad2      	subs	r2, r2, r3
 800df1c:	69bb      	ldr	r3, [r7, #24]
 800df1e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800df20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df22:	687a      	ldr	r2, [r7, #4]
 800df24:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800df26:	69b8      	ldr	r0, [r7, #24]
 800df28:	f000 f8fe 	bl	800e128 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800df2c:	4b1b      	ldr	r3, [pc, #108]	; (800df9c <pvPortMalloc+0x188>)
 800df2e:	681a      	ldr	r2, [r3, #0]
 800df30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df32:	685b      	ldr	r3, [r3, #4]
 800df34:	1ad3      	subs	r3, r2, r3
 800df36:	4a19      	ldr	r2, [pc, #100]	; (800df9c <pvPortMalloc+0x188>)
 800df38:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800df3a:	4b18      	ldr	r3, [pc, #96]	; (800df9c <pvPortMalloc+0x188>)
 800df3c:	681a      	ldr	r2, [r3, #0]
 800df3e:	4b19      	ldr	r3, [pc, #100]	; (800dfa4 <pvPortMalloc+0x190>)
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	429a      	cmp	r2, r3
 800df44:	d203      	bcs.n	800df4e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800df46:	4b15      	ldr	r3, [pc, #84]	; (800df9c <pvPortMalloc+0x188>)
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	4a16      	ldr	r2, [pc, #88]	; (800dfa4 <pvPortMalloc+0x190>)
 800df4c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800df4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df50:	685a      	ldr	r2, [r3, #4]
 800df52:	4b11      	ldr	r3, [pc, #68]	; (800df98 <pvPortMalloc+0x184>)
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	431a      	orrs	r2, r3
 800df58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800df5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5e:	2200      	movs	r2, #0
 800df60:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800df62:	f7fe fbe5 	bl	800c730 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800df66:	69fb      	ldr	r3, [r7, #28]
 800df68:	f003 0307 	and.w	r3, r3, #7
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d00c      	beq.n	800df8a <pvPortMalloc+0x176>
	__asm volatile
 800df70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df74:	b672      	cpsid	i
 800df76:	f383 8811 	msr	BASEPRI, r3
 800df7a:	f3bf 8f6f 	isb	sy
 800df7e:	f3bf 8f4f 	dsb	sy
 800df82:	b662      	cpsie	i
 800df84:	60fb      	str	r3, [r7, #12]
}
 800df86:	bf00      	nop
 800df88:	e7fe      	b.n	800df88 <pvPortMalloc+0x174>
	return pvReturn;
 800df8a:	69fb      	ldr	r3, [r7, #28]
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	3728      	adds	r7, #40	; 0x28
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}
 800df94:	20005930 	.word	0x20005930
 800df98:	2000593c 	.word	0x2000593c
 800df9c:	20005934 	.word	0x20005934
 800dfa0:	20005928 	.word	0x20005928
 800dfa4:	20005938 	.word	0x20005938

0800dfa8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b086      	sub	sp, #24
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d04c      	beq.n	800e054 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dfba:	2308      	movs	r3, #8
 800dfbc:	425b      	negs	r3, r3
 800dfbe:	697a      	ldr	r2, [r7, #20]
 800dfc0:	4413      	add	r3, r2
 800dfc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dfc4:	697b      	ldr	r3, [r7, #20]
 800dfc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dfc8:	693b      	ldr	r3, [r7, #16]
 800dfca:	685a      	ldr	r2, [r3, #4]
 800dfcc:	4b23      	ldr	r3, [pc, #140]	; (800e05c <vPortFree+0xb4>)
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	4013      	ands	r3, r2
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d10c      	bne.n	800dff0 <vPortFree+0x48>
	__asm volatile
 800dfd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfda:	b672      	cpsid	i
 800dfdc:	f383 8811 	msr	BASEPRI, r3
 800dfe0:	f3bf 8f6f 	isb	sy
 800dfe4:	f3bf 8f4f 	dsb	sy
 800dfe8:	b662      	cpsie	i
 800dfea:	60fb      	str	r3, [r7, #12]
}
 800dfec:	bf00      	nop
 800dfee:	e7fe      	b.n	800dfee <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dff0:	693b      	ldr	r3, [r7, #16]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d00c      	beq.n	800e012 <vPortFree+0x6a>
	__asm volatile
 800dff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dffc:	b672      	cpsid	i
 800dffe:	f383 8811 	msr	BASEPRI, r3
 800e002:	f3bf 8f6f 	isb	sy
 800e006:	f3bf 8f4f 	dsb	sy
 800e00a:	b662      	cpsie	i
 800e00c:	60bb      	str	r3, [r7, #8]
}
 800e00e:	bf00      	nop
 800e010:	e7fe      	b.n	800e010 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e012:	693b      	ldr	r3, [r7, #16]
 800e014:	685a      	ldr	r2, [r3, #4]
 800e016:	4b11      	ldr	r3, [pc, #68]	; (800e05c <vPortFree+0xb4>)
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	4013      	ands	r3, r2
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d019      	beq.n	800e054 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e020:	693b      	ldr	r3, [r7, #16]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d115      	bne.n	800e054 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e028:	693b      	ldr	r3, [r7, #16]
 800e02a:	685a      	ldr	r2, [r3, #4]
 800e02c:	4b0b      	ldr	r3, [pc, #44]	; (800e05c <vPortFree+0xb4>)
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	43db      	mvns	r3, r3
 800e032:	401a      	ands	r2, r3
 800e034:	693b      	ldr	r3, [r7, #16]
 800e036:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e038:	f7fe fb6c 	bl	800c714 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	685a      	ldr	r2, [r3, #4]
 800e040:	4b07      	ldr	r3, [pc, #28]	; (800e060 <vPortFree+0xb8>)
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	4413      	add	r3, r2
 800e046:	4a06      	ldr	r2, [pc, #24]	; (800e060 <vPortFree+0xb8>)
 800e048:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e04a:	6938      	ldr	r0, [r7, #16]
 800e04c:	f000 f86c 	bl	800e128 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e050:	f7fe fb6e 	bl	800c730 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e054:	bf00      	nop
 800e056:	3718      	adds	r7, #24
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}
 800e05c:	2000593c 	.word	0x2000593c
 800e060:	20005934 	.word	0x20005934

0800e064 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e064:	b480      	push	{r7}
 800e066:	b085      	sub	sp, #20
 800e068:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e06a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e06e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e070:	4b27      	ldr	r3, [pc, #156]	; (800e110 <prvHeapInit+0xac>)
 800e072:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	f003 0307 	and.w	r3, r3, #7
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d00c      	beq.n	800e098 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	3307      	adds	r3, #7
 800e082:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f023 0307 	bic.w	r3, r3, #7
 800e08a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e08c:	68ba      	ldr	r2, [r7, #8]
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	1ad3      	subs	r3, r2, r3
 800e092:	4a1f      	ldr	r2, [pc, #124]	; (800e110 <prvHeapInit+0xac>)
 800e094:	4413      	add	r3, r2
 800e096:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e09c:	4a1d      	ldr	r2, [pc, #116]	; (800e114 <prvHeapInit+0xb0>)
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e0a2:	4b1c      	ldr	r3, [pc, #112]	; (800e114 <prvHeapInit+0xb0>)
 800e0a4:	2200      	movs	r2, #0
 800e0a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	68ba      	ldr	r2, [r7, #8]
 800e0ac:	4413      	add	r3, r2
 800e0ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e0b0:	2208      	movs	r2, #8
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	1a9b      	subs	r3, r3, r2
 800e0b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	f023 0307 	bic.w	r3, r3, #7
 800e0be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	4a15      	ldr	r2, [pc, #84]	; (800e118 <prvHeapInit+0xb4>)
 800e0c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e0c6:	4b14      	ldr	r3, [pc, #80]	; (800e118 <prvHeapInit+0xb4>)
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e0ce:	4b12      	ldr	r3, [pc, #72]	; (800e118 <prvHeapInit+0xb4>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e0da:	683b      	ldr	r3, [r7, #0]
 800e0dc:	68fa      	ldr	r2, [r7, #12]
 800e0de:	1ad2      	subs	r2, r2, r3
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e0e4:	4b0c      	ldr	r3, [pc, #48]	; (800e118 <prvHeapInit+0xb4>)
 800e0e6:	681a      	ldr	r2, [r3, #0]
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e0ec:	683b      	ldr	r3, [r7, #0]
 800e0ee:	685b      	ldr	r3, [r3, #4]
 800e0f0:	4a0a      	ldr	r2, [pc, #40]	; (800e11c <prvHeapInit+0xb8>)
 800e0f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	685b      	ldr	r3, [r3, #4]
 800e0f8:	4a09      	ldr	r2, [pc, #36]	; (800e120 <prvHeapInit+0xbc>)
 800e0fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e0fc:	4b09      	ldr	r3, [pc, #36]	; (800e124 <prvHeapInit+0xc0>)
 800e0fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e102:	601a      	str	r2, [r3, #0]
}
 800e104:	bf00      	nop
 800e106:	3714      	adds	r7, #20
 800e108:	46bd      	mov	sp, r7
 800e10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10e:	4770      	bx	lr
 800e110:	20001d28 	.word	0x20001d28
 800e114:	20005928 	.word	0x20005928
 800e118:	20005930 	.word	0x20005930
 800e11c:	20005938 	.word	0x20005938
 800e120:	20005934 	.word	0x20005934
 800e124:	2000593c 	.word	0x2000593c

0800e128 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e128:	b480      	push	{r7}
 800e12a:	b085      	sub	sp, #20
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e130:	4b28      	ldr	r3, [pc, #160]	; (800e1d4 <prvInsertBlockIntoFreeList+0xac>)
 800e132:	60fb      	str	r3, [r7, #12]
 800e134:	e002      	b.n	800e13c <prvInsertBlockIntoFreeList+0x14>
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	60fb      	str	r3, [r7, #12]
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	687a      	ldr	r2, [r7, #4]
 800e142:	429a      	cmp	r2, r3
 800e144:	d8f7      	bhi.n	800e136 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	68ba      	ldr	r2, [r7, #8]
 800e150:	4413      	add	r3, r2
 800e152:	687a      	ldr	r2, [r7, #4]
 800e154:	429a      	cmp	r2, r3
 800e156:	d108      	bne.n	800e16a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	685a      	ldr	r2, [r3, #4]
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	685b      	ldr	r3, [r3, #4]
 800e160:	441a      	add	r2, r3
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	685b      	ldr	r3, [r3, #4]
 800e172:	68ba      	ldr	r2, [r7, #8]
 800e174:	441a      	add	r2, r3
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	429a      	cmp	r2, r3
 800e17c:	d118      	bne.n	800e1b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	681a      	ldr	r2, [r3, #0]
 800e182:	4b15      	ldr	r3, [pc, #84]	; (800e1d8 <prvInsertBlockIntoFreeList+0xb0>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	429a      	cmp	r2, r3
 800e188:	d00d      	beq.n	800e1a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	685a      	ldr	r2, [r3, #4]
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	685b      	ldr	r3, [r3, #4]
 800e194:	441a      	add	r2, r3
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	681a      	ldr	r2, [r3, #0]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	601a      	str	r2, [r3, #0]
 800e1a4:	e008      	b.n	800e1b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e1a6:	4b0c      	ldr	r3, [pc, #48]	; (800e1d8 <prvInsertBlockIntoFreeList+0xb0>)
 800e1a8:	681a      	ldr	r2, [r3, #0]
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	601a      	str	r2, [r3, #0]
 800e1ae:	e003      	b.n	800e1b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	681a      	ldr	r2, [r3, #0]
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e1b8:	68fa      	ldr	r2, [r7, #12]
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	429a      	cmp	r2, r3
 800e1be:	d002      	beq.n	800e1c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	687a      	ldr	r2, [r7, #4]
 800e1c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e1c6:	bf00      	nop
 800e1c8:	3714      	adds	r7, #20
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr
 800e1d2:	bf00      	nop
 800e1d4:	20005928 	.word	0x20005928
 800e1d8:	20005930 	.word	0x20005930

0800e1dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e1e0:	2200      	movs	r2, #0
 800e1e2:	4912      	ldr	r1, [pc, #72]	; (800e22c <MX_USB_DEVICE_Init+0x50>)
 800e1e4:	4812      	ldr	r0, [pc, #72]	; (800e230 <MX_USB_DEVICE_Init+0x54>)
 800e1e6:	f7fb fc75 	bl	8009ad4 <USBD_Init>
 800e1ea:	4603      	mov	r3, r0
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d001      	beq.n	800e1f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e1f0:	f7f4 f858 	bl	80022a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e1f4:	490f      	ldr	r1, [pc, #60]	; (800e234 <MX_USB_DEVICE_Init+0x58>)
 800e1f6:	480e      	ldr	r0, [pc, #56]	; (800e230 <MX_USB_DEVICE_Init+0x54>)
 800e1f8:	f7fb fc9c 	bl	8009b34 <USBD_RegisterClass>
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d001      	beq.n	800e206 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e202:	f7f4 f84f 	bl	80022a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e206:	490c      	ldr	r1, [pc, #48]	; (800e238 <MX_USB_DEVICE_Init+0x5c>)
 800e208:	4809      	ldr	r0, [pc, #36]	; (800e230 <MX_USB_DEVICE_Init+0x54>)
 800e20a:	f7fb fbd3 	bl	80099b4 <USBD_CDC_RegisterInterface>
 800e20e:	4603      	mov	r3, r0
 800e210:	2b00      	cmp	r3, #0
 800e212:	d001      	beq.n	800e218 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e214:	f7f4 f846 	bl	80022a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e218:	4805      	ldr	r0, [pc, #20]	; (800e230 <MX_USB_DEVICE_Init+0x54>)
 800e21a:	f7fb fcc1 	bl	8009ba0 <USBD_Start>
 800e21e:	4603      	mov	r3, r0
 800e220:	2b00      	cmp	r3, #0
 800e222:	d001      	beq.n	800e228 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e224:	f7f4 f83e 	bl	80022a4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e228:	bf00      	nop
 800e22a:	bd80      	pop	{r7, pc}
 800e22c:	200000b0 	.word	0x200000b0
 800e230:	20005940 	.word	0x20005940
 800e234:	20000018 	.word	0x20000018
 800e238:	2000009c 	.word	0x2000009c

0800e23c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e240:	2200      	movs	r2, #0
 800e242:	4905      	ldr	r1, [pc, #20]	; (800e258 <CDC_Init_FS+0x1c>)
 800e244:	4805      	ldr	r0, [pc, #20]	; (800e25c <CDC_Init_FS+0x20>)
 800e246:	f7fb fbcf 	bl	80099e8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e24a:	4905      	ldr	r1, [pc, #20]	; (800e260 <CDC_Init_FS+0x24>)
 800e24c:	4803      	ldr	r0, [pc, #12]	; (800e25c <CDC_Init_FS+0x20>)
 800e24e:	f7fb fbed 	bl	8009a2c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e252:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e254:	4618      	mov	r0, r3
 800e256:	bd80      	pop	{r7, pc}
 800e258:	2000641c 	.word	0x2000641c
 800e25c:	20005940 	.word	0x20005940
 800e260:	20005c1c 	.word	0x20005c1c

0800e264 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e264:	b480      	push	{r7}
 800e266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e268:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	46bd      	mov	sp, r7
 800e26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e272:	4770      	bx	lr

0800e274 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e274:	b480      	push	{r7}
 800e276:	b083      	sub	sp, #12
 800e278:	af00      	add	r7, sp, #0
 800e27a:	4603      	mov	r3, r0
 800e27c:	6039      	str	r1, [r7, #0]
 800e27e:	71fb      	strb	r3, [r7, #7]
 800e280:	4613      	mov	r3, r2
 800e282:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e284:	79fb      	ldrb	r3, [r7, #7]
 800e286:	2b23      	cmp	r3, #35	; 0x23
 800e288:	d84a      	bhi.n	800e320 <CDC_Control_FS+0xac>
 800e28a:	a201      	add	r2, pc, #4	; (adr r2, 800e290 <CDC_Control_FS+0x1c>)
 800e28c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e290:	0800e321 	.word	0x0800e321
 800e294:	0800e321 	.word	0x0800e321
 800e298:	0800e321 	.word	0x0800e321
 800e29c:	0800e321 	.word	0x0800e321
 800e2a0:	0800e321 	.word	0x0800e321
 800e2a4:	0800e321 	.word	0x0800e321
 800e2a8:	0800e321 	.word	0x0800e321
 800e2ac:	0800e321 	.word	0x0800e321
 800e2b0:	0800e321 	.word	0x0800e321
 800e2b4:	0800e321 	.word	0x0800e321
 800e2b8:	0800e321 	.word	0x0800e321
 800e2bc:	0800e321 	.word	0x0800e321
 800e2c0:	0800e321 	.word	0x0800e321
 800e2c4:	0800e321 	.word	0x0800e321
 800e2c8:	0800e321 	.word	0x0800e321
 800e2cc:	0800e321 	.word	0x0800e321
 800e2d0:	0800e321 	.word	0x0800e321
 800e2d4:	0800e321 	.word	0x0800e321
 800e2d8:	0800e321 	.word	0x0800e321
 800e2dc:	0800e321 	.word	0x0800e321
 800e2e0:	0800e321 	.word	0x0800e321
 800e2e4:	0800e321 	.word	0x0800e321
 800e2e8:	0800e321 	.word	0x0800e321
 800e2ec:	0800e321 	.word	0x0800e321
 800e2f0:	0800e321 	.word	0x0800e321
 800e2f4:	0800e321 	.word	0x0800e321
 800e2f8:	0800e321 	.word	0x0800e321
 800e2fc:	0800e321 	.word	0x0800e321
 800e300:	0800e321 	.word	0x0800e321
 800e304:	0800e321 	.word	0x0800e321
 800e308:	0800e321 	.word	0x0800e321
 800e30c:	0800e321 	.word	0x0800e321
 800e310:	0800e321 	.word	0x0800e321
 800e314:	0800e321 	.word	0x0800e321
 800e318:	0800e321 	.word	0x0800e321
 800e31c:	0800e321 	.word	0x0800e321
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e320:	bf00      	nop
  }

  return (USBD_OK);
 800e322:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e324:	4618      	mov	r0, r3
 800e326:	370c      	adds	r7, #12
 800e328:	46bd      	mov	sp, r7
 800e32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32e:	4770      	bx	lr

0800e330 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b08a      	sub	sp, #40	; 0x28
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
 800e338:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e33a:	6879      	ldr	r1, [r7, #4]
 800e33c:	480b      	ldr	r0, [pc, #44]	; (800e36c <CDC_Receive_FS+0x3c>)
 800e33e:	f7fb fb75 	bl	8009a2c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e342:	480a      	ldr	r0, [pc, #40]	; (800e36c <CDC_Receive_FS+0x3c>)
 800e344:	f7fb fb90 	bl	8009a68 <USBD_CDC_ReceivePacket>
  //uint8_t *data = "Hello World from USB CDC\n";
  uint8_t * command[8];
  //strcpy(command, Buf);
  //command[*Len] = "\0";
  SEGGER_SYSVIEW_PrintfHost("%d\n", *Len );
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	4619      	mov	r1, r3
 800e34e:	4808      	ldr	r0, [pc, #32]	; (800e370 <CDC_Receive_FS+0x40>)
 800e350:	f7f3 fb42 	bl	80019d8 <SEGGER_SYSVIEW_PrintfHost>

  //SEGGER_SYSVIEW_PrintfHost(command);

  xQueueSendFromISR(commandQueueHandle, Buf, 100);
 800e354:	4b07      	ldr	r3, [pc, #28]	; (800e374 <CDC_Receive_FS+0x44>)
 800e356:	6818      	ldr	r0, [r3, #0]
 800e358:	2300      	movs	r3, #0
 800e35a:	2264      	movs	r2, #100	; 0x64
 800e35c:	6879      	ldr	r1, [r7, #4]
 800e35e:	f7fd fc7b 	bl	800bc58 <xQueueGenericSendFromISR>



  return (USBD_OK);
 800e362:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e364:	4618      	mov	r0, r3
 800e366:	3728      	adds	r7, #40	; 0x28
 800e368:	46bd      	mov	sp, r7
 800e36a:	bd80      	pop	{r7, pc}
 800e36c:	20005940 	.word	0x20005940
 800e370:	0800f8d4 	.word	0x0800f8d4
 800e374:	20000ef8 	.word	0x20000ef8

0800e378 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e378:	b480      	push	{r7}
 800e37a:	b087      	sub	sp, #28
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	60f8      	str	r0, [r7, #12]
 800e380:	60b9      	str	r1, [r7, #8]
 800e382:	4613      	mov	r3, r2
 800e384:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e386:	2300      	movs	r3, #0
 800e388:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e38a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e38e:	4618      	mov	r0, r3
 800e390:	371c      	adds	r7, #28
 800e392:	46bd      	mov	sp, r7
 800e394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e398:	4770      	bx	lr
	...

0800e39c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e39c:	b480      	push	{r7}
 800e39e:	b083      	sub	sp, #12
 800e3a0:	af00      	add	r7, sp, #0
 800e3a2:	4603      	mov	r3, r0
 800e3a4:	6039      	str	r1, [r7, #0]
 800e3a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	2212      	movs	r2, #18
 800e3ac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e3ae:	4b03      	ldr	r3, [pc, #12]	; (800e3bc <USBD_FS_DeviceDescriptor+0x20>)
}
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	370c      	adds	r7, #12
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ba:	4770      	bx	lr
 800e3bc:	200000d0 	.word	0x200000d0

0800e3c0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3c0:	b480      	push	{r7}
 800e3c2:	b083      	sub	sp, #12
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	6039      	str	r1, [r7, #0]
 800e3ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	2204      	movs	r2, #4
 800e3d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e3d2:	4b03      	ldr	r3, [pc, #12]	; (800e3e0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	370c      	adds	r7, #12
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3de:	4770      	bx	lr
 800e3e0:	200000f0 	.word	0x200000f0

0800e3e4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	6039      	str	r1, [r7, #0]
 800e3ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e3f0:	79fb      	ldrb	r3, [r7, #7]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d105      	bne.n	800e402 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e3f6:	683a      	ldr	r2, [r7, #0]
 800e3f8:	4907      	ldr	r1, [pc, #28]	; (800e418 <USBD_FS_ProductStrDescriptor+0x34>)
 800e3fa:	4808      	ldr	r0, [pc, #32]	; (800e41c <USBD_FS_ProductStrDescriptor+0x38>)
 800e3fc:	f7fc fda6 	bl	800af4c <USBD_GetString>
 800e400:	e004      	b.n	800e40c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e402:	683a      	ldr	r2, [r7, #0]
 800e404:	4904      	ldr	r1, [pc, #16]	; (800e418 <USBD_FS_ProductStrDescriptor+0x34>)
 800e406:	4805      	ldr	r0, [pc, #20]	; (800e41c <USBD_FS_ProductStrDescriptor+0x38>)
 800e408:	f7fc fda0 	bl	800af4c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e40c:	4b02      	ldr	r3, [pc, #8]	; (800e418 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e40e:	4618      	mov	r0, r3
 800e410:	3708      	adds	r7, #8
 800e412:	46bd      	mov	sp, r7
 800e414:	bd80      	pop	{r7, pc}
 800e416:	bf00      	nop
 800e418:	20006c1c 	.word	0x20006c1c
 800e41c:	0800f8d8 	.word	0x0800f8d8

0800e420 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e420:	b580      	push	{r7, lr}
 800e422:	b082      	sub	sp, #8
 800e424:	af00      	add	r7, sp, #0
 800e426:	4603      	mov	r3, r0
 800e428:	6039      	str	r1, [r7, #0]
 800e42a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e42c:	683a      	ldr	r2, [r7, #0]
 800e42e:	4904      	ldr	r1, [pc, #16]	; (800e440 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e430:	4804      	ldr	r0, [pc, #16]	; (800e444 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e432:	f7fc fd8b 	bl	800af4c <USBD_GetString>
  return USBD_StrDesc;
 800e436:	4b02      	ldr	r3, [pc, #8]	; (800e440 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e438:	4618      	mov	r0, r3
 800e43a:	3708      	adds	r7, #8
 800e43c:	46bd      	mov	sp, r7
 800e43e:	bd80      	pop	{r7, pc}
 800e440:	20006c1c 	.word	0x20006c1c
 800e444:	0800f8f0 	.word	0x0800f8f0

0800e448 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b082      	sub	sp, #8
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	4603      	mov	r3, r0
 800e450:	6039      	str	r1, [r7, #0]
 800e452:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e454:	683b      	ldr	r3, [r7, #0]
 800e456:	221a      	movs	r2, #26
 800e458:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e45a:	f000 f855 	bl	800e508 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e45e:	4b02      	ldr	r3, [pc, #8]	; (800e468 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e460:	4618      	mov	r0, r3
 800e462:	3708      	adds	r7, #8
 800e464:	46bd      	mov	sp, r7
 800e466:	bd80      	pop	{r7, pc}
 800e468:	200000f4 	.word	0x200000f4

0800e46c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b082      	sub	sp, #8
 800e470:	af00      	add	r7, sp, #0
 800e472:	4603      	mov	r3, r0
 800e474:	6039      	str	r1, [r7, #0]
 800e476:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e478:	79fb      	ldrb	r3, [r7, #7]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d105      	bne.n	800e48a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e47e:	683a      	ldr	r2, [r7, #0]
 800e480:	4907      	ldr	r1, [pc, #28]	; (800e4a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e482:	4808      	ldr	r0, [pc, #32]	; (800e4a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e484:	f7fc fd62 	bl	800af4c <USBD_GetString>
 800e488:	e004      	b.n	800e494 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e48a:	683a      	ldr	r2, [r7, #0]
 800e48c:	4904      	ldr	r1, [pc, #16]	; (800e4a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e48e:	4805      	ldr	r0, [pc, #20]	; (800e4a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e490:	f7fc fd5c 	bl	800af4c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e494:	4b02      	ldr	r3, [pc, #8]	; (800e4a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e496:	4618      	mov	r0, r3
 800e498:	3708      	adds	r7, #8
 800e49a:	46bd      	mov	sp, r7
 800e49c:	bd80      	pop	{r7, pc}
 800e49e:	bf00      	nop
 800e4a0:	20006c1c 	.word	0x20006c1c
 800e4a4:	0800f904 	.word	0x0800f904

0800e4a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b082      	sub	sp, #8
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	6039      	str	r1, [r7, #0]
 800e4b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e4b4:	79fb      	ldrb	r3, [r7, #7]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d105      	bne.n	800e4c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e4ba:	683a      	ldr	r2, [r7, #0]
 800e4bc:	4907      	ldr	r1, [pc, #28]	; (800e4dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e4be:	4808      	ldr	r0, [pc, #32]	; (800e4e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e4c0:	f7fc fd44 	bl	800af4c <USBD_GetString>
 800e4c4:	e004      	b.n	800e4d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e4c6:	683a      	ldr	r2, [r7, #0]
 800e4c8:	4904      	ldr	r1, [pc, #16]	; (800e4dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e4ca:	4805      	ldr	r0, [pc, #20]	; (800e4e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e4cc:	f7fc fd3e 	bl	800af4c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e4d0:	4b02      	ldr	r3, [pc, #8]	; (800e4dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e4d2:	4618      	mov	r0, r3
 800e4d4:	3708      	adds	r7, #8
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	bd80      	pop	{r7, pc}
 800e4da:	bf00      	nop
 800e4dc:	20006c1c 	.word	0x20006c1c
 800e4e0:	0800f910 	.word	0x0800f910

0800e4e4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4e4:	b480      	push	{r7}
 800e4e6:	b083      	sub	sp, #12
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	4603      	mov	r3, r0
 800e4ec:	6039      	str	r1, [r7, #0]
 800e4ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	220c      	movs	r2, #12
 800e4f4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800e4f6:	4b03      	ldr	r3, [pc, #12]	; (800e504 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	370c      	adds	r7, #12
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e502:	4770      	bx	lr
 800e504:	200000e4 	.word	0x200000e4

0800e508 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b084      	sub	sp, #16
 800e50c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e50e:	4b0f      	ldr	r3, [pc, #60]	; (800e54c <Get_SerialNum+0x44>)
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e514:	4b0e      	ldr	r3, [pc, #56]	; (800e550 <Get_SerialNum+0x48>)
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e51a:	4b0e      	ldr	r3, [pc, #56]	; (800e554 <Get_SerialNum+0x4c>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e520:	68fa      	ldr	r2, [r7, #12]
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	4413      	add	r3, r2
 800e526:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d009      	beq.n	800e542 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e52e:	2208      	movs	r2, #8
 800e530:	4909      	ldr	r1, [pc, #36]	; (800e558 <Get_SerialNum+0x50>)
 800e532:	68f8      	ldr	r0, [r7, #12]
 800e534:	f000 f814 	bl	800e560 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e538:	2204      	movs	r2, #4
 800e53a:	4908      	ldr	r1, [pc, #32]	; (800e55c <Get_SerialNum+0x54>)
 800e53c:	68b8      	ldr	r0, [r7, #8]
 800e53e:	f000 f80f 	bl	800e560 <IntToUnicode>
  }
}
 800e542:	bf00      	nop
 800e544:	3710      	adds	r7, #16
 800e546:	46bd      	mov	sp, r7
 800e548:	bd80      	pop	{r7, pc}
 800e54a:	bf00      	nop
 800e54c:	1ff0f420 	.word	0x1ff0f420
 800e550:	1ff0f424 	.word	0x1ff0f424
 800e554:	1ff0f428 	.word	0x1ff0f428
 800e558:	200000f6 	.word	0x200000f6
 800e55c:	20000106 	.word	0x20000106

0800e560 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e560:	b480      	push	{r7}
 800e562:	b087      	sub	sp, #28
 800e564:	af00      	add	r7, sp, #0
 800e566:	60f8      	str	r0, [r7, #12]
 800e568:	60b9      	str	r1, [r7, #8]
 800e56a:	4613      	mov	r3, r2
 800e56c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e56e:	2300      	movs	r3, #0
 800e570:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e572:	2300      	movs	r3, #0
 800e574:	75fb      	strb	r3, [r7, #23]
 800e576:	e027      	b.n	800e5c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	0f1b      	lsrs	r3, r3, #28
 800e57c:	2b09      	cmp	r3, #9
 800e57e:	d80b      	bhi.n	800e598 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	0f1b      	lsrs	r3, r3, #28
 800e584:	b2da      	uxtb	r2, r3
 800e586:	7dfb      	ldrb	r3, [r7, #23]
 800e588:	005b      	lsls	r3, r3, #1
 800e58a:	4619      	mov	r1, r3
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	440b      	add	r3, r1
 800e590:	3230      	adds	r2, #48	; 0x30
 800e592:	b2d2      	uxtb	r2, r2
 800e594:	701a      	strb	r2, [r3, #0]
 800e596:	e00a      	b.n	800e5ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	0f1b      	lsrs	r3, r3, #28
 800e59c:	b2da      	uxtb	r2, r3
 800e59e:	7dfb      	ldrb	r3, [r7, #23]
 800e5a0:	005b      	lsls	r3, r3, #1
 800e5a2:	4619      	mov	r1, r3
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	440b      	add	r3, r1
 800e5a8:	3237      	adds	r2, #55	; 0x37
 800e5aa:	b2d2      	uxtb	r2, r2
 800e5ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	011b      	lsls	r3, r3, #4
 800e5b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e5b4:	7dfb      	ldrb	r3, [r7, #23]
 800e5b6:	005b      	lsls	r3, r3, #1
 800e5b8:	3301      	adds	r3, #1
 800e5ba:	68ba      	ldr	r2, [r7, #8]
 800e5bc:	4413      	add	r3, r2
 800e5be:	2200      	movs	r2, #0
 800e5c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e5c2:	7dfb      	ldrb	r3, [r7, #23]
 800e5c4:	3301      	adds	r3, #1
 800e5c6:	75fb      	strb	r3, [r7, #23]
 800e5c8:	7dfa      	ldrb	r2, [r7, #23]
 800e5ca:	79fb      	ldrb	r3, [r7, #7]
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d3d3      	bcc.n	800e578 <IntToUnicode+0x18>
  }
}
 800e5d0:	bf00      	nop
 800e5d2:	bf00      	nop
 800e5d4:	371c      	adds	r7, #28
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5dc:	4770      	bx	lr
	...

0800e5e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b0ae      	sub	sp, #184	; 0xb8
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e5e8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	601a      	str	r2, [r3, #0]
 800e5f0:	605a      	str	r2, [r3, #4]
 800e5f2:	609a      	str	r2, [r3, #8]
 800e5f4:	60da      	str	r2, [r3, #12]
 800e5f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800e5f8:	f107 0314 	add.w	r3, r7, #20
 800e5fc:	2290      	movs	r2, #144	; 0x90
 800e5fe:	2100      	movs	r1, #0
 800e600:	4618      	mov	r0, r3
 800e602:	f000 fcc3 	bl	800ef8c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e60e:	d161      	bne.n	800e6d4 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800e610:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e614:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800e616:	2300      	movs	r3, #0
 800e618:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800e61c:	f107 0314 	add.w	r3, r7, #20
 800e620:	4618      	mov	r0, r3
 800e622:	f7f6 ff2f 	bl	8005484 <HAL_RCCEx_PeriphCLKConfig>
 800e626:	4603      	mov	r3, r0
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d001      	beq.n	800e630 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800e62c:	f7f3 fe3a 	bl	80022a4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e630:	4b2a      	ldr	r3, [pc, #168]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e634:	4a29      	ldr	r2, [pc, #164]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e636:	f043 0301 	orr.w	r3, r3, #1
 800e63a:	6313      	str	r3, [r2, #48]	; 0x30
 800e63c:	4b27      	ldr	r3, [pc, #156]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e63e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e640:	f003 0301 	and.w	r3, r3, #1
 800e644:	613b      	str	r3, [r7, #16]
 800e646:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800e648:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800e64c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e650:	2302      	movs	r3, #2
 800e652:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e656:	2300      	movs	r3, #0
 800e658:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e65c:	2303      	movs	r3, #3
 800e65e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e662:	230a      	movs	r3, #10
 800e664:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e668:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800e66c:	4619      	mov	r1, r3
 800e66e:	481c      	ldr	r0, [pc, #112]	; (800e6e0 <HAL_PCD_MspInit+0x100>)
 800e670:	f7f4 fd24 	bl	80030bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800e674:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e678:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e67c:	2300      	movs	r3, #0
 800e67e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e682:	2300      	movs	r3, #0
 800e684:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800e688:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800e68c:	4619      	mov	r1, r3
 800e68e:	4814      	ldr	r0, [pc, #80]	; (800e6e0 <HAL_PCD_MspInit+0x100>)
 800e690:	f7f4 fd14 	bl	80030bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e694:	4b11      	ldr	r3, [pc, #68]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e698:	4a10      	ldr	r2, [pc, #64]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e69a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e69e:	6353      	str	r3, [r2, #52]	; 0x34
 800e6a0:	4b0e      	ldr	r3, [pc, #56]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e6a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e6a8:	60fb      	str	r3, [r7, #12]
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	4b0b      	ldr	r3, [pc, #44]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e6ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6b0:	4a0a      	ldr	r2, [pc, #40]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e6b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e6b6:	6453      	str	r3, [r2, #68]	; 0x44
 800e6b8:	4b08      	ldr	r3, [pc, #32]	; (800e6dc <HAL_PCD_MspInit+0xfc>)
 800e6ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e6c0:	60bb      	str	r3, [r7, #8]
 800e6c2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e6c4:	2200      	movs	r2, #0
 800e6c6:	2105      	movs	r1, #5
 800e6c8:	2043      	movs	r0, #67	; 0x43
 800e6ca:	f7f4 f9a7 	bl	8002a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e6ce:	2043      	movs	r0, #67	; 0x43
 800e6d0:	f7f4 f9c0 	bl	8002a54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e6d4:	bf00      	nop
 800e6d6:	37b8      	adds	r7, #184	; 0xb8
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	bd80      	pop	{r7, pc}
 800e6dc:	40023800 	.word	0x40023800
 800e6e0:	40020000 	.word	0x40020000

0800e6e4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
 800e6ea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e6f8:	4619      	mov	r1, r3
 800e6fa:	4610      	mov	r0, r2
 800e6fc:	f7fb fa9d 	bl	8009c3a <USBD_LL_SetupStage>
}
 800e700:	bf00      	nop
 800e702:	3708      	adds	r7, #8
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}

0800e708 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b082      	sub	sp, #8
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
 800e710:	460b      	mov	r3, r1
 800e712:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800e71a:	78fa      	ldrb	r2, [r7, #3]
 800e71c:	6879      	ldr	r1, [r7, #4]
 800e71e:	4613      	mov	r3, r2
 800e720:	00db      	lsls	r3, r3, #3
 800e722:	4413      	add	r3, r2
 800e724:	009b      	lsls	r3, r3, #2
 800e726:	440b      	add	r3, r1
 800e728:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e72c:	681a      	ldr	r2, [r3, #0]
 800e72e:	78fb      	ldrb	r3, [r7, #3]
 800e730:	4619      	mov	r1, r3
 800e732:	f7fb fad7 	bl	8009ce4 <USBD_LL_DataOutStage>
}
 800e736:	bf00      	nop
 800e738:	3708      	adds	r7, #8
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}

0800e73e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e73e:	b580      	push	{r7, lr}
 800e740:	b082      	sub	sp, #8
 800e742:	af00      	add	r7, sp, #0
 800e744:	6078      	str	r0, [r7, #4]
 800e746:	460b      	mov	r3, r1
 800e748:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800e750:	78fa      	ldrb	r2, [r7, #3]
 800e752:	6879      	ldr	r1, [r7, #4]
 800e754:	4613      	mov	r3, r2
 800e756:	00db      	lsls	r3, r3, #3
 800e758:	4413      	add	r3, r2
 800e75a:	009b      	lsls	r3, r3, #2
 800e75c:	440b      	add	r3, r1
 800e75e:	334c      	adds	r3, #76	; 0x4c
 800e760:	681a      	ldr	r2, [r3, #0]
 800e762:	78fb      	ldrb	r3, [r7, #3]
 800e764:	4619      	mov	r1, r3
 800e766:	f7fb fb70 	bl	8009e4a <USBD_LL_DataInStage>
}
 800e76a:	bf00      	nop
 800e76c:	3708      	adds	r7, #8
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}

0800e772 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e772:	b580      	push	{r7, lr}
 800e774:	b082      	sub	sp, #8
 800e776:	af00      	add	r7, sp, #0
 800e778:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e780:	4618      	mov	r0, r3
 800e782:	f7fb fca4 	bl	800a0ce <USBD_LL_SOF>
}
 800e786:	bf00      	nop
 800e788:	3708      	adds	r7, #8
 800e78a:	46bd      	mov	sp, r7
 800e78c:	bd80      	pop	{r7, pc}

0800e78e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e78e:	b580      	push	{r7, lr}
 800e790:	b084      	sub	sp, #16
 800e792:	af00      	add	r7, sp, #0
 800e794:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e796:	2301      	movs	r3, #1
 800e798:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	68db      	ldr	r3, [r3, #12]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d102      	bne.n	800e7a8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	73fb      	strb	r3, [r7, #15]
 800e7a6:	e008      	b.n	800e7ba <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	68db      	ldr	r3, [r3, #12]
 800e7ac:	2b02      	cmp	r3, #2
 800e7ae:	d102      	bne.n	800e7b6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e7b0:	2301      	movs	r3, #1
 800e7b2:	73fb      	strb	r3, [r7, #15]
 800e7b4:	e001      	b.n	800e7ba <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e7b6:	f7f3 fd75 	bl	80022a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e7c0:	7bfa      	ldrb	r2, [r7, #15]
 800e7c2:	4611      	mov	r1, r2
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	f7fb fc44 	bl	800a052 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	f7fb fbec 	bl	8009fae <USBD_LL_Reset>
}
 800e7d6:	bf00      	nop
 800e7d8:	3710      	adds	r7, #16
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bd80      	pop	{r7, pc}
	...

0800e7e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7e0:	b580      	push	{r7, lr}
 800e7e2:	b082      	sub	sp, #8
 800e7e4:	af00      	add	r7, sp, #0
 800e7e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	f7fb fc3f 	bl	800a072 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	687a      	ldr	r2, [r7, #4]
 800e800:	6812      	ldr	r2, [r2, #0]
 800e802:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e806:	f043 0301 	orr.w	r3, r3, #1
 800e80a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	6a1b      	ldr	r3, [r3, #32]
 800e810:	2b00      	cmp	r3, #0
 800e812:	d005      	beq.n	800e820 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e814:	4b04      	ldr	r3, [pc, #16]	; (800e828 <HAL_PCD_SuspendCallback+0x48>)
 800e816:	691b      	ldr	r3, [r3, #16]
 800e818:	4a03      	ldr	r2, [pc, #12]	; (800e828 <HAL_PCD_SuspendCallback+0x48>)
 800e81a:	f043 0306 	orr.w	r3, r3, #6
 800e81e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e820:	bf00      	nop
 800e822:	3708      	adds	r7, #8
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}
 800e828:	e000ed00 	.word	0xe000ed00

0800e82c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b082      	sub	sp, #8
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e83a:	4618      	mov	r0, r3
 800e83c:	f7fb fc2f 	bl	800a09e <USBD_LL_Resume>
}
 800e840:	bf00      	nop
 800e842:	3708      	adds	r7, #8
 800e844:	46bd      	mov	sp, r7
 800e846:	bd80      	pop	{r7, pc}

0800e848 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b082      	sub	sp, #8
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
 800e850:	460b      	mov	r3, r1
 800e852:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e85a:	78fa      	ldrb	r2, [r7, #3]
 800e85c:	4611      	mov	r1, r2
 800e85e:	4618      	mov	r0, r3
 800e860:	f7fb fc87 	bl	800a172 <USBD_LL_IsoOUTIncomplete>
}
 800e864:	bf00      	nop
 800e866:	3708      	adds	r7, #8
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}

0800e86c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b082      	sub	sp, #8
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
 800e874:	460b      	mov	r3, r1
 800e876:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e87e:	78fa      	ldrb	r2, [r7, #3]
 800e880:	4611      	mov	r1, r2
 800e882:	4618      	mov	r0, r3
 800e884:	f7fb fc43 	bl	800a10e <USBD_LL_IsoINIncomplete>
}
 800e888:	bf00      	nop
 800e88a:	3708      	adds	r7, #8
 800e88c:	46bd      	mov	sp, r7
 800e88e:	bd80      	pop	{r7, pc}

0800e890 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b082      	sub	sp, #8
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e89e:	4618      	mov	r0, r3
 800e8a0:	f7fb fc99 	bl	800a1d6 <USBD_LL_DevConnected>
}
 800e8a4:	bf00      	nop
 800e8a6:	3708      	adds	r7, #8
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	bd80      	pop	{r7, pc}

0800e8ac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b082      	sub	sp, #8
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	f7fb fc96 	bl	800a1ec <USBD_LL_DevDisconnected>
}
 800e8c0:	bf00      	nop
 800e8c2:	3708      	adds	r7, #8
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bd80      	pop	{r7, pc}

0800e8c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b082      	sub	sp, #8
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d13c      	bne.n	800e952 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e8d8:	4a20      	ldr	r2, [pc, #128]	; (800e95c <USBD_LL_Init+0x94>)
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	4a1e      	ldr	r2, [pc, #120]	; (800e95c <USBD_LL_Init+0x94>)
 800e8e4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e8e8:	4b1c      	ldr	r3, [pc, #112]	; (800e95c <USBD_LL_Init+0x94>)
 800e8ea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e8ee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800e8f0:	4b1a      	ldr	r3, [pc, #104]	; (800e95c <USBD_LL_Init+0x94>)
 800e8f2:	2206      	movs	r2, #6
 800e8f4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e8f6:	4b19      	ldr	r3, [pc, #100]	; (800e95c <USBD_LL_Init+0x94>)
 800e8f8:	2202      	movs	r2, #2
 800e8fa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e8fc:	4b17      	ldr	r3, [pc, #92]	; (800e95c <USBD_LL_Init+0x94>)
 800e8fe:	2200      	movs	r2, #0
 800e900:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e902:	4b16      	ldr	r3, [pc, #88]	; (800e95c <USBD_LL_Init+0x94>)
 800e904:	2202      	movs	r2, #2
 800e906:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800e908:	4b14      	ldr	r3, [pc, #80]	; (800e95c <USBD_LL_Init+0x94>)
 800e90a:	2201      	movs	r2, #1
 800e90c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e90e:	4b13      	ldr	r3, [pc, #76]	; (800e95c <USBD_LL_Init+0x94>)
 800e910:	2200      	movs	r2, #0
 800e912:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e914:	4b11      	ldr	r3, [pc, #68]	; (800e95c <USBD_LL_Init+0x94>)
 800e916:	2200      	movs	r2, #0
 800e918:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e91a:	4b10      	ldr	r3, [pc, #64]	; (800e95c <USBD_LL_Init+0x94>)
 800e91c:	2201      	movs	r2, #1
 800e91e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e920:	4b0e      	ldr	r3, [pc, #56]	; (800e95c <USBD_LL_Init+0x94>)
 800e922:	2200      	movs	r2, #0
 800e924:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e926:	480d      	ldr	r0, [pc, #52]	; (800e95c <USBD_LL_Init+0x94>)
 800e928:	f7f4 fd8d 	bl	8003446 <HAL_PCD_Init>
 800e92c:	4603      	mov	r3, r0
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d001      	beq.n	800e936 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e932:	f7f3 fcb7 	bl	80022a4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e936:	2180      	movs	r1, #128	; 0x80
 800e938:	4808      	ldr	r0, [pc, #32]	; (800e95c <USBD_LL_Init+0x94>)
 800e93a:	f7f6 f808 	bl	800494e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e93e:	2240      	movs	r2, #64	; 0x40
 800e940:	2100      	movs	r1, #0
 800e942:	4806      	ldr	r0, [pc, #24]	; (800e95c <USBD_LL_Init+0x94>)
 800e944:	f7f5 ffbc 	bl	80048c0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e948:	2280      	movs	r2, #128	; 0x80
 800e94a:	2101      	movs	r1, #1
 800e94c:	4803      	ldr	r0, [pc, #12]	; (800e95c <USBD_LL_Init+0x94>)
 800e94e:	f7f5 ffb7 	bl	80048c0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e952:	2300      	movs	r3, #0
}
 800e954:	4618      	mov	r0, r3
 800e956:	3708      	adds	r7, #8
 800e958:	46bd      	mov	sp, r7
 800e95a:	bd80      	pop	{r7, pc}
 800e95c:	20006e1c 	.word	0x20006e1c

0800e960 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b084      	sub	sp, #16
 800e964:	af00      	add	r7, sp, #0
 800e966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e968:	2300      	movs	r3, #0
 800e96a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e96c:	2300      	movs	r3, #0
 800e96e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e976:	4618      	mov	r0, r3
 800e978:	f7f4 fe89 	bl	800368e <HAL_PCD_Start>
 800e97c:	4603      	mov	r3, r0
 800e97e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e980:	7bfb      	ldrb	r3, [r7, #15]
 800e982:	4618      	mov	r0, r3
 800e984:	f000 f97e 	bl	800ec84 <USBD_Get_USB_Status>
 800e988:	4603      	mov	r3, r0
 800e98a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e98c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e98e:	4618      	mov	r0, r3
 800e990:	3710      	adds	r7, #16
 800e992:	46bd      	mov	sp, r7
 800e994:	bd80      	pop	{r7, pc}

0800e996 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e996:	b580      	push	{r7, lr}
 800e998:	b084      	sub	sp, #16
 800e99a:	af00      	add	r7, sp, #0
 800e99c:	6078      	str	r0, [r7, #4]
 800e99e:	4608      	mov	r0, r1
 800e9a0:	4611      	mov	r1, r2
 800e9a2:	461a      	mov	r2, r3
 800e9a4:	4603      	mov	r3, r0
 800e9a6:	70fb      	strb	r3, [r7, #3]
 800e9a8:	460b      	mov	r3, r1
 800e9aa:	70bb      	strb	r3, [r7, #2]
 800e9ac:	4613      	mov	r3, r2
 800e9ae:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e9be:	78bb      	ldrb	r3, [r7, #2]
 800e9c0:	883a      	ldrh	r2, [r7, #0]
 800e9c2:	78f9      	ldrb	r1, [r7, #3]
 800e9c4:	f7f5 fb76 	bl	80040b4 <HAL_PCD_EP_Open>
 800e9c8:	4603      	mov	r3, r0
 800e9ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e9cc:	7bfb      	ldrb	r3, [r7, #15]
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	f000 f958 	bl	800ec84 <USBD_Get_USB_Status>
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e9d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e9da:	4618      	mov	r0, r3
 800e9dc:	3710      	adds	r7, #16
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bd80      	pop	{r7, pc}

0800e9e2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e9e2:	b580      	push	{r7, lr}
 800e9e4:	b084      	sub	sp, #16
 800e9e6:	af00      	add	r7, sp, #0
 800e9e8:	6078      	str	r0, [r7, #4]
 800e9ea:	460b      	mov	r3, r1
 800e9ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e9fc:	78fa      	ldrb	r2, [r7, #3]
 800e9fe:	4611      	mov	r1, r2
 800ea00:	4618      	mov	r0, r3
 800ea02:	f7f5 fbbf 	bl	8004184 <HAL_PCD_EP_Close>
 800ea06:	4603      	mov	r3, r0
 800ea08:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea0a:	7bfb      	ldrb	r3, [r7, #15]
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f000 f939 	bl	800ec84 <USBD_Get_USB_Status>
 800ea12:	4603      	mov	r3, r0
 800ea14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea16:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea18:	4618      	mov	r0, r3
 800ea1a:	3710      	adds	r7, #16
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	bd80      	pop	{r7, pc}

0800ea20 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b084      	sub	sp, #16
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
 800ea28:	460b      	mov	r3, r1
 800ea2a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea30:	2300      	movs	r3, #0
 800ea32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ea3a:	78fa      	ldrb	r2, [r7, #3]
 800ea3c:	4611      	mov	r1, r2
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f7f5 fc97 	bl	8004372 <HAL_PCD_EP_SetStall>
 800ea44:	4603      	mov	r3, r0
 800ea46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea48:	7bfb      	ldrb	r3, [r7, #15]
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	f000 f91a 	bl	800ec84 <USBD_Get_USB_Status>
 800ea50:	4603      	mov	r3, r0
 800ea52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea54:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea56:	4618      	mov	r0, r3
 800ea58:	3710      	adds	r7, #16
 800ea5a:	46bd      	mov	sp, r7
 800ea5c:	bd80      	pop	{r7, pc}

0800ea5e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea5e:	b580      	push	{r7, lr}
 800ea60:	b084      	sub	sp, #16
 800ea62:	af00      	add	r7, sp, #0
 800ea64:	6078      	str	r0, [r7, #4]
 800ea66:	460b      	mov	r3, r1
 800ea68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea6e:	2300      	movs	r3, #0
 800ea70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ea78:	78fa      	ldrb	r2, [r7, #3]
 800ea7a:	4611      	mov	r1, r2
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	f7f5 fcdc 	bl	800443a <HAL_PCD_EP_ClrStall>
 800ea82:	4603      	mov	r3, r0
 800ea84:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea86:	7bfb      	ldrb	r3, [r7, #15]
 800ea88:	4618      	mov	r0, r3
 800ea8a:	f000 f8fb 	bl	800ec84 <USBD_Get_USB_Status>
 800ea8e:	4603      	mov	r3, r0
 800ea90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea92:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea94:	4618      	mov	r0, r3
 800ea96:	3710      	adds	r7, #16
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}

0800ea9c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea9c:	b480      	push	{r7}
 800ea9e:	b085      	sub	sp, #20
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	6078      	str	r0, [r7, #4]
 800eaa4:	460b      	mov	r3, r1
 800eaa6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eaae:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800eab0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	da0b      	bge.n	800ead0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800eab8:	78fb      	ldrb	r3, [r7, #3]
 800eaba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eabe:	68f9      	ldr	r1, [r7, #12]
 800eac0:	4613      	mov	r3, r2
 800eac2:	00db      	lsls	r3, r3, #3
 800eac4:	4413      	add	r3, r2
 800eac6:	009b      	lsls	r3, r3, #2
 800eac8:	440b      	add	r3, r1
 800eaca:	333e      	adds	r3, #62	; 0x3e
 800eacc:	781b      	ldrb	r3, [r3, #0]
 800eace:	e00b      	b.n	800eae8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ead0:	78fb      	ldrb	r3, [r7, #3]
 800ead2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ead6:	68f9      	ldr	r1, [r7, #12]
 800ead8:	4613      	mov	r3, r2
 800eada:	00db      	lsls	r3, r3, #3
 800eadc:	4413      	add	r3, r2
 800eade:	009b      	lsls	r3, r3, #2
 800eae0:	440b      	add	r3, r1
 800eae2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800eae6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	3714      	adds	r7, #20
 800eaec:	46bd      	mov	sp, r7
 800eaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf2:	4770      	bx	lr

0800eaf4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	460b      	mov	r3, r1
 800eafe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb00:	2300      	movs	r3, #0
 800eb02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb04:	2300      	movs	r3, #0
 800eb06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eb0e:	78fa      	ldrb	r2, [r7, #3]
 800eb10:	4611      	mov	r1, r2
 800eb12:	4618      	mov	r0, r3
 800eb14:	f7f5 faa9 	bl	800406a <HAL_PCD_SetAddress>
 800eb18:	4603      	mov	r3, r0
 800eb1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb1c:	7bfb      	ldrb	r3, [r7, #15]
 800eb1e:	4618      	mov	r0, r3
 800eb20:	f000 f8b0 	bl	800ec84 <USBD_Get_USB_Status>
 800eb24:	4603      	mov	r3, r0
 800eb26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eb28:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	3710      	adds	r7, #16
 800eb2e:	46bd      	mov	sp, r7
 800eb30:	bd80      	pop	{r7, pc}

0800eb32 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eb32:	b580      	push	{r7, lr}
 800eb34:	b086      	sub	sp, #24
 800eb36:	af00      	add	r7, sp, #0
 800eb38:	60f8      	str	r0, [r7, #12]
 800eb3a:	607a      	str	r2, [r7, #4]
 800eb3c:	603b      	str	r3, [r7, #0]
 800eb3e:	460b      	mov	r3, r1
 800eb40:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb42:	2300      	movs	r3, #0
 800eb44:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb46:	2300      	movs	r3, #0
 800eb48:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800eb50:	7af9      	ldrb	r1, [r7, #11]
 800eb52:	683b      	ldr	r3, [r7, #0]
 800eb54:	687a      	ldr	r2, [r7, #4]
 800eb56:	f7f5 fbc2 	bl	80042de <HAL_PCD_EP_Transmit>
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb5e:	7dfb      	ldrb	r3, [r7, #23]
 800eb60:	4618      	mov	r0, r3
 800eb62:	f000 f88f 	bl	800ec84 <USBD_Get_USB_Status>
 800eb66:	4603      	mov	r3, r0
 800eb68:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800eb6a:	7dbb      	ldrb	r3, [r7, #22]
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	3718      	adds	r7, #24
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}

0800eb74 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b086      	sub	sp, #24
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	60f8      	str	r0, [r7, #12]
 800eb7c:	607a      	str	r2, [r7, #4]
 800eb7e:	603b      	str	r3, [r7, #0]
 800eb80:	460b      	mov	r3, r1
 800eb82:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb84:	2300      	movs	r3, #0
 800eb86:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb88:	2300      	movs	r3, #0
 800eb8a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800eb92:	7af9      	ldrb	r1, [r7, #11]
 800eb94:	683b      	ldr	r3, [r7, #0]
 800eb96:	687a      	ldr	r2, [r7, #4]
 800eb98:	f7f5 fb3e 	bl	8004218 <HAL_PCD_EP_Receive>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eba0:	7dfb      	ldrb	r3, [r7, #23]
 800eba2:	4618      	mov	r0, r3
 800eba4:	f000 f86e 	bl	800ec84 <USBD_Get_USB_Status>
 800eba8:	4603      	mov	r3, r0
 800ebaa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ebac:	7dbb      	ldrb	r3, [r7, #22]
}
 800ebae:	4618      	mov	r0, r3
 800ebb0:	3718      	adds	r7, #24
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	bd80      	pop	{r7, pc}

0800ebb6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ebb6:	b580      	push	{r7, lr}
 800ebb8:	b082      	sub	sp, #8
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	6078      	str	r0, [r7, #4]
 800ebbe:	460b      	mov	r3, r1
 800ebc0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ebc8:	78fa      	ldrb	r2, [r7, #3]
 800ebca:	4611      	mov	r1, r2
 800ebcc:	4618      	mov	r0, r3
 800ebce:	f7f5 fb6e 	bl	80042ae <HAL_PCD_EP_GetRxCount>
 800ebd2:	4603      	mov	r3, r0
}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	3708      	adds	r7, #8
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}

0800ebdc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b082      	sub	sp, #8
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
 800ebe4:	460b      	mov	r3, r1
 800ebe6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800ebe8:	78fb      	ldrb	r3, [r7, #3]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d002      	beq.n	800ebf4 <HAL_PCDEx_LPM_Callback+0x18>
 800ebee:	2b01      	cmp	r3, #1
 800ebf0:	d01f      	beq.n	800ec32 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800ebf2:	e03b      	b.n	800ec6c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	6a1b      	ldr	r3, [r3, #32]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d007      	beq.n	800ec0c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800ebfc:	f000 f83c 	bl	800ec78 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ec00:	4b1c      	ldr	r3, [pc, #112]	; (800ec74 <HAL_PCDEx_LPM_Callback+0x98>)
 800ec02:	691b      	ldr	r3, [r3, #16]
 800ec04:	4a1b      	ldr	r2, [pc, #108]	; (800ec74 <HAL_PCDEx_LPM_Callback+0x98>)
 800ec06:	f023 0306 	bic.w	r3, r3, #6
 800ec0a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	687a      	ldr	r2, [r7, #4]
 800ec18:	6812      	ldr	r2, [r2, #0]
 800ec1a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ec1e:	f023 0301 	bic.w	r3, r3, #1
 800ec22:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f7fb fa37 	bl	800a09e <USBD_LL_Resume>
    break;
 800ec30:	e01c      	b.n	800ec6c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	687a      	ldr	r2, [r7, #4]
 800ec3e:	6812      	ldr	r2, [r2, #0]
 800ec40:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ec44:	f043 0301 	orr.w	r3, r3, #1
 800ec48:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800ec50:	4618      	mov	r0, r3
 800ec52:	f7fb fa0e 	bl	800a072 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6a1b      	ldr	r3, [r3, #32]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d005      	beq.n	800ec6a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ec5e:	4b05      	ldr	r3, [pc, #20]	; (800ec74 <HAL_PCDEx_LPM_Callback+0x98>)
 800ec60:	691b      	ldr	r3, [r3, #16]
 800ec62:	4a04      	ldr	r2, [pc, #16]	; (800ec74 <HAL_PCDEx_LPM_Callback+0x98>)
 800ec64:	f043 0306 	orr.w	r3, r3, #6
 800ec68:	6113      	str	r3, [r2, #16]
    break;
 800ec6a:	bf00      	nop
}
 800ec6c:	bf00      	nop
 800ec6e:	3708      	adds	r7, #8
 800ec70:	46bd      	mov	sp, r7
 800ec72:	bd80      	pop	{r7, pc}
 800ec74:	e000ed00 	.word	0xe000ed00

0800ec78 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ec7c:	f7f3 f87e 	bl	8001d7c <SystemClock_Config>
}
 800ec80:	bf00      	nop
 800ec82:	bd80      	pop	{r7, pc}

0800ec84 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ec84:	b480      	push	{r7}
 800ec86:	b085      	sub	sp, #20
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec8e:	2300      	movs	r3, #0
 800ec90:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ec92:	79fb      	ldrb	r3, [r7, #7]
 800ec94:	2b03      	cmp	r3, #3
 800ec96:	d817      	bhi.n	800ecc8 <USBD_Get_USB_Status+0x44>
 800ec98:	a201      	add	r2, pc, #4	; (adr r2, 800eca0 <USBD_Get_USB_Status+0x1c>)
 800ec9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec9e:	bf00      	nop
 800eca0:	0800ecb1 	.word	0x0800ecb1
 800eca4:	0800ecb7 	.word	0x0800ecb7
 800eca8:	0800ecbd 	.word	0x0800ecbd
 800ecac:	0800ecc3 	.word	0x0800ecc3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	73fb      	strb	r3, [r7, #15]
    break;
 800ecb4:	e00b      	b.n	800ecce <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ecb6:	2303      	movs	r3, #3
 800ecb8:	73fb      	strb	r3, [r7, #15]
    break;
 800ecba:	e008      	b.n	800ecce <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ecbc:	2301      	movs	r3, #1
 800ecbe:	73fb      	strb	r3, [r7, #15]
    break;
 800ecc0:	e005      	b.n	800ecce <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ecc2:	2303      	movs	r3, #3
 800ecc4:	73fb      	strb	r3, [r7, #15]
    break;
 800ecc6:	e002      	b.n	800ecce <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ecc8:	2303      	movs	r3, #3
 800ecca:	73fb      	strb	r3, [r7, #15]
    break;
 800eccc:	bf00      	nop
  }
  return usb_status;
 800ecce:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	3714      	adds	r7, #20
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecda:	4770      	bx	lr

0800ecdc <malloc>:
 800ecdc:	4b02      	ldr	r3, [pc, #8]	; (800ece8 <malloc+0xc>)
 800ecde:	4601      	mov	r1, r0
 800ece0:	6818      	ldr	r0, [r3, #0]
 800ece2:	f000 b82b 	b.w	800ed3c <_malloc_r>
 800ece6:	bf00      	nop
 800ece8:	2000015c 	.word	0x2000015c

0800ecec <free>:
 800ecec:	4b02      	ldr	r3, [pc, #8]	; (800ecf8 <free+0xc>)
 800ecee:	4601      	mov	r1, r0
 800ecf0:	6818      	ldr	r0, [r3, #0]
 800ecf2:	f000 b9f3 	b.w	800f0dc <_free_r>
 800ecf6:	bf00      	nop
 800ecf8:	2000015c 	.word	0x2000015c

0800ecfc <sbrk_aligned>:
 800ecfc:	b570      	push	{r4, r5, r6, lr}
 800ecfe:	4e0e      	ldr	r6, [pc, #56]	; (800ed38 <sbrk_aligned+0x3c>)
 800ed00:	460c      	mov	r4, r1
 800ed02:	6831      	ldr	r1, [r6, #0]
 800ed04:	4605      	mov	r5, r0
 800ed06:	b911      	cbnz	r1, 800ed0e <sbrk_aligned+0x12>
 800ed08:	f000 f99e 	bl	800f048 <_sbrk_r>
 800ed0c:	6030      	str	r0, [r6, #0]
 800ed0e:	4621      	mov	r1, r4
 800ed10:	4628      	mov	r0, r5
 800ed12:	f000 f999 	bl	800f048 <_sbrk_r>
 800ed16:	1c43      	adds	r3, r0, #1
 800ed18:	d00a      	beq.n	800ed30 <sbrk_aligned+0x34>
 800ed1a:	1cc4      	adds	r4, r0, #3
 800ed1c:	f024 0403 	bic.w	r4, r4, #3
 800ed20:	42a0      	cmp	r0, r4
 800ed22:	d007      	beq.n	800ed34 <sbrk_aligned+0x38>
 800ed24:	1a21      	subs	r1, r4, r0
 800ed26:	4628      	mov	r0, r5
 800ed28:	f000 f98e 	bl	800f048 <_sbrk_r>
 800ed2c:	3001      	adds	r0, #1
 800ed2e:	d101      	bne.n	800ed34 <sbrk_aligned+0x38>
 800ed30:	f04f 34ff 	mov.w	r4, #4294967295
 800ed34:	4620      	mov	r0, r4
 800ed36:	bd70      	pop	{r4, r5, r6, pc}
 800ed38:	20007328 	.word	0x20007328

0800ed3c <_malloc_r>:
 800ed3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed40:	1ccd      	adds	r5, r1, #3
 800ed42:	f025 0503 	bic.w	r5, r5, #3
 800ed46:	3508      	adds	r5, #8
 800ed48:	2d0c      	cmp	r5, #12
 800ed4a:	bf38      	it	cc
 800ed4c:	250c      	movcc	r5, #12
 800ed4e:	2d00      	cmp	r5, #0
 800ed50:	4607      	mov	r7, r0
 800ed52:	db01      	blt.n	800ed58 <_malloc_r+0x1c>
 800ed54:	42a9      	cmp	r1, r5
 800ed56:	d905      	bls.n	800ed64 <_malloc_r+0x28>
 800ed58:	230c      	movs	r3, #12
 800ed5a:	603b      	str	r3, [r7, #0]
 800ed5c:	2600      	movs	r6, #0
 800ed5e:	4630      	mov	r0, r6
 800ed60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ee38 <_malloc_r+0xfc>
 800ed68:	f000 f868 	bl	800ee3c <__malloc_lock>
 800ed6c:	f8d8 3000 	ldr.w	r3, [r8]
 800ed70:	461c      	mov	r4, r3
 800ed72:	bb5c      	cbnz	r4, 800edcc <_malloc_r+0x90>
 800ed74:	4629      	mov	r1, r5
 800ed76:	4638      	mov	r0, r7
 800ed78:	f7ff ffc0 	bl	800ecfc <sbrk_aligned>
 800ed7c:	1c43      	adds	r3, r0, #1
 800ed7e:	4604      	mov	r4, r0
 800ed80:	d155      	bne.n	800ee2e <_malloc_r+0xf2>
 800ed82:	f8d8 4000 	ldr.w	r4, [r8]
 800ed86:	4626      	mov	r6, r4
 800ed88:	2e00      	cmp	r6, #0
 800ed8a:	d145      	bne.n	800ee18 <_malloc_r+0xdc>
 800ed8c:	2c00      	cmp	r4, #0
 800ed8e:	d048      	beq.n	800ee22 <_malloc_r+0xe6>
 800ed90:	6823      	ldr	r3, [r4, #0]
 800ed92:	4631      	mov	r1, r6
 800ed94:	4638      	mov	r0, r7
 800ed96:	eb04 0903 	add.w	r9, r4, r3
 800ed9a:	f000 f955 	bl	800f048 <_sbrk_r>
 800ed9e:	4581      	cmp	r9, r0
 800eda0:	d13f      	bne.n	800ee22 <_malloc_r+0xe6>
 800eda2:	6821      	ldr	r1, [r4, #0]
 800eda4:	1a6d      	subs	r5, r5, r1
 800eda6:	4629      	mov	r1, r5
 800eda8:	4638      	mov	r0, r7
 800edaa:	f7ff ffa7 	bl	800ecfc <sbrk_aligned>
 800edae:	3001      	adds	r0, #1
 800edb0:	d037      	beq.n	800ee22 <_malloc_r+0xe6>
 800edb2:	6823      	ldr	r3, [r4, #0]
 800edb4:	442b      	add	r3, r5
 800edb6:	6023      	str	r3, [r4, #0]
 800edb8:	f8d8 3000 	ldr.w	r3, [r8]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d038      	beq.n	800ee32 <_malloc_r+0xf6>
 800edc0:	685a      	ldr	r2, [r3, #4]
 800edc2:	42a2      	cmp	r2, r4
 800edc4:	d12b      	bne.n	800ee1e <_malloc_r+0xe2>
 800edc6:	2200      	movs	r2, #0
 800edc8:	605a      	str	r2, [r3, #4]
 800edca:	e00f      	b.n	800edec <_malloc_r+0xb0>
 800edcc:	6822      	ldr	r2, [r4, #0]
 800edce:	1b52      	subs	r2, r2, r5
 800edd0:	d41f      	bmi.n	800ee12 <_malloc_r+0xd6>
 800edd2:	2a0b      	cmp	r2, #11
 800edd4:	d917      	bls.n	800ee06 <_malloc_r+0xca>
 800edd6:	1961      	adds	r1, r4, r5
 800edd8:	42a3      	cmp	r3, r4
 800edda:	6025      	str	r5, [r4, #0]
 800eddc:	bf18      	it	ne
 800edde:	6059      	strne	r1, [r3, #4]
 800ede0:	6863      	ldr	r3, [r4, #4]
 800ede2:	bf08      	it	eq
 800ede4:	f8c8 1000 	streq.w	r1, [r8]
 800ede8:	5162      	str	r2, [r4, r5]
 800edea:	604b      	str	r3, [r1, #4]
 800edec:	4638      	mov	r0, r7
 800edee:	f104 060b 	add.w	r6, r4, #11
 800edf2:	f000 f829 	bl	800ee48 <__malloc_unlock>
 800edf6:	f026 0607 	bic.w	r6, r6, #7
 800edfa:	1d23      	adds	r3, r4, #4
 800edfc:	1af2      	subs	r2, r6, r3
 800edfe:	d0ae      	beq.n	800ed5e <_malloc_r+0x22>
 800ee00:	1b9b      	subs	r3, r3, r6
 800ee02:	50a3      	str	r3, [r4, r2]
 800ee04:	e7ab      	b.n	800ed5e <_malloc_r+0x22>
 800ee06:	42a3      	cmp	r3, r4
 800ee08:	6862      	ldr	r2, [r4, #4]
 800ee0a:	d1dd      	bne.n	800edc8 <_malloc_r+0x8c>
 800ee0c:	f8c8 2000 	str.w	r2, [r8]
 800ee10:	e7ec      	b.n	800edec <_malloc_r+0xb0>
 800ee12:	4623      	mov	r3, r4
 800ee14:	6864      	ldr	r4, [r4, #4]
 800ee16:	e7ac      	b.n	800ed72 <_malloc_r+0x36>
 800ee18:	4634      	mov	r4, r6
 800ee1a:	6876      	ldr	r6, [r6, #4]
 800ee1c:	e7b4      	b.n	800ed88 <_malloc_r+0x4c>
 800ee1e:	4613      	mov	r3, r2
 800ee20:	e7cc      	b.n	800edbc <_malloc_r+0x80>
 800ee22:	230c      	movs	r3, #12
 800ee24:	603b      	str	r3, [r7, #0]
 800ee26:	4638      	mov	r0, r7
 800ee28:	f000 f80e 	bl	800ee48 <__malloc_unlock>
 800ee2c:	e797      	b.n	800ed5e <_malloc_r+0x22>
 800ee2e:	6025      	str	r5, [r4, #0]
 800ee30:	e7dc      	b.n	800edec <_malloc_r+0xb0>
 800ee32:	605b      	str	r3, [r3, #4]
 800ee34:	deff      	udf	#255	; 0xff
 800ee36:	bf00      	nop
 800ee38:	20007324 	.word	0x20007324

0800ee3c <__malloc_lock>:
 800ee3c:	4801      	ldr	r0, [pc, #4]	; (800ee44 <__malloc_lock+0x8>)
 800ee3e:	f000 b93d 	b.w	800f0bc <__retarget_lock_acquire_recursive>
 800ee42:	bf00      	nop
 800ee44:	20007468 	.word	0x20007468

0800ee48 <__malloc_unlock>:
 800ee48:	4801      	ldr	r0, [pc, #4]	; (800ee50 <__malloc_unlock+0x8>)
 800ee4a:	f000 b938 	b.w	800f0be <__retarget_lock_release_recursive>
 800ee4e:	bf00      	nop
 800ee50:	20007468 	.word	0x20007468

0800ee54 <_strtoul_l.constprop.0>:
 800ee54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ee58:	4f36      	ldr	r7, [pc, #216]	; (800ef34 <_strtoul_l.constprop.0+0xe0>)
 800ee5a:	4686      	mov	lr, r0
 800ee5c:	460d      	mov	r5, r1
 800ee5e:	4628      	mov	r0, r5
 800ee60:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ee64:	5d3e      	ldrb	r6, [r7, r4]
 800ee66:	f016 0608 	ands.w	r6, r6, #8
 800ee6a:	d1f8      	bne.n	800ee5e <_strtoul_l.constprop.0+0xa>
 800ee6c:	2c2d      	cmp	r4, #45	; 0x2d
 800ee6e:	d130      	bne.n	800eed2 <_strtoul_l.constprop.0+0x7e>
 800ee70:	782c      	ldrb	r4, [r5, #0]
 800ee72:	2601      	movs	r6, #1
 800ee74:	1c85      	adds	r5, r0, #2
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d057      	beq.n	800ef2a <_strtoul_l.constprop.0+0xd6>
 800ee7a:	2b10      	cmp	r3, #16
 800ee7c:	d109      	bne.n	800ee92 <_strtoul_l.constprop.0+0x3e>
 800ee7e:	2c30      	cmp	r4, #48	; 0x30
 800ee80:	d107      	bne.n	800ee92 <_strtoul_l.constprop.0+0x3e>
 800ee82:	7828      	ldrb	r0, [r5, #0]
 800ee84:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ee88:	2858      	cmp	r0, #88	; 0x58
 800ee8a:	d149      	bne.n	800ef20 <_strtoul_l.constprop.0+0xcc>
 800ee8c:	786c      	ldrb	r4, [r5, #1]
 800ee8e:	2310      	movs	r3, #16
 800ee90:	3502      	adds	r5, #2
 800ee92:	f04f 38ff 	mov.w	r8, #4294967295
 800ee96:	2700      	movs	r7, #0
 800ee98:	fbb8 f8f3 	udiv	r8, r8, r3
 800ee9c:	fb03 f908 	mul.w	r9, r3, r8
 800eea0:	ea6f 0909 	mvn.w	r9, r9
 800eea4:	4638      	mov	r0, r7
 800eea6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800eeaa:	f1bc 0f09 	cmp.w	ip, #9
 800eeae:	d815      	bhi.n	800eedc <_strtoul_l.constprop.0+0x88>
 800eeb0:	4664      	mov	r4, ip
 800eeb2:	42a3      	cmp	r3, r4
 800eeb4:	dd23      	ble.n	800eefe <_strtoul_l.constprop.0+0xaa>
 800eeb6:	f1b7 3fff 	cmp.w	r7, #4294967295
 800eeba:	d007      	beq.n	800eecc <_strtoul_l.constprop.0+0x78>
 800eebc:	4580      	cmp	r8, r0
 800eebe:	d31b      	bcc.n	800eef8 <_strtoul_l.constprop.0+0xa4>
 800eec0:	d101      	bne.n	800eec6 <_strtoul_l.constprop.0+0x72>
 800eec2:	45a1      	cmp	r9, r4
 800eec4:	db18      	blt.n	800eef8 <_strtoul_l.constprop.0+0xa4>
 800eec6:	fb00 4003 	mla	r0, r0, r3, r4
 800eeca:	2701      	movs	r7, #1
 800eecc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eed0:	e7e9      	b.n	800eea6 <_strtoul_l.constprop.0+0x52>
 800eed2:	2c2b      	cmp	r4, #43	; 0x2b
 800eed4:	bf04      	itt	eq
 800eed6:	782c      	ldrbeq	r4, [r5, #0]
 800eed8:	1c85      	addeq	r5, r0, #2
 800eeda:	e7cc      	b.n	800ee76 <_strtoul_l.constprop.0+0x22>
 800eedc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800eee0:	f1bc 0f19 	cmp.w	ip, #25
 800eee4:	d801      	bhi.n	800eeea <_strtoul_l.constprop.0+0x96>
 800eee6:	3c37      	subs	r4, #55	; 0x37
 800eee8:	e7e3      	b.n	800eeb2 <_strtoul_l.constprop.0+0x5e>
 800eeea:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800eeee:	f1bc 0f19 	cmp.w	ip, #25
 800eef2:	d804      	bhi.n	800eefe <_strtoul_l.constprop.0+0xaa>
 800eef4:	3c57      	subs	r4, #87	; 0x57
 800eef6:	e7dc      	b.n	800eeb2 <_strtoul_l.constprop.0+0x5e>
 800eef8:	f04f 37ff 	mov.w	r7, #4294967295
 800eefc:	e7e6      	b.n	800eecc <_strtoul_l.constprop.0+0x78>
 800eefe:	1c7b      	adds	r3, r7, #1
 800ef00:	d106      	bne.n	800ef10 <_strtoul_l.constprop.0+0xbc>
 800ef02:	2322      	movs	r3, #34	; 0x22
 800ef04:	f8ce 3000 	str.w	r3, [lr]
 800ef08:	4638      	mov	r0, r7
 800ef0a:	b932      	cbnz	r2, 800ef1a <_strtoul_l.constprop.0+0xc6>
 800ef0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef10:	b106      	cbz	r6, 800ef14 <_strtoul_l.constprop.0+0xc0>
 800ef12:	4240      	negs	r0, r0
 800ef14:	2a00      	cmp	r2, #0
 800ef16:	d0f9      	beq.n	800ef0c <_strtoul_l.constprop.0+0xb8>
 800ef18:	b107      	cbz	r7, 800ef1c <_strtoul_l.constprop.0+0xc8>
 800ef1a:	1e69      	subs	r1, r5, #1
 800ef1c:	6011      	str	r1, [r2, #0]
 800ef1e:	e7f5      	b.n	800ef0c <_strtoul_l.constprop.0+0xb8>
 800ef20:	2430      	movs	r4, #48	; 0x30
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d1b5      	bne.n	800ee92 <_strtoul_l.constprop.0+0x3e>
 800ef26:	2308      	movs	r3, #8
 800ef28:	e7b3      	b.n	800ee92 <_strtoul_l.constprop.0+0x3e>
 800ef2a:	2c30      	cmp	r4, #48	; 0x30
 800ef2c:	d0a9      	beq.n	800ee82 <_strtoul_l.constprop.0+0x2e>
 800ef2e:	230a      	movs	r3, #10
 800ef30:	e7af      	b.n	800ee92 <_strtoul_l.constprop.0+0x3e>
 800ef32:	bf00      	nop
 800ef34:	0800fdd1 	.word	0x0800fdd1

0800ef38 <strtoul>:
 800ef38:	4613      	mov	r3, r2
 800ef3a:	460a      	mov	r2, r1
 800ef3c:	4601      	mov	r1, r0
 800ef3e:	4802      	ldr	r0, [pc, #8]	; (800ef48 <strtoul+0x10>)
 800ef40:	6800      	ldr	r0, [r0, #0]
 800ef42:	f7ff bf87 	b.w	800ee54 <_strtoul_l.constprop.0>
 800ef46:	bf00      	nop
 800ef48:	2000015c 	.word	0x2000015c

0800ef4c <siprintf>:
 800ef4c:	b40e      	push	{r1, r2, r3}
 800ef4e:	b500      	push	{lr}
 800ef50:	b09c      	sub	sp, #112	; 0x70
 800ef52:	ab1d      	add	r3, sp, #116	; 0x74
 800ef54:	9002      	str	r0, [sp, #8]
 800ef56:	9006      	str	r0, [sp, #24]
 800ef58:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ef5c:	4809      	ldr	r0, [pc, #36]	; (800ef84 <siprintf+0x38>)
 800ef5e:	9107      	str	r1, [sp, #28]
 800ef60:	9104      	str	r1, [sp, #16]
 800ef62:	4909      	ldr	r1, [pc, #36]	; (800ef88 <siprintf+0x3c>)
 800ef64:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef68:	9105      	str	r1, [sp, #20]
 800ef6a:	6800      	ldr	r0, [r0, #0]
 800ef6c:	9301      	str	r3, [sp, #4]
 800ef6e:	a902      	add	r1, sp, #8
 800ef70:	f000 f95a 	bl	800f228 <_svfiprintf_r>
 800ef74:	9b02      	ldr	r3, [sp, #8]
 800ef76:	2200      	movs	r2, #0
 800ef78:	701a      	strb	r2, [r3, #0]
 800ef7a:	b01c      	add	sp, #112	; 0x70
 800ef7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef80:	b003      	add	sp, #12
 800ef82:	4770      	bx	lr
 800ef84:	2000015c 	.word	0x2000015c
 800ef88:	ffff0208 	.word	0xffff0208

0800ef8c <memset>:
 800ef8c:	4402      	add	r2, r0
 800ef8e:	4603      	mov	r3, r0
 800ef90:	4293      	cmp	r3, r2
 800ef92:	d100      	bne.n	800ef96 <memset+0xa>
 800ef94:	4770      	bx	lr
 800ef96:	f803 1b01 	strb.w	r1, [r3], #1
 800ef9a:	e7f9      	b.n	800ef90 <memset+0x4>

0800ef9c <_reclaim_reent>:
 800ef9c:	4b29      	ldr	r3, [pc, #164]	; (800f044 <_reclaim_reent+0xa8>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4283      	cmp	r3, r0
 800efa2:	b570      	push	{r4, r5, r6, lr}
 800efa4:	4604      	mov	r4, r0
 800efa6:	d04b      	beq.n	800f040 <_reclaim_reent+0xa4>
 800efa8:	69c3      	ldr	r3, [r0, #28]
 800efaa:	b143      	cbz	r3, 800efbe <_reclaim_reent+0x22>
 800efac:	68db      	ldr	r3, [r3, #12]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d144      	bne.n	800f03c <_reclaim_reent+0xa0>
 800efb2:	69e3      	ldr	r3, [r4, #28]
 800efb4:	6819      	ldr	r1, [r3, #0]
 800efb6:	b111      	cbz	r1, 800efbe <_reclaim_reent+0x22>
 800efb8:	4620      	mov	r0, r4
 800efba:	f000 f88f 	bl	800f0dc <_free_r>
 800efbe:	6961      	ldr	r1, [r4, #20]
 800efc0:	b111      	cbz	r1, 800efc8 <_reclaim_reent+0x2c>
 800efc2:	4620      	mov	r0, r4
 800efc4:	f000 f88a 	bl	800f0dc <_free_r>
 800efc8:	69e1      	ldr	r1, [r4, #28]
 800efca:	b111      	cbz	r1, 800efd2 <_reclaim_reent+0x36>
 800efcc:	4620      	mov	r0, r4
 800efce:	f000 f885 	bl	800f0dc <_free_r>
 800efd2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800efd4:	b111      	cbz	r1, 800efdc <_reclaim_reent+0x40>
 800efd6:	4620      	mov	r0, r4
 800efd8:	f000 f880 	bl	800f0dc <_free_r>
 800efdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800efde:	b111      	cbz	r1, 800efe6 <_reclaim_reent+0x4a>
 800efe0:	4620      	mov	r0, r4
 800efe2:	f000 f87b 	bl	800f0dc <_free_r>
 800efe6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800efe8:	b111      	cbz	r1, 800eff0 <_reclaim_reent+0x54>
 800efea:	4620      	mov	r0, r4
 800efec:	f000 f876 	bl	800f0dc <_free_r>
 800eff0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800eff2:	b111      	cbz	r1, 800effa <_reclaim_reent+0x5e>
 800eff4:	4620      	mov	r0, r4
 800eff6:	f000 f871 	bl	800f0dc <_free_r>
 800effa:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800effc:	b111      	cbz	r1, 800f004 <_reclaim_reent+0x68>
 800effe:	4620      	mov	r0, r4
 800f000:	f000 f86c 	bl	800f0dc <_free_r>
 800f004:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800f006:	b111      	cbz	r1, 800f00e <_reclaim_reent+0x72>
 800f008:	4620      	mov	r0, r4
 800f00a:	f000 f867 	bl	800f0dc <_free_r>
 800f00e:	6a23      	ldr	r3, [r4, #32]
 800f010:	b1b3      	cbz	r3, 800f040 <_reclaim_reent+0xa4>
 800f012:	4620      	mov	r0, r4
 800f014:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f018:	4718      	bx	r3
 800f01a:	5949      	ldr	r1, [r1, r5]
 800f01c:	b941      	cbnz	r1, 800f030 <_reclaim_reent+0x94>
 800f01e:	3504      	adds	r5, #4
 800f020:	69e3      	ldr	r3, [r4, #28]
 800f022:	2d80      	cmp	r5, #128	; 0x80
 800f024:	68d9      	ldr	r1, [r3, #12]
 800f026:	d1f8      	bne.n	800f01a <_reclaim_reent+0x7e>
 800f028:	4620      	mov	r0, r4
 800f02a:	f000 f857 	bl	800f0dc <_free_r>
 800f02e:	e7c0      	b.n	800efb2 <_reclaim_reent+0x16>
 800f030:	680e      	ldr	r6, [r1, #0]
 800f032:	4620      	mov	r0, r4
 800f034:	f000 f852 	bl	800f0dc <_free_r>
 800f038:	4631      	mov	r1, r6
 800f03a:	e7ef      	b.n	800f01c <_reclaim_reent+0x80>
 800f03c:	2500      	movs	r5, #0
 800f03e:	e7ef      	b.n	800f020 <_reclaim_reent+0x84>
 800f040:	bd70      	pop	{r4, r5, r6, pc}
 800f042:	bf00      	nop
 800f044:	2000015c 	.word	0x2000015c

0800f048 <_sbrk_r>:
 800f048:	b538      	push	{r3, r4, r5, lr}
 800f04a:	4d06      	ldr	r5, [pc, #24]	; (800f064 <_sbrk_r+0x1c>)
 800f04c:	2300      	movs	r3, #0
 800f04e:	4604      	mov	r4, r0
 800f050:	4608      	mov	r0, r1
 800f052:	602b      	str	r3, [r5, #0]
 800f054:	f7f3 fb68 	bl	8002728 <_sbrk>
 800f058:	1c43      	adds	r3, r0, #1
 800f05a:	d102      	bne.n	800f062 <_sbrk_r+0x1a>
 800f05c:	682b      	ldr	r3, [r5, #0]
 800f05e:	b103      	cbz	r3, 800f062 <_sbrk_r+0x1a>
 800f060:	6023      	str	r3, [r4, #0]
 800f062:	bd38      	pop	{r3, r4, r5, pc}
 800f064:	20007464 	.word	0x20007464

0800f068 <__errno>:
 800f068:	4b01      	ldr	r3, [pc, #4]	; (800f070 <__errno+0x8>)
 800f06a:	6818      	ldr	r0, [r3, #0]
 800f06c:	4770      	bx	lr
 800f06e:	bf00      	nop
 800f070:	2000015c 	.word	0x2000015c

0800f074 <__libc_init_array>:
 800f074:	b570      	push	{r4, r5, r6, lr}
 800f076:	4d0d      	ldr	r5, [pc, #52]	; (800f0ac <__libc_init_array+0x38>)
 800f078:	4c0d      	ldr	r4, [pc, #52]	; (800f0b0 <__libc_init_array+0x3c>)
 800f07a:	1b64      	subs	r4, r4, r5
 800f07c:	10a4      	asrs	r4, r4, #2
 800f07e:	2600      	movs	r6, #0
 800f080:	42a6      	cmp	r6, r4
 800f082:	d109      	bne.n	800f098 <__libc_init_array+0x24>
 800f084:	4d0b      	ldr	r5, [pc, #44]	; (800f0b4 <__libc_init_array+0x40>)
 800f086:	4c0c      	ldr	r4, [pc, #48]	; (800f0b8 <__libc_init_array+0x44>)
 800f088:	f000 fbae 	bl	800f7e8 <_init>
 800f08c:	1b64      	subs	r4, r4, r5
 800f08e:	10a4      	asrs	r4, r4, #2
 800f090:	2600      	movs	r6, #0
 800f092:	42a6      	cmp	r6, r4
 800f094:	d105      	bne.n	800f0a2 <__libc_init_array+0x2e>
 800f096:	bd70      	pop	{r4, r5, r6, pc}
 800f098:	f855 3b04 	ldr.w	r3, [r5], #4
 800f09c:	4798      	blx	r3
 800f09e:	3601      	adds	r6, #1
 800f0a0:	e7ee      	b.n	800f080 <__libc_init_array+0xc>
 800f0a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0a6:	4798      	blx	r3
 800f0a8:	3601      	adds	r6, #1
 800f0aa:	e7f2      	b.n	800f092 <__libc_init_array+0x1e>
 800f0ac:	0800ff0c 	.word	0x0800ff0c
 800f0b0:	0800ff0c 	.word	0x0800ff0c
 800f0b4:	0800ff0c 	.word	0x0800ff0c
 800f0b8:	0800ff10 	.word	0x0800ff10

0800f0bc <__retarget_lock_acquire_recursive>:
 800f0bc:	4770      	bx	lr

0800f0be <__retarget_lock_release_recursive>:
 800f0be:	4770      	bx	lr

0800f0c0 <memcpy>:
 800f0c0:	440a      	add	r2, r1
 800f0c2:	4291      	cmp	r1, r2
 800f0c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800f0c8:	d100      	bne.n	800f0cc <memcpy+0xc>
 800f0ca:	4770      	bx	lr
 800f0cc:	b510      	push	{r4, lr}
 800f0ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f0d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f0d6:	4291      	cmp	r1, r2
 800f0d8:	d1f9      	bne.n	800f0ce <memcpy+0xe>
 800f0da:	bd10      	pop	{r4, pc}

0800f0dc <_free_r>:
 800f0dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f0de:	2900      	cmp	r1, #0
 800f0e0:	d044      	beq.n	800f16c <_free_r+0x90>
 800f0e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0e6:	9001      	str	r0, [sp, #4]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	f1a1 0404 	sub.w	r4, r1, #4
 800f0ee:	bfb8      	it	lt
 800f0f0:	18e4      	addlt	r4, r4, r3
 800f0f2:	f7ff fea3 	bl	800ee3c <__malloc_lock>
 800f0f6:	4a1e      	ldr	r2, [pc, #120]	; (800f170 <_free_r+0x94>)
 800f0f8:	9801      	ldr	r0, [sp, #4]
 800f0fa:	6813      	ldr	r3, [r2, #0]
 800f0fc:	b933      	cbnz	r3, 800f10c <_free_r+0x30>
 800f0fe:	6063      	str	r3, [r4, #4]
 800f100:	6014      	str	r4, [r2, #0]
 800f102:	b003      	add	sp, #12
 800f104:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f108:	f7ff be9e 	b.w	800ee48 <__malloc_unlock>
 800f10c:	42a3      	cmp	r3, r4
 800f10e:	d908      	bls.n	800f122 <_free_r+0x46>
 800f110:	6825      	ldr	r5, [r4, #0]
 800f112:	1961      	adds	r1, r4, r5
 800f114:	428b      	cmp	r3, r1
 800f116:	bf01      	itttt	eq
 800f118:	6819      	ldreq	r1, [r3, #0]
 800f11a:	685b      	ldreq	r3, [r3, #4]
 800f11c:	1949      	addeq	r1, r1, r5
 800f11e:	6021      	streq	r1, [r4, #0]
 800f120:	e7ed      	b.n	800f0fe <_free_r+0x22>
 800f122:	461a      	mov	r2, r3
 800f124:	685b      	ldr	r3, [r3, #4]
 800f126:	b10b      	cbz	r3, 800f12c <_free_r+0x50>
 800f128:	42a3      	cmp	r3, r4
 800f12a:	d9fa      	bls.n	800f122 <_free_r+0x46>
 800f12c:	6811      	ldr	r1, [r2, #0]
 800f12e:	1855      	adds	r5, r2, r1
 800f130:	42a5      	cmp	r5, r4
 800f132:	d10b      	bne.n	800f14c <_free_r+0x70>
 800f134:	6824      	ldr	r4, [r4, #0]
 800f136:	4421      	add	r1, r4
 800f138:	1854      	adds	r4, r2, r1
 800f13a:	42a3      	cmp	r3, r4
 800f13c:	6011      	str	r1, [r2, #0]
 800f13e:	d1e0      	bne.n	800f102 <_free_r+0x26>
 800f140:	681c      	ldr	r4, [r3, #0]
 800f142:	685b      	ldr	r3, [r3, #4]
 800f144:	6053      	str	r3, [r2, #4]
 800f146:	440c      	add	r4, r1
 800f148:	6014      	str	r4, [r2, #0]
 800f14a:	e7da      	b.n	800f102 <_free_r+0x26>
 800f14c:	d902      	bls.n	800f154 <_free_r+0x78>
 800f14e:	230c      	movs	r3, #12
 800f150:	6003      	str	r3, [r0, #0]
 800f152:	e7d6      	b.n	800f102 <_free_r+0x26>
 800f154:	6825      	ldr	r5, [r4, #0]
 800f156:	1961      	adds	r1, r4, r5
 800f158:	428b      	cmp	r3, r1
 800f15a:	bf04      	itt	eq
 800f15c:	6819      	ldreq	r1, [r3, #0]
 800f15e:	685b      	ldreq	r3, [r3, #4]
 800f160:	6063      	str	r3, [r4, #4]
 800f162:	bf04      	itt	eq
 800f164:	1949      	addeq	r1, r1, r5
 800f166:	6021      	streq	r1, [r4, #0]
 800f168:	6054      	str	r4, [r2, #4]
 800f16a:	e7ca      	b.n	800f102 <_free_r+0x26>
 800f16c:	b003      	add	sp, #12
 800f16e:	bd30      	pop	{r4, r5, pc}
 800f170:	20007324 	.word	0x20007324

0800f174 <__ssputs_r>:
 800f174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f178:	688e      	ldr	r6, [r1, #8]
 800f17a:	461f      	mov	r7, r3
 800f17c:	42be      	cmp	r6, r7
 800f17e:	680b      	ldr	r3, [r1, #0]
 800f180:	4682      	mov	sl, r0
 800f182:	460c      	mov	r4, r1
 800f184:	4690      	mov	r8, r2
 800f186:	d82c      	bhi.n	800f1e2 <__ssputs_r+0x6e>
 800f188:	898a      	ldrh	r2, [r1, #12]
 800f18a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f18e:	d026      	beq.n	800f1de <__ssputs_r+0x6a>
 800f190:	6965      	ldr	r5, [r4, #20]
 800f192:	6909      	ldr	r1, [r1, #16]
 800f194:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f198:	eba3 0901 	sub.w	r9, r3, r1
 800f19c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f1a0:	1c7b      	adds	r3, r7, #1
 800f1a2:	444b      	add	r3, r9
 800f1a4:	106d      	asrs	r5, r5, #1
 800f1a6:	429d      	cmp	r5, r3
 800f1a8:	bf38      	it	cc
 800f1aa:	461d      	movcc	r5, r3
 800f1ac:	0553      	lsls	r3, r2, #21
 800f1ae:	d527      	bpl.n	800f200 <__ssputs_r+0x8c>
 800f1b0:	4629      	mov	r1, r5
 800f1b2:	f7ff fdc3 	bl	800ed3c <_malloc_r>
 800f1b6:	4606      	mov	r6, r0
 800f1b8:	b360      	cbz	r0, 800f214 <__ssputs_r+0xa0>
 800f1ba:	6921      	ldr	r1, [r4, #16]
 800f1bc:	464a      	mov	r2, r9
 800f1be:	f7ff ff7f 	bl	800f0c0 <memcpy>
 800f1c2:	89a3      	ldrh	r3, [r4, #12]
 800f1c4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f1c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1cc:	81a3      	strh	r3, [r4, #12]
 800f1ce:	6126      	str	r6, [r4, #16]
 800f1d0:	6165      	str	r5, [r4, #20]
 800f1d2:	444e      	add	r6, r9
 800f1d4:	eba5 0509 	sub.w	r5, r5, r9
 800f1d8:	6026      	str	r6, [r4, #0]
 800f1da:	60a5      	str	r5, [r4, #8]
 800f1dc:	463e      	mov	r6, r7
 800f1de:	42be      	cmp	r6, r7
 800f1e0:	d900      	bls.n	800f1e4 <__ssputs_r+0x70>
 800f1e2:	463e      	mov	r6, r7
 800f1e4:	6820      	ldr	r0, [r4, #0]
 800f1e6:	4632      	mov	r2, r6
 800f1e8:	4641      	mov	r1, r8
 800f1ea:	f000 faab 	bl	800f744 <memmove>
 800f1ee:	68a3      	ldr	r3, [r4, #8]
 800f1f0:	1b9b      	subs	r3, r3, r6
 800f1f2:	60a3      	str	r3, [r4, #8]
 800f1f4:	6823      	ldr	r3, [r4, #0]
 800f1f6:	4433      	add	r3, r6
 800f1f8:	6023      	str	r3, [r4, #0]
 800f1fa:	2000      	movs	r0, #0
 800f1fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f200:	462a      	mov	r2, r5
 800f202:	f000 fab9 	bl	800f778 <_realloc_r>
 800f206:	4606      	mov	r6, r0
 800f208:	2800      	cmp	r0, #0
 800f20a:	d1e0      	bne.n	800f1ce <__ssputs_r+0x5a>
 800f20c:	6921      	ldr	r1, [r4, #16]
 800f20e:	4650      	mov	r0, sl
 800f210:	f7ff ff64 	bl	800f0dc <_free_r>
 800f214:	230c      	movs	r3, #12
 800f216:	f8ca 3000 	str.w	r3, [sl]
 800f21a:	89a3      	ldrh	r3, [r4, #12]
 800f21c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f220:	81a3      	strh	r3, [r4, #12]
 800f222:	f04f 30ff 	mov.w	r0, #4294967295
 800f226:	e7e9      	b.n	800f1fc <__ssputs_r+0x88>

0800f228 <_svfiprintf_r>:
 800f228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f22c:	4698      	mov	r8, r3
 800f22e:	898b      	ldrh	r3, [r1, #12]
 800f230:	061b      	lsls	r3, r3, #24
 800f232:	b09d      	sub	sp, #116	; 0x74
 800f234:	4607      	mov	r7, r0
 800f236:	460d      	mov	r5, r1
 800f238:	4614      	mov	r4, r2
 800f23a:	d50e      	bpl.n	800f25a <_svfiprintf_r+0x32>
 800f23c:	690b      	ldr	r3, [r1, #16]
 800f23e:	b963      	cbnz	r3, 800f25a <_svfiprintf_r+0x32>
 800f240:	2140      	movs	r1, #64	; 0x40
 800f242:	f7ff fd7b 	bl	800ed3c <_malloc_r>
 800f246:	6028      	str	r0, [r5, #0]
 800f248:	6128      	str	r0, [r5, #16]
 800f24a:	b920      	cbnz	r0, 800f256 <_svfiprintf_r+0x2e>
 800f24c:	230c      	movs	r3, #12
 800f24e:	603b      	str	r3, [r7, #0]
 800f250:	f04f 30ff 	mov.w	r0, #4294967295
 800f254:	e0d0      	b.n	800f3f8 <_svfiprintf_r+0x1d0>
 800f256:	2340      	movs	r3, #64	; 0x40
 800f258:	616b      	str	r3, [r5, #20]
 800f25a:	2300      	movs	r3, #0
 800f25c:	9309      	str	r3, [sp, #36]	; 0x24
 800f25e:	2320      	movs	r3, #32
 800f260:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f264:	f8cd 800c 	str.w	r8, [sp, #12]
 800f268:	2330      	movs	r3, #48	; 0x30
 800f26a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f410 <_svfiprintf_r+0x1e8>
 800f26e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f272:	f04f 0901 	mov.w	r9, #1
 800f276:	4623      	mov	r3, r4
 800f278:	469a      	mov	sl, r3
 800f27a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f27e:	b10a      	cbz	r2, 800f284 <_svfiprintf_r+0x5c>
 800f280:	2a25      	cmp	r2, #37	; 0x25
 800f282:	d1f9      	bne.n	800f278 <_svfiprintf_r+0x50>
 800f284:	ebba 0b04 	subs.w	fp, sl, r4
 800f288:	d00b      	beq.n	800f2a2 <_svfiprintf_r+0x7a>
 800f28a:	465b      	mov	r3, fp
 800f28c:	4622      	mov	r2, r4
 800f28e:	4629      	mov	r1, r5
 800f290:	4638      	mov	r0, r7
 800f292:	f7ff ff6f 	bl	800f174 <__ssputs_r>
 800f296:	3001      	adds	r0, #1
 800f298:	f000 80a9 	beq.w	800f3ee <_svfiprintf_r+0x1c6>
 800f29c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f29e:	445a      	add	r2, fp
 800f2a0:	9209      	str	r2, [sp, #36]	; 0x24
 800f2a2:	f89a 3000 	ldrb.w	r3, [sl]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	f000 80a1 	beq.w	800f3ee <_svfiprintf_r+0x1c6>
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800f2b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f2b6:	f10a 0a01 	add.w	sl, sl, #1
 800f2ba:	9304      	str	r3, [sp, #16]
 800f2bc:	9307      	str	r3, [sp, #28]
 800f2be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f2c2:	931a      	str	r3, [sp, #104]	; 0x68
 800f2c4:	4654      	mov	r4, sl
 800f2c6:	2205      	movs	r2, #5
 800f2c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2cc:	4850      	ldr	r0, [pc, #320]	; (800f410 <_svfiprintf_r+0x1e8>)
 800f2ce:	f7f1 f807 	bl	80002e0 <memchr>
 800f2d2:	9a04      	ldr	r2, [sp, #16]
 800f2d4:	b9d8      	cbnz	r0, 800f30e <_svfiprintf_r+0xe6>
 800f2d6:	06d0      	lsls	r0, r2, #27
 800f2d8:	bf44      	itt	mi
 800f2da:	2320      	movmi	r3, #32
 800f2dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f2e0:	0711      	lsls	r1, r2, #28
 800f2e2:	bf44      	itt	mi
 800f2e4:	232b      	movmi	r3, #43	; 0x2b
 800f2e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f2ea:	f89a 3000 	ldrb.w	r3, [sl]
 800f2ee:	2b2a      	cmp	r3, #42	; 0x2a
 800f2f0:	d015      	beq.n	800f31e <_svfiprintf_r+0xf6>
 800f2f2:	9a07      	ldr	r2, [sp, #28]
 800f2f4:	4654      	mov	r4, sl
 800f2f6:	2000      	movs	r0, #0
 800f2f8:	f04f 0c0a 	mov.w	ip, #10
 800f2fc:	4621      	mov	r1, r4
 800f2fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f302:	3b30      	subs	r3, #48	; 0x30
 800f304:	2b09      	cmp	r3, #9
 800f306:	d94d      	bls.n	800f3a4 <_svfiprintf_r+0x17c>
 800f308:	b1b0      	cbz	r0, 800f338 <_svfiprintf_r+0x110>
 800f30a:	9207      	str	r2, [sp, #28]
 800f30c:	e014      	b.n	800f338 <_svfiprintf_r+0x110>
 800f30e:	eba0 0308 	sub.w	r3, r0, r8
 800f312:	fa09 f303 	lsl.w	r3, r9, r3
 800f316:	4313      	orrs	r3, r2
 800f318:	9304      	str	r3, [sp, #16]
 800f31a:	46a2      	mov	sl, r4
 800f31c:	e7d2      	b.n	800f2c4 <_svfiprintf_r+0x9c>
 800f31e:	9b03      	ldr	r3, [sp, #12]
 800f320:	1d19      	adds	r1, r3, #4
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	9103      	str	r1, [sp, #12]
 800f326:	2b00      	cmp	r3, #0
 800f328:	bfbb      	ittet	lt
 800f32a:	425b      	neglt	r3, r3
 800f32c:	f042 0202 	orrlt.w	r2, r2, #2
 800f330:	9307      	strge	r3, [sp, #28]
 800f332:	9307      	strlt	r3, [sp, #28]
 800f334:	bfb8      	it	lt
 800f336:	9204      	strlt	r2, [sp, #16]
 800f338:	7823      	ldrb	r3, [r4, #0]
 800f33a:	2b2e      	cmp	r3, #46	; 0x2e
 800f33c:	d10c      	bne.n	800f358 <_svfiprintf_r+0x130>
 800f33e:	7863      	ldrb	r3, [r4, #1]
 800f340:	2b2a      	cmp	r3, #42	; 0x2a
 800f342:	d134      	bne.n	800f3ae <_svfiprintf_r+0x186>
 800f344:	9b03      	ldr	r3, [sp, #12]
 800f346:	1d1a      	adds	r2, r3, #4
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	9203      	str	r2, [sp, #12]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	bfb8      	it	lt
 800f350:	f04f 33ff 	movlt.w	r3, #4294967295
 800f354:	3402      	adds	r4, #2
 800f356:	9305      	str	r3, [sp, #20]
 800f358:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800f420 <_svfiprintf_r+0x1f8>
 800f35c:	7821      	ldrb	r1, [r4, #0]
 800f35e:	2203      	movs	r2, #3
 800f360:	4650      	mov	r0, sl
 800f362:	f7f0 ffbd 	bl	80002e0 <memchr>
 800f366:	b138      	cbz	r0, 800f378 <_svfiprintf_r+0x150>
 800f368:	9b04      	ldr	r3, [sp, #16]
 800f36a:	eba0 000a 	sub.w	r0, r0, sl
 800f36e:	2240      	movs	r2, #64	; 0x40
 800f370:	4082      	lsls	r2, r0
 800f372:	4313      	orrs	r3, r2
 800f374:	3401      	adds	r4, #1
 800f376:	9304      	str	r3, [sp, #16]
 800f378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f37c:	4825      	ldr	r0, [pc, #148]	; (800f414 <_svfiprintf_r+0x1ec>)
 800f37e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f382:	2206      	movs	r2, #6
 800f384:	f7f0 ffac 	bl	80002e0 <memchr>
 800f388:	2800      	cmp	r0, #0
 800f38a:	d038      	beq.n	800f3fe <_svfiprintf_r+0x1d6>
 800f38c:	4b22      	ldr	r3, [pc, #136]	; (800f418 <_svfiprintf_r+0x1f0>)
 800f38e:	bb1b      	cbnz	r3, 800f3d8 <_svfiprintf_r+0x1b0>
 800f390:	9b03      	ldr	r3, [sp, #12]
 800f392:	3307      	adds	r3, #7
 800f394:	f023 0307 	bic.w	r3, r3, #7
 800f398:	3308      	adds	r3, #8
 800f39a:	9303      	str	r3, [sp, #12]
 800f39c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f39e:	4433      	add	r3, r6
 800f3a0:	9309      	str	r3, [sp, #36]	; 0x24
 800f3a2:	e768      	b.n	800f276 <_svfiprintf_r+0x4e>
 800f3a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f3a8:	460c      	mov	r4, r1
 800f3aa:	2001      	movs	r0, #1
 800f3ac:	e7a6      	b.n	800f2fc <_svfiprintf_r+0xd4>
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	3401      	adds	r4, #1
 800f3b2:	9305      	str	r3, [sp, #20]
 800f3b4:	4619      	mov	r1, r3
 800f3b6:	f04f 0c0a 	mov.w	ip, #10
 800f3ba:	4620      	mov	r0, r4
 800f3bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f3c0:	3a30      	subs	r2, #48	; 0x30
 800f3c2:	2a09      	cmp	r2, #9
 800f3c4:	d903      	bls.n	800f3ce <_svfiprintf_r+0x1a6>
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d0c6      	beq.n	800f358 <_svfiprintf_r+0x130>
 800f3ca:	9105      	str	r1, [sp, #20]
 800f3cc:	e7c4      	b.n	800f358 <_svfiprintf_r+0x130>
 800f3ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800f3d2:	4604      	mov	r4, r0
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	e7f0      	b.n	800f3ba <_svfiprintf_r+0x192>
 800f3d8:	ab03      	add	r3, sp, #12
 800f3da:	9300      	str	r3, [sp, #0]
 800f3dc:	462a      	mov	r2, r5
 800f3de:	4b0f      	ldr	r3, [pc, #60]	; (800f41c <_svfiprintf_r+0x1f4>)
 800f3e0:	a904      	add	r1, sp, #16
 800f3e2:	4638      	mov	r0, r7
 800f3e4:	f3af 8000 	nop.w
 800f3e8:	1c42      	adds	r2, r0, #1
 800f3ea:	4606      	mov	r6, r0
 800f3ec:	d1d6      	bne.n	800f39c <_svfiprintf_r+0x174>
 800f3ee:	89ab      	ldrh	r3, [r5, #12]
 800f3f0:	065b      	lsls	r3, r3, #25
 800f3f2:	f53f af2d 	bmi.w	800f250 <_svfiprintf_r+0x28>
 800f3f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f3f8:	b01d      	add	sp, #116	; 0x74
 800f3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3fe:	ab03      	add	r3, sp, #12
 800f400:	9300      	str	r3, [sp, #0]
 800f402:	462a      	mov	r2, r5
 800f404:	4b05      	ldr	r3, [pc, #20]	; (800f41c <_svfiprintf_r+0x1f4>)
 800f406:	a904      	add	r1, sp, #16
 800f408:	4638      	mov	r0, r7
 800f40a:	f000 f879 	bl	800f500 <_printf_i>
 800f40e:	e7eb      	b.n	800f3e8 <_svfiprintf_r+0x1c0>
 800f410:	0800fed1 	.word	0x0800fed1
 800f414:	0800fedb 	.word	0x0800fedb
 800f418:	00000000 	.word	0x00000000
 800f41c:	0800f175 	.word	0x0800f175
 800f420:	0800fed7 	.word	0x0800fed7

0800f424 <_printf_common>:
 800f424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f428:	4616      	mov	r6, r2
 800f42a:	4699      	mov	r9, r3
 800f42c:	688a      	ldr	r2, [r1, #8]
 800f42e:	690b      	ldr	r3, [r1, #16]
 800f430:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f434:	4293      	cmp	r3, r2
 800f436:	bfb8      	it	lt
 800f438:	4613      	movlt	r3, r2
 800f43a:	6033      	str	r3, [r6, #0]
 800f43c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f440:	4607      	mov	r7, r0
 800f442:	460c      	mov	r4, r1
 800f444:	b10a      	cbz	r2, 800f44a <_printf_common+0x26>
 800f446:	3301      	adds	r3, #1
 800f448:	6033      	str	r3, [r6, #0]
 800f44a:	6823      	ldr	r3, [r4, #0]
 800f44c:	0699      	lsls	r1, r3, #26
 800f44e:	bf42      	ittt	mi
 800f450:	6833      	ldrmi	r3, [r6, #0]
 800f452:	3302      	addmi	r3, #2
 800f454:	6033      	strmi	r3, [r6, #0]
 800f456:	6825      	ldr	r5, [r4, #0]
 800f458:	f015 0506 	ands.w	r5, r5, #6
 800f45c:	d106      	bne.n	800f46c <_printf_common+0x48>
 800f45e:	f104 0a19 	add.w	sl, r4, #25
 800f462:	68e3      	ldr	r3, [r4, #12]
 800f464:	6832      	ldr	r2, [r6, #0]
 800f466:	1a9b      	subs	r3, r3, r2
 800f468:	42ab      	cmp	r3, r5
 800f46a:	dc26      	bgt.n	800f4ba <_printf_common+0x96>
 800f46c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f470:	1e13      	subs	r3, r2, #0
 800f472:	6822      	ldr	r2, [r4, #0]
 800f474:	bf18      	it	ne
 800f476:	2301      	movne	r3, #1
 800f478:	0692      	lsls	r2, r2, #26
 800f47a:	d42b      	bmi.n	800f4d4 <_printf_common+0xb0>
 800f47c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f480:	4649      	mov	r1, r9
 800f482:	4638      	mov	r0, r7
 800f484:	47c0      	blx	r8
 800f486:	3001      	adds	r0, #1
 800f488:	d01e      	beq.n	800f4c8 <_printf_common+0xa4>
 800f48a:	6823      	ldr	r3, [r4, #0]
 800f48c:	6922      	ldr	r2, [r4, #16]
 800f48e:	f003 0306 	and.w	r3, r3, #6
 800f492:	2b04      	cmp	r3, #4
 800f494:	bf02      	ittt	eq
 800f496:	68e5      	ldreq	r5, [r4, #12]
 800f498:	6833      	ldreq	r3, [r6, #0]
 800f49a:	1aed      	subeq	r5, r5, r3
 800f49c:	68a3      	ldr	r3, [r4, #8]
 800f49e:	bf0c      	ite	eq
 800f4a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f4a4:	2500      	movne	r5, #0
 800f4a6:	4293      	cmp	r3, r2
 800f4a8:	bfc4      	itt	gt
 800f4aa:	1a9b      	subgt	r3, r3, r2
 800f4ac:	18ed      	addgt	r5, r5, r3
 800f4ae:	2600      	movs	r6, #0
 800f4b0:	341a      	adds	r4, #26
 800f4b2:	42b5      	cmp	r5, r6
 800f4b4:	d11a      	bne.n	800f4ec <_printf_common+0xc8>
 800f4b6:	2000      	movs	r0, #0
 800f4b8:	e008      	b.n	800f4cc <_printf_common+0xa8>
 800f4ba:	2301      	movs	r3, #1
 800f4bc:	4652      	mov	r2, sl
 800f4be:	4649      	mov	r1, r9
 800f4c0:	4638      	mov	r0, r7
 800f4c2:	47c0      	blx	r8
 800f4c4:	3001      	adds	r0, #1
 800f4c6:	d103      	bne.n	800f4d0 <_printf_common+0xac>
 800f4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f4cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4d0:	3501      	adds	r5, #1
 800f4d2:	e7c6      	b.n	800f462 <_printf_common+0x3e>
 800f4d4:	18e1      	adds	r1, r4, r3
 800f4d6:	1c5a      	adds	r2, r3, #1
 800f4d8:	2030      	movs	r0, #48	; 0x30
 800f4da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f4de:	4422      	add	r2, r4
 800f4e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f4e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f4e8:	3302      	adds	r3, #2
 800f4ea:	e7c7      	b.n	800f47c <_printf_common+0x58>
 800f4ec:	2301      	movs	r3, #1
 800f4ee:	4622      	mov	r2, r4
 800f4f0:	4649      	mov	r1, r9
 800f4f2:	4638      	mov	r0, r7
 800f4f4:	47c0      	blx	r8
 800f4f6:	3001      	adds	r0, #1
 800f4f8:	d0e6      	beq.n	800f4c8 <_printf_common+0xa4>
 800f4fa:	3601      	adds	r6, #1
 800f4fc:	e7d9      	b.n	800f4b2 <_printf_common+0x8e>
	...

0800f500 <_printf_i>:
 800f500:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f504:	7e0f      	ldrb	r7, [r1, #24]
 800f506:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f508:	2f78      	cmp	r7, #120	; 0x78
 800f50a:	4691      	mov	r9, r2
 800f50c:	4680      	mov	r8, r0
 800f50e:	460c      	mov	r4, r1
 800f510:	469a      	mov	sl, r3
 800f512:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f516:	d807      	bhi.n	800f528 <_printf_i+0x28>
 800f518:	2f62      	cmp	r7, #98	; 0x62
 800f51a:	d80a      	bhi.n	800f532 <_printf_i+0x32>
 800f51c:	2f00      	cmp	r7, #0
 800f51e:	f000 80d4 	beq.w	800f6ca <_printf_i+0x1ca>
 800f522:	2f58      	cmp	r7, #88	; 0x58
 800f524:	f000 80c0 	beq.w	800f6a8 <_printf_i+0x1a8>
 800f528:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f52c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f530:	e03a      	b.n	800f5a8 <_printf_i+0xa8>
 800f532:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f536:	2b15      	cmp	r3, #21
 800f538:	d8f6      	bhi.n	800f528 <_printf_i+0x28>
 800f53a:	a101      	add	r1, pc, #4	; (adr r1, 800f540 <_printf_i+0x40>)
 800f53c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f540:	0800f599 	.word	0x0800f599
 800f544:	0800f5ad 	.word	0x0800f5ad
 800f548:	0800f529 	.word	0x0800f529
 800f54c:	0800f529 	.word	0x0800f529
 800f550:	0800f529 	.word	0x0800f529
 800f554:	0800f529 	.word	0x0800f529
 800f558:	0800f5ad 	.word	0x0800f5ad
 800f55c:	0800f529 	.word	0x0800f529
 800f560:	0800f529 	.word	0x0800f529
 800f564:	0800f529 	.word	0x0800f529
 800f568:	0800f529 	.word	0x0800f529
 800f56c:	0800f6b1 	.word	0x0800f6b1
 800f570:	0800f5d9 	.word	0x0800f5d9
 800f574:	0800f66b 	.word	0x0800f66b
 800f578:	0800f529 	.word	0x0800f529
 800f57c:	0800f529 	.word	0x0800f529
 800f580:	0800f6d3 	.word	0x0800f6d3
 800f584:	0800f529 	.word	0x0800f529
 800f588:	0800f5d9 	.word	0x0800f5d9
 800f58c:	0800f529 	.word	0x0800f529
 800f590:	0800f529 	.word	0x0800f529
 800f594:	0800f673 	.word	0x0800f673
 800f598:	682b      	ldr	r3, [r5, #0]
 800f59a:	1d1a      	adds	r2, r3, #4
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	602a      	str	r2, [r5, #0]
 800f5a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f5a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f5a8:	2301      	movs	r3, #1
 800f5aa:	e09f      	b.n	800f6ec <_printf_i+0x1ec>
 800f5ac:	6820      	ldr	r0, [r4, #0]
 800f5ae:	682b      	ldr	r3, [r5, #0]
 800f5b0:	0607      	lsls	r7, r0, #24
 800f5b2:	f103 0104 	add.w	r1, r3, #4
 800f5b6:	6029      	str	r1, [r5, #0]
 800f5b8:	d501      	bpl.n	800f5be <_printf_i+0xbe>
 800f5ba:	681e      	ldr	r6, [r3, #0]
 800f5bc:	e003      	b.n	800f5c6 <_printf_i+0xc6>
 800f5be:	0646      	lsls	r6, r0, #25
 800f5c0:	d5fb      	bpl.n	800f5ba <_printf_i+0xba>
 800f5c2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800f5c6:	2e00      	cmp	r6, #0
 800f5c8:	da03      	bge.n	800f5d2 <_printf_i+0xd2>
 800f5ca:	232d      	movs	r3, #45	; 0x2d
 800f5cc:	4276      	negs	r6, r6
 800f5ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f5d2:	485a      	ldr	r0, [pc, #360]	; (800f73c <_printf_i+0x23c>)
 800f5d4:	230a      	movs	r3, #10
 800f5d6:	e012      	b.n	800f5fe <_printf_i+0xfe>
 800f5d8:	682b      	ldr	r3, [r5, #0]
 800f5da:	6820      	ldr	r0, [r4, #0]
 800f5dc:	1d19      	adds	r1, r3, #4
 800f5de:	6029      	str	r1, [r5, #0]
 800f5e0:	0605      	lsls	r5, r0, #24
 800f5e2:	d501      	bpl.n	800f5e8 <_printf_i+0xe8>
 800f5e4:	681e      	ldr	r6, [r3, #0]
 800f5e6:	e002      	b.n	800f5ee <_printf_i+0xee>
 800f5e8:	0641      	lsls	r1, r0, #25
 800f5ea:	d5fb      	bpl.n	800f5e4 <_printf_i+0xe4>
 800f5ec:	881e      	ldrh	r6, [r3, #0]
 800f5ee:	4853      	ldr	r0, [pc, #332]	; (800f73c <_printf_i+0x23c>)
 800f5f0:	2f6f      	cmp	r7, #111	; 0x6f
 800f5f2:	bf0c      	ite	eq
 800f5f4:	2308      	moveq	r3, #8
 800f5f6:	230a      	movne	r3, #10
 800f5f8:	2100      	movs	r1, #0
 800f5fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f5fe:	6865      	ldr	r5, [r4, #4]
 800f600:	60a5      	str	r5, [r4, #8]
 800f602:	2d00      	cmp	r5, #0
 800f604:	bfa2      	ittt	ge
 800f606:	6821      	ldrge	r1, [r4, #0]
 800f608:	f021 0104 	bicge.w	r1, r1, #4
 800f60c:	6021      	strge	r1, [r4, #0]
 800f60e:	b90e      	cbnz	r6, 800f614 <_printf_i+0x114>
 800f610:	2d00      	cmp	r5, #0
 800f612:	d04b      	beq.n	800f6ac <_printf_i+0x1ac>
 800f614:	4615      	mov	r5, r2
 800f616:	fbb6 f1f3 	udiv	r1, r6, r3
 800f61a:	fb03 6711 	mls	r7, r3, r1, r6
 800f61e:	5dc7      	ldrb	r7, [r0, r7]
 800f620:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f624:	4637      	mov	r7, r6
 800f626:	42bb      	cmp	r3, r7
 800f628:	460e      	mov	r6, r1
 800f62a:	d9f4      	bls.n	800f616 <_printf_i+0x116>
 800f62c:	2b08      	cmp	r3, #8
 800f62e:	d10b      	bne.n	800f648 <_printf_i+0x148>
 800f630:	6823      	ldr	r3, [r4, #0]
 800f632:	07de      	lsls	r6, r3, #31
 800f634:	d508      	bpl.n	800f648 <_printf_i+0x148>
 800f636:	6923      	ldr	r3, [r4, #16]
 800f638:	6861      	ldr	r1, [r4, #4]
 800f63a:	4299      	cmp	r1, r3
 800f63c:	bfde      	ittt	le
 800f63e:	2330      	movle	r3, #48	; 0x30
 800f640:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f644:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f648:	1b52      	subs	r2, r2, r5
 800f64a:	6122      	str	r2, [r4, #16]
 800f64c:	f8cd a000 	str.w	sl, [sp]
 800f650:	464b      	mov	r3, r9
 800f652:	aa03      	add	r2, sp, #12
 800f654:	4621      	mov	r1, r4
 800f656:	4640      	mov	r0, r8
 800f658:	f7ff fee4 	bl	800f424 <_printf_common>
 800f65c:	3001      	adds	r0, #1
 800f65e:	d14a      	bne.n	800f6f6 <_printf_i+0x1f6>
 800f660:	f04f 30ff 	mov.w	r0, #4294967295
 800f664:	b004      	add	sp, #16
 800f666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f66a:	6823      	ldr	r3, [r4, #0]
 800f66c:	f043 0320 	orr.w	r3, r3, #32
 800f670:	6023      	str	r3, [r4, #0]
 800f672:	4833      	ldr	r0, [pc, #204]	; (800f740 <_printf_i+0x240>)
 800f674:	2778      	movs	r7, #120	; 0x78
 800f676:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f67a:	6823      	ldr	r3, [r4, #0]
 800f67c:	6829      	ldr	r1, [r5, #0]
 800f67e:	061f      	lsls	r7, r3, #24
 800f680:	f851 6b04 	ldr.w	r6, [r1], #4
 800f684:	d402      	bmi.n	800f68c <_printf_i+0x18c>
 800f686:	065f      	lsls	r7, r3, #25
 800f688:	bf48      	it	mi
 800f68a:	b2b6      	uxthmi	r6, r6
 800f68c:	07df      	lsls	r7, r3, #31
 800f68e:	bf48      	it	mi
 800f690:	f043 0320 	orrmi.w	r3, r3, #32
 800f694:	6029      	str	r1, [r5, #0]
 800f696:	bf48      	it	mi
 800f698:	6023      	strmi	r3, [r4, #0]
 800f69a:	b91e      	cbnz	r6, 800f6a4 <_printf_i+0x1a4>
 800f69c:	6823      	ldr	r3, [r4, #0]
 800f69e:	f023 0320 	bic.w	r3, r3, #32
 800f6a2:	6023      	str	r3, [r4, #0]
 800f6a4:	2310      	movs	r3, #16
 800f6a6:	e7a7      	b.n	800f5f8 <_printf_i+0xf8>
 800f6a8:	4824      	ldr	r0, [pc, #144]	; (800f73c <_printf_i+0x23c>)
 800f6aa:	e7e4      	b.n	800f676 <_printf_i+0x176>
 800f6ac:	4615      	mov	r5, r2
 800f6ae:	e7bd      	b.n	800f62c <_printf_i+0x12c>
 800f6b0:	682b      	ldr	r3, [r5, #0]
 800f6b2:	6826      	ldr	r6, [r4, #0]
 800f6b4:	6961      	ldr	r1, [r4, #20]
 800f6b6:	1d18      	adds	r0, r3, #4
 800f6b8:	6028      	str	r0, [r5, #0]
 800f6ba:	0635      	lsls	r5, r6, #24
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	d501      	bpl.n	800f6c4 <_printf_i+0x1c4>
 800f6c0:	6019      	str	r1, [r3, #0]
 800f6c2:	e002      	b.n	800f6ca <_printf_i+0x1ca>
 800f6c4:	0670      	lsls	r0, r6, #25
 800f6c6:	d5fb      	bpl.n	800f6c0 <_printf_i+0x1c0>
 800f6c8:	8019      	strh	r1, [r3, #0]
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	6123      	str	r3, [r4, #16]
 800f6ce:	4615      	mov	r5, r2
 800f6d0:	e7bc      	b.n	800f64c <_printf_i+0x14c>
 800f6d2:	682b      	ldr	r3, [r5, #0]
 800f6d4:	1d1a      	adds	r2, r3, #4
 800f6d6:	602a      	str	r2, [r5, #0]
 800f6d8:	681d      	ldr	r5, [r3, #0]
 800f6da:	6862      	ldr	r2, [r4, #4]
 800f6dc:	2100      	movs	r1, #0
 800f6de:	4628      	mov	r0, r5
 800f6e0:	f7f0 fdfe 	bl	80002e0 <memchr>
 800f6e4:	b108      	cbz	r0, 800f6ea <_printf_i+0x1ea>
 800f6e6:	1b40      	subs	r0, r0, r5
 800f6e8:	6060      	str	r0, [r4, #4]
 800f6ea:	6863      	ldr	r3, [r4, #4]
 800f6ec:	6123      	str	r3, [r4, #16]
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f6f4:	e7aa      	b.n	800f64c <_printf_i+0x14c>
 800f6f6:	6923      	ldr	r3, [r4, #16]
 800f6f8:	462a      	mov	r2, r5
 800f6fa:	4649      	mov	r1, r9
 800f6fc:	4640      	mov	r0, r8
 800f6fe:	47d0      	blx	sl
 800f700:	3001      	adds	r0, #1
 800f702:	d0ad      	beq.n	800f660 <_printf_i+0x160>
 800f704:	6823      	ldr	r3, [r4, #0]
 800f706:	079b      	lsls	r3, r3, #30
 800f708:	d413      	bmi.n	800f732 <_printf_i+0x232>
 800f70a:	68e0      	ldr	r0, [r4, #12]
 800f70c:	9b03      	ldr	r3, [sp, #12]
 800f70e:	4298      	cmp	r0, r3
 800f710:	bfb8      	it	lt
 800f712:	4618      	movlt	r0, r3
 800f714:	e7a6      	b.n	800f664 <_printf_i+0x164>
 800f716:	2301      	movs	r3, #1
 800f718:	4632      	mov	r2, r6
 800f71a:	4649      	mov	r1, r9
 800f71c:	4640      	mov	r0, r8
 800f71e:	47d0      	blx	sl
 800f720:	3001      	adds	r0, #1
 800f722:	d09d      	beq.n	800f660 <_printf_i+0x160>
 800f724:	3501      	adds	r5, #1
 800f726:	68e3      	ldr	r3, [r4, #12]
 800f728:	9903      	ldr	r1, [sp, #12]
 800f72a:	1a5b      	subs	r3, r3, r1
 800f72c:	42ab      	cmp	r3, r5
 800f72e:	dcf2      	bgt.n	800f716 <_printf_i+0x216>
 800f730:	e7eb      	b.n	800f70a <_printf_i+0x20a>
 800f732:	2500      	movs	r5, #0
 800f734:	f104 0619 	add.w	r6, r4, #25
 800f738:	e7f5      	b.n	800f726 <_printf_i+0x226>
 800f73a:	bf00      	nop
 800f73c:	0800fee2 	.word	0x0800fee2
 800f740:	0800fef3 	.word	0x0800fef3

0800f744 <memmove>:
 800f744:	4288      	cmp	r0, r1
 800f746:	b510      	push	{r4, lr}
 800f748:	eb01 0402 	add.w	r4, r1, r2
 800f74c:	d902      	bls.n	800f754 <memmove+0x10>
 800f74e:	4284      	cmp	r4, r0
 800f750:	4623      	mov	r3, r4
 800f752:	d807      	bhi.n	800f764 <memmove+0x20>
 800f754:	1e43      	subs	r3, r0, #1
 800f756:	42a1      	cmp	r1, r4
 800f758:	d008      	beq.n	800f76c <memmove+0x28>
 800f75a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f75e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f762:	e7f8      	b.n	800f756 <memmove+0x12>
 800f764:	4402      	add	r2, r0
 800f766:	4601      	mov	r1, r0
 800f768:	428a      	cmp	r2, r1
 800f76a:	d100      	bne.n	800f76e <memmove+0x2a>
 800f76c:	bd10      	pop	{r4, pc}
 800f76e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f772:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f776:	e7f7      	b.n	800f768 <memmove+0x24>

0800f778 <_realloc_r>:
 800f778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f77c:	4680      	mov	r8, r0
 800f77e:	4614      	mov	r4, r2
 800f780:	460e      	mov	r6, r1
 800f782:	b921      	cbnz	r1, 800f78e <_realloc_r+0x16>
 800f784:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f788:	4611      	mov	r1, r2
 800f78a:	f7ff bad7 	b.w	800ed3c <_malloc_r>
 800f78e:	b92a      	cbnz	r2, 800f79c <_realloc_r+0x24>
 800f790:	f7ff fca4 	bl	800f0dc <_free_r>
 800f794:	4625      	mov	r5, r4
 800f796:	4628      	mov	r0, r5
 800f798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f79c:	f000 f81b 	bl	800f7d6 <_malloc_usable_size_r>
 800f7a0:	4284      	cmp	r4, r0
 800f7a2:	4607      	mov	r7, r0
 800f7a4:	d802      	bhi.n	800f7ac <_realloc_r+0x34>
 800f7a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f7aa:	d812      	bhi.n	800f7d2 <_realloc_r+0x5a>
 800f7ac:	4621      	mov	r1, r4
 800f7ae:	4640      	mov	r0, r8
 800f7b0:	f7ff fac4 	bl	800ed3c <_malloc_r>
 800f7b4:	4605      	mov	r5, r0
 800f7b6:	2800      	cmp	r0, #0
 800f7b8:	d0ed      	beq.n	800f796 <_realloc_r+0x1e>
 800f7ba:	42bc      	cmp	r4, r7
 800f7bc:	4622      	mov	r2, r4
 800f7be:	4631      	mov	r1, r6
 800f7c0:	bf28      	it	cs
 800f7c2:	463a      	movcs	r2, r7
 800f7c4:	f7ff fc7c 	bl	800f0c0 <memcpy>
 800f7c8:	4631      	mov	r1, r6
 800f7ca:	4640      	mov	r0, r8
 800f7cc:	f7ff fc86 	bl	800f0dc <_free_r>
 800f7d0:	e7e1      	b.n	800f796 <_realloc_r+0x1e>
 800f7d2:	4635      	mov	r5, r6
 800f7d4:	e7df      	b.n	800f796 <_realloc_r+0x1e>

0800f7d6 <_malloc_usable_size_r>:
 800f7d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f7da:	1f18      	subs	r0, r3, #4
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	bfbc      	itt	lt
 800f7e0:	580b      	ldrlt	r3, [r1, r0]
 800f7e2:	18c0      	addlt	r0, r0, r3
 800f7e4:	4770      	bx	lr
	...

0800f7e8 <_init>:
 800f7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ea:	bf00      	nop
 800f7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7ee:	bc08      	pop	{r3}
 800f7f0:	469e      	mov	lr, r3
 800f7f2:	4770      	bx	lr

0800f7f4 <_fini>:
 800f7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7f6:	bf00      	nop
 800f7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7fa:	bc08      	pop	{r3}
 800f7fc:	469e      	mov	lr, r3
 800f7fe:	4770      	bx	lr
