;redcode
;assert 1
	SPL 0, <742
	ADD 451, <131
	ADD 451, <131
	MOV -17, <-32
	CMP -1, 2
	SLT 300, 90
	MOV -11, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -12, @0
	DJN -12, @0
	MOV -17, <-32
	MOV -17, <-32
	ADD -130, 9
	JMZ <130, 9
	JMZ <130, 9
	SUB #0, -1
	SUB #18, <-0
	SUB @121, 103
	SUB @121, 103
	ADD <127, @106
	SUB @121, 103
	SUB @121, 103
	MOV -17, <-32
	SLT 300, 90
	ADD 3, 20
	CMP @124, 106
	ADD 3, 20
	ADD 3, 20
	CMP 188, @90
	SLT 300, 90
	SLT 300, 90
	SLT #-1, <-10
	JMN 0, <-742
	SLT 300, 90
	MOV -4, <-20
	SLT #-1, <-10
	ADD 240, 60
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	SPL 0, <10
	SPL 0, <10
	CMP -1, 2
	SPL 10, 1
	SUB #121, 791
	SUB -7, <-127
	CMP -1, 2
	CMP -1, 2
	DAT <-12, <100
	SUB #121, 181
