/*

Xilinx Vivado v2020.2 (64-bit) [Major: 2020, Minor: 2]
SW Build: 3064766 on Wed Nov 18 09:12:45 MST 2020
IP Build: 3064653 on Wed Nov 18 14:17:31 MST 2020

Process ID (PID): 1568
License: Customer
Mode: GUI Mode

Current time: 	Thu Jul 29 11:25:52 KST 2021
Time zone: 	Korean Standard Time (Asia/Seoul)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 12

Screen size: 3840x2160
Screen resolution (DPI): 175
Available screens: 2
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=21
Scale size: 37

Java version: 	11.0.2 64-bit
Java home: 	D:/Xilinx/Vivado/2020.2/tps/win64/jre11.0.2
Java executable location: 	D:/Xilinx/Vivado/2020.2/tps/win64/jre11.0.2/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	yongj
User home directory: C:/Users/yongj
User working directory: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1
User country: 	KR
User language: 	ko
User locale: 	ko_KR

RDI_BASEROOT: D:/Xilinx/Vivado
HDI_APPROOT: D:/Xilinx/Vivado/2020.2
RDI_DATADIR: D:/Xilinx/Vivado/2020.2/data
RDI_BINDIR: D:/Xilinx/Vivado/2020.2/bin

Vivado preferences file location: C:/Users/yongj/AppData/Roaming/Xilinx/Vivado/2020.2/vivado.xml
Vivado preferences directory: C:/Users/yongj/AppData/Roaming/Xilinx/Vivado/2020.2/
Vivado layouts directory: C:/Users/yongj/AppData/Roaming/Xilinx/Vivado/2020.2/data/layouts
PlanAhead jar file location: 	D:/Xilinx/Vivado/2020.2/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/vivado.log
Vivado journal file location: 	C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/vivado.jou
Engine tmp dir: 	C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9

Xilinx Environment Variables
----------------------------
XILINX: D:/Xilinx/Vivado/2020.2/ids_lite/ISE
XILINXD_LICENSE_FILE: 2100@115.145.210.15
XILINX_DSP: D:/Xilinx/Vivado/2020.2/ids_lite/ISE
XILINX_HLS: D:/Xilinx/Vitis_HLS/2020.2
XILINX_PLANAHEAD: D:/Xilinx/Vivado/2020.2
XILINX_VIVADO: D:/Xilinx/Vivado/2020.2
XILINX_VIVADO_HLS: D:/Xilinx/Vivado/2020.2


GUI allocated memory:	164 MB
GUI max memory:		3,072 MB
Engine allocated memory: 1,045 MB

Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 115 MB (+118351kb) [00:00:04]
// [Engine Memory]: 1,045 MB (+944560kb) [00:00:04]
// bz (cr):  Open Project : addNotify
// Opening Vivado Project: C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.xpr. Version: Vivado v2020.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,045 MB. GUI used memory: 67 MB. Current time: 7/29/21, 11:25:53 AM KST
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2471 ms.
// Tcl Message: open_project C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'. 
// Tcl Message: open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1088.105 ; gain = 6.277 
// [GUI Memory]: 131 MB (+10875kb) [00:00:15]
// Project name: project_1; location: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1; part: xcvu095-ffvb2104-2-e
dismissDialog("Open Project"); // bz
// TclEventType: FILE_SET_CHANGE
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// [GUI Memory]: 155 MB (+17346kb) [00:00:16]
// [Engine Memory]: 1,100 MB (+2921kb) [00:00:16]
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, xdma_0]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, xdma_0]", 4, true); // D - Node
// [GUI Memory]: 164 MB (+1868kb) [00:00:22]
// [GUI Memory]: 172 MB (+107kb) [00:00:25]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false, false, false, false, true, false); // u - Popup Trigger
// bz (SwingUtilities.SharedOwnerFrame):  Open IP Catalog : addNotify
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a
dismissDialog("Open IP Catalog"); // bz
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "clock"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Clock Converter ; AXI4 ; Production ; Included ; xilinx.com:ip:axi_clock_converter:2.1", 11, "AXI Clock Converter", 0, false); // L
// [GUI Memory]: 184 MB (+3318kb) [00:00:40]
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Clock Converter ; AXI4 ; Production ; Included ; xilinx.com:ip:axi_clock_converter:2.1", 11, "AXI Clock Converter", 0, false); // L
// [GUI Memory]: 199 MB (+6045kb) [00:00:41]
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Clock Converter ; AXI4 ; Production ; Included ; xilinx.com:ip:axi_clock_converter:2.1", 11); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI Clock Converter ; AXI4 ; Production ; Included ; xilinx.com:ip:axi_clock_converter:2.1", 11, "AXI Clock Converter", 0, false, false, false, false, false, true); // L - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// TclEventType: LOAD_FEATURE
// [Engine Memory]: 1,169 MB (+14111kb) [00:00:42]
// r (cr): Customize IP: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,174 MB. GUI used memory: 117 MB. Current time: 7/29/21, 11:26:28 AM KST
// Elapsed time: 22 seconds
selectComboBox("PROTOCOL (PROTOCOL)", "AXI4LITE", 2); // bY
// Elapsed time: 27 seconds
setText("Address Width", (String) null); // B
setText("Address Width", (String) null); // B
// Elapsed time: 16 seconds
selectComboBox("Data Width (DATA_WIDTH)", "64", 1); // bY
// Elapsed time: 26 seconds
selectComboBox("Is ACLK Asynchronous (ACLK_ASYNC)", "No", 1); // bY
selectComboBox("Is ACLK Asynchronous (ACLK_ASYNC)", "Yes", 0); // bY
selectComboBox("Is ACLK Asynchronous (ACLK_ASYNC)", "Yes", 0); // bY
// Elapsed time: 41 seconds
dismissDialog("Customize IP"); // r
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "AXI4-Stream Clock Converter"); // OverlayTextField
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false); // L
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false, false, false, false, false, true); // L - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// r (cr): Customize IP: addNotify
// Elapsed time: 74 seconds
setText("TDATA Width (bytes)", "64"); // B
// Elapsed time: 123 seconds
dismissDialog("Customize IP"); // r
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 6); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 8, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 1); // m
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false, false, false, false, false, true); // L - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// r (cr): Customize IP: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,194 MB. GUI used memory: 120 MB. Current time: 7/29/21, 11:32:33 AM KST
// Elapsed time: 10 seconds
setText("TDATA Width (bytes)", "64"); // B
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: CREATE_IP_CORE
// TclEventType: REPORT_IP_STATUS_STALE
dismissDialog("Customize IP"); // r
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_ip -name axis_clock_converter -vendor xilinx.com -library ip -version 1.1 -module_name axis_clock_converter_0 
// Tcl Message: INFO: [filemgmt 56-101] Creating core container 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0.xcix' for IP 'axis_clock_converter_0' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.TDATA_NUM_BYTES {64}] [get_ips axis_clock_converter_0] 
// bz (cr):  Customize IP : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_0'... 
// aI (cr): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Customize IP"); // bz
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: set_property generate_synth_checkpoint false [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_0'... 
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectButton("OptionPane.button", "OK"); // JButton
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false); // L
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "AXI4-Stream Clock Converter ; AXI4-Stream ; Production ; Included ; xilinx.com:ip:axis_clock_converter:1.1", 2, "AXI4-Stream Clock Converter", 0, false, false, false, false, false, true); // L - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// r (cr): Customize IP: addNotify
// Elapsed time: 10 seconds
setText("TDATA Width (bytes)", "64"); // B
setText("Component Name", "axis_clock_converter_c2h"); // B
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: CREATE_IP_CORE
// TclEventType: REPORT_IP_STATUS_STALE
dismissDialog("Customize IP"); // r
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_ip -name axis_clock_converter -vendor xilinx.com -library ip -version 1.1 -module_name axis_clock_converter_c2h 
// Tcl Message: INFO: [filemgmt 56-101] Creating core container 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h.xcix' for IP 'axis_clock_converter_c2h' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.TDATA_NUM_BYTES {64} CONFIG.Component_Name {axis_clock_converter_c2h}] [get_ips axis_clock_converter_c2h] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_c2h'... 
// aI (cr): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: set_property generate_synth_checkpoint false [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_c2h'... 
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectButton("OptionPane.button", "OK"); // JButton
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_pcie_app (softMC_pcie_app.v)]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 9, false, false, false, false, true, false); // D - Popup Trigger
// HMemoryUtils.trashcanNow. Engine heap size: 1,215 MB. GUI used memory: 132 MB. Current time: 7/29/21, 11:33:43 AM KST
selectMenuItem(PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE, "Re-customize IP..."); // ak
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
setText("Component Name", "axis_clock_converter_0"); // B
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_0_i : xdma_0 (xdma_0.xci)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_0_i : xdma_0 (xdma_0.xci)]", 7, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 9, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // ah
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // ah
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Source Node Properties..."); // ak
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Elapsed time: 11 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 518, 556); // bP
selectCodeEditor("xdma_app.v", 349, 1010); // bP
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 9); // D
// A (cr): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_util_aclken_converter_wrapper (axis_infrastructure_v1_1_vl_rfs.v)]", 11, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 10, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 9, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 10, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 9, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 8, false); // D
selectCodeEditor("xdma_app.v", 406, 721); // bP
selectCodeEditor("xdma_app.v", 58, 814); // bP
selectCodeEditor("xdma_app.v", 111, 1079); // bP
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 6, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v)]", 5, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 505, 1068); // bP
selectCodeEditor("xdma_app.v", 397, 1074); // bP
selectCodeEditor("xdma_app.v", 550, 1068); // bP
selectCodeEditor("xdma_app.v", 451, 1072); // bP
selectCodeEditor("xdma_app.v", 442, 1069); // bP
selectCodeEditor("xdma_app.v", 439, 1069); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 5); // m
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 7, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 7, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 7, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 23 seconds
selectCodeEditor("axis_clock_converter_0.v", 65, 363); // G
selectCodeEditor("axis_clock_converter_0.v", 65, 361, false, false, false, false, true); // G - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // r
selectCodeEditor("axis_clock_converter_0.v", 277, 374); // G
selectCodeEditor("axis_clock_converter_0.v", 42, 1157); // G
selectCodeEditor("axis_clock_converter_0.v", 59, 366); // G
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_util_aclken_converter_wrapper (axis_infrastructure_v1_1_vl_rfs.v)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 7, true); // D - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 7); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // r
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // ah
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE, "Re-customize IP..."); // ak
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
// aI (cr): Generate Output Products: addNotify
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a
selectButton(PAResourceQtoS.SimpleOutputProductDialog_APPLY_OPTIONS_AND_DISMISS_DIALOG_WITHOUT, "Apply"); // a
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: set_property generate_synth_checkpoint true [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// bz (cr):  Apply Synthesis Option : addNotify
dismissDialog("Apply Synthesis Option"); // bz
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_0'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all axis_clock_converter_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// [Engine Memory]: 1,228 MB (+1017kb) [00:11:59]
// Tcl Message: launch_runs axis_clock_converter_0_synth_1 -jobs 8 
// Tcl Message: [Thu Jul 29 11:37:44 2021] Launched axis_clock_converter_0_synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/axis_clock_converter_0_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// [GUI Memory]: 212 MB (+2721kb) [00:12:00]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 12 seconds
selectButton("OptionPane.button", "OK"); // JButton
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_util_aclken_converter_wrapper (axis_infrastructure_v1_1_vl_rfs.v)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_c2h (axis_clock_converter_c2h.xci)]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // r
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci)]", 4, false); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci)]", 4); // D
// A (cr): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci)]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectCodeEditor("ddr4_0.sv", 371, 521); // G
selectCodeEditor("ddr4_0.sv", 377, 404); // G
selectCodeEditor("ddr4_0.sv", 402, 110); // G
selectCodeEditor("ddr4_0.sv", 402, 109, false, false, false, false, true); // G - Double Click
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 8, true); // D - Node
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 11, true); // D - Node
// [Engine Memory]: 1,305 MB (+16059kb) [00:13:07]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 11, true, false, false, false, false, true); // D - Double Click - Node
// [GUI Memory]: 229 MB (+7414kb) [00:13:08]
// HMemoryUtils.trashcanNow. Engine heap size: 1,305 MB. GUI used memory: 177 MB. Current time: 7/29/21, 11:38:54 AM KST
selectCodeEditor("axis_clock_converter_0.v", 169, 330); // G
selectCodeEditor("axis_clock_converter_0.v", 65, 464); // G
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true, false, false, false, false, true); // D - Double Click - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,338 MB. GUI used memory: 177 MB. Current time: 7/29/21, 11:39:14 AM KST
// Elapsed time: 10 seconds
selectCodeEditor("ddr4_0.sv", 394, 308); // G
selectCodeEditor("ddr4_0.sv", 395, 306, false, false, false, false, true); // G - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 12, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("axis_clock_converter_0.v", 225, 234); // G
selectCodeEditor("axis_clock_converter_0.v", 225, 232, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 172, 566); // G
selectCodeEditor("axis_clock_converter_0.v", 267, 249); // G
selectCodeEditor("axis_clock_converter_0.v", 267, 247, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 324, 243); // G
selectCodeEditor("axis_clock_converter_0.v", 18, 602); // G
typeControlKey((HResource) null, "axis_clock_converter_0.v", 'c'); // G
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv), inst : ddr4_0_ddr4 (ddr4_0_ddr4.sv)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_c2h (axis_clock_converter_c2h.xci)]", 16, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_pcie_app (softMC_pcie_app.v)]", 17, false); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_0 (axis_clock_converter_0.xci)]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, false); // D
selectCodeEditor("xdma_app.v", 170, 856); // bP
selectCodeEditor("xdma_app.v", 270, 1130); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 190, 1171); // bP
selectCodeEditor("xdma_app.v", 259, 905); // bP
selectCodeEditor("xdma_app.v", 167, 883); // bP
selectCodeEditor("xdma_app.v", 8, 954); // bP
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 668, 1071); // bP
selectCodeEditor("xdma_app.v", 63, 495); // bP
selectCodeEditor("xdma_app.v", 278, 563); // bP
selectCodeEditor("xdma_app.v", 269, 985); // bP
selectCodeEditor("xdma_app.v", 269, 984, false, false, false, false, true); // bP - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 272, 372); // bP
selectCodeEditor("xdma_app.v", 272, 371, false, false, false, false, true); // bP - Double Click
// Elapsed time: 24 seconds
selectCodeEditor("xdma_app.v", 180, 341); // bP
selectCodeEditor("xdma_app.v", 180, 338, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 185, 650); // bP
selectCodeEditor("xdma_app.v", 185, 650, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 258, 689); // bP
selectCodeEditor("xdma_app.v", 258, 688, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 326, 735); // bP
selectCodeEditor("xdma_app.v", 273, 697); // bP
selectCodeEditor("xdma_app.v", 272, 696, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 263, 684); // bP
selectCodeEditor("xdma_app.v", 263, 685, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 287, 273); // bP
selectCodeEditor("xdma_app.v", 287, 272, false, false, false, false, true); // bP - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("xdma_app.v", 200, 690); // bP
selectCodeEditor("xdma_app.v", 200, 688, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 239, 698); // bP
selectCodeEditor("xdma_app.v", 239, 698, false, false, false, false, true); // bP - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 205, 1138); // bP
selectCodeEditor("xdma_app.v", 301, 903); // bP
selectCodeEditor("xdma_app.v", 184, 890); // bP
selectCodeEditor("xdma_app.v", 194, 960); // bP
selectCodeEditor("xdma_app.v", 214, 1047); // bP
selectCodeEditor("xdma_app.v", 213, 1031); // bP
selectCodeEditor("xdma_app.v", 205, 1013); // bP
selectCodeEditor("xdma_app.v", 204, 1036); // bP
selectCodeEditor("xdma_app.v", 204, 1047); // bP
selectCodeEditor("xdma_app.v", 209, 1075); // bP
selectCodeEditor("xdma_app.v", 339, 751); // bP
selectCodeEditor("xdma_app.v", 66, 761); // bP
selectCodeEditor("xdma_app.v", 77, 758); // bP
selectCodeEditor("xdma_app.v", 277, 755); // bP
// Elapsed time: 22 seconds
selectCodeEditor("xdma_app.v", 338, 878); // bP
selectCodeEditor("xdma_app.v", 259, 777); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 77, 1108); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 209, 1115); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey(null, null, 'z');
selectCodeEditor("xdma_app.v", 260, 520); // bP
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectCodeEditor("xdma_app.v", 263, 522); // bP
selectCodeEditor("xdma_app.v", 413, 383); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC.v", 4); // m
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // N
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // N
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 3); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 17, 819); // bP
selectCodeEditor("xdma_app.v", 211, 818); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 411, 929); // bP
selectCodeEditor("xdma_app.v", 574, 850); // bP
selectCodeEditor("xdma_app.v", 491, 545); // bP
selectCodeEditor("xdma_app.v", 106, 1256); // bP
selectCodeEditor("xdma_app.v", 486, 487); // bP
selectCodeEditor("xdma_app.v", 312, 822); // bP
selectCodeEditor("xdma_app.v", 288, 440); // bP
selectCodeEditor("xdma_app.v", 279, 809); // bP
selectCodeEditor("xdma_app.v", 328, 521); // bP
selectCodeEditor("xdma_app.v", 341, 497); // bP
selectCodeEditor("xdma_app.v", 340, 562); // bP
selectCodeEditor("xdma_app.v", 330, 594); // bP
selectCodeEditor("xdma_app.v", 329, 662); // bP
selectCodeEditor("xdma_app.v", 323, 704); // bP
selectCodeEditor("xdma_app.v", 313, 612); // bP
selectCodeEditor("xdma_app.v", 314, 566); // bP
selectCodeEditor("xdma_app.v", 314, 551); // bP
selectCodeEditor("xdma_app.v", 321, 594); // bP
selectCodeEditor("xdma_app.v", 320, 549); // bP
selectCodeEditor("xdma_app.v", 342, 507); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 6); // m
selectCodeEditor("axis_clock_converter_0.v", 573, 387); // G
selectCodeEditor("axis_clock_converter_0.v", 148, 279); // G
selectCodeEditor("axis_clock_converter_0.v", 148, 278, false, false, false, false, true); // G - Double Click
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 317, 721); // bP
selectCodeEditor("xdma_app.v", 317, 721, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 319, 720); // bP
selectCodeEditor("xdma_app.v", 319, 720, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 321, 720); // bP
selectCodeEditor("xdma_app.v", 321, 720); // bP
selectCodeEditor("xdma_app.v", 351, 769); // bP
selectCodeEditor("xdma_app.v", 315, 718); // bP
selectCodeEditor("xdma_app.v", 315, 717, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 3); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 1285, 854); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "sys_rst_n"); // l
selectCodeEditor("xilinx_dma_pcie_ep.sv", 268, 823); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 268, 823, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 278, 825); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 278, 825, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 292, 821); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 292, 821, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 299, 814); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 299, 813, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 310, 821); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 310, 821, false, false, false, false, true); // bP - Double Click
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 68, 396); // bP
selectCodeEditor("xdma_app.v", 68, 780); // bP
selectCodeEditor("xdma_app.v", 281, 790); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 323, 828); // bP
selectCodeEditor("xdma_app.v", 73, 791); // bP
selectCodeEditor("xdma_app.v", 450, 531); // bP
selectCodeEditor("xdma_app.v", 245, 441); // bP
selectCodeEditor("xdma_app.v", 210, 473); // bP
selectCodeEditor("xdma_app.v", 514, 361); // bP
selectCodeEditor("xdma_app.v", 490, 337); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 3); // m
selectMenuItem((HResource) null, "New Vertical Group"); // JMenuItem
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 4); // m
selectCodeEditor("softMC_top.v", 205, 563); // bP
selectCodeEditor("softMC_top.v", 205, 563, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 91, 549); // bP
selectCodeEditor("softMC_top.v", 91, 548, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 655, 571); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "app_clk"); // l
selectCodeEditor("xilinx_dma_pcie_ep.sv", 242, 396); // bP
// Elapsed time: 50 seconds
selectCodeEditor("softMC_top.v", 250, 557); // bP
selectCodeEditor("softMC_top.v", 283, 560); // bP
selectCodeEditor("softMC_top.v", 268, 599); // bP
selectCodeEditor("softMC_top.v", 248, 570); // bP
selectCodeEditor("softMC_top.v", 248, 570, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 174, 402); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 174, 402, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("softMC_top.v", 414, 561); // bP
selectCodeEditor("softMC_top.v", 145, 569); // bP
selectCodeEditor("softMC_top.v", 145, 569, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 184, 575); // bP
selectCodeEditor("softMC_top.v", 184, 574, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 204, 570); // bP
selectCodeEditor("softMC_top.v", 204, 569, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 442, 436); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 191, 414); // bP
selectCodeEditor("softMC_top.v", 688, 595); // bP
selectCodeEditor("softMC_top.v", 438, 582); // bP
selectCodeEditor("softMC_top.v", 426, 557); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 200, 415); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 165, 395); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 165, 394, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("softMC_top.v", 209, 560); // bP
selectCodeEditor("softMC_top.v", 209, 560, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 384, 432); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 368, 420); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 359, 411); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 145, 452); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 145, 453, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 160, 431); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 160, 430, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 182, 435); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 182, 435, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "app_clk"); // l
selectCodeEditor("xilinx_dma_pcie_ep.sv", 275, 332); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 233, 291); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 130, 300); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 130, 300, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 522, 328); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 177, 314); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 177, 314, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("softMC_top.v", 274, 596); // bP
selectCodeEditor("softMC_top.v", 229, 562); // bP
selectCodeEditor("softMC_top.v", 229, 562, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'v'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 297, 382); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 176, 290); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 176, 289, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 183, 324); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 182, 331); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 182, 331, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "app_clk"); // l
selectCodeEditor("softMC_top.v", 227, 557); // bP
selectCodeEditor("softMC_top.v", 227, 557, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 242, 563); // bP
selectCodeEditor("softMC_top.v", 242, 563, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 223, 950); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 223, 950, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 156, 953); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 230, 942); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 230, 942, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'v'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 383, 922); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 182, 951); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 80, 951); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 481, 322); // bP
selectCodeEditor("xdma_app.v", 317, 842); // bP
selectCodeEditor("xdma_app.v", 317, 842, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "user_clk"); // l
selectCodeEditor("xilinx_dma_pcie_ep.sv", 219, 939); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 219, 937, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 241, 944); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 241, 944, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 254, 945); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 254, 945, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xdma_app.v", 286, 563); // bP
selectCodeEditor("xdma_app.v", 286, 562, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 299, 560); // bP
selectCodeEditor("xdma_app.v", 299, 559, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 407, 623); // bP
selectCodeEditor("xdma_app.v", 260, 834); // bP
selectCodeEditor("xdma_app.v", 260, 834, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 258, 857); // bP
selectCodeEditor("xdma_app.v", 258, 856, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 264, 940); // bP
selectCodeEditor("xdma_app.v", 263, 861); // bP
selectCodeEditor("xdma_app.v", 263, 861, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 273, 910); // bP
selectCodeEditor("xdma_app.v", 269, 938); // bP
selectCodeEditor("xdma_app.v", 269, 938, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 302, 715); // bP
selectCodeEditor("xdma_app.v", 302, 714, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 476, 767); // bP
selectCodeEditor("xdma_app.v", 295, 778); // bP
selectCodeEditor("xdma_app.v", 295, 778, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 286, 587); // bP
selectCodeEditor("xdma_app.v", 286, 587, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey(null, null, 'z');
selectCodeEditor("xdma_app.v", 272, 41); // bP
selectCodeEditor("xdma_app.v", 272, 41, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 366, 724); // bP
selectCodeEditor("xdma_app.v", 582, 718); // bP
selectCodeEditor("xdma_app.v", 676, 606); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 510, 558); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 509, 789); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 420, 896); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 376, 940); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 252, 939); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 252, 938, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 264, 939); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 264, 939, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 271, 939); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 272, 939, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 290, 942); // bP
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 141, 958); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 141, 957, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'v'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 357, 953); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 357, 932); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 356, 921); // bP
// Elapsed time: 12 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 326, 664); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 326, 663, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 338, 654); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 338, 654, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 92, 746); // bP
selectCodeEditor("xdma_app.v", 425, 323); // bP
selectCodeEditor("xdma_app.v", 190, 367); // bP
selectCodeEditor("xdma_app.v", 190, 367, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 138, 756); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 138, 756, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'v'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 339, 751); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 728, 491); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 4); // m
selectCodeEditor("softMC_top.v", 570, 415); // bP
selectCodeEditor("softMC_top.v", 297, 570); // bP
selectCodeEditor("softMC_top.v", 256, 573); // bP
selectCodeEditor("softMC_top.v", 296, 571); // bP
selectCodeEditor("softMC_top.v", 224, 559); // bP
selectCodeEditor("softMC_top.v", 224, 558, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "softmc_clk"); // l
selectCodeEditor("softMC_top.v", 190, 750); // bP
selectCodeEditor("softMC_top.v", 344, 752); // bP
typeControlKey(null, null, 'z');
selectCodeEditor("xilinx_dma_pcie_ep.sv", 145, 600); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 145, 600, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 163, 587); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 164, 586, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("softMC_top.v", 99, 752); // bP
selectCodeEditor("softMC_top.v", 99, 752, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 131, 780); // bP
selectCodeEditor("softMC_top.v", 114, 750); // bP
selectCodeEditor("softMC_top.v", 114, 749, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'v'); // bP
selectCodeEditor("softMC_top.v", 293, 746); // bP
selectCodeEditor("softMC_top.v", 360, 760); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 214, 430); // bP
selectCodeEditor("xdma_app.v", 210, 555); // bP
selectCodeEditor("xdma_app.v", 218, 438); // bP
selectCodeEditor("xdma_app.v", 374, 554); // bP
selectCodeEditor("xdma_app.v", 231, 810); // bP
selectCodeEditor("xdma_app.v", 291, 432); // bP
selectCodeEditor("xdma_app.v", 291, 432, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 211, 942); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 160, 460); // bP
selectCodeEditor("xdma_app.v", 160, 458, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 627, 893); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 575, 571); // bP
// Elapsed time: 41 seconds
selectCodeEditor("xdma_app.v", 218, 654); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 232, 589); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 229, 612); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 236, 459); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 230, 485); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 226, 534); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 520, 573); // bP
selectCodeEditor("xdma_app.v", 519, 593); // bP
selectCodeEditor("xdma_app.v", 516, 618); // bP
selectCodeEditor("xdma_app.v", 516, 652); // bP
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, xdma_0]", 6); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, axis_clock_converter_0.dcp]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, axis_clock_converter_0_sim_netlist.vhdl]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true); // D - Node
// [GUI Memory]: 241 MB (+457kb) [00:28:08]
selectCodeEditor("axis_clock_converter_0.v", 375, 941); // G
selectCodeEditor("axis_clock_converter_0.v", 8, 155); // G
selectCodeEditor("axis_clock_converter_0.v", 415, 946); // G
typeControlKey((HResource) null, "axis_clock_converter_0.v", 'c'); // G
// Elapsed time: 22 seconds
selectCodeEditor("axis_clock_converter_0.v", 532, 475); // G
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 482, 461); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 387, 468); // bP
selectCodeEditor("xdma_app.v", 387, 467, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 376, 513); // bP
selectCodeEditor("xdma_app.v", 398, 468); // bP
selectCodeEditor("xdma_app.v", 398, 467, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 52 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 515, 559); // bP
selectCodeEditor("xdma_app.v", 439, 691); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 231, 938); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 440, 722); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 229, 965); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 414, 766); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 221, 1001); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 436, 558); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 231, 1069); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 437, 596); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 229, 1106); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 411, 624); // bP
selectCodeEditor("xdma_app.v", 413, 621); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 222, 1144); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 522, 1119); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 18 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
selectCodeEditor("xdma_app.v", 411, 943); // bP
selectCodeEditor("xdma_app.v", 411, 941, false, false, false, false, true); // bP - Double Click
// Elapsed time: 94 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci)]", 12, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci)]", 12, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci)]", 12, false); // D
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
// aI (cr): Generate Output Products: addNotify
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_ALL_IP_INCLUDING_IP_CONTAINED, "Out of context per IP"); // a
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// [GUI Memory]: 257 MB (+3581kb) [00:32:55]
// Tcl Message: set_property generate_synth_checkpoint true [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_c2h'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all axis_clock_converter_c2h] } 
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axis_clock_converter_c2h, cache-ID = 9c4259d178e6928e; cache size = 419.019 MB. 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: FILE_SET_CHANGE
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] -no_script -sync -force -quiet 
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// Tcl Message: INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 16 seconds
selectButton("OptionPane.button", "OK"); // JButton
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true); // D - Node
// r (cr): Re-customize IP: addNotify
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true, false, false, false, false, true); // D - Double Click - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
// [GUI Memory]: 271 MB (+1361kb) [00:33:23]
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE, "Re-customize IP..."); // ak
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
// [GUI Memory]: 295 MB (+11147kb) [00:33:31]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, rdback_fifo]", 5, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, xdma_0]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, rdback_fifo]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, instr_fifo]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // ah
selectCodeEditor("xdma_app.v", 422, 587); // bP
selectCodeEditor("xdma_app.v", 493, 583); // bP
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 4); // m
selectCodeEditor("softMC_top.v", 501, 467); // bP
selectCodeEditor("softMC_top.v", 501, 466, false, false, false, false, true); // bP - Double Click
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 380, 387); // bP
selectCodeEditor("xdma_app.v", 439, 402); // bP
selectCodeEditor("xdma_app.v", 444, 375); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 561, 415); // bP
selectCodeEditor("xdma_app.v", 515, 380); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 653, 432); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 676, 455); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 120, 399); // bP
selectCodeEditor("xdma_app.v", 117, 457); // bP
selectCodeEditor("xdma_app.v", 559, 463); // bP
selectCodeEditor("xdma_app.v", 507, 410); // bP
selectCodeEditor("xdma_app.v", 517, 431); // bP
selectCodeEditor("xdma_app.v", 503, 391); // bP
selectCodeEditor("xdma_app.v", 124, 522); // bP
selectCodeEditor("xdma_app.v", 32, 453); // bP
selectCodeEditor("xdma_app.v", 446, 523); // bP
selectCodeEditor("xdma_app.v", 531, 521); // bP
selectCodeEditor("xdma_app.v", 553, 459); // bP
selectCodeEditor("xdma_app.v", 114, 511); // bP
selectCodeEditor("xdma_app.v", 124, 531); // bP
selectCodeEditor("xdma_app.v", 399, 535); // bP
selectCodeEditor("xdma_app.v", 273, 395); // bP
selectCodeEditor("xdma_app.v", 273, 394, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 431, 407); // bP
selectCodeEditor("xdma_app.v", 511, 457); // bP
selectCodeEditor("xdma_app.v", 307, 529); // bP
// Elapsed time: 25 seconds
selectCodeEditor("xdma_app.v", 200, 230); // bP
selectCodeEditor("xdma_app.v", 426, 235); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 72, 134); // bP
selectCodeEditor("xdma_app.v", 44, 139); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// 'cA' command handler elapsed time: 4 seconds
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 12:02:49 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 12:02:49 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 983, 163); // bP
selectCodeEditor("xdma_app.v", 886, 268); // bP
selectCodeEditor("xdma_app.v", 757, 264); // bP
selectCodeEditor("xdma_app.v", 738, 245); // bP
selectCodeEditor("xdma_app.v", 739, 258); // bP
selectCodeEditor("xdma_app.v", 740, 237); // bP
selectCodeEditor("xdma_app.v", 731, 220); // bP
selectCodeEditor("xdma_app.v", 721, 188); // bP
// Elapsed time: 18 seconds
selectCodeEditor("xdma_app.v", 173, 340); // bP
selectCodeEditor("xdma_app.v", 173, 339, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 257, 729); // bP
selectCodeEditor("xdma_app.v", 257, 728, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 227, 344); // bP
selectCodeEditor("xdma_app.v", 227, 342, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 227, 342); // bP
selectCodeEditor("xdma_app.v", 276, 388); // bP
selectCodeEditor("xdma_app.v", 243, 340); // bP
selectCodeEditor("xdma_app.v", 243, 339, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 291, 404); // bP
selectCodeEditor("xdma_app.v", 340, 434); // bP
selectCodeEditor("xdma_app.v", 440, 457); // bP
selectCodeEditor("xdma_app.v", 511, 475); // bP
selectCodeEditor("xdma_app.v", 515, 497); // bP
selectCodeEditor("xdma_app.v", 509, 548); // bP
selectCodeEditor("xdma_app.v", 496, 539); // bP
selectCodeEditor("xdma_app.v", 513, 587); // bP
selectCodeEditor("xdma_app.v", 526, 627); // bP
selectCodeEditor("xdma_app.v", 523, 651); // bP
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Failed: addNotify
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Synthesis Failed"); // ag
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // g: FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // g: FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:323]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:323]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v;-;;-;16;-;line;-;323;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:323]. ]", 2, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. ]", 3, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. ]", 3, true, false, false, false, false, true); // ah - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6156] failed synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57]. , [Synth 8-6156] failed synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:323]. ]", 2, false); // ah
// Elapsed time: 21 seconds
selectCodeEditor("xdma_app.v", 88, 308); // bP
selectCodeEditor("xdma_app.v", 277, 578); // bP
selectCodeEditor("xdma_app.v", 299, 566); // bP
selectCodeEditor("xdma_app.v", 449, 489); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 12:04:37 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 12:04:37 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 2578 ms. Increasing delay to 7734 ms.
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Synthesis Failed: addNotify
// Elapsed time: 45 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ag
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-448] named port connection 'app_clk' does not exist for instance 'EP' of module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:691]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC_top.v;-;;-;16;-;line;-;691;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-448] named port connection 'app_clk' does not exist for instance 'EP' of module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:691]. ]", 2, false, false, false, false, false, true); // ah - Double Click
selectCodeEditor("softMC_top.v", 402, 333); // bP
selectCodeEditor("softMC_top.v", 204, 525); // bP
selectCodeEditor("softMC_top.v", 204, 524, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 212, 526); // bP
selectCodeEditor("softMC_top.v", 212, 524, false, false, false, false, true); // bP - Double Click
// Elapsed time: 23 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 203, 622); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 194, 592); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 194, 591, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("softMC_top.v", 71, 340); // bP
selectCodeEditor("softMC_top.v", 71, 339, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'v'); // bP
selectCodeEditor("softMC_top.v", 506, 387); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 12:06:07 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 12:06:07 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
// Elapsed time: 174 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ag
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 3, true); // ah - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v;-;;-;16;-;line;-;303;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 3, true); // ah - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v;-;;-;16;-;line;-;303;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 3, true, false, false, false, false, true); // ah - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 2nd driver pin 'EP/xdma_0_i/m_axis_h2c_tdata_0[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. ]", 4, false); // ah
// HMemoryUtils.trashcanNow. Engine heap size: 1,350 MB. GUI used memory: 220 MB. Current time: 7/29/21, 12:09:14 PM KST
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 2nd driver pin 'EP/xdma_0_i/m_axis_h2c_tdata_0[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. ]", 4, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 2nd driver pin 'EP/xdma_0_i/m_axis_h2c_tdata_0[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 2nd driver pin 'EP/xdma_0_i/m_axis_h2c_tdata_0[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 2nd driver pin 'EP/xdma_0_i/m_axis_h2c_tdata_0[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 2nd driver pin 'EP/xdma_0_i/m_axis_h2c_tdata_0[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. ]", 4, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv;-;;-;16;-;line;-;239;-;;-;16;-;"); // ah
// [Engine Memory]: 1,408 MB (+39142kb) [00:43:38]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 2nd driver pin 'EP/xdma_0_i/m_axis_h2c_tdata_0[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. ]", 4, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[30] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[30]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 5, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[30] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[30]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[30] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[30]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[30] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[30]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 5, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v;-;;-;16;-;line;-;303;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[30] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[30]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 5, false, false, false, false, false, true); // ah - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 330, 484); // bP
selectCodeEditor("xdma_app.v", 330, 483, false, false, false, false, true); // bP - Double Click
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 3); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/m_axis_h2c_tdata[0] has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/Q.. ]", 9, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
// Elapsed time: 44 seconds
selectCodeEditor("xdma_app.v", 449, 403); // bP
selectCodeEditor("xdma_app.v", 449, 403, false, false, false, false, true); // bP - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/m_axis_h2c_tdata[0] has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/Q.. ]", 9, true); // ah - Node
// Elapsed time: 10 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 3); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. , [Synth 8-6859] multi-driven net on pin EP/s_axis_c2h_tready_0 with 2nd driver pin 'EP/xdma_0_i/s_axis_c2h_tready_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. ]", 68, false); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 3); // ah
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/m_axis_h2c_tdata[0] has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/Q.. ]", 9); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/m_axis_h2c_tdata[0] has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/Q.. ]", 9, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 37, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 38, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 38, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 39, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 40, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 40, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/m_axis_h2c_tdata[0] has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/Q.. , [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/s_axis_tready has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/s_axis_tready_INST_0/O, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_rdy_100_reg/Q.. ]", 41, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 42, false); // ah
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 74, false); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/m_axis_h2c_tdata[0] has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_dat_100_reg[0]/Q.. ]", 9); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation]", 4); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_app_i/H2C_CONVERT/m_axis_tdata[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:303]. ]", 3, true); // ah - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,412 MB. GUI used memory: 211 MB. Current time: 7/29/21, 12:39:14 PM KST
// Elapsed time: 2914 seconds
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // g: FALSE
selectCodeEditor("xdma_app.v", 422, 781); // bP
selectCodeEditor("xdma_app.v", 422, 780, false, false, false, false, true); // bP - Double Click
// Elapsed time: 17 seconds
selectCodeEditor("xdma_app.v", 115, 974); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 125, 973); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 118, 978); // bP
selectCodeEditor("xdma_app.v", 89, 596); // bP
selectCodeEditor("xdma_app.v", 531, 1053); // bP
selectCodeEditor("xdma_app.v", 304, 849); // bP
selectCodeEditor("xdma_app.v", 304, 849, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 271, 966); // bP
selectCodeEditor("xdma_app.v", 271, 966, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 280, 971); // bP
selectCodeEditor("xdma_app.v", 280, 971, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 309, 881); // bP
selectCodeEditor("xdma_app.v", 309, 880, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 339, 880); // bP
selectCodeEditor("xdma_app.v", 339, 880, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 348, 915); // bP
selectCodeEditor("xdma_app.v", 348, 915, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 364, 950); // bP
selectCodeEditor("xdma_app.v", 364, 950, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 364, 949); // bP
selectCodeEditor("xdma_app.v", 364, 949, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 364, 1011); // bP
selectCodeEditor("xdma_app.v", 364, 1011, false, false, false, false, true); // bP - Double Click
// Elapsed time: 62 seconds
closeView(PAResourceOtoP.PAViews_IP_CATALOG, "IP Catalog"); // W
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 3); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 3); // m
selectCodeEditor("axis_clock_converter_0.v", 656, 461); // G
selectCodeEditor("axis_clock_converter_0.v", 810, 715); // G
selectCodeEditor("axis_clock_converter_0.v", 141, 562); // G
selectCodeEditor("axis_clock_converter_0.v", 141, 561, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 146, 558); // G
selectCodeEditor("axis_clock_converter_0.v", 146, 558, false, false, false, false, true); // G - Double Click
// Elapsed time: 18 seconds
selectCodeEditor("axis_clock_converter_0.v", 288, 972); // G
selectCodeEditor("axis_clock_converter_0.v", 288, 971, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 330, 985); // G
selectCodeEditor("axis_clock_converter_0.v", 330, 984, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 372, 1019); // G
selectCodeEditor("axis_clock_converter_0.v", 503, 1042); // G
selectCodeEditor("axis_clock_converter_0.v", 497, 1056); // G
selectCodeEditor("axis_clock_converter_0.v", 490, 1044); // G
selectCodeEditor("axis_clock_converter_0.v", 488, 1052); // G
selectCodeEditor("axis_clock_converter_0.v", 477, 1063); // G
// Elapsed time: 16 seconds
selectCodeEditor("axis_clock_converter_0.v", 292, 849); // G
selectCodeEditor("axis_clock_converter_0.v", 292, 848, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 314, 854); // G
selectCodeEditor("axis_clock_converter_0.v", 314, 853, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 258, 775); // G
selectCodeEditor("axis_clock_converter_0.v", 258, 774, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 279, 780); // G
selectCodeEditor("axis_clock_converter_0.v", 279, 779, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 307, 789); // G
selectCodeEditor("axis_clock_converter_0.v", 307, 788, false, false, false, false, true); // G - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("axis_clock_converter_0.v", 332, 744); // G
selectCodeEditor("axis_clock_converter_0.v", 332, 744, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 332, 744); // G
selectCodeEditor("axis_clock_converter_0.v", 332, 743, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 285, 781); // G
selectCodeEditor("axis_clock_converter_0.v", 285, 779, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 297, 810); // G
selectCodeEditor("axis_clock_converter_0.v", 297, 810, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 313, 812); // G
selectCodeEditor("axis_clock_converter_0.v", 313, 811, false, false, false, false, true); // G - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 1); // m
selectCodeEditor("xdma_app.v", 938, 614); // bP
selectCodeEditor("xdma_app.v", 887, 733); // bP
selectCodeEditor("xdma_app.v", 906, 602); // bP
// Elapsed time: 15 seconds
selectCodeEditor("xdma_app.v", 393, 611); // bP
selectCodeEditor("xdma_app.v", 393, 611, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 401, 621); // bP
selectCodeEditor("xdma_app.v", 401, 621, false, false, false, false, true); // bP - Double Click
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectButton(PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, "Documentation"); // E
selectMenuItem(PAResourceCommand.PACommandNames_SHOW_PRODUCT_GUIDE, "Product Guide"); // ak
// Run Command: PAResourceCommand.PACommandNames_SHOW_PRODUCT_GUIDE
dismissDialog("Re-customize IP"); // r
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // r
// Elapsed time: 16 seconds
selectCodeEditor("xdma_app.v", 242, 1030); // bP
selectCodeEditor("xdma_app.v", 242, 1029, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 261, 1040); // bP
selectCodeEditor("xdma_app.v", 261, 1039, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 272, 920); // bP
selectCodeEditor("xdma_app.v", 272, 919, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 463, 826); // bP
selectCodeEditor("xdma_app.v", 527, 950); // bP
selectCodeEditor("xdma_app.v", 487, 918); // bP
selectCodeEditor("xdma_app.v", 317, 916); // bP
selectCodeEditor("xdma_app.v", 317, 915, false, false, false, false, true); // bP - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 506, 770); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 0); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 432, 360); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 432, 359, false, false, false, false, true); // bP - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 90, 971); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 419, 1256); // bP
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'v'); // bP
selectCodeEditor("xdma_app.v", 153, 738); // bP
selectCodeEditor("xdma_app.v", 87, 603); // bP
selectCodeEditor("xdma_app.v", 91, 977); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xilinx_dma_pcie_ep.sv", 310, 1132); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 310, 1131, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 338, 1044); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 338, 1043, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 544, 700); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 226, 1140); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 226, 1139, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 239, 1141); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 239, 1140, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 559, 1048); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bz (cr):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 13:06:20 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 13:06:20 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Starting Design Runs"); // bz
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // g: TRUE
// Elapsed time: 58 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_IP_EXAMPLE_DESIGN, "Open IP Example Design..."); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_IP_EXAMPLE_DESIGN
// w (cr): Open IP Example Design: addNotify
selectButton(PAResourceOtoP.OpenIPExampleDesign_EXAMPLE_PROJECT_DIRECTORY, (String) null); // t
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
selectButton(RDIResource.HFolderChooserHelpers_JUMP_TO_HOME_DIRECTORY, (String) null); // a
setFolderChooser("C:/Users/yongj/Desktop/xusps3_test");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// 'u' command handler elapsed time: 13 seconds
dismissDialog("Open IP Example Design"); // w
// bz (cr):  Open IP Example Design : addNotify
// Tcl Message: open_example_project -force -dir C:/Users/yongj/Desktop/xusps3_test [get_ips  axis_clock_converter_0] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'axis_clock_converter_0'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: open_example_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1416.883 ; gain = 0.000 
// Elapsed time: 42 seconds
dismissDialog("Open IP Example Design"); // bz
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,412 MB. GUI used memory: 214 MB. Current time: 7/29/21, 1:09:14 PM KST
// Elapsed time: 59 seconds
dismissDialog("Implementation Failed"); // ag
// Elapsed time: 25 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[31] with 1st driver pin 'EP/xdma_0_i/m_axis_h2c_tdata_0[31]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:239]. , [Synth 8-6859] multi-driven net on pin EP/m_axis_h2c_tdata_0[30] with 2nd driver pin 'EP/H2C_CONVERT/m_axis_tdata[30]' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:346]. ]", 6, false, false, false, false, false, true); // ah - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 116, 993); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 100, 1017); // bP
selectCodeEditor("xdma_app.v", 80, 1040); // bP
selectCodeEditor("xdma_app.v", 371, 1036); // bP
selectCodeEditor("xdma_app.v", 459, 997); // bP
selectCodeEditor("xdma_app.v", 79, 1050); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 426, 999); // bP
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'v'); // bP
selectCodeEditor("xdma_app.v", 487, 839); // bP
selectCodeEditor("xdma_app.v", 902, 609); // bP
// Elapsed time: 38 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 258, 327); // bP
// Elapsed time: 14 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
// Elapsed time: 15 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 6); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 6); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 7); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 7); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 7); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 7); // D
// Elapsed time: 14 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 7); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 7); // D
// Elapsed time: 34 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Instantiation Template]", 2); // D
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 12, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 12); // D
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_clock_converter_v1_1_23_axisc_sample_cycle_ratio (axis_clock_converter_v1_1_vl_rfs.v)]", 14, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_clock_converter_v1_1_23_axisc_sync_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 15, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_clock_converter_v1_1_23_axisc_sample_cycle_ratio (axis_clock_converter_v1_1_vl_rfs.v)]", 14, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_clock_converter_v1_1_23_axisc_sync_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 15, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_clock_converter_v1_1_23_axisc_sample_cycle_ratio (axis_clock_converter_v1_1_vl_rfs.v)]", 14, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_clock_converter_v1_1_23_axisc_sync_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 15, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_infrastructure_v1_1_0_util_axis2vector (axis_infrastructure_v1_1_vl_rfs.v)]", 16, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_infrastructure_v1_1_0_util_aclken_converter (axis_infrastructure_v1_1_vl_rfs.v)]", 17, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_infrastructure_v1_1_0_util_vector2axis (axis_infrastructure_v1_1_vl_rfs.v)]", 18, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_clock_converter_v1_1_23_axisc_async_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 13, false); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 20); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 20); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_util_aclken_converter_wrapper (axis_infrastructure_v1_1_vl_rfs.v)]", 19); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_util_aclken_converter_wrapper (axis_infrastructure_v1_1_vl_rfs.v)]", 19); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, axis_clock_converter_c2h (axis_clock_converter_c2h.xci)]", 24); // D
// A (cr): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A
// Elapsed time: 50 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Instantiation Template, axis_clock_converter_0.vho]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Instantiation Template, axis_clock_converter_0.veo]", 4, false); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis]", 5); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0.v]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0.v]", 11, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 61 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 0); // m
// Elapsed time: 227 seconds
selectCodeEditor("xdma_app.v", 44, 106); // bP
selectCodeEditor("xdma_app.v", 77, 526); // bP
// Elapsed time: 25 seconds
selectCodeEditor("xdma_app.v", 753, 842); // bP
selectCodeEditor("xdma_app.v", 86, 973); // bP
selectCodeEditor("xdma_app.v", 428, 232); // bP
// Elapsed time: 70 seconds
selectCodeEditor("xdma_app.v", 318, 276); // bP
selectCodeEditor("xdma_app.v", 318, 276, false, false, false, false, true); // bP - Double Click
// Elapsed time: 18 seconds
selectCodeEditor("xdma_app.v", 79, 793); // bP
selectCodeEditor("xdma_app.v", 197, 780); // bP
selectCodeEditor("xdma_app.v", 78, 816); // bP
selectCodeEditor("xdma_app.v", 82, 399); // bP
selectCodeEditor("xdma_app.v", 339, 421); // bP
selectCodeEditor("xdma_app.v", 361, 438); // bP
selectCodeEditor("xdma_app.v", 349, 438); // bP
selectCodeEditor("xdma_app.v", 398, 443); // bP
selectCodeEditor("xdma_app.v", 127, 522); // bP
selectCodeEditor("xdma_app.v", 143, 709); // bP
selectCodeEditor("xdma_app.v", 295, 772); // bP
selectCodeEditor("xdma_app.v", 152, 538); // bP
selectCodeEditor("xdma_app.v", 152, 537, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 160, 610); // bP
selectCodeEditor("xdma_app.v", 134, 422); // bP
selectCodeEditor("xdma_app.v", 134, 420, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 81, 443); // bP
selectCodeEditor("xdma_app.v", 130, 435); // bP
selectCodeEditor("xdma_app.v", 263, 437); // bP
selectCodeEditor("xdma_app.v", 263, 436, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 131, 463); // bP
selectCodeEditor("xdma_app.v", 131, 462, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 195, 410); // bP
selectCodeEditor("xdma_app.v", 163, 369); // bP
selectCodeEditor("xdma_app.v", 163, 369, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 185, 416); // bP
selectCodeEditor("xdma_app.v", 189, 376); // bP
selectCodeEditor("xdma_app.v", 189, 376, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 189, 407); // bP
selectCodeEditor("xdma_app.v", 189, 359); // bP
selectCodeEditor("xdma_app.v", 190, 359); // bP
selectCodeEditor("xdma_app.v", 183, 374); // bP
selectCodeEditor("xdma_app.v", 183, 373, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 360, 369); // bP
selectCodeEditor("xdma_app.v", 360, 369, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 360, 368); // bP
selectCodeEditor("xdma_app.v", 391, 392); // bP
selectCodeEditor("xdma_app.v", 439, 360); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 433, 525); // bP
selectCodeEditor("xdma_app.v", 299, 469); // bP
selectCodeEditor("xdma_app.v", 299, 467, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 322, 334); // bP
selectCodeEditor("xdma_app.v", 347, 336); // bP
selectCodeEditor("xdma_app.v", 304, 460); // bP
selectCodeEditor("xdma_app.v", 304, 459, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 179, 461); // bP
selectCodeEditor("xdma_app.v", 270, 461); // bP
selectCodeEditor("xdma_app.v", 270, 460, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 338, 504); // bP
selectCodeEditor("xdma_app.v", 316, 469); // bP
selectCodeEditor("xdma_app.v", 316, 468, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 153, 475); // bP
selectCodeEditor("xdma_app.v", 153, 475, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 217, 504); // bP
selectCodeEditor("xdma_app.v", 233, 468); // bP
selectCodeEditor("xdma_app.v", 162, 462); // bP
selectCodeEditor("xdma_app.v", 162, 461, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 151, 440); // bP
selectCodeEditor("xdma_app.v", 163, 464); // bP
selectCodeEditor("xdma_app.v", 322, 464); // bP
selectCodeEditor("xdma_app.v", 261, 533); // bP
selectCodeEditor("xdma_app.v", 209, 500); // bP
selectCodeEditor("xdma_app.v", 179, 473); // bP
selectCodeEditor("xdma_app.v", 179, 472, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 311, 461); // bP
selectCodeEditor("xdma_app.v", 311, 460, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 317, 501); // bP
selectCodeEditor("xdma_app.v", 315, 471); // bP
selectCodeEditor("xdma_app.v", 315, 471, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 322, 511); // bP
selectCodeEditor("xdma_app.v", 321, 470); // bP
selectCodeEditor("xdma_app.v", 320, 469, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 244, 379); // bP
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 248, 555); // bP
selectCodeEditor("xdma_app.v", 298, 559); // bP
selectCodeEditor("xdma_app.v", 356, 560); // bP
selectCodeEditor("xdma_app.v", 297, 560); // bP
selectCodeEditor("xdma_app.v", 297, 559, false, false, false, false, true); // bP - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 310, 601); // bP
selectCodeEditor("xdma_app.v", 310, 599, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 307, 631); // bP
selectCodeEditor("xdma_app.v", 292, 607); // bP
selectCodeEditor("xdma_app.v", 292, 607, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 323, 604); // bP
selectCodeEditor("xdma_app.v", 323, 604, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 344, 598); // bP
selectCodeEditor("xdma_app.v", 344, 597, false, false, false, false, true); // bP - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 138, 902); // bP
selectCodeEditor("xdma_app.v", 138, 900, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 145, 913); // bP
selectCodeEditor("xdma_app.v", 145, 912, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "app_en", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "app_en"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "app_en"); // l
selectCodeEditor("xdma_app.v", 358, 818); // bP
selectCodeEditor("xdma_app.v", 358, 818, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 358, 817); // bP
selectCodeEditor("xdma_app.v", 287, 834); // bP
selectCodeEditor("xdma_app.v", 165, 817); // bP
selectCodeEditor("xdma_app.v", 165, 815, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 286, 831); // bP
selectCodeEditor("xdma_app.v", 297, 815); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "app_en", true); // l
selectCodeEditor("xdma_app.v", 277, 820); // bP
selectCodeEditor("xdma_app.v", 277, 819, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 388, 656); // bP
selectCodeEditor("xdma_app.v", 388, 655, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 422, 678); // bP
selectCodeEditor("xdma_app.v", 224, 665); // bP
selectCodeEditor("xdma_app.v", 224, 664, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 229, 660); // bP
selectCodeEditor("xdma_app.v", 229, 659, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 413, 651); // bP
selectCodeEditor("xdma_app.v", 413, 650, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 413, 649); // bP
selectCodeEditor("xdma_app.v", 413, 649, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 228, 658); // bP
selectCodeEditor("xdma_app.v", 228, 656, false, false, false, false, true); // bP - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("xdma_app.v", 228, 660); // bP
selectCodeEditor("xdma_app.v", 296, 507); // bP
selectCodeEditor("xdma_app.v", 296, 507, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 323, 525); // bP
selectCodeEditor("xdma_app.v", 324, 490); // bP
selectCodeEditor("xdma_app.v", 323, 489, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 212, 659); // bP
selectCodeEditor("xdma_app.v", 212, 659, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 227, 671); // bP
selectCodeEditor("xdma_app.v", 293, 684); // bP
selectCodeEditor("xdma_app.v", 233, 650); // bP
selectCodeEditor("xdma_app.v", 233, 650, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 283, 699); // bP
selectCodeEditor("xdma_app.v", 209, 667); // bP
selectCodeEditor("xdma_app.v", 209, 666, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 224, 661); // bP
selectCodeEditor("xdma_app.v", 225, 660, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 407, 656); // bP
selectCodeEditor("xdma_app.v", 407, 655, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 439, 639); // bP
selectCodeEditor("xdma_app.v", 439, 638, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 442, 659); // bP
selectCodeEditor("xdma_app.v", 442, 659, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 426, 689); // bP
selectCodeEditor("xdma_app.v", 421, 664); // bP
selectCodeEditor("xdma_app.v", 421, 663, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 161, 608); // bP
selectCodeEditor("xdma_app.v", 258, 574); // bP
selectCodeEditor("xdma_app.v", 325, 501); // bP
selectCodeEditor("xdma_app.v", 325, 500, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 439, 499); // bP
selectCodeEditor("xdma_app.v", 442, 459); // bP
selectCodeEditor("xdma_app.v", 414, 523); // bP
selectCodeEditor("xdma_app.v", 436, 590); // bP
selectCodeEditor("xdma_app.v", 438, 627); // bP
selectCodeEditor("xdma_app.v", 422, 655); // bP
selectCodeEditor("xdma_app.v", 106, 586); // bP
selectCodeEditor("xdma_app.v", 225, 594); // bP
selectCodeEditor("xdma_app.v", 159, 594); // bP
selectCodeEditor("xdma_app.v", 159, 592, false, false, false, false, true); // bP - Double Click
// Elapsed time: 24 seconds
selectCodeEditor("xdma_app.v", 225, 596); // bP
selectCodeEditor("xdma_app.v", 229, 579); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// Elapsed time: 62 seconds
selectCodeEditor("xdma_app.v", 326, 585); // bP
selectCodeEditor("xdma_app.v", 327, 580); // bP
selectCodeEditor("xdma_app.v", 327, 579, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 356, 594); // bP
selectCodeEditor("xdma_app.v", 237, 596); // bP
selectCodeEditor("xdma_app.v", 283, 597); // bP
selectCodeEditor("xdma_app.v", 283, 596, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 326, 599); // bP
selectCodeEditor("xdma_app.v", 326, 599, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 92, 399); // bP
selectCodeEditor("xdma_app.v", 102, 443); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 214, 462); // bP
selectCodeEditor("xdma_app.v", 214, 460, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 205, 468); // bP
selectCodeEditor("xdma_app.v", 205, 465, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 328, 644, false, false, false, true, false); // bP - Popup Trigger
selectCodeEditor("xdma_app.v", 217, 609); // bP
selectCodeEditor("xdma_app.v", 235, 650); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 390, 659); // bP
selectCodeEditor("xdma_app.v", 409, 657); // bP
selectCodeEditor("xdma_app.v", 364, 660); // bP
selectCodeEditor("xdma_app.v", 414, 669); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
selectCodeEditor("xdma_app.v", 232, 17); // bP
selectCodeEditor("xdma_app.v", 232, 17, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 279, 16); // bP
selectCodeEditor("xdma_app.v", 262, 70); // bP
selectCodeEditor("xdma_app.v", 269, 90); // bP
selectCodeEditor("xdma_app.v", 271, 150); // bP
selectCodeEditor("xdma_app.v", 266, 77); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid"); // l
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 517, 713); // bP
selectCodeEditor("xdma_app.v", 265, 563); // bP
// Elapsed time: 10 seconds
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 113, 920); // bP
selectCodeEditor("xdma_app.v", 52, 342, true, false, false, false, false); // bP - Shift Key
selectCodeEditor("xdma_app.v", 88, 359); // bP
selectCodeEditor("xdma_app.v", 11, 174, true, false, false, false, false); // bP - Shift Key
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 388, 417); // bP
selectCodeEditor("xdma_app.v", 538, 336); // bP
selectCodeEditor("xdma_app.v", 438, 412); // bP
selectCodeEditor("xdma_app.v", 473, 518); // bP
selectCodeEditor("xdma_app.v", 389, 391); // bP
selectCodeEditor("xdma_app.v", 703, 328); // bP
typeControlKey(null, null, 'z');
selectCodeEditor("xdma_app.v", 713, 331); // bP
selectCodeEditor("xdma_app.v", 733, 322); // bP
selectCodeEditor("xdma_app.v", 425, 466); // bP
selectCodeEditor("xdma_app.v", 837, 556); // bP
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 160, 855); // bP
selectCodeEditor("xdma_app.v", 160, 854, false, false, false, false, true); // bP - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 317, 596); // bP
selectCodeEditor("xdma_app.v", 317, 595, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 282, 596); // bP
selectCodeEditor("xdma_app.v", 282, 594, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 229, 624); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 377, 622); // bP
selectCodeEditor("xdma_app.v", 377, 620, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_0"); // l
selectCodeEditor("xdma_app.v", 196, 723); // bP
selectCodeEditor("xdma_app.v", 243, 773); // bP
selectCodeEditor("xdma_app.v", 305, 723); // bP
selectCodeEditor("xdma_app.v", 362, 718); // bP
selectCodeEditor("xdma_app.v", 277, 718); // bP
selectCodeEditor("xdma_app.v", 277, 718, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 304, 720); // bP
selectCodeEditor("xdma_app.v", 304, 720, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 300, 391); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 273, 429); // bP
selectCodeEditor("xdma_app.v", 273, 429, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w", true); // l
// Elapsed time: 20 seconds
selectCodeEditor("xdma_app.v", 328, 535); // bP
selectCodeEditor("xdma_app.v", 211, 533); // bP
selectCodeEditor("xdma_app.v", 181, 488); // bP
selectCodeEditor("xdma_app.v", 321, 509); // bP
selectCodeEditor("xdma_app.v", 217, 435); // bP
selectCodeEditor("xdma_app.v", 117, 434); // bP
selectCodeEditor("xdma_app.v", 191, 546); // bP
selectCodeEditor("xdma_app.v", 137, 558); // bP
selectCodeEditor("xdma_app.v", 138, 557, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 435, 464); // bP
selectCodeEditor("xdma_app.v", 435, 463, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 568, 550); // bP
selectCodeEditor("xdma_app.v", 570, 564); // bP
selectCodeEditor("xdma_app.v", 525, 366); // bP
selectCodeEditor("xdma_app.v", 525, 364, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 212, 845); // bP
selectCodeEditor("xdma_app.v", 219, 845); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 296, 843); // bP
selectCodeEditor("xdma_app.v", 296, 842, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 415, 855); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 234, 777); // bP
selectCodeEditor("xdma_app.v", 234, 776, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "app_instr"); // l
selectCodeEditor("xdma_app.v", 324, 822); // bP
selectCodeEditor("xdma_app.v", 324, 821, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rx_data_r"); // l
selectCodeEditor("xdma_app.v", 433, 912); // bP
selectCodeEditor("xdma_app.v", 505, 914); // bP
selectCodeEditor("xdma_app.v", 451, 914); // bP
selectCodeEditor("xdma_app.v", 451, 913, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 377, 440); // bP
selectCodeEditor("xdma_app.v", 369, 543); // bP
selectCodeEditor("xdma_app.v", 369, 544); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 320, 598); // bP
selectCodeEditor("xdma_app.v", 320, 597, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 326, 591); // bP
selectCodeEditor("xdma_app.v", 326, 589, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 367, 591); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 219, 806); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 388, 819); // bP
selectCodeEditor("xdma_app.v", 388, 818, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 388, 821); // bP
selectCodeEditor("xdma_app.v", 388, 821, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 359, 821); // bP
selectCodeEditor("xdma_app.v", 340, 835); // bP
selectCodeEditor("xdma_app.v", 324, 809); // bP
selectCodeEditor("xdma_app.v", 174, 780); // bP
selectCodeEditor("xdma_app.v", 228, 787); // bP
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 371, 904); // bP
selectCodeEditor("xdma_app.v", 371, 902, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 420, 906); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 232, 793); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 373, 780); // bP
selectCodeEditor("xdma_app.v", 373, 779, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 436, 790); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w"); // l
// Elapsed time: 10 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w"); // l
selectCodeEditor("xdma_app.v", 208, 655); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 205, 1056); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 186, 1041); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 179, 1010); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 285, 232); // bP
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
dismissDialog("Synthesis is Out-of-date"); // A
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs synth_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 13:33:50 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 24 seconds
selectCodeEditor("xdma_app.v", 491, 398); // bP
selectCodeEditor("xdma_app.v", 483, 439); // bP
selectCodeEditor("xdma_app.v", 361, 430); // bP
selectCodeEditor("xdma_app.v", 361, 430, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 373, 424); // bP
selectCodeEditor("xdma_app.v", 373, 424, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 408, 428); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 17 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_w"); // l
selectCodeEditor("xdma_app.v", 121, 96); // bP
selectCodeEditor("xdma_app.v", 346, 402); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 196, 521); // bP
selectCodeEditor("xdma_app.v", 124, 365); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Completed: addNotify
// Elapsed time: 12 seconds
dismissDialog("Synthesis Completed"); // ag
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bz (cr):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 13:35:06 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 13:35:06 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Starting Design Runs"); // bz
selectCodeEditor("xdma_app.v", 143, 756); // bP
selectCodeEditor("xdma_app.v", 142, 975); // bP
selectCodeEditor("xdma_app.v", 264, 676); // bP
selectCodeEditor("xdma_app.v", 264, 675, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 346, 708); // bP
selectCodeEditor("xdma_app.v", 346, 708, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 367, 714); // bP
selectCodeEditor("xdma_app.v", 367, 714, false, false, false, false, true); // bP - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 533, 948); // bP
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("xilinx_dma_pcie_ep.sv", 202, 217); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 279, 1015); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 288, 1025); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 485, 845); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 28 seconds
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // g: TRUE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // g: FALSE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectCodeEditor("xdma_app.v", 170, 329); // bP
selectCodeEditor("xdma_app.v", 170, 328, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 24 seconds
selectCodeEditor("xdma_app.v", 384, 333); // bP
selectCodeEditor("xdma_app.v", 384, 333, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
dismissDialog("Implementation Failed"); // ag
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // g: FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q.. ]", 5, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q.. ]", 5); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 6, false); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q.. ]", 5); // ah
selectCodeEditor("xdma_app.v", 374, 467); // bP
selectCodeEditor("xdma_app.v", 374, 467, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 390, 466); // bP
selectCodeEditor("xdma_app.v", 390, 466, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 403, 465); // bP
selectCodeEditor("xdma_app.v", 403, 465, false, false, false, false, true); // bP - Double Click
// Elapsed time: 16 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q.. ]", 5); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 6, false); // ah
selectCodeEditor("xdma_app.v", 586, 635); // bP
selectCodeEditor("xdma_app.v", 567, 671); // bP
selectCodeEditor("xdma_app.v", 188, 1051); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// am (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a
// bz (cr):  Save Constraints : addNotify
// bz (cr):  Starting Design Runs : addNotify
dismissDialog("Save Project"); // am
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Thu Jul 29 13:38:22 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 13:38:22 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1431.742 ; gain = 0.000 
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 237, 782); // bP
selectCodeEditor("xdma_app.v", 237, 781, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 263, 785); // bP
selectCodeEditor("xdma_app.v", 263, 785, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 304, 818); // bP
selectCodeEditor("xdma_app.v", 304, 818, false, false, false, false, true); // bP - Double Click
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 1); // m
selectCodeEditor("xdma_app.v", 327, 367); // bP
selectCodeEditor("xdma_app.v", 327, 366, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 358, 396); // bP
selectCodeEditor("xdma_app.v", 358, 396, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 374, 438); // bP
selectCodeEditor("xdma_app.v", 374, 438, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 378, 390); // bP
selectCodeEditor("xdma_app.v", 378, 389, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 378, 375); // bP
selectCodeEditor("xdma_app.v", 378, 374, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 124, 366); // bP
selectCodeEditor("xdma_app.v", 124, 366, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("axis_clock_converter_0.v", 491, 485); // G
selectCodeEditor("axis_clock_converter_0.v", 607, 524); // G
typeControlKey((HResource) null, "axis_clock_converter_0.v", 'v'); // G
selectCodeEditor("axis_clock_converter_0.v", 503, 417); // G
typeControlKey((HResource) null, "axis_clock_converter_0.v", 'c'); // G
selectCodeEditor("axis_clock_converter_0.v", 511, 394); // G
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "(* X_INTERFACE_INFO = \"xilinx.com:signal:reset:1.0 S_RSTIF RST\" *)"); // l
selectCodeEditor("xdma_app.v", 195, 326); // bP
selectCodeEditor("xdma_app.v", 195, 326, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 195, 326); // bP
selectCodeEditor("xdma_app.v", 200, 343); // bP
// HMemoryUtils.trashcanNow. Engine heap size: 1,412 MB. GUI used memory: 214 MB. Current time: 7/29/21, 1:39:15 PM KST
selectCodeEditor("xdma_app.v", 75, 336); // bP
selectCodeEditor("xdma_app.v", 216, 344); // bP
selectCodeEditor("xdma_app.v", 213, 339); // bP
selectCodeEditor("xdma_app.v", 81, 332); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("axis_clock_converter_0.v", 660, 312); // G
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 25 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
selectCodeEditor("xdma_app.v", 381, 779); // bP
selectCodeEditor("xdma_app.v", 381, 778, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 362, 198); // bP
selectCodeEditor("xdma_app.v", 362, 198, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 375, 655); // bP
selectCodeEditor("xdma_app.v", 375, 654, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 395, 657); // bP
selectCodeEditor("xdma_app.v", 395, 657, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 405, 665); // bP
selectCodeEditor("xdma_app.v", 405, 665, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 451, 700); // bP
selectCodeEditor("xdma_app.v", 457, 723); // bP
selectCodeEditor("xdma_app.v", 369, 621); // bP
selectCodeEditor("xdma_app.v", 369, 621, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 670, 668); // bP
selectCodeEditor("xdma_app.v", 600, 731); // bP
selectCodeEditor("xdma_app.v", 496, 669); // bP
selectCodeEditor("xdma_app.v", 501, 693); // bP
selectCodeEditor("xdma_app.v", 499, 711); // bP
selectCodeEditor("xdma_app.v", 492, 742); // bP
selectCodeEditor("xdma_app.v", 492, 765); // bP
selectCodeEditor("xdma_app.v", 488, 796); // bP
selectCodeEditor("xdma_app.v", 479, 823); // bP
// Elapsed time: 12 seconds
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // g: TRUE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
selectCodeEditor("xdma_app.v", 699, 744); // bP
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axix"); // l
dismissDialog("Implementation Failed"); // ag
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // g: FALSE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5, true); // ah - Node
selectCodeEditor("xdma_app.v", 324, 434); // bP
selectCodeEditor("xdma_app.v", 324, 434, false, false, false, false, true); // bP - Double Click
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 7, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 19, false); // ah
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 69, false); // ah
selectCodeEditor("xdma_app.v", 189, 1008); // bP
selectCodeEditor("xdma_app.v", 188, 1007, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 11 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
selectCodeEditor("xdma_app.v", 407, 646); // bP
selectCodeEditor("xdma_app.v", 407, 646, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 68, false); // ah
// Elapsed time: 15 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 69, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5, true); // ah - Node
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 777, 355); // bP
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// i (cr): Reset and Re-run: addNotify
selectButton(RDIResource.BaseDialog_YES, "Reset and Re-run"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Reset and Re-run"); // i
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run impl_1 
// bz (cr):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 13:42:34 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// 'c' command handler elapsed time: 7 seconds
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 369, 404); // bP
selectCodeEditor("xdma_app.v", 369, 403, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 190, 793); // bP
selectCodeEditor("xdma_app.v", 190, 792, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 204, 794); // bP
selectCodeEditor("xdma_app.v", 204, 793, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tvalid"); // l
selectCodeEditor("xdma_app.v", 420, 629); // bP
selectCodeEditor("xdma_app.v", 420, 628, false, false, false, false, true); // bP - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 397, 367); // bP
selectCodeEditor("xdma_app.v", 397, 366, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 11 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_0"); // l
selectCodeEditor("xdma_app.v", 383, 642); // bP
selectCodeEditor("xdma_app.v", 383, 641, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_0"); // l
selectCodeEditor("xdma_app.v", 259, 232); // bP
selectCodeEditor("xdma_app.v", 259, 231, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 287, 238); // bP
selectCodeEditor("xdma_app.v", 287, 238, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 455, 237); // bP
selectCodeEditor("xdma_app.v", 455, 237, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
// Elapsed time: 10 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_w"); // l
dismissDialog("Implementation Failed"); // ag
selectCodeEditor("xdma_app.v", 685, 522); // bP
selectCodeEditor("xdma_app.v", 404, 527); // bP
selectCodeEditor("xdma_app.v", 404, 527, false, false, false, false, true); // bP - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q.. ]", 5, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q.. ]", 5, true, false, false, false, true, false); // ah - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
openHTML ("http://www.xilinx.com/cgi-bin/search/errornav?E=&B=&T=DRC%3AMDRV-1");z
// Elapsed time: 19 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q, and EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q.. ]", 5); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 7, false); // ah
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xcvu095-ffvb2104-2-e Top: softMC_top 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// HMemoryUtils.trashcanNow. Engine heap size: 2,238 MB. GUI used memory: 215 MB. Current time: 7/29/21, 1:44:31 PM KST
// WARNING: HEventQueue.dispatchEvent() is taking  1048 ms.
// TclEventType: ELABORATE_START
// [Engine Memory]: 2,238 MB (+797199kb) [02:18:53]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 0); // m
// HMemoryUtils.trashcanNow. Engine heap size: 2,295 MB. GUI used memory: 215 MB. Current time: 7/29/21, 1:44:45 PM KST
selectCodeEditor("xdma_app.v", 284, 502); // bP
selectCodeEditor("xdma_app.v", 284, 502, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 355, 509); // bP
selectCodeEditor("xdma_app.v", 355, 508, false, false, false, false, true); // bP - Double Click
// [Engine Memory]: 2,360 MB (+9925kb) [02:19:03]
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11, true); // D - Node
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// HMemoryUtils.trashcanNow. Engine heap size: 2,540 MB. GUI used memory: 214 MB. Current time: 7/29/21, 1:45:20 PM KST
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,594 MB. GUI used memory: 214 MB. Current time: 7/29/21, 1:45:23 PM KST
// [Engine Memory]: 2,594 MB (+122082kb) [02:19:38]
// TclEventType: DESIGN_NEW
// [GUI Memory]: 314 MB (+3651kb) [02:19:40]
// Xgd.load filename: D:/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexu/devint/virtexu/xcvu095/xcvu095.xgd; ZipEntry: xcvu095_detail.xgd elapsed time: 1.6s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.8s
// [Engine Memory]: 2,731 MB (+7403kb) [02:19:41]
// [GUI Memory]: 346 MB (+17320kb) [02:19:41]
// [Engine Memory]: 2,879 MB (+12486kb) [02:19:42]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  4031 ms.
// TclEventType: CURR_DESIGN_SET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.8s
// Tcl Message: INFO: [Device 21-403] Loading part xcvu095-ffvb2104-2-e 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.352 ; gain = 245.250 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] 
// Tcl Message: 	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_DIV bound to: 5 - type: integer  	Parameter MAINT_PRESCALER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] 
// Tcl Message: 	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter tPRDI bound to: 1000000 - type: integer  	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer  	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer  	Parameter tZQI bound to: 128000000 - type: integer  	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer  	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267] INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_APP bound to: 2'b01  	Parameter STATE_MAINT bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52] INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] INFO: [Synth 8-638] synthesizing module 'instr_fifo' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:542] INFO: [Synth 8-256] done synthesizing module 'instr_fifo' (35#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (36#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter TWO bound to: 2 - type: integer  	Parameter HIGH bound to: 1'b1  	Parameter LOW bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:192] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:259] INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter LOW bound to: 1'b0  	Parameter HIGH bound to: 1'b1  	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (37#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (38#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (39#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (40#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] 
// Tcl Message: 	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (41#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] INFO: [Synth 8-6155] done synthesizing module 'softMC' (42#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] 
// Tcl Message: 	Parameter REFCLK_EN_TX_PATH bound to: 1'b0  	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00  	Parameter REFCLK_ICNTL_RX bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (43#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (44#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] INFO: [Synth 8-6157] synthesizing module 'xdma_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (45#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/axis_clock_converter_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter_0' (46#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/axis_clock_converter_0_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xdma_app' (47#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57] INFO: [Synth 8-6155] done synthesizing module 'xilinx_dma_pcie_ep' (48#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:57] INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (49#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2660.262 ; gain = 567.160 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2660.262 ; gain = 567.160 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2660.262 ; gain = 567.160 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.262 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1126 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:77] 
// Tcl Message: Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2873.914 ; gain = 0.000 
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 3232.066 ; gain = 1138.965 
// Tcl Message: 75 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 3232.066 ; gain = 1798.324 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 35 seconds
dismissDialog("Open Elaborated Design"); // bz
// PAPropertyPanels.initPanels (EP (xilinx_dma_pcie_ep)) elapsed time: 0.3s
// PAPropertyPanels.initPanels (xdma_app_i (xdma_app)) elapsed time: 0.2s
// PAPropertyPanels.initPanels (<const0>) elapsed time: 0.5s
// Elapsed time: 36 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 3); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 478, 332); // bP
selectCodeEditor("xdma_app.v", 507, 361); // bP
selectCodeEditor("xdma_app.v", 514, 298); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 973, 410); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tdata", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tdata"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tdata"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tdata"); // l
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tdata"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 5); // m
selectCodeEditor("axis_clock_converter_0.v", 1191, 583); // G
// Elapsed time: 12 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tdata"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("xdma_app.v", 329, 752); // bP
selectCodeEditor("xdma_app.v", 329, 752, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 354, 754); // bP
selectCodeEditor("xdma_app.v", 354, 753, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 369, 884); // bP
selectCodeEditor("xdma_app.v", 369, 883, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_0"); // l
selectCodeEditor("xdma_app.v", 303, 997); // bP
selectCodeEditor("xdma_app.v", 303, 996, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 312, 1001); // bP
selectCodeEditor("xdma_app.v", 312, 1000, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 5); // m
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Instantiation Template]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
// Elapsed time: 21 seconds
setText("TDATA Width (bytes)", "8"); // B
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DG_GRAPH_STALE
dismissDialog("Re-customize IP"); // r
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.TDATA_NUM_BYTES {8}] [get_ips axis_clock_converter_0] 
// aI (cr): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 368 MB (+5270kb) [02:21:45]
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_0'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all axis_clock_converter_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -no_script -sync -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run axis_clock_converter_0_synth_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs axis_clock_converter_0_synth_1 -jobs 8 
// Tcl Message: [Thu Jul 29 13:47:33 2021] Launched axis_clock_converter_0_synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/axis_clock_converter_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 3); // m
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
dismissDialog("Managing Output Products"); // bz
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "OK"); // JButton
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 21, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bz (cr):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 13:47:56 2021] Launched axis_clock_converter_0_synth_1, synth_1... Run output will be captured here: axis_clock_converter_0_synth_1: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/axis_clock_converter_0_synth_1/runme.log synth_1: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log 
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 13:47:57 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true); // D - Node
selectCodeEditor("axis_clock_converter_0.v", 294, 619); // G
selectCodeEditor("axis_clock_converter_0.v", 294, 618, false, false, false, false, true); // G - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 3); // m
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,053 MB (+31231kb) [02:22:34]
// HMemoryUtils.trashcanNow. Engine heap size: 3,064 MB. GUI used memory: 301 MB. Current time: 7/29/21, 1:48:20 PM KST
selectCodeEditor("xdma_app.v", 361, 490); // bP
selectCodeEditor("xdma_app.v", 361, 489, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 238, 929); // bP
selectCodeEditor("xdma_app.v", 238, 928, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 238, 941); // bP
selectCodeEditor("xdma_app.v", 238, 940, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 243, 942); // bP
selectCodeEditor("xdma_app.v", 243, 942, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 16 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 584, 1262); // bP
selectCodeEditor("xdma_app.v", 616, 142); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 208, 1003); // bP
selectCodeEditor("xdma_app.v", 204, 1033); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 99, 1035); // bP
selectCodeEditor("xdma_app.v", 138, 1046); // bP
selectCodeEditor("xdma_app.v", 467, 1069); // bP
selectCodeEditor("xdma_app.v", 489, 1049); // bP
selectCodeEditor("xdma_app.v", 115, 1067); // bP
selectCodeEditor("xdma_app.v", 119, 1069); // bP
selectCodeEditor("xdma_app.v", 791, 1103); // bP
selectCodeEditor("xdma_app.v", 537, 1104); // bP
selectCodeEditor("xdma_app.v", 739, 1100); // bP
selectCodeEditor("xdma_app.v", 336, 1050); // bP
selectCodeEditor("xdma_app.v", 350, 1060); // bP
selectCodeEditor("xdma_app.v", 286, 1052); // bP
selectCodeEditor("xdma_app.v", 120, 1105); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 484, 1103); // bP
selectCodeEditor("xdma_app.v", 594, 1114); // bP
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 514, 222); // bP
selectCodeEditor("xdma_app.v", 619, 206); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 246, 1110); // bP
selectCodeEditor("xdma_app.v", 246, 1109, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
// Elapsed time: 37 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
dismissDialog("Implementation Failed"); // ag
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aK
selectTab((HResource) null, (HResource) null, "Messages", 1); // aK
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 7, false); // ah
// Elapsed time: 21 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 7, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 8, false); // ah
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 491, 447); // bP
selectCodeEditor("xdma_app.v", 484, 216); // bP
selectCodeEditor("xdma_app.v", 484, 215, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 509, 215); // bP
selectCodeEditor("xdma_app.v", 509, 214, false, false, false, false, true); // bP - Double Click
// Elapsed time: 15 seconds
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // g: TRUE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 8); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 8); // ah
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[62]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 129, 347); // bP
selectCodeEditor("xdma_app.v", 129, 346, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 330, 336); // bP
selectCodeEditor("xdma_app.v", 330, 335, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 346, 341); // bP
selectCodeEditor("xdma_app.v", 346, 340, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 353, 330); // bP
selectCodeEditor("xdma_app.v", 353, 329, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 21 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_w"); // l
selectCodeEditor("xdma_app.v", 217, 855); // bP
selectCodeEditor("xdma_app.v", 217, 854, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 450, 475); // bP
selectCodeEditor("xdma_app.v", 450, 474, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 460, 469); // bP
selectCodeEditor("xdma_app.v", 460, 467, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 176, 356); // bP
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false, false, false, false, true, false); // ah - Popup Trigger
openHTML ("http://www.xilinx.com/cgi-bin/search/errornav?E=&B=&T=Synth%3A8-4442");z
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 2); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 377, 1074); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 292, 466); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 7); // m
selectMenuItem((HResource) null, "New Vertical Group"); // JMenuItem
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 2); // m
selectCodeEditor("axis_clock_converter_0.v", 305, 618); // G
selectCodeEditor("axis_clock_converter_0.v", 305, 616, false, false, false, false, true); // G - Double Click
typeControlKey((HResource) null, "axis_clock_converter_0.v", 'c'); // G
selectCodeEditor("xdma_app.v", 422, 475); // bP
// Run Command: RDIResourceCommand.RDICommands_FIND
// g (cr): Find: addNotify
dismissDialog("Find"); // g
selectCodeEditor("xdma_app.v", 602, 417); // bP
// Elapsed time: 11 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tdata"); // l
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // g: FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5); // ah
// Elapsed time: 32 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 19); // u
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 19); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design, Report DRC]", 27, false); // u
// am (cr): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a
// bz (cr):  Save Constraints : addNotify
// bz (cr):  Open Synthesized Design : addNotify
// TclEventType: DESIGN_STALE
dismissDialog("Save Project"); // am
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xcvu095-ffvb2104-2-e 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
selectCodeEditor("xdma_app.v", 156, 470); // bP
selectCodeEditor("xdma_app.v", 155, 469, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 262, 481); // bP
selectCodeEditor("xdma_app.v", 262, 480, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 275, 464); // bP
selectCodeEditor("xdma_app.v", 275, 463, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_w"); // l
selectCodeEditor("xdma_app.v", 209, 1); // bP
// HMemoryUtils.trashcanNow. Engine heap size: 3,201 MB. GUI used memory: 305 MB. Current time: 7/29/21, 1:54:50 PM KST
// TclEventType: DEBUG_PORT_ADD
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// [Engine Memory]: 3,387 MB (+190306kb) [02:29:16]
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// HMemoryUtils.trashcanNow. Engine heap size: 3,564 MB. GUI used memory: 303 MB. Current time: 7/29/21, 1:55:05 PM KST
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: TIMING_RESULTS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// Elapsed time: 21 seconds
selectCodeEditor("xdma_app.v", 377, 774); // bP
selectCodeEditor("xdma_app.v", 360, 749); // bP
selectCodeEditor("xdma_app.v", 360, 748, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// TclEventType: DESIGN_NEW
// [Engine Memory]: 3,598 MB (+43622kb) [02:29:29]
// HMemoryUtils.trashcanNow. Engine heap size: 3,598 MB. GUI used memory: 303 MB. Current time: 7/29/21, 1:55:14 PM KST
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w"); // l
// [Engine Memory]: 3,796 MB (+18822kb) [02:29:30]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 7, false); // ah
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.6s
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  3331 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.348 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1125 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Chipscope 16-324] Core: u_ddr4_0 UUID: 3fd6d934-2c58-576c-8b83-36d6fdf59d81  
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:49] INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:49] INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:77] 
// Tcl Message: Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Generating merged BMM file for the design top 'ddr4_0'... 
// Tcl Message: INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/sw/calibration_0/Debug/calibration_ddr.elf  INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design. 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3935.012 ; gain = 0.000 
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1244, 220); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1273, 258); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1298, 222); // dS
// Device view-level: 0.0
// ExpRunCommands.openSynthResults elapsed time: 45.2s
// Tcl Message: open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 4158.727 ; gain = 779.078 
// Run Command: PAResourceCommand.PACommandNames_REPORT_DRC
dismissDialog("Open Synthesized Design"); // bz
// bz (cr):  Get rule deck name : addNotify
// [Engine Memory]: 4,253 MB (+279971kb) [02:29:40]
// i (cr): Report DRC: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3897 ms.
// Tcl Message: INFO: [IP_Flow 19-1839] IP Catalog is up to date. INFO: [IP_Flow 19-1839] IP Catalog is up to date. 
dismissDialog("Report DRC"); // i
// HMemoryUtils.trashcanNow. Engine heap size: 4,772 MB. GUI used memory: 331 MB. Current time: 7/29/21, 1:55:35 PM KST
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_DESIGN, "Close Synthesized Design"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_CLOSE_DESIGN
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Design : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// RouteApi: Init Delay Mediator Swing Worker Join Forever
// Tcl Message: close_design 
// [Engine Memory]: 5,182 MB (+751352kb) [02:29:59]
// RouteApi::initDelayMediator elapsed time: 29.1s
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 312 MB. Current time: 7/29/21, 1:55:50 PM KST
// Engine heap size: 5,315 MB. GUI used memory: 313 MB. Current time: 7/29/21, 1:55:50 PM KST
// WARNING: HEventQueue.dispatchEvent() is taking  1159 ms.
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5661.652 ; gain = 156.852 
// 'a' command handler elapsed time: 10 seconds
dismissDialog("Close Design"); // bz
// Elapsed time: 26 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5, true); // ah - Node
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_DESIGN, "Close Elaborated Design"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_CLOSE_DESIGN
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Design : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 283 MB. Current time: 7/29/21, 1:56:29 PM KST
// Engine heap size: 5,315 MB. GUI used memory: 284 MB. Current time: 7/29/21, 1:56:29 PM KST
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// Tcl Message: INFO: [Runs 36-396] self-extracted dcp file (from core container) could not be removed from disk: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/axis_clock_converter_0/axis_clock_converter_0.dcp 
// 'a' command handler elapsed time: 3 seconds
dismissDialog("Close Design"); // bz
selectCodeEditor("xilinx_dma_pcie_ep.sv", 242, 390); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 242, 390, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 247, 372); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 247, 372, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 235, 401); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 235, 401, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 256, 375); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 256, 374, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 246, 397); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 246, 397, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
// Elapsed time: 13 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_0_i : xdma_0 (xdma_0.xci)]", 9); // D
// A (cr): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A
selectCodeEditor("xilinx_dma_pcie_ep.sv", 137, 720); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 137, 720, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_0_i : xdma_0 (xdma_0.xci), xdma_0 (xdma_0.sv)]", 13, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_0_i : xdma_0 (xdma_0.xci), xdma_0 (xdma_0.sv)]", 13, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("xdma_0.sv", 478, 316); // G
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "axi_aclk"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 0); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 296, 423); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 296, 421, false, false, false, false, true); // bP - Double Click
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5); // ah
selectCodeEditor("xdma_app.v", 107, 650); // bP
selectCodeEditor("xdma_app.v", 105, 592); // bP
selectCodeEditor("xdma_app.v", 108, 617); // bP
selectCodeEditor("xdma_app.v", 351, 205); // bP
// TclEventType: FILE_SET_CHANGE
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 18); // u
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 18); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bz (cr):  Resetting Runs : addNotify
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
selectCodeEditor("xdma_app.v", 132, 611); // bP
// Tcl Message: [Thu Jul 29 13:57:55 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 13:57:56 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h
// bz (cr):  Resetting Runs : addNotify
selectButton("OptionPane.button", "Cancel Process"); // JButton
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bz (cr):  Resetting Runs : addNotify
selectButton("OptionPane.button", "OK"); // JButton
// bz (cr):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 13:58:09 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 13:58:09 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// 'c' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 15 seconds
selectCodeEditor("xdma_app.v", 47, 726); // bP
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 380, 269); // bP
selectCodeEditor("xdma_app.v", 380, 266, false, false, false, false, true); // bP - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 456, 505); // bP
selectCodeEditor("xdma_app.v", 456, 505, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 444, 473); // bP
selectCodeEditor("xdma_app.v", 444, 472, false, false, false, false, true); // bP - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 463, 557); // bP
selectCodeEditor("xdma_app.v", 463, 557, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 376, 739); // bP
selectCodeEditor("xdma_app.v", 376, 739, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 315, 343); // bP
selectCodeEditor("xdma_app.v", 315, 342, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 98 seconds
selectCodeEditor("xdma_app.v", 392, 684); // bP
selectCodeEditor("xdma_app.v", 392, 684, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 392, 678); // bP
selectCodeEditor("xdma_app.v", 392, 677, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 15 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_0"); // l
selectCodeEditor("xdma_app.v", 357, 798); // bP
selectCodeEditor("xdma_app.v", 345, 730); // bP
selectCodeEditor("xdma_app.v", 345, 730, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 399, 667); // bP
selectCodeEditor("xdma_app.v", 399, 666, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 379, 820); // bP
selectCodeEditor("xdma_app.v", 379, 819, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 13 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_0"); // l
selectCodeEditor("xdma_app.v", 402, 471); // bP
selectCodeEditor("xdma_app.v", 402, 470, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 417, 468); // bP
selectCodeEditor("xdma_app.v", 417, 468, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 425, 468); // bP
selectCodeEditor("xdma_app.v", 425, 468, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 372, 473); // bP
selectCodeEditor("xdma_app.v", 372, 473, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 375, 472); // bP
selectCodeEditor("xdma_app.v", 375, 472, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr4_0.sv", 3); // m
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 3); // m
selectCodeEditor("axis_clock_converter_0.v", 694, 408); // G
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w"); // l
selectCodeEditor("softMC.v", 356, 104); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 1); // m
selectCodeEditor("xdma_app.v", 542, 279); // bP
// Elapsed time: 12 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w"); // l
selectCodeEditor("xdma_app.v", 165, 844); // bP
selectCodeEditor("xdma_app.v", 165, 843, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("axis_clock_converter_0.v", 1036, 529); // G
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_tready"); // l
selectCodeEditor("xdma_app.v", 340, 840); // bP
selectCodeEditor("xdma_app.v", 340, 840, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 20 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_0"); // l
selectCodeEditor("xdma_app.v", 434, 499); // bP
selectCodeEditor("xdma_app.v", 434, 498, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w"); // l
selectCodeEditor("xdma_app.v", 172, 617); // bP
selectCodeEditor("xdma_app.v", 172, 616, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("axis_clock_converter_0.v", 712, 528); // G
// Elapsed time: 12 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tready"); // l
selectCodeEditor("xdma_app.v", 126, 834); // bP
selectCodeEditor("xdma_app.v", 621, 512); // bP
selectCodeEditor("xdma_app.v", 621, 538); // bP
selectCodeEditor("xdma_app.v", 620, 554); // bP
selectCodeEditor("axis_clock_converter_0.v", 149, 277); // G
selectCodeEditor("axis_clock_converter_0.v", 149, 275, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 190, 350); // G
selectCodeEditor("axis_clock_converter_0.v", 190, 350, false, false, false, false, true); // G - Double Click
selectCodeEditor("axis_clock_converter_0.v", 199, 368); // G
selectCodeEditor("axis_clock_converter_0.v", 199, 367, false, false, false, false, true); // G - Double Click
selectCodeEditor("xdma_app.v", 480, 570); // bP
// Elapsed time: 19 seconds
selectCodeEditor("axis_clock_converter_0.v", 28, 432); // G
selectCodeEditor("axis_clock_converter_0.v", 5, 504); // G
selectCodeEditor("xdma_app.v", 520, 653); // bP
selectCodeEditor("xdma_app.v", 587, 700); // bP
// Elapsed time: 35 seconds
selectCodeEditor("axis_clock_converter_0.v", 170, 691); // G
selectCodeEditor("axis_clock_converter_0.v", 170, 690, false, false, false, false, true); // G - Double Click
selectCodeEditor("xdma_app.v", 565, 772); // bP
selectCodeEditor("xdma_app.v", 619, 653); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectCodeEditor("xdma_app.v", 111, 683); // bP
selectCodeEditor("xdma_app.v", 85, 683); // bP
selectCodeEditor("xdma_app.v", 85, 685, false, false, false, false, true); // bP - Double Click
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("xdma_app.v", 338, 683); // bP
selectCodeEditor("xdma_app.v", 456, 523); // bP
selectCodeEditor("xdma_app.v", 121, 687); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 305, 690); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 407, 682); // bP
selectCodeEditor("xdma_app.v", 407, 681, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 410, 682); // bP
selectCodeEditor("xdma_app.v", 410, 682, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 426, 685); // bP
selectCodeEditor("xdma_app.v", 426, 685, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w"); // l
selectCodeEditor("xdma_app.v", 370, 812); // bP
selectCodeEditor("xdma_app.v", 370, 812, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 383, 812); // bP
selectCodeEditor("xdma_app.v", 383, 812, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 466, 871); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 394, 960); // bP
selectCodeEditor("xdma_app.v", 394, 960, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 401, 968); // bP
selectCodeEditor("xdma_app.v", 401, 968, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 398, 819); // bP
selectCodeEditor("xdma_app.v", 398, 818, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 219, 868); // bP
selectCodeEditor("xdma_app.v", 219, 867, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 362, 976); // bP
selectCodeEditor("xdma_app.v", 362, 975, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 614, 938); // bP
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 296, 776); // bP
selectCodeEditor("xdma_app.v", 580, 693); // bP
selectCodeEditor("xdma_app.v", 578, 599); // bP
// TclEventType: RUN_STEP_COMPLETED
selectCodeEditor("xdma_app.v", 475, 811); // bP
selectCodeEditor("xdma_app.v", 553, 848); // bP
// Elapsed time: 17 seconds
selectCodeEditor("xdma_app.v", 572, 907); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // g: TRUE
selectCodeEditor("xdma_app.v", 595, 728); // bP
selectCodeEditor("xdma_app.v", 615, 753); // bP
selectCodeEditor("xdma_app.v", 401, 495); // bP
selectCodeEditor("xdma_app.v", 401, 495, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 404, 495); // bP
selectCodeEditor("xdma_app.v", 404, 494, false, false, false, false, true); // bP - Double Click
// Elapsed time: 77 seconds
selectCodeEditor("xdma_app.v", 499, 365); // bP
selectCodeEditor("xdma_app.v", 499, 365, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 332, 704); // bP
selectCodeEditor("xdma_app.v", 332, 704, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 321, 682); // bP
selectCodeEditor("xdma_app.v", 321, 681, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 336, 711); // bP
selectCodeEditor("xdma_app.v", 336, 711, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 359, 749); // bP
selectCodeEditor("xdma_app.v", 346, 769); // bP
selectCodeEditor("xdma_app.v", 344, 788); // bP
selectCodeEditor("xdma_app.v", 513, 800); // bP
selectCodeEditor("xdma_app.v", 513, 800, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 508, 788); // bP
selectCodeEditor("xdma_app.v", 508, 788, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 339, 693); // bP
selectCodeEditor("xdma_app.v", 339, 693, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 423, 596); // bP
selectCodeEditor("xdma_app.v", 423, 594, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 354, 757); // bP
selectCodeEditor("xdma_app.v", 354, 757, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 414, 685); // bP
selectCodeEditor("xdma_app.v", 414, 684, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 253, 660); // bP
selectCodeEditor("xdma_app.v", 253, 659, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 278, 581); // bP
selectCodeEditor("xdma_app.v", 278, 581, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 368, 631); // bP
selectCodeEditor("xdma_app.v", 368, 630, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 386, 635); // bP
selectCodeEditor("xdma_app.v", 386, 635, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 397, 623); // bP
selectCodeEditor("xdma_app.v", 397, 622, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 388, 685); // bP
selectCodeEditor("xdma_app.v", 388, 685, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 424, 785); // bP
selectCodeEditor("xdma_app.v", 424, 785, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 36 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 350, 275); // bP
selectCodeEditor("xdma_app.v", 350, 275, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 385, 295); // bP
selectCodeEditor("xdma_app.v", 385, 295, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 388, 332); // bP
selectCodeEditor("xdma_app.v", 388, 332, false, false, false, false, true); // bP - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 149, 448); // bP
selectCodeEditor("xdma_app.v", 173, 420); // bP
selectCodeEditor("xdma_app.v", 173, 419, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("axis_clock_converter_0.v", 664, 547); // G
// Elapsed time: 34 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_tvalid"); // l
selectCodeEditor("xdma_app.v", 427, 788); // bP
selectCodeEditor("xdma_app.v", 427, 787, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 427, 787); // bP
selectCodeEditor("xdma_app.v", 427, 787, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 383, 850); // bP
selectCodeEditor("xdma_app.v", 383, 849, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 378, 972); // bP
selectCodeEditor("xdma_app.v", 378, 971, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 394, 975); // bP
selectCodeEditor("xdma_app.v", 394, 974, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 421, 808); // bP
selectCodeEditor("xdma_app.v", 421, 807, false, false, false, false, true); // bP - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 263, 819); // bP
selectCodeEditor("xdma_app.v", 263, 819, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 350, 856); // bP
selectCodeEditor("xdma_app.v", 350, 855, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 547, 490); // bP
selectCodeEditor("xdma_app.v", 547, 491, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 507, 878); // bP
selectCodeEditor("xdma_app.v", 507, 874); // bP
selectCodeEditor("xdma_app.v", 539, 881); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 267, 443); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey(null, null, 'z');
selectCodeEditor("xdma_app.v", 143, 531); // bP
selectCodeEditor("xdma_app.v", 143, 551); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 270, 567); // bP
selectCodeEditor("xdma_app.v", 270, 566, false, false, false, false, true); // bP - Double Click
// Elapsed time: 18 seconds
selectCodeEditor("xdma_app.v", 530, 359); // bP
selectCodeEditor("xdma_app.v", 530, 359, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Completed: addNotify
dismissDialog("Implementation Completed"); // ag
selectCodeEditor("xdma_app.v", 47, 401); // bP
selectCodeEditor("xdma_app.v", 142, 178); // bP
selectCodeEditor("xdma_app.v", 113, 638); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bz (cr):  Resetting Runs : addNotify
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 14:11:16 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 14:11:16 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 62, 676); // bP
selectCodeEditor("xdma_app.v", 45, 723); // bP
selectCodeEditor("xdma_app.v", 40, 743); // bP
selectCodeEditor("xdma_app.v", 332, 812); // bP
selectCodeEditor("xdma_app.v", 332, 811, false, false, false, false, true); // bP - Double Click
// Elapsed time: 40 seconds
selectCodeEditor("xdma_app.v", 392, 509); // bP
selectCodeEditor("xdma_app.v", 392, 508, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 265, 558); // bP
selectCodeEditor("xdma_app.v", 265, 558, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 446, 483); // bP
selectCodeEditor("xdma_app.v", 769, 538); // bP
selectCodeEditor("xdma_app.v", 761, 546); // bP
selectCodeEditor("xdma_app.v", 532, 652); // bP
selectCodeEditor("xdma_app.v", 527, 676); // bP
selectCodeEditor("xdma_app.v", 517, 706); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 15 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin m_axis_aresetn. ]", 3, false); // ah
selectCodeEditor("xdma_app.v", 561, 569); // bP
selectCodeEditor("xdma_app.v", 561, 568, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 521, 559); // bP
selectCodeEditor("xdma_app.v", 521, 559, false, false, false, false, true); // bP - Double Click
// Elapsed time: 26 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. , [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_tdata[63]. ]", 4, false); // ah
selectCodeEditor("xdma_app.v", 185, 298); // bP
selectCodeEditor("xdma_app.v", 185, 297, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 321, 300); // bP
selectCodeEditor("xdma_app.v", 321, 298, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
// Elapsed time: 14 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_w"); // l
dismissDialog("Implementation Failed"); // ag
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // g: FALSE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5); // ah
// Elapsed time: 22 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/data_valid has multiple drivers: EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_vld_100_reg/Q, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q.. ]", 5, true); // ah - Node
// Elapsed time: 38 seconds
selectCodeEditor("xdma_app.v", 523, 339); // bP
selectCodeEditor("xdma_app.v", 523, 339, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 37 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tdata_0"); // l
selectCodeEditor("xdma_app.v", 574, 846); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 589, 848); // bP
selectCodeEditor("xdma_app.v", 552, 1008); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 604, 1011); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 478, 806); // bP
selectCodeEditor("xdma_app.v", 282, 523); // bP
selectCodeEditor("xdma_app.v", 282, 522, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 305, 531); // bP
selectCodeEditor("xdma_app.v", 305, 530, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 356, 724); // bP
selectCodeEditor("xdma_app.v", 356, 723, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 469, 681); // bP
selectCodeEditor("xdma_app.v", 423, 709); // bP
selectCodeEditor("xdma_app.v", 423, 709, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 380, 558); // bP
selectCodeEditor("xdma_app.v", 380, 558, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 384, 779); // bP
selectCodeEditor("xdma_app.v", 384, 779, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 385, 627); // bP
selectCodeEditor("xdma_app.v", 385, 626, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 403, 750); // bP
selectCodeEditor("xdma_app.v", 403, 750, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 412, 756); // bP
selectCodeEditor("xdma_app.v", 412, 756, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 399, 581); // bP
selectCodeEditor("xdma_app.v", 399, 580, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 378, 599); // bP
selectCodeEditor("xdma_app.v", 378, 598, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_w"); // l
selectCodeEditor("xdma_app.v", 403, 712); // bP
selectCodeEditor("xdma_app.v", 403, 711, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 377, 556); // bP
selectCodeEditor("xdma_app.v", 377, 555, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 395, 755); // bP
selectCodeEditor("xdma_app.v", 395, 755, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 403, 756); // bP
selectCodeEditor("xdma_app.v", 403, 756, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 388, 592); // bP
selectCodeEditor("xdma_app.v", 388, 591, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 380, 789); // bP
selectCodeEditor("xdma_app.v", 380, 788, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 374, 625); // bP
selectCodeEditor("xdma_app.v", 374, 624, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 510, 632); // bP
selectCodeEditor("xdma_app.v", 580, 968); // bP
selectCodeEditor("xdma_app.v", 456, 918); // bP
selectCodeEditor("xdma_app.v", 569, 938); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bz (cr):  Resetting Runs : addNotify
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// [GUI Memory]: 389 MB (+2109kb) [02:51:05]
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 14:16:50 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 14:16:50 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 17 seconds
selectCodeEditor("xdma_app.v", 280, 684); // bP
selectCodeEditor("xdma_app.v", 280, 682, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 442, 433); // bP
selectCodeEditor("xdma_app.v", 565, 451); // bP
selectCodeEditor("xdma_app.v", 712, 455); // bP
selectCodeEditor("xdma_app.v", 767, 441); // bP
selectCodeEditor("xdma_app.v", 778, 466); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 827, 490); // bP
selectCodeEditor("xdma_app.v", 818, 470); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("xdma_app.v", 432, 274); // bP
selectCodeEditor("xdma_app.v", 432, 272, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 460, 268); // bP
selectCodeEditor("xdma_app.v", 460, 268, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 346, 310); // bP
selectCodeEditor("xdma_app.v", 346, 309, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 347, 393); // bP
selectCodeEditor("xdma_app.v", 347, 392, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 522, 270); // bP
selectCodeEditor("xdma_app.v", 522, 269, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 330, 427); // bP
selectCodeEditor("xdma_app.v", 330, 426, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 469, 279); // bP
selectCodeEditor("xdma_app.v", 469, 279, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 541, 262); // bP
selectCodeEditor("xdma_app.v", 541, 262, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 17 seconds
selectCodeEditor("xdma_app.v", 393, 969); // bP
selectCodeEditor("xdma_app.v", 379, 985); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 485, 878); // bP
selectCodeEditor("xdma_app.v", 485, 877, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 347, 920); // bP
selectCodeEditor("xdma_app.v", 347, 919, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 333, 952); // bP
selectCodeEditor("xdma_app.v", 333, 950, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 345, 988); // bP
selectCodeEditor("xdma_app.v", 345, 988, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 435, 755); // bP
selectCodeEditor("xdma_app.v", 343, 968); // bP
selectCodeEditor("xdma_app.v", 343, 968, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 358, 976); // bP
selectCodeEditor("xdma_app.v", 358, 976, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 518, 1009); // bP
selectCodeEditor("xdma_app.v", 309, 694); // bP
selectCodeEditor("xdma_app.v", 309, 693, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 369, 725); // bP
selectCodeEditor("xdma_app.v", 369, 724, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 399, 719); // bP
selectCodeEditor("xdma_app.v", 399, 718, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 272, 299); // bP
selectCodeEditor("xdma_app.v", 272, 299, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 284, 304); // bP
selectCodeEditor("xdma_app.v", 284, 303, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 387, 576); // bP
selectCodeEditor("xdma_app.v", 387, 573, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 382, 565); // bP
selectCodeEditor("xdma_app.v", 386, 588); // bP
selectCodeEditor("xdma_app.v", 379, 563); // bP
selectCodeEditor("xdma_app.v", 379, 563, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 218, 345); // bP
selectCodeEditor("xdma_app.v", 218, 345, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 237, 344); // bP
selectCodeEditor("xdma_app.v", 346, 967); // bP
selectCodeEditor("xdma_app.v", 346, 966, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 370, 988); // bP
selectCodeEditor("xdma_app.v", 356, 970); // bP
selectCodeEditor("xdma_app.v", 356, 969, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 361, 593); // bP
selectCodeEditor("xdma_app.v", 361, 593, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 343, 964); // bP
selectCodeEditor("xdma_app.v", 343, 963, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectCodeEditor("xdma_app.v", 408, 726); // bP
// ag (cr): Implementation Failed: addNotify
dismissDialog("Implementation Failed"); // ag
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net i_softmc/i_instr_recv/s_axis_tready has multiple drivers: i_softmc/i_instr_recv/rx_data_r[31]_i_2/O, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/s_axis_tready_INST_0/O.. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net i_softmc/i_instr_recv/s_axis_tready has multiple drivers: i_softmc/i_instr_recv/rx_data_r[31]_i_2/O, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/s_axis_tready_INST_0/O.. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.. ]", 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net i_softmc/i_instr_recv/s_axis_tready has multiple drivers: i_softmc/i_instr_recv/rx_data_r[31]_i_2/O, and EP/xdma_app_i/H2C_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/s_axis_tready_INST_0/O.. ]", 5, false); // ah
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, true); // g: TRUE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true, false, false, false, false, true); // ah - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-976] s_axis_c2h_tvalid_r has already been declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:288]. ]", 2, true); // ah - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v;-;;-;16;-;line;-;288;-;;-;16;-;"); // ah
selectCodeEditor("xdma_app.v", 38, 301); // bP
selectCodeEditor("xdma_app.v", 523, 356); // bP
selectCodeEditor("xdma_app.v", 284, 328); // bP
selectCodeEditor("xdma_app.v", 33, 322); // bP
selectCodeEditor("xdma_app.v", 465, 343); // bP
selectCodeEditor("xdma_app.v", 542, 364); // bP
selectCodeEditor("xdma_app.v", 545, 367, false, false, false, false, true); // bP - Double Click
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("xdma_app.v", 455, 300); // bP
selectCodeEditor("xdma_app.v", 397, 558); // bP
selectCodeEditor("xdma_app.v", 531, 643); // bP
selectCodeEditor("xdma_app.v", 745, 697); // bP
selectCodeEditor("xdma_app.v", 553, 667); // bP
selectCodeEditor("xdma_app.v", 158, 739); // bP
selectCodeEditor("xdma_app.v", 142, 788); // bP
selectCodeEditor("xdma_app.v", 36, 851); // bP
selectCodeEditor("xdma_app.v", 84, 822); // bP
selectCodeEditor("xdma_app.v", 142, 1011); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bz (cr):  Resetting Runs : addNotify
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 14:20:06 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 14:20:06 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Starting Design Runs"); // bz
selectCodeEditor("xdma_app.v", 68, 992); // bP
selectCodeEditor("xdma_app.v", 84, 365); // bP
selectCodeEditor("xdma_app.v", 598, 690); // bP
selectCodeEditor("xdma_app.v", 519, 857); // bP
selectCodeEditor("xdma_app.v", 519, 856, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 314, 875); // bP
selectCodeEditor("xdma_app.v", 314, 875, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 410, 890); // bP
selectCodeEditor("xdma_app.v", 781, 967); // bP
selectCodeEditor("xdma_app.v", 35, 884); // bP
selectCodeEditor("xdma_app.v", 245, 888); // bP
selectCodeEditor("xdma_app.v", 245, 886, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 274, 909); // bP
selectCodeEditor("xdma_app.v", 274, 908, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 319, 915); // bP
selectCodeEditor("xdma_app.v", 319, 915, false, false, false, false, true); // bP - Double Click
// Elapsed time: 15 seconds
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 364, 721); // bP
selectCodeEditor("xdma_app.v", 364, 721, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 417, 240); // bP
selectCodeEditor("xdma_app.v", 416, 237, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 10 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_h2c_tready_0"); // l
selectCodeEditor("xdma_app.v", 402, 679); // bP
selectCodeEditor("xdma_app.v", 402, 678, false, false, false, false, true); // bP - Double Click
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h
// bz (cr):  Resetting Runs : addNotify
selectButton("OptionPane.button", "Cancel Process"); // JButton
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bz
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 385, 747); // bP
selectCodeEditor("xdma_app.v", 443, 596); // bP
selectCodeEditor("xdma_app.v", 436, 751); // bP
selectCodeEditor("xdma_app.v", 619, 744); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 642, 717); // bP
selectCodeEditor("xdma_app.v", 364, 766); // bP
selectCodeEditor("xdma_app.v", 363, 765, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 384, 805); // bP
selectCodeEditor("xdma_app.v", 383, 804, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 373, 786); // bP
selectCodeEditor("xdma_app.v", 373, 785, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 356, 605); // bP
selectCodeEditor("xdma_app.v", 353, 595); // bP
selectCodeEditor("xdma_app.v", 353, 594, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 358, 612); // bP
selectCodeEditor("xdma_app.v", 358, 611, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 394, 590); // bP
selectCodeEditor("xdma_app.v", 394, 589, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 401, 594); // bP
selectCodeEditor("xdma_app.v", 401, 593, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 444, 621); // bP
selectCodeEditor("xdma_app.v", 388, 600); // bP
selectCodeEditor("xdma_app.v", 388, 599, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 410, 620); // bP
selectCodeEditor("xdma_app.v", 410, 620, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 397, 792); // bP
selectCodeEditor("xdma_app.v", 397, 792, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 409, 781); // bP
selectCodeEditor("xdma_app.v", 409, 780, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 346, 630); // bP
selectCodeEditor("xdma_app.v", 346, 629, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 338, 801); // bP
selectCodeEditor("xdma_app.v", 357, 816); // bP
selectCodeEditor("xdma_app.v", 357, 815, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 367, 660); // bP
selectCodeEditor("xdma_app.v", 367, 659, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 559, 642); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 358, 587); // bP
selectCodeEditor("xdma_app.v", 358, 586, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 410, 746); // bP
selectCodeEditor("xdma_app.v", 410, 745, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 16 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_0"); // l
selectCodeEditor("xdma_app.v", 357, 485); // bP
selectCodeEditor("xdma_app.v", 337, 499); // bP
selectCodeEditor("xdma_app.v", 302, 493); // bP
selectCodeEditor("xdma_app.v", 302, 493, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 314, 494); // bP
selectCodeEditor("xdma_app.v", 314, 493, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 67, 239); // bP
selectCodeEditor("xdma_app.v", 247, 255); // bP
selectCodeEditor("xdma_app.v", 247, 246); // bP
selectCodeEditor("xdma_app.v", 247, 246, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 270, 234); // bP
selectCodeEditor("xdma_app.v", 270, 234, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 356, 525); // bP
selectCodeEditor("xdma_app.v", 347, 529); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 331, 535); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 451, 1025); // bP
selectCodeEditor("xdma_app.v", 413, 993); // bP
selectCodeEditor("xdma_app.v", 433, 1002); // bP
selectCodeEditor("xdma_app.v", 167, 456); // bP
selectCodeEditor("xdma_app.v", 238, 876); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bz (cr):  Resetting Runs : addNotify
selectButton("OptionPane.button", "OK"); // JButton
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 14:23:18 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 14:23:18 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// 'c' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 402, 744); // bP
selectCodeEditor("xdma_app.v", 402, 742, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 399, 931); // bP
selectCodeEditor("xdma_app.v", 399, 930, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 399, 937); // bP
selectCodeEditor("xdma_app.v", 399, 935, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 399, 934); // bP
selectCodeEditor("xdma_app.v", 415, 1111); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 377, 873); // bP
selectCodeEditor("xdma_app.v", 377, 872, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 377, 875); // bP
selectCodeEditor("xdma_app.v", 377, 874); // bP
selectCodeEditor("xdma_app.v", 391, 915); // bP
selectCodeEditor("xdma_app.v", 384, 885); // bP
selectCodeEditor("xdma_app.v", 384, 884, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 28 seconds
selectCodeEditor("xdma_app.v", 326, 720); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectCodeEditor("xdma_app.v", 752, 876); // bP
selectCodeEditor("xdma_app.v", 334, 887); // bP
selectCodeEditor("xdma_app.v", 334, 886, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 347, 887); // bP
selectCodeEditor("xdma_app.v", 347, 885, false, false, false, false, true); // bP - Double Click
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
selectCodeEditor("xdma_app.v", 296, 875); // bP
selectCodeEditor("xdma_app.v", 296, 874, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 14 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tdata_r"); // l
selectCodeEditor("xdma_app.v", 350, 698); // bP
selectCodeEditor("xdma_app.v", 350, 697, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 353, 788); // bP
selectCodeEditor("xdma_app.v", 353, 788, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 688, 600); // bP
selectCodeEditor("xdma_app.v", 721, 653); // bP
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h
// aU (cr): Cancel Implementation: addNotify
selectButton(PAResourceQtoS.StateMonitor_RESET_RUN, "Reset Run"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Cancel Implementation"); // aU
// TclEventType: RUN_RESET
// Tcl Message: reset_run impl_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bz
selectCodeEditor("xdma_app.v", 186, 499); // bP
selectCodeEditor("xdma_app.v", 97, 937); // bP
selectCodeEditor("xdma_app.v", 804, 837); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 413 MB (+4771kb) [02:59:39]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bz (cr):  Resetting Runs : addNotify
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 14:25:30 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 14:25:30 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Failed: addNotify
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 43 seconds
dismissDialog("Synthesis Failed"); // ag
selectCodeEditor("xdma_app.v", 858, 476); // bP
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-685] variable 's_axis_c2h_tvalid_0' should not be used in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:299]. ]", 2, false); // ah
selectCodeEditor("xdma_app.v", 348, 820); // bP
selectCodeEditor("xdma_app.v", 348, 819, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 236 MB. Current time: 7/29/21, 2:26:30 PM KST
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 46, 266); // bP
selectCodeEditor("xdma_app.v", 443, 241); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// bz (cr):  Resetting Runs : addNotify
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// bz (cr):  Resetting Runs : addNotify
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 14:26:58 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 14:26:58 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// 'c' command handler elapsed time: 10 seconds
dismissDialog("Starting Design Runs"); // bz
selectCodeEditor("xdma_app.v", 334, 232); // bP
selectCodeEditor("xdma_app.v", 334, 230, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_STATUS_CHANGE
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 71 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_c2h_tvalid_r"); // l
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 77 seconds
selectCodeEditor("xdma_app.v", 259, 310); // bP
selectCodeEditor("xdma_app.v", 259, 309, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 327, 344); // bP
selectCodeEditor("xdma_app.v", 327, 344, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 347, 336); // bP
selectCodeEditor("xdma_app.v", 347, 335, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 372, 396); // bP
selectCodeEditor("xdma_app.v", 372, 395, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 262, 303); // bP
selectCodeEditor("xdma_app.v", 262, 302, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 332, 340); // bP
selectCodeEditor("xdma_app.v", 332, 340, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 497, 401); // bP
selectCodeEditor("xdma_app.v", 285, 248); // bP
selectCodeEditor("xdma_app.v", 285, 248, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 293, 247); // bP
selectCodeEditor("xdma_app.v", 293, 246, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 139, 239); // bP
selectCodeEditor("xdma_app.v", 139, 238, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 348, 272); // bP
selectCodeEditor("xdma_app.v", 348, 271, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Failed: addNotify
dismissDialog("Implementation Failed"); // ag
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. ]", 5, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. ]", 5); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. , [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. ]", 6, false); // ah
// Elapsed time: 20 seconds
selectCodeEditor("xdma_app.v", 394, 872); // bP
selectCodeEditor("xdma_app.v", 394, 872, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 341, 643); // bP
selectCodeEditor("xdma_app.v", 339, 636); // bP
selectCodeEditor("xdma_app.v", 366, 662); // bP
selectCodeEditor("xdma_app.v", 532, 674); // bP
selectCodeEditor("xdma_app.v", 113, 638); // bP
selectCodeEditor("xdma_app.v", 215, 623); // bP
selectCodeEditor("xdma_app.v", 215, 621, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 254, 666); // bP
selectCodeEditor("xdma_app.v", 254, 666, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 1085, 488); // bP
selectCodeEditor("xdma_app.v", 274, 794); // bP
selectCodeEditor("xdma_app.v", 274, 792, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 264, 632); // bP
selectCodeEditor("xdma_app.v", 264, 631, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 273, 630); // bP
selectCodeEditor("xdma_app.v", 273, 630, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 315, 646); // bP
selectCodeEditor("xdma_app.v", 315, 646, false, false, false, false, true); // bP - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. ]", 5, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. , [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. ]", 6, false); // ah
// Elapsed time: 26 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. ]", 5, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-4442] BlackBox module \\EP/xdma_app_i/H2C_CONVERT  has unconnected pin s_axis_aresetn. ]", 2); // ah
selectCodeEditor("xdma_app.v", 182, 660); // bP
selectCodeEditor("xdma_app.v", 182, 659, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 209, 672); // bP
selectCodeEditor("xdma_app.v", 209, 671, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("axis_clock_converter_0.v", 626, 513); // G
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "m_axis_tvalids_axis_aresetn"); // l
selectCodeEditor("xdma_app.v", 187, 674); // bP
selectCodeEditor("xdma_app.v", 204, 703); // bP
selectCodeEditor("xdma_app.v", 181, 189); // bP
selectCodeEditor("xdma_app.v", 181, 188, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("axis_clock_converter_0.v", 724, 133); // G
// Elapsed time: 18 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_aresetn"); // l
// Elapsed time: 22 seconds
selectCodeEditor("xdma_app.v", 559, 740); // bP
selectCodeEditor("xdma_app.v", 579, 783); // bP
selectCodeEditor("xdma_app.v", 582, 803); // bP
selectCodeEditor("xdma_app.v", 617, 830); // bP
selectCodeEditor("xdma_app.v", 621, 875); // bP
selectCodeEditor("xdma_app.v", 607, 894); // bP
selectCodeEditor("xdma_app.v", 602, 907); // bP
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Opt 31-67] Problem: A LUT1 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: EP/xdma_app_i/C2H_CONVERT/inst/gen_async_conv.axisc_async_clock_converter_0/inst_xpm_cdc_sync_rst_i_1.. ]", 5, true, false, false, false, true, false); // ah - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
openHTML ("http://www.xilinx.com/cgi-bin/search/errornav?E=&B=&T=Opt%3A31-67");z
// Elapsed time: 38 seconds
selectCodeEditor("xdma_app.v", 618, 246); // bP
selectCodeEditor("xdma_app.v", 270, 267); // bP
// Elapsed time: 15 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 6); // D
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 18); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 19); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 22); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, false, true); // D - Double Click
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ac
selectMenuItem(PAResourceCommand.PACommandNames_REPORT_IP_STATUS, "Report IP Status"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ac
// Run Command: PAResourceCommand.PACommandNames_REPORT_IP_STATUS
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status  
// bz (cr):  Report IP Status : addNotify
dismissDialog("Report IP Status"); // bz
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci)]", 27); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci), axis_clock_converter_c2h (axis_clock_converter_c2h.v)]", 30); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci), axis_clock_converter_c2h (axis_clock_converter_c2h.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 31, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_cdc_handshake (axis_infrastructure_v1_1_vl_rfs.v)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 84, 789); // bP
selectCodeEditor("xdma_app.v", 82, 747); // bP
selectCodeEditor("xdma_app.v", 90, 759); // bP
selectCodeEditor("xdma_app.v", 85, 294); // bP
selectCodeEditor("xdma_app.v", 87, 268); // bP
selectCodeEditor("xdma_app.v", 242, 270); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 241, 744); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 243, 776); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 361, 778); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// bz (cr):  Resetting Runs : addNotify
// bz (cr):  Starting Design Runs : addNotify
// Tcl Message: launch_runs impl_1 -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 14:34:50 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 14:34:50 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5661.652 ; gain = 0.000 
dismissDialog("Starting Design Runs"); // bz
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 11 seconds
selectCodeEditor("softMC_top.v", 906, 409); // bP
selectCodeEditor("softMC_top.v", 329, 302); // bP
selectCodeEditor("softMC_top.v", 286, 376); // bP
selectCodeEditor("softMC_top.v", 286, 374, false, false, false, false, true); // bP - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3); // D
// Elapsed time: 11 seconds
selectCodeEditor("softMC_top.v", 432, 456); // bP
selectCodeEditor("softMC_top.v", 432, 456, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 442, 456); // bP
selectCodeEditor("softMC_top.v", 442, 455, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'c'); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 16 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "c0_ddr4_rst"); // l
selectCodeEditor("softMC_top.v", 443, 728); // bP
typeControlKey((HResource) null, "softMC_top.v", 'v'); // bP
selectCodeEditor("softMC_top.v", 40, 748); // bP
selectCodeEditor("softMC_top.v", 578, 690); // bP
selectCodeEditor("softMC_top.v", 487, 767); // bP
selectCodeEditor("softMC_top.v", 126, 755); // bP
selectCodeEditor("softMC_top.v", 125, 754, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 0); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 272, 377); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 165, 387); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 165, 386, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 1); // m
// TclEventType: RUN_STEP_COMPLETED
selectCodeEditor("xilinx_dma_pcie_ep.sv", 98, 999); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 640, 189); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 573, 389); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 419, 629); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 397, 672); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 364, 661); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 281, 467); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 281, 466, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 397, 570); // bP
// Elapsed time: 15 seconds
selectCodeEditor("xdma_app.v", 443, 700); // bP
selectCodeEditor("xdma_app.v", 431, 714); // bP
selectCodeEditor("xdma_app.v", 294, 923); // bP
selectCodeEditor("xdma_app.v", 285, 882); // bP
selectCodeEditor("xdma_app.v", 280, 699); // bP
selectCodeEditor("xdma_app.v", 303, 705); // bP
selectCodeEditor("xdma_app.v", 303, 691); // bP
selectCodeEditor("xdma_app.v", 303, 689, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0.v", 2); // m
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 22, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // ak
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
// ag (cr): Unable to Open File: addNotify
selectButton(PAResourceOtoP.OpenFileAction_OK, "OK"); // a
dismissDialog("Unable to Open File"); // ag
selectCodeEditor("axis_clock_converter_0.v", 397, 566); // G
selectCodeEditor("axis_clock_converter_0.v", 454, 634); // G
selectCodeEditor("axis_clock_converter_0.v", 467, 676); // G
selectCodeEditor("axis_clock_converter_0.v", 412, 442); // G
selectCodeEditor("axis_clock_converter_0.v", 416, 488); // G
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_REPORT_IP_STATUS, "Report IP Status"); // ak
// Run Command: PAResourceCommand.PACommandNames_REPORT_IP_STATUS
// Tcl Command: 'report_ip_status -name ip_status '
// TclEventType: IP_SUMMARY_RESULTS
// bz (cr):  Report IP Status : addNotify
// Tcl Message: report_ip_status -name ip_status  
dismissDialog("Report IP Status"); // bz
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "axis_clock_converter_0 ; false ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; No changes required ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; AXI4-Stream Clock Converter ; 1.1 (Rev. 23) ; 1.1 (Rev. 23) ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; xcvu095-ffvb2104-2-e", 0, "axis_clock_converter_0", 0, false); // D
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "axis_clock_converter_c2h ; false ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; No changes required ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; AXI4-Stream Clock Converter ; 1.1 (Rev. 23) ; 1.1 (Rev. 23) ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; xcvu095-ffvb2104-2-e", 1, "axis_clock_converter_c2h", 0, false); // D
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "axis_clock_converter_0 ; false ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; No changes required ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; AXI4-Stream Clock Converter ; 1.1 (Rev. 23) ; 1.1 (Rev. 23) ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; xcvu095-ffvb2104-2-e", 0, "axis_clock_converter_0", 0, false); // D
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "axis_clock_converter_c2h ; false ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; No changes required ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; AXI4-Stream Clock Converter ; 1.1 (Rev. 23) ; 1.1 (Rev. 23) ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; xcvu095-ffvb2104-2-e", 1, "axis_clock_converter_c2h", 0, false); // D
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "axis_clock_converter_c2h ; false ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; No changes required ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; AXI4-Stream Clock Converter ; 1.1 (Rev. 23) ; 1.1 (Rev. 23) ; axis_clock_converter_c2h [AXI4-Stream Clock Converter] (Up-to-date) ; xcvu095-ffvb2104-2-e", 1, "axis_clock_converter_c2h", 0, false); // D
collapseTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "xdma_0 ; false ; xdma_0 [DMA/Bridge Subsystem for PCI Express] (Up-to-date) ; No changes required ; xdma_0 [DMA/Bridge Subsystem for PCI Express] (Up-to-date) ; DMA/Bridge Subsystem for PCI Express ; 4.1 (Rev. 8) ; 4.1 (Rev. 8) ; xdma_0 [DMA/Bridge Subsystem for PCI Express] (Up-to-date) ; xcvu095-ffvb2104-2-e", 7); // D
selectTreeTable(PAResourceItoN.IPStatusTablePanel_IP_STATUS_TABLE, "axis_clock_converter_0 ; false ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; No changes required ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; AXI4-Stream Clock Converter ; 1.1 (Rev. 23) ; 1.1 (Rev. 23) ; axis_clock_converter_0 [AXI4-Stream Clock Converter] (Up-to-date) ; xcvu095-ffvb2104-2-e", 0, "axis_clock_converter_0", 0, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci), axis_clock_converter_c2h (axis_clock_converter_c2h.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 31, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
// Elapsed time: 28 seconds
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // ak
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 22, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 22, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectCodeEditor("axis_clock_converter_0.v", 197, 353); // G
// Elapsed time: 47 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ah
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ah
// Elapsed time: 38 seconds
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // g: TRUE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // g: FALSE
// Elapsed time: 58 seconds
selectCodeEditor("xdma_app.v", 544, 678); // bP
selectCodeEditor("xdma_app.v", 585, 782); // bP
selectCodeEditor("xdma_app.v", 555, 823); // bP
selectCodeEditor("xdma_app.v", 512, 786); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 3); // m
selectCodeEditor("softMC_top.v", 608, 466); // bP
selectCodeEditor("softMC_top.v", 399, 715); // bP
selectCodeEditor("softMC_top.v", 377, 753); // bP
selectButton(RDIResourceCommand.RDICommands_UNDO, (String) null); // E
selectButton(RDIResourceCommand.RDICommands_REDO, (String) null); // E
selectCodeEditor("softMC_top.v", 566, 401); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 1); // m
selectCodeEditor("xdma_app.v", 585, 414); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 3); // m
selectCodeEditor("softMC_top.v", 481, 485); // bP
selectCodeEditor("softMC_top.v", 438, 582); // bP
selectCodeEditor("softMC_top.v", 435, 652); // bP
selectCodeEditor("softMC_top.v", 431, 723); // bP
selectCodeEditor("softMC_top.v", 414, 757); // bP
selectCodeEditor("softMC_top.v", 380, 802); // bP
selectCodeEditor("softMC_top.v", 348, 845); // bP
selectCodeEditor("softMC_top.v", 344, 868); // bP
selectCodeEditor("softMC_top.v", 342, 845); // bP
selectCodeEditor("softMC_top.v", 342, 818); // bP
selectCodeEditor("softMC_top.v", 350, 852); // bP
selectCodeEditor("softMC_top.v", 353, 880); // bP
selectCodeEditor("softMC_top.v", 346, 836); // bP
selectCodeEditor("softMC_top.v", 340, 815); // bP
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 1); // m
selectCodeEditor("xdma_app.v", 377, 596); // bP
selectCodeEditor("xdma_app.v", 377, 595, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 377, 595); // bP
selectCodeEditor("xdma_app.v", 377, 595, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 383, 623); // bP
selectCodeEditor("xdma_app.v", 383, 622, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 343, 650); // bP
selectCodeEditor("xdma_app.v", 343, 650, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 254, 371); // bP
selectCodeEditor("xdma_app.v", 254, 370, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 249, 517); // bP
selectCodeEditor("xdma_app.v", 249, 516, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 250, 851); // bP
selectCodeEditor("xdma_app.v", 250, 851, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 399, 727); // bP
selectCodeEditor("xdma_app.v", 583, 631); // bP
selectCodeEditor("xdma_app.v", 594, 613); // bP
selectCodeEditor("xdma_app.v", 595, 578); // bP
selectCodeEditor("xdma_app.v", 587, 532); // bP
selectCodeEditor("xdma_app.v", 583, 531, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 599, 571); // bP
selectCodeEditor("xdma_app.v", 541, 612); // bP
selectCodeEditor("xdma_app.v", 555, 596); // bP
selectCodeEditor("xdma_app.v", 557, 768); // bP
selectCodeEditor("xdma_app.v", 556, 623); // bP
selectCodeEditor("xdma_app.v", 419, 777); // bP
selectCodeEditor("xdma_app.v", 419, 776, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 392, 807); // bP
selectCodeEditor("xdma_app.v", 392, 806, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 407, 466); // bP
selectCodeEditor("xdma_app.v", 406, 465, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 404, 489); // bP
selectCodeEditor("xdma_app.v", 404, 489, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 367, 521); // bP
selectCodeEditor("xdma_app.v", 367, 521, false, false, false, false, true); // bP - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 315, 441); // bP
selectCodeEditor("xdma_app.v", 315, 440, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 318, 381); // bP
selectCodeEditor("xdma_app.v", 318, 379, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 335, 376); // bP
selectCodeEditor("xdma_app.v", 335, 375, false, false, false, false, true); // bP - Double Click
selectCodeEditor("axis_clock_converter_0.v", 332, 456); // G
selectCodeEditor("axis_clock_converter_0.v", 332, 455, false, false, false, false, true); // G - Double Click
selectCodeEditor("xdma_app.v", 323, 449); // bP
selectCodeEditor("xdma_app.v", 313, 367); // bP
selectCodeEditor("xdma_app.v", 313, 366, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 217, 464); // bP
selectCodeEditor("xdma_app.v", 217, 464, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 0); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 390, 483); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 378, 470); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 499, 282); // bP
selectButton(RDIResource.HCodeEditor_CLOSE, (String) null); // k
selectCodeEditor("xilinx_dma_pcie_ep.sv", 477, 221); // bP
selectButton(RDIResourceCommand.RDICommands_UNDO, (String) null); // E
selectButton(RDIResourceCommand.RDICommands_REDO, (String) null); // E
selectCodeEditor("xilinx_dma_pcie_ep.sv", 280, 187); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xilinx_dma_pcie_ep.sv", 272, 1058); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 272, 1057, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 270, 1040); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 270, 1039, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 3); // m
selectCodeEditor("softMC_top.v", 690, 446); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "softmc_rst"); // l
selectCodeEditor("softMC_top.v", 272, 1009); // bP
selectCodeEditor("softMC_top.v", 272, 1009, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 280, 1011); // bP
selectCodeEditor("softMC_top.v", 280, 1011, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "c0_ddr4_rst"); // l
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("ddr4_0.sv", 867, 294); // G
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "c0_ddr4_rst"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 3); // m
selectCodeEditor("softMC_top.v", 68, 338); // bP
selectCodeEditor("softMC_top.v", 121, 343); // bP
selectCodeEditor("softMC_top.v", 121, 343, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 170, 329); // bP
selectCodeEditor("softMC_top.v", 170, 328, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'c'); // bP
selectCodeEditor("softMC_top.v", 186, 843); // bP
selectCodeEditor("softMC_top.v", 186, 843, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC_top.v", 199, 842); // bP
selectCodeEditor("softMC_top.v", 199, 842, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC_top.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr4_0.sv", 4); // m
selectCodeEditor("ddr4_0.sv", 585, 211); // G
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "c0_ddr4_ui_clk_sync_rst"); // l
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv)]", 5); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv), inst : ddr4_0_ddr4 (ddr4_0_ddr4.sv)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv), inst : ddr4_0_ddr4 (ddr4_0_ddr4.sv)]", 6, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), u_ddr4_0 : ddr4_0 (ddr4_0.xci), ddr4_0 (ddr4_0.sv), inst : ddr4_0_ddr4 (ddr4_0_ddr4.sv)]", 6, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("ddr4_0_ddr4.sv", 597, 141); // G
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "c0_ddr4_ui_clk_sync_rst"); // l
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectCodeEditor("softMC_top.v", 679, 542); // bP
selectCodeEditor("softMC_top.v", 669, 764); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC.v", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 1); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC.v", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 1); // m
selectCodeEditor("xdma_app.v", 301, 237); // bP
selectCodeEditor("xdma_app.v", 301, 235, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 307, 185); // bP
selectCodeEditor("xdma_app.v", 307, 183, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 193, 264); // bP
selectCodeEditor("xdma_app.v", 193, 263, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 365, 657); // bP
selectCodeEditor("xdma_app.v", 525, 374); // bP
selectCodeEditor("xdma_app.v", 389, 205); // bP
selectCodeEditor("xdma_app.v", 389, 205, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 421, 232); // bP
selectCodeEditor("xdma_app.v", 421, 231, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 379, 289); // bP
selectCodeEditor("xdma_app.v", 379, 288, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 376, 267); // bP
selectCodeEditor("xdma_app.v", 376, 266, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 358, 696); // bP
selectCodeEditor("xdma_app.v", 358, 696, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 373, 697); // bP
selectCodeEditor("xdma_app.v", 373, 696, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 355, 537); // bP
selectCodeEditor("xdma_app.v", 355, 536, false, false, false, false, true); // bP - Double Click
// Elapsed time: 46 seconds
selectCodeEditor("xdma_app.v", 749, 252); // bP
selectCodeEditor("xdma_app.v", 676, 219); // bP
selectCodeEditor("xdma_app.v", 643, 246); // bP
selectCodeEditor("xdma_app.v", 621, 274); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Implementation Completed: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 237 MB. Current time: 7/29/21, 2:56:31 PM KST
// Elapsed time: 637 seconds
dismissDialog("Implementation Completed"); // ag
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_IMPLEMENTATION_TIMING, "Run Post-Implementation Timing Simulation"); // ak
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_POST_IMPLEMENTATION_TIMING
// TclEventType: FILE_SET_CHANGE
// e (cr):  Run Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation -mode post-implementation -type timing 
// Tcl Message: Command: launch_simulation -mode post-implementation -type timing 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 236 MB. Current time: 7/29/21, 2:57:32 PM KST
// Xgd.load filename: D:/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexu/devint/virtexu/xcvu095/xcvu095.xgd; ZipEntry: xcvu095_detail.xgd elapsed time: 1.2s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.3s
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// WARNING: HEventQueue.dispatchEvent() is taking  1580 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1043 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// Tcl Message: Generating merged BMM file for the design top 'ddr4_0'... 
// Tcl Message: INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/sw/calibration_0/Debug/calibration_ddr.elf  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// RouteApi: Init Delay Mediator Swing Worker Finished
// Tcl Message: INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'... INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_softMC_top_time_impl.v" 
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 7.5s
// Device view-level: 0.0
// Tcl Message: INFO: [SIM-utils-34] Writing SDF file... INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_softMC_top_time_impl.sdf" 
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 1174 ms. Increasing delay to 3000 ms.
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: write_sdf: Time (s): cpu = 00:01:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// Tcl Message: INFO: [SIM-utils-36] Netlist generated:C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_softMC_top_time_impl.v INFO: [SIM-utils-37] SDF generated:C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_softMC_top_time_impl.sdf INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim' INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation... 
// Tcl Message: Generating merged BMM file for the design top 'ddr4_0'... Generating merged BMM file for the design top 'ddr4_0'... 
// Tcl Message: INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'... 
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj" 
// Tcl Message: run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:01:07 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '67' seconds INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/impl/timing/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:02:07 ; elapsed = 00:01:56 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 355 seconds
// Elapsed time: 355 seconds
selectButton("OptionPane.button", "OK"); // JButton
// a (cr): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // a
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aK
// Device view-level: 0.0
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 323 MB. Current time: 7/29/21, 3:03:10 PM KST
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 35, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_NO, "No"); // a
// 'cA' command handler elapsed time: 8 seconds
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 15:03:26 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 349 MB. Current time: 7/29/21, 3:03:40 PM KST
// Elapsed time: 22 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 243, 275); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 341, 195); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 240, 180); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 252, 378); // dS
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_DESIGN, "Close Implemented Design"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_CLOSE_DESIGN
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Design : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 310 MB. Current time: 7/29/21, 3:04:03 PM KST
// Engine heap size: 5,315 MB. GUI used memory: 311 MB. Current time: 7/29/21, 3:04:03 PM KST
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// 'a' command handler elapsed time: 3 seconds
dismissDialog("Close Design"); // bz
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 3); // m
selectCodeEditor("softMC_top.v", 700, 339); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ar"); // l
selectCodeEditor("softMC_top.v", 590, 686); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch", true); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch_pakage", true); // l
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 739, 4); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 739, 10); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 528, 98); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 481, 44); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 950, 83); // dS
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 16, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, softMC.inc]", 17, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, softMC.inc]", 17, false, false, false, false, false, true); // D - Double Click
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 8); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 9); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_softMC_top (tb_softMC_top.v)]", 13, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_softMC_top (tb_softMC_top.v)]", 13, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_softMC_top (tb_softMC_top.v)]", 13, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_softMC_top (tb_softMC_top.v)]", 13, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_softMC_top (tb_softMC_top.v)]", 13, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("tb_softMC_top.v", 450, 104); // bP
// Elapsed time: 20 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "arch"); // l
selectCodeEditor("tb_softMC_top.v", 516, 434); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 471, 592); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 558, 701); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 536, 748); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Bitstream Generation Completed: addNotify
selectRadioButton(PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER, "Open Hardware Manager"); // a
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bz (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  1542 ms.
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
dismissDialog("Open Hardware Manager"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 35, false); // u
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bz (cr):  Auto Connect : addNotify
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2020.2   **** Build date : Nov 18 2020 at 10:01:48     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.  warning: cannot open library ftd2xx.dll, first required symbol FT_Close, Digilent FTDI based JTAG cables cannot be supported warning: cannot open library ftd2xx.dll, first required symbol FT_Close, Xilinx FTDI based JTAG cables cannot be supported  
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2020.2   ****** Build date   : Nov 04 2020-06:02:56     **** Build number : 2020.2.1604437376       ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// WARNING: HEventQueue.dispatchEvent() is taking  4750 ms.
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000 
// Tcl Message: open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xcvu095 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Elapsed time: 23 seconds
dismissDialog("Auto Connect"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 36, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 19 seconds
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 23 seconds
dismissDialog("Program Device"); // bz
// Elapsed time: 41 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC.v", 1); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 0); // m
selectCodeEditor("xdma_app.v", 319, 833); // bP
selectCodeEditor("xdma_app.v", 319, 832, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 320, 819); // bP
selectCodeEditor("xdma_app.v", 320, 818, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 223, 902); // bP
selectCodeEditor("xdma_app.v", 223, 902, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 289, 827); // bP
selectCodeEditor("xdma_app.v", 289, 826, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 3); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 1034, 310); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "sys_rst_n"); // l
selectCodeEditor("xilinx_dma_pcie_ep.sv", 290, 743); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 290, 742, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
// Elapsed time: 24 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "sys_rst_n_c"); // l
selectCodeEditor("xilinx_dma_pcie_ep.sv", 359, 728); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 359, 728, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 91, 559); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 253, 624); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 253, 623, false, false, false, false, true); // bP - Double Click
// Elapsed time: 25 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 1370, 478); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 81, 723); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 64, 722); // bP
// Elapsed time: 13 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Hardware Manager : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  2652 ms.
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bz
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// PAResourceOtoP.PAViews_CODE: Code: close view
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m
// Elapsed time: 24 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 8); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v)]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_0_i : xdma_0 (xdma_0.xci)]", 9); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_pcie_app (softMC_pcie_app.v)]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_clock_synchronizer (axis_infrastructure_v1_1_vl_rfs.v)]", 17, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 1); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
// Elapsed time: 10 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 175, 366); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 175, 365, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 137, 292); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 137, 291, false, false, false, false, true); // bP - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 272, 391); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 272, 390, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 100, 330); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 85, 330); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 346, 532); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 316, 556); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 299, 552); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 299, 552, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 295, 596); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 289, 579); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 289, 578, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 113, 640); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 198, 636); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 198, 635, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 333, 329); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 372, 344); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 315, 342); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 315, 342, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 179, 335); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 179, 334, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 1112, 233); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "user_resetn"); // l
selectCodeEditor("xdma_app.v", 41, 538); // bP
selectCodeEditor("xdma_app.v", 289, 527); // bP
selectCodeEditor("xdma_app.v", 520, 552); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 175, 365); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 181, 330); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 181, 329, false, false, false, false, true); // bP - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 160, 338); // bP
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 444, 339); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 284, 550); // bP
selectCodeEditor("xdma_app.v", 284, 548, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 321, 520); // bP
selectCodeEditor("xdma_app.v", 321, 520, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 348, 534); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 350, 536); // bP
selectCodeEditor("xdma_app.v", 349, 535); // bP
selectCodeEditor("xdma_app.v", 349, 535, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 349, 535); // bP
selectCodeEditor("xdma_app.v", 383, 617); // bP
selectCodeEditor("xdma_app.v", 336, 508); // bP
selectCodeEditor("xdma_app.v", 343, 518); // bP
selectCodeEditor("xdma_app.v", 344, 518, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 358, 530); // bP
selectCodeEditor("xdma_app.v", 358, 529, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("xdma_app.v", 448, 661); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 71, 688); // bP
selectCodeEditor("xdma_app.v", 80, 625); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 83, 695); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 69, 747); // bP
selectCodeEditor("xdma_app.v", 157, 778); // bP
selectCodeEditor("xdma_app.v", 63, 756); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 71, 819); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 72, 721); // bP
selectCodeEditor("xdma_app.v", 407, 494); // bP
selectCodeEditor("xdma_app.v", 430, 514); // bP
selectCodeEditor("xdma_app.v", 452, 498); // bP
selectCodeEditor("xdma_app.v", 490, 522); // bP
selectCodeEditor("xdma_app.v", 601, 549); // bP
selectCodeEditor("xdma_app.v", 252, 530); // bP
selectCodeEditor("xdma_app.v", 477, 506); // bP
selectCodeEditor("xdma_app.v", 478, 529); // bP
selectCodeEditor("xdma_app.v", 331, 495); // bP
selectCodeEditor("xdma_app.v", 331, 494, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 352, 532); // bP
selectCodeEditor("xdma_app.v", 352, 532, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 449, 546); // bP
selectCodeEditor("xdma_app.v", 361, 528); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 288, 503); // bP
selectCodeEditor("xdma_app.v", 288, 502, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
typeControlKey(null, null, 'z');
selectCodeEditor("xdma_app.v", 328, 497); // bP
selectCodeEditor("xdma_app.v", 328, 496, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 528, 508); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 323, 522); // bP
selectCodeEditor("xdma_app.v", 322, 522, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 283, 507); // bP
selectCodeEditor("xdma_app.v", 283, 507, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 303, 492); // bP
selectCodeEditor("xdma_app.v", 303, 492, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 241, 718); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 411, 211); // bP
selectCodeEditor("xdma_app.v", 411, 209, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 439, 210); // bP
selectCodeEditor("xdma_app.v", 439, 209, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 468, 210); // bP
selectCodeEditor("xdma_app.v", 468, 209, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 327, 238); // bP
selectCodeEditor("xdma_app.v", 327, 238, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 254, 237); // bP
selectCodeEditor("xdma_app.v", 243, 695); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 376, 686); // bP
selectCodeEditor("xdma_app.v", 438, 164); // bP
selectCodeEditor("xdma_app.v", 557, 206); // bP
selectCodeEditor("xdma_app.v", 385, 199); // bP
selectCodeEditor("xdma_app.v", 352, 177); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 489, 654); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 33, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// 'cA' command handler elapsed time: 3 seconds
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 15:13:22 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 15:13:22 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 25 seconds
selectCodeEditor("xdma_app.v", 849, 371); // bP
selectCodeEditor("xdma_app.v", 779, 585); // bP
selectCodeEditor("xdma_app.v", 893, 571); // bP
selectCodeEditor("xdma_app.v", 890, 518); // bP
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// ag (cr): Synthesis Failed: addNotify
// Elapsed time: 12 seconds
dismissDialog("Synthesis Failed"); // ag
// TclEventType: RUN_STATUS_CHANGE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-448] named port connection 'axi_rst_n' does not exist for instance 'xdma_app_i' of module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:327]. ]", 2, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-448] named port connection 'axi_rst_n' does not exist for instance 'xdma_app_i' of module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:327]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-448] named port connection 'axi_rst_n' does not exist for instance 'xdma_app_i' of module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:327]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xilinx_dma_pcie_ep.sv;-;;-;16;-;line;-;327;-;;-;16;-;"); // ah
selectCodeEditor("xilinx_dma_pcie_ep.sv", 137, 627); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 137, 626, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 140, 627); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 140, 627, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 1041, 298); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "axi_rst_n"); // l
selectCodeEditor("xdma_app.v", 283, 340); // bP
selectCodeEditor("xdma_app.v", 283, 340, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 305, 335); // bP
selectCodeEditor("xdma_app.v", 305, 334, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 326, 333); // bP
selectCodeEditor("xdma_app.v", 326, 332, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 327, 332); // bP
selectCodeEditor("xdma_app.v", 327, 332, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 398, 330); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 977, 252); // bP
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 33, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 15:14:42 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 15:14:42 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 224 seconds
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, true); // g: TRUE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Labtools 27-3361] The debug hub core was not detected.. Resolution: . 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.. 2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.. For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 4, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_clock_converter_c2h' to 'axis_clock_converter_c2h' is not allowed and is ignored.. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 4, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_clock_converter_c2h' to 'axis_clock_converter_c2h' is not allowed and is ignored.. ]", 3, false); // ah
// Elapsed time: 54 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_clock_converter_c2h' to 'axis_clock_converter_c2h' is not allowed and is ignored.. ]", 3, false, false, false, false, true, false); // ah - Popup Trigger
// Elapsed time: 23 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 4, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 4); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . , [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . , [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . , [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 7, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . , [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . , [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 5, false); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 4); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]. ]", 9, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]. ]", 10, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7071] port 'LMB_Rst' of module 'bd_9054_dlmb_0' is unconnected for instance 'dlmb' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 19, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7023] instance 'dlmb' of module 'bd_9054_dlmb_0' has 25 connections declared, but only 24 given [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 20, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]. ]", 21, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7129] Port cplx_config[31] in module ddr4_v2_2_10_cal_cplx is either unconnected or has no load. ]", 23, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3917] design ddr4_v2_2_10_cal_pi__GB0 has port rdDataEnd driven by constant 1. ]", 24, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 25, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3321] set_false_path : Empty through list for constraint at line 300 of c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:300]. ]", 26, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 34, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]. ]", 35, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_clock_converter_c2h' to 'axis_clock_converter_c2h' is not allowed and is ignored.. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_clock_converter_c2h' to 'axis_clock_converter_c2h' is not allowed and is ignored.. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-3523] Attempt to change 'Component_Name' from 'axis_clock_converter_c2h' to 'axis_clock_converter_c2h' is not allowed and is ignored.. ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Labtools 27-3361] The debug hub core was not detected.. Resolution: . 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.. 2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.. For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 4, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Labtools 27-3361] The debug hub core was not detected.. Resolution: . 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.. 2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.. For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 11, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 11, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 421, 851); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 360, 901); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 279, 922); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 277, 927); // G
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template, axis_clock_converter_c2h.vho]", 4, false, false, false, false, false, true); // D - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
// Elapsed time: 15 seconds
dismissDialog("Re-customize IP"); // r
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0_ooc.xdc]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0_ooc.xdc]", 8, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 13 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (512) of module 'axis_clock_converter_c2h' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:306]. ]", 13, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (512) of module 'axis_clock_converter_c2h' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:306]. ]", 13, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (512) of module 'axis_clock_converter_c2h' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:306]. ]", 13, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (512) of module 'axis_clock_converter_c2h' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:306]. ]", 13, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (512) of module 'axis_clock_converter_c2h' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:306]. ]", 13, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (512) of module 'axis_clock_converter_c2h' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:306]. ]", 13, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\new\xdma_app.v;-;;-;16;-;line;-;306;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-689] width (64) of port connection 'm_axis_tdata' does not match port width (512) of module 'axis_clock_converter_c2h' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:306]. ]", 13, false, false, false, false, false, true); // ah - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3, true, false, false, false, false, true); // D - Double Click - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4, true); // D - Node
setText("TDATA Width (bytes)", "8"); // B
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 109 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Re-customize IP"); // r
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h
// aU (cr): Cancel Implementation: addNotify
selectButton(PAResourceQtoS.StateMonitor_RESET_RUN, "Reset Run"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Cancel Implementation"); // aU
// TclEventType: RUN_RESET
// Tcl Message: reset_run impl_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bz
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
setText("TDATA Width (bytes)", "8"); // B
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: DG_GRAPH_STALE
dismissDialog("Re-customize IP"); // r
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.TDATA_NUM_BYTES {8}] [get_ips axis_clock_converter_c2h] 
// aI (cr): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_c2h'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: catch { config_ip_cache -export [get_ips -all axis_clock_converter_c2h] } 
// TclEventType: OOC_IP_CACHE_USED
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP axis_clock_converter_c2h, cache-ID = b96e78d0d1345677; cache size = 419.537 MB. 
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] -no_script -sync -force -quiet 
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// Tcl Message: INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci' 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 24 seconds
selectButton("OptionPane.button", "OK"); // JButton
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 16, true); // ah - Node
// Elapsed time: 19 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 17, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 16, true); // ah - Node
selectCodeEditor("xdma_app.v", 405, 612); // bP
selectCodeEditor("xdma_app.v", 405, 611, false, false, false, false, true); // bP - Double Click
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 17, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 17, false, false, false, false, true, false); // ah - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
openHTML ("http://www.xilinx.com/cgi-bin/search/errornav?E=&B=&T=Timing%3A38-316");z
selectCodeEditor("xdma_app.v", 208, 656); // bP
selectCodeEditor("xdma_app.v", 208, 654, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 225, 664); // bP
selectCodeEditor("xdma_app.v", 225, 663, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 236, 651); // bP
selectCodeEditor("xdma_app.v", 236, 650, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 251, 655); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 79, 761); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 61 seconds
selectCodeEditor("xdma_app.v", 695, 736); // bP
selectCodeEditor("xdma_app.v", 460, 744); // bP
// Elapsed time: 34 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 16, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. , [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/H2C_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.. ]", 17, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 16, true); // ah - Node
// Elapsed time: 24 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
dismissDialog("Re-customize IP"); // r
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 5); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 5); // D
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Change Log]", 6); // D
dismissDialog("Re-customize IP"); // r
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Change Log]", 6); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 5); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 5); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
dismissDialog("Re-customize IP"); // r
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 9, false, false, false, false, false, true); // D - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 11); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Change Log]", 18); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Change Log]", 18); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Simulation]", 11); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Instantiation Template]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h.dcp]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 9, false); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
// Tcl Command: 'rdi::info_commands {set*}'
// Tcl Command: 'rdi::info_commands {set_*}'
// Tcl Command: 'rdi::info_commands {set_pro*}'
// Tcl Command: 'rdi::info_commands {set_proper*}'
// Elapsed time: 96 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property CONFIG.core_clk.FREQ_HZ 200000000"); // l
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_i*}'
// Tcl Command: 'rdi::info_commands {get_ips*}'
// Elapsed time: 102 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property CONFIG.core_clk.FREQ_HZ 200000000 [get_ips axis_clock_converter_0]"); // l
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 248 MB. Current time: 7/29/21, 3:34:06 PM KST
// Elapsed time: 122 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]", true); // l
// Tcl Command: 'set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]'
// Tcl Command: 'set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]'
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0] 
// Tcl Message: ERROR: [Vivado 12-4371] Cannot find parameter 'core_clk.FREQ_HZ' on IP 'axis_clock_converter_0'. ERROR: [Vivado 12-1342] Failed to set property 'CONFIG.core_clk.FREQ_HZ' on IP 'axis_clock_converter_0'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Elapsed time: 41 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property CONFIG.s_axis_aclk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]"); // l
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Simulation]", 4); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Simulation]", 4); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0_ooc.xdc]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0_ooc.xdc]", 8, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 12 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property CONFIG.s_axis_aclk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]", true); // l
// Tcl Command: 'set_property CONFIG.s_axis_aclk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]'
// Tcl Command: 'set_property CONFIG.s_axis_aclk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]'
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property CONFIG.s_axis_aclk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0] 
// Tcl Message: ERROR: [Vivado 12-4371] Cannot find parameter 's_axis_aclk.FREQ_HZ' on IP 'axis_clock_converter_0'. ERROR: [Vivado 12-1342] Failed to set property 'CONFIG.s_axis_aclk.FREQ_HZ' on IP 'axis_clock_converter_0'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Elapsed time: 41 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property CONFIG.s_axis_aclk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]"); // l
// Elapsed time: 60 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]", true); // l
// Tcl Command: 'set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]'
// Tcl Command: 'set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]'
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0] 
// Tcl Message: ERROR: [Vivado 12-1342] Failed to set property 's_axis_aclk' on IP 'axis_clock_converter_0'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Elapsed time: 22 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]"); // l
// Elapsed time: 110 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]", true); // l
// Tcl Command: 'set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]'
// Tcl Command: 'set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]'
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0] 
// Tcl Message: ERROR: [Vivado 12-4371] Cannot find parameter 'core_clk.FREQ_HZ' on IP 'axis_clock_converter_0'. ERROR: [Vivado 12-1342] Failed to set property 'CONFIG.core_clk.FREQ_HZ' on IP 'axis_clock_converter_0'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Elapsed time: 25 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]", true); // l
// Tcl Command: 'set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]'
// Tcl Command: 'set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]'
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0] 
// Tcl Message: ERROR: [Vivado 12-1342] Failed to set property 's_axis_aclk' on IP 'axis_clock_converter_0'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
// Elapsed time: 43 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1013, 325); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 798, 354); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1011, 326); // dS
// Elapsed time: 14 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property s_axis_aclk m_axis_aclk 250000000 [get_ips axis_clock_converter_0]", true); // l
// Tcl Command: 'set_property s_axis_aclk m_axis_aclk 250000000 [get_ips axis_clock_converter_0]'
// Tcl Command: 'set_property s_axis_aclk m_axis_aclk 250000000 [get_ips axis_clock_converter_0]'
// Tcl Message: set_property s_axis_aclk m_axis_aclk 250000000 [get_ips axis_clock_converter_0] 
// Tcl Message: ERROR: [Common 17-161] Invalid option value '250000000' specified for 'objects'. 
// Elapsed time: 15 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]", true); // l
// Tcl Command: 'set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]'
// Tcl Command: 'set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0]'
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property s_axis_aclk 250000000 [get_ips axis_clock_converter_0] 
// Tcl Message: ERROR: [Vivado 12-1342] Failed to set property 's_axis_aclk' on IP 'axis_clock_converter_0'. 
// Tcl Message: ERROR: [Common 17-39] 'set_property' failed due to earlier errors. 
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1010, 320); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1026, 361); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 1018, 338); // dS
typeControlKey(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, "RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR", 'c'); // dS
// Elapsed time: 63 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "set_property CONFIG.core_clk.FREQ_HZ 250000000 [get_ips axis_clock_converter_0]"); // l
// Tcl Command: 'rdi::info_commands {report*}'
// Tcl Command: 'rdi::info_commands {report_*}'
// Tcl Command: 'rdi::info_commands {report_pr*}'
// Tcl Command: 'rdi::info_commands {report_pro*}'
// Tcl Command: 'rdi::info_commands {report_proper*}'
// Tcl Command: 'rdi::info_commands {report_propert*}'
// Tcl Command: 'rdi::info_commands {report_property*}'
// Elapsed time: 39 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "report_property", true); // l
// Tcl Command: 'report_property'
// Tcl Command: 'report_property'
// Tcl Message: report_property 
// Tcl Message: ERROR: [Common 17-56] 'report_property' expects exactly one object got '0'. 
// Tcl Command: 'rdi::info_commands {get*}'
// Tcl Command: 'rdi::info_commands {get_*}'
// Tcl Command: 'rdi::info_commands {get_ips*}'
// Elapsed time: 22 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "report_property [get_ips axis_clock_converter_0]", true); // l
// Tcl Command: 'report_property [get_ips axis_clock_converter_0]'
// Tcl Command: 'report_property [get_ips axis_clock_converter_0]'
// Tcl Message: report_property [get_ips axis_clock_converter_0] 
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 90, 149); // dS
// Elapsed time: 20 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 360, 174); // dS
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 80, 171); // dS
// Elapsed time: 152 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 20); // ah
// Elapsed time: 80 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Instantiation Template]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
// aI (cr): Generate Output Products: addNotify
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// Tcl Message: delete_ip_run [get_files -of_objects [get_fileset axis_clock_converter_0] c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// Tcl Message: INFO: [Project 1-386] Moving file 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci' from fileset 'axis_clock_converter_0' to fileset 'sources_1'. INFO: [Project 1-386] Moving file 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0.xcix' from fileset 'axis_clock_converter_0' to fileset 'sources_1'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: set_property generate_synth_checkpoint false [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_0'... 
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/axis_clock_converter_0.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 18 seconds
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: FILE_SET_CHANGE
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Re-customize IP"); // r
// aI (cr): Generate Output Products: addNotify
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a
// bz (cr):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: set_property generate_synth_checkpoint false [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_clock_converter_c2h'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_clock_converter_c2h'... 
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/axis_clock_converter_c2h.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 26 seconds
selectButton("OptionPane.button", "OK"); // JButton
// Elapsed time: 21 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Common 17-161] Invalid option value '250000000' specified for 'objects'.. ]", 10, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4371] Cannot find parameter 'core_clk.FREQ_HZ' on IP 'axis_clock_converter_0'.. ]", 8, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1342] Failed to set property 'CONFIG.core_clk.FREQ_HZ' on IP 'axis_clock_converter_0'.. ]", 9, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Common 17-161] Invalid option value '250000000' specified for 'objects'.. ]", 10, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands]", 0, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands]", 0, true, false, false, false, true, false); // ah - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_USER_CREATED_MESSAGES, "Discard User Created Messages"); // ak
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_USER_CREATED_MESSAGES, "Discard User Created Messages"); // ak
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'EP/xdma_app_i/C2H_CONVERT' at clock pin 'm_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.. ]", 8, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3321] set_false_path : Empty through list for constraint at line 300 of c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:300]. ]", 19, false); // ah
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 20, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 15:49:21 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 15:49:21 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 8); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 8); // D
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 95 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 103 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7071] port 'LMB_Rst' of module 'bd_9054_dlmb_0' is unconnected for instance 'dlmb' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 13, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7023] instance 'dlmb' of module 'bd_9054_dlmb_0' has 25 connections declared, but only 24 given [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 14, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]. ]", 16, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7129] Port cplx_config[31] in module ddr4_v2_2_10_cal_cplx is either unconnected or has no load. ]", 17, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 19, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3917] design ddr4_v2_2_10_cal_pi__GB0 has port rdDataEnd driven by constant 1. ]", 18, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 19, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3321] set_false_path : Empty through list for constraint at line 300 of c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:300]. ]", 20, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, rdback_fifo_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 23, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 26, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]. ]", 5, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]. ]", 6, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 7, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 7, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]. ]", 9, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 2, false); // ah
// Elapsed time: 56 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
// Elapsed time: 23 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 8); // D
// Elapsed time: 25 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 2, false, false, false, false, true, false); // ah - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_USER_CREATED_MESSAGES, "Discard User Created Messages"); // ak
selectCodeEditor("xilinx_dma_pcie_ep.sv", 765, 566); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 691, 651); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 547, 639); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 500, 670); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 427, 702); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 452, 766); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 460, 796); // bP
// Elapsed time: 92 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 14, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("axis_clock_converter_0.v", 194, 698); // G
selectCodeEditor("axis_clock_converter_0.v", 194, 697, false, false, false, false, true); // G - Double Click
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 12); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_clock_converter_v1_1_23_axisc_sample_cycle_ratio (axis_clock_converter_v1_1_vl_rfs.v)]", 14, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v), axis_infrastructure_v1_1_0_util_axis2vector (axis_infrastructure_v1_1_vl_rfs.v)]", 16, false); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_util_aclken_converter_wrapper (axis_infrastructure_v1_1_vl_rfs.v)]", 19); // D
selectCodeEditor("axis_clock_converter_0.v", 500, 490); // G
selectCodeEditor("axis_clock_converter_0.v", 74, 398); // G
selectCodeEditor("axis_clock_converter_0.v", 74, 397, false, false, false, false, true); // G - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 24, false); // D
// Elapsed time: 14 seconds
selectCodeEditor("axis_clock_converter_0.v", 358, 668); // G
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci)]", 28); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci), axis_clock_converter_c2h (axis_clock_converter_c2h.v)]", 31); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), C2H_CONVERT : axis_clock_converter_c2h (axis_clock_converter_c2h.xci), axis_clock_converter_c2h (axis_clock_converter_c2h.v)]", 31); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_infrastructure_v1_1_0_util_aclken_converter_wrapper (axis_infrastructure_v1_1_vl_rfs.v)]", 19); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 20); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_v1_1_23_axis_clock_converter (axis_clock_converter_v1_1_vl_rfs.v)]", 12); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 11); // D
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h]", 12); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h, Verilog]", 13); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h, Verilog]", 13); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h, Verilog Header]", 14); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h, Verilog Header]", 14); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h, Verilog Header]", 14); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h, Verilog Header]", 14); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h, XDC]", 15); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP, axis_clock_converter_c2h, XDC]", 15); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 2); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, SystemVerilog]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP]", 4); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Text]", 5); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Configuration Files]", 6); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, rdback_fifo]", 8); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Block Sources, ddr4_0]", 9); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 11); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation-Only Sources, sim_1]", 13); // D
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0, true, false, false, false, true, false); // ah - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_USER_CREATED_MESSAGES, "Discard User Created Messages"); // ak
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1]", 1, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0, true); // ah - Node
selectCodeEditor("axis_clock_converter_0.v", 1506, 308); // G
// Elapsed time: 165 seconds
selectCodeEditor("axis_clock_converter_0.v", 950, 358); // G
selectCodeEditor("axis_clock_converter_0.v", 758, 434); // G
selectCodeEditor("axis_clock_converter_0.v", 773, 476); // G
selectCodeEditor("axis_clock_converter_0.v", 777, 485); // G
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]. ]", 3, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 4, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 4); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7071] port 'en_in1' of module 'instr_dispatcher' is unconnected for instance 'i_instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:128]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 9, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7071] port 'en_in1' of module 'instr_dispatcher' is unconnected for instance 'i_instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:128]. ]", 8, false); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 4); // ah
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 4); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 4); // ah
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 5); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:197]. ]", 6, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_instr_dispatcher' of module 'instr_dispatcher' has 43 connections declared, but only 42 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:128]. ]", 7, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_softmc' of module 'softMC' has 45 connections declared, but only 44 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:562]. ]", 9, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false, false, false, false, true, false); // ah - Popup Trigger
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\softMC.v;-;;-;16;-;line;-;284;-;;-;16;-;"); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:284]. ]", 8, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. , [Synth 8-7023] instance 'i_softmc' of module 'softMC' has 45 connections declared, but only 44 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:562]. ]", 9, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]. ]", 10, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-565] redefining clock 'c0_sys_clk_p'. ]", 11, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7071] port 'LMB_Rst' of module 'bd_9054_dlmb_0' is unconnected for instance 'dlmb' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 14, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7023] instance 'dlmb' of module 'bd_9054_dlmb_0' has 25 connections declared, but only 24 given [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]. ]", 17, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]. ]", 16, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]. ]", 17, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7129] Port cplx_config[31] in module ddr4_v2_2_10_cal_cplx is either unconnected or has no load. ]", 18, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3917] design ddr4_v2_2_10_cal_pi__GB0 has port rdDataEnd driven by constant 1. ]", 19, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3917] design ddr4_v2_2_10_cal_pi__GB0 has port rdDataEnd driven by constant 1. ]", 19, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 20, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3321] set_false_path : Empty through list for constraint at line 300 of c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:300]. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3321] set_false_path : Empty through list for constraint at line 300 of c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:300]. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, rdback_fifo_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 24, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 27, false, false, false, false, false, true); // ah - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 27, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.srcs\sources_1\ip\xdma_0\ip_0\source\xdma_0_pcie3_ip-PCIE_X0Y0.xdc;-;;-;16;-;line;-;200;-;;-;16;-;"); // ah
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC.inc", 3); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 2); // m
selectCodeEditor("softMC_top.v", 262, 176); // bP
selectCodeEditor("softMC_top.v", 262, 175, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC.v", 1); // m
selectCodeEditor("softMC.v", 370, 430); // bP
selectCodeEditor("softMC.v", 370, 429, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 384, 432); // bP
selectCodeEditor("softMC.v", 384, 431, false, false, false, false, true); // bP - Double Click
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 10); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v)]", 7); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_rd_capturer : read_capturer (read_capturer.v)]", 16, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_rd_capturer : read_capturer (read_capturer.v)]", 16, false, false, false, false, false, true); // D - Double Click
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Bitstream Generation Completed: addNotify
selectRadioButton(PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER, "Open Hardware Manager"); // a
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bz (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  1059 ms.
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
dismissDialog("Open Hardware Manager"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 22, false); // u
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// bz (cr):  Auto Connect : addNotify
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2020.2   **** Build date : Nov 18 2020 at 10:01:48     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2020.2   ****** Build date   : Nov 04 2020-06:02:56     **** Build number : 2020.2.1604437376       ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
dismissDialog("Auto Connect"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 23, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 23 seconds
// Elapsed time: 19 seconds
dismissDialog("Program Device"); // bz
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 265 MB. Current time: 7/29/21, 4:04:06 PM KST
// Elapsed time: 54 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
dismissDialog("Confirm Close"); // A
selectTab((HResource) null, (HResource) null, "Messages", 1); // aK
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Labtools 27-3089] Calibration is still in-progress.. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]. ]", 6, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 7, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 8, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]. ]", 9, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-565] redefining clock 'c0_sys_clk_p'. ]", 10, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7023] instance 'dlmb' of module 'bd_9054_dlmb_0' has 25 connections declared, but only 24 given [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 14, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7071] port 'LMB_Rst' of module 'bd_9054_dlmb_0' is unconnected for instance 'dlmb' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 13, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7023] instance 'dlmb' of module 'bd_9054_dlmb_0' has 25 connections declared, but only 24 given [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 14, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]. ]", 15, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]. ]", 16, false); // ah
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7129] Port cplx_config[31] in module ddr4_v2_2_10_cal_cplx is either unconnected or has no load. ]", 17, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3917] design ddr4_v2_2_10_cal_pi__GB0 has port rdDataEnd driven by constant 1. ]", 18, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7129] Port cplx_config[31] in module ddr4_v2_2_10_cal_cplx is either unconnected or has no load. ]", 17, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 19, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 19); // ah
// Elapsed time: 12 seconds
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 19); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3321] set_false_path : Empty through list for constraint at line 300 of c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:300]. ]", 20, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, rdback_fifo_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 23, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.. Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.. ]", 29, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.. ]", 30, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Route Design, [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.. ]", 31, false); // ah
// Elapsed time: 185 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // A
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  1493 ms.
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bz
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 219, 275); // bP
selectCodeEditor("xdma_app.v", 219, 274, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 264, 287); // bP
selectCodeEditor("xdma_app.v", 264, 286, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 312, 280); // bP
selectCodeEditor("xdma_app.v", 312, 279, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 245, 276); // bP
selectCodeEditor("xdma_app.v", 245, 276, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 282, 318); // bP
selectCodeEditor("xdma_app.v", 282, 317, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 265, 336); // bP
selectCodeEditor("xdma_app.v", 265, 336, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 291, 352); // bP
selectCodeEditor("xdma_app.v", 291, 351, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 288, 336); // bP
selectCodeEditor("xdma_app.v", 288, 335, false, false, false, false, true); // bP - Double Click
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
dismissDialog("Re-customize IP"); // r
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 19, true); // ah - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 19); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. , [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.. ]", 24, false); // ah
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.. ]", 19); // ah
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 93, 650); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xilinx_dma_pcie_ep.sv", 280, 444); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 280, 443, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 287, 458); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 287, 458, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 258, 426); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 256, 426, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 270, 435); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 270, 435, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 229, 487); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 229, 488, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 252, 211); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 252, 210, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 214, 494); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 214, 494, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 258, 220); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 258, 219, false, false, false, false, true); // bP - Double Click
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xcvu095-ffvb2104-2-e Top: softMC_top 
// Elapsed time: 28 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// TclEventType: ELABORATE_FINISH
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 2); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 383, 364); // bP
selectCodeEditor("xdma_app.v", 383, 364, false, false, false, false, true); // bP - Double Click
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 19); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci)]", 20); // D
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v)]", 23); // D
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v), H2C_CONVERT : axis_clock_converter_0 (axis_clock_converter_0.xci), axis_clock_converter_0 (axis_clock_converter_0.v), inst : xil_defaultlib.axis_clock_converter_v1_1_23_axis_clock_converter]", 24, false); // D
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 263 MB. Current time: 7/29/21, 4:10:53 PM KST
// TclEventType: DESIGN_NEW
// Xgd.load filename: D:/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexu/devint/virtexu/xcvu095/xcvu095.xgd; ZipEntry: xcvu095_detail.xgd elapsed time: 1.1s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.2s
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3268 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 5661.652 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] 
// Tcl Message: 	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_DIV bound to: 5 - type: integer  	Parameter MAINT_PRESCALER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] 
// Tcl Message: 	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter tPRDI bound to: 1000000 - type: integer  	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer  	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer  	Parameter tZQI bound to: 128000000 - type: integer  	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer  	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267] INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_APP bound to: 2'b01  	Parameter STATE_MAINT bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52] INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] INFO: [Synth 8-638] synthesizing module 'instr_fifo' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:542] INFO: [Synth 8-256] done synthesizing module 'instr_fifo' (35#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (36#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter TWO bound to: 2 - type: integer  	Parameter HIGH bound to: 1'b1  	Parameter LOW bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:192] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:259] INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter LOW bound to: 1'b0  	Parameter HIGH bound to: 1'b1  	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (37#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (38#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (39#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (40#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] 
// Tcl Message: 	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (41#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] INFO: [Synth 8-6155] done synthesizing module 'softMC' (42#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] 
// Tcl Message: 	Parameter REFCLK_EN_TX_PATH bound to: 1'b0  	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00  	Parameter REFCLK_ICNTL_RX bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (43#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (44#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] INFO: [Synth 8-6157] synthesizing module 'xdma_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (45#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_0' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/synth/axis_clock_converter_0.v:58] INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axis_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:925] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axisc_async_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:341] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT bound to: 32'sb00000000000000000000000000000001  	Parameter INIT_SYNC_FF bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter DEF_VAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (46#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (47#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (48#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] 
// Tcl Message: 	Parameter REG_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 4 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] 
// Tcl Message: 	Parameter REG_WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902] 
// Tcl Message: 	Parameter RST_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (50#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 2 - type: integer  	Parameter RESET_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618] 
// Tcl Message: 	Parameter COMMON_CLOCK bound to: 0 - type: integer  	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT bound to: 32'sb00000000000000000000000000000000  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter DEF_VAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 6 - type: integer  	Parameter RESET_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 5 - type: integer  	Parameter RESET_VALUE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 5 - type: integer  	Parameter RESET_VALUE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (56#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:810] INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:992] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 5677.496 ; gain = 15.844 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 5700.520 ; gain = 38.867 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 5700.520 ; gain = 38.867 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0' INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo' INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/xdma_0/xdma_0.dcp' for cell 'EP/xdma_0_i' 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5730.473 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:77] 
// Tcl Message: Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 5907.371 ; gain = 0.000 
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:07 ; elapsed = 00:01:04 . Memory (MB): peak = 6133.074 ; gain = 471.422 
// Tcl Message: 118 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:05 . Memory (MB): peak = 6133.074 ; gain = 471.422 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 3s
dismissDialog("Open Elaborated Design"); // bz
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
// Elapsed time: 28 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 402, 900); // bP
selectCodeEditor("xdma_app.v", 400, 902, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 395, 1182); // bP
selectCodeEditor("xdma_app.v", 395, 1172); // bP
selectCodeEditor("xdma_app.v", 395, 1171, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 391, 615); // bP
selectCodeEditor("xdma_app.v", 391, 615, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 408, 464); // bP
selectCodeEditor("xdma_app.v", 408, 464, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 416, 458); // bP
selectCodeEditor("xdma_app.v", 416, 458, false, false, false, false, true); // bP - Double Click
// Elapsed time: 26 seconds
selectCodeEditor("xdma_app.v", 231, 469); // bP
selectCodeEditor("xdma_app.v", 231, 468, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 265, 882); // bP
selectCodeEditor("xdma_app.v", 265, 880, false, false, false, false, true); // bP - Double Click
// Elapsed time: 20 seconds
selectCodeEditor("xdma_app.v", 304, 314); // bP
selectCodeEditor("xdma_app.v", 304, 313, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 328, 272); // bP
selectCodeEditor("xdma_app.v", 328, 271, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 10); // m
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
// PAPropertyPanels.initPanels (softmc_clk) elapsed time: 0.4s
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
// PAPropertyPanels.initPanels (c0_ddr4_clk) elapsed time: 0.2s
// PAPropertyPanels.initPanels (user_clk) elapsed time: 0.3s
// PAPropertyPanels.initPanels (user_clk) elapsed time: 0.2s
// PAPropertyPanels.initPanels (user_clk) elapsed time: 0.2s
// Elapsed time: 31 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv), xdma_app_i : xdma_app (xdma_app.v)]", 19, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 17, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 17, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), EP : xilinx_dma_pcie_ep (xilinx_dma_pcie_ep.sv)]", 17, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("xilinx_dma_pcie_ep.sv", 329, 881); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 329, 880, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 10); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 326, 453); // bP
selectCodeEditor("xdma_app.v", 326, 452, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 714, 301); // bP
selectCodeEditor("xdma_app.v", 289, 480); // bP
selectCodeEditor("xdma_app.v", 289, 479, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 10 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "axi_rst_n"); // l
selectCodeEditor("xdma_app.v", 303, 648); // bP
selectCodeEditor("xdma_app.v", 302, 647, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 320, 466); // bP
selectCodeEditor("xdma_app.v", 320, 465, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 321, 466); // bP
selectCodeEditor("xdma_app.v", 321, 464, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 317, 529); // bP
selectCodeEditor("xdma_app.v", 317, 529, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 10); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 323, 665); // bP
selectCodeEditor("xdma_app.v", 323, 664, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 336, 343); // bP
selectCodeEditor("xdma_app.v", 336, 343, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 338, 335); // bP
selectCodeEditor("xdma_app.v", 338, 334, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 493, 323); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_DESIGN, "Close Elaborated Design"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_CLOSE_DESIGN
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Design : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 304 MB. Current time: 7/29/21, 4:15:13 PM KST
// Engine heap size: 5,315 MB. GUI used memory: 304 MB. Current time: 7/29/21, 4:15:13 PM KST
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// 'a' command handler elapsed time: 3 seconds
dismissDialog("Close Design"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// bz (cr):  Generate Bitstream : addNotify
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 16:15:18 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 16:15:18 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 322, 317); // bP
selectCodeEditor("xdma_app.v", 322, 316, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 307, 358); // bP
selectCodeEditor("xdma_app.v", 307, 358, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 300, 364); // bP
selectCodeEditor("xdma_app.v", 293, 330); // bP
selectCodeEditor("xdma_app.v", 293, 329, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 303, 334); // bP
selectCodeEditor("xdma_app.v", 303, 334, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 664 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:200]. ]", 27, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Design Initialization, [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]. ]", 28, false); // ah
selectCodeEditor("xdma_app.v", 328, 212); // bP
selectCodeEditor("xdma_app.v", 328, 211, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 336, 210); // bP
selectCodeEditor("xdma_app.v", 336, 210, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 382, 314); // bP
selectCodeEditor("xdma_app.v", 382, 313, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 420, 301); // bP
selectCodeEditor("xdma_app.v", 420, 300, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 408, 343); // bP
selectCodeEditor("xdma_app.v", 408, 343, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 415, 330); // bP
selectCodeEditor("xdma_app.v", 415, 330, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 345, 464); // bP
selectCodeEditor("xdma_app.v", 345, 463, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 419, 401); // bP
selectCodeEditor("xdma_app.v", 419, 401, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 419, 400); // bP
selectCodeEditor("xdma_app.v", 419, 400, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 18 seconds
selectCodeEditor("xdma_app.v", 395, 588); // bP
selectCodeEditor("xdma_app.v", 395, 588, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 23 seconds
selectCodeEditor("xdma_app.v", 372, 564); // bP
selectCodeEditor("xdma_app.v", 372, 563, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 18 seconds
selectCodeEditor("xdma_app.v", 371, 459); // bP
selectCodeEditor("xdma_app.v", 371, 458, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 347, 475); // bP
selectCodeEditor("xdma_app.v", 347, 474, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 364, 307); // bP
selectCodeEditor("xdma_app.v", 364, 305, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 359, 294); // bP
selectCodeEditor("xdma_app.v", 359, 293, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 365, 297); // bP
selectCodeEditor("xdma_app.v", 365, 297, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 33 seconds
selectCodeEditor("xdma_app.v", 231, 464); // bP
selectCodeEditor("xdma_app.v", 231, 463, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Bitstream Generation Completed: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bz (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  1035 ms.
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
dismissDialog("Open Hardware Manager"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bz (cr):  Auto Connect : addNotify
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2020.2   **** Build date : Nov 18 2020 at 10:01:48     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2020.2   ****** Build date   : Nov 04 2020-06:02:56     **** Build number : 2020.2.1604437376       ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
dismissDialog("Auto Connect"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 23 seconds
// Elapsed time: 19 seconds
dismissDialog("Program Device"); // bz
// Elapsed time: 28 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 4); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 4); // m
selectCodeEditor("xdma_app.v", 294, 774); // bP
selectCodeEditor("xdma_app.v", 294, 772, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 5); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 1067, 407); // bP
// Elapsed time: 14 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "sys_rst_n"); // l
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 4); // m
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 221, 608); // bP
selectCodeEditor("xdma_app.v", 221, 607, false, false, false, false, true); // bP - Double Click
// Elapsed time: 250 seconds
selectCodeEditor("xdma_app.v", 204, 786); // bP
selectCodeEditor("xdma_app.v", 204, 785, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 211, 785); // bP
selectCodeEditor("xdma_app.v", 211, 785, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC_top.v", 1); // m
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // A
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  1900 ms.
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bz
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v)]", 7, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v)]", 7, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v)]", 7, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("softMC.v", 317, 169); // bP
selectCodeEditor("softMC.v", 118, 147); // bP
selectCodeEditor("softMC.v", 118, 147, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "softMC.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rst"); // l
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v)]", 7); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_iseq_disp : iseq_dispatcher (iseq_dispatcher.v)]", 14, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_iseq_disp : iseq_dispatcher (iseq_dispatcher.v)]", 14, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("iseq_dispatcher.v", 368, 297); // bP
// Elapsed time: 10 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rst"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC.v", 1); // m
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_rd_capturer : read_capturer (read_capturer.v)]", 18, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_rd_capturer : read_capturer (read_capturer.v)]", 18, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("read_capturer.v", 731, 206); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rst"); // l
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 207, 298); // bP
selectCodeEditor("xdma_app.v", 207, 296, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 168, 182); // bP
selectCodeEditor("xdma_app.v", 278, 364); // bP
selectCodeEditor("xdma_app.v", 256, 363); // bP
selectCodeEditor("xdma_app.v", 256, 362); // bP
selectCodeEditor("xdma_app.v", 256, 362, false, false, false, false, true); // bP - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 305, 470); // bP
selectCodeEditor("xdma_app.v", 305, 468, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 204, 500); // bP
selectCodeEditor("xdma_app.v", 204, 500, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 230, 350); // bP
selectCodeEditor("xdma_app.v", 238, 370); // bP
selectCodeEditor("xdma_app.v", 238, 369, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 335, 421); // bP
selectCodeEditor("xdma_app.v", 213, 625); // bP
selectCodeEditor("xdma_app.v", 167, 630); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 123, 405); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 527, 415); // bP
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "sys_rst_n"); // l
selectCodeEditor("xdma_app.v", 167, 715); // bP
selectCodeEditor("xdma_app.v", 167, 714, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 180, 723); // bP
selectCodeEditor("xdma_app.v", 180, 723, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 462, 262); // bP
selectCodeEditor("xdma_app.v", 435, 265); // bP
selectCodeEditor("xdma_app.v", 522, 264); // bP
selectCodeEditor("xdma_app.v", 647, 269); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// 'cA' command handler elapsed time: 3 seconds
dismissDialog("Resetting Runs"); // bz
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 16:37:19 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 16:37:19 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Generate Bitstream"); // bz
// Elapsed time: 30 seconds
selectCodeEditor("xdma_app.v", 307, 265); // bP
selectCodeEditor("xdma_app.v", 307, 265, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "axi_rst_n"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 1076, 227); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "axi_rst_n"); // l
selectCodeEditor("xilinx_dma_pcie_ep.sv", 249, 530); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 249, 529, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 289, 528); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 289, 527, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 256, 501); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 256, 500, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 274, 496); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 274, 495, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 331, 506); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 175, 502); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 80, 503); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 287, 370); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 287, 369, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 286, 399); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 286, 399, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 220, 436); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 220, 436, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 261, 132); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 261, 132, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 264, 525); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 253, 501); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 253, 500, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 271, 520); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 271, 519, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 227, 636); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 227, 641); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 227, 641, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 3, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Labtools 27-3089] Calibration is still in-progress.. ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages]", 1, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands]", 0, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands]", 0, true, false, false, false, true, false); // ah - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_USER_CREATED_MESSAGES, "Discard User Created Messages"); // ak
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]. ]", 3, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 4, true); // ah - Node
selectCodeEditor("xilinx_dma_pcie_ep.sv", 259, 176); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 259, 176, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 113, 184); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 113, 184, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 135, 200); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 135, 200, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 257, 214); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 257, 214, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 75, 205); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 379, 207); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 270, 198); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 270, 198, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 145, 218); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 145, 218, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 121, 215); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 121, 214, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 415, 264); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 391, 212); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 382, 184); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 392, 205); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 388, 185); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 398, 208); // bP
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 744, 208); // bP
selectCodeEditor("xdma_app.v", 78, 480); // bP
selectCodeEditor("xdma_app.v", 124, 420); // bP
selectCodeEditor("xdma_app.v", 122, 410); // bP
selectCodeEditor("xdma_app.v", 121, 408, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "leds"); // l
selectCodeEditor("xdma_app.v", 84, 518); // bP
selectCodeEditor("xdma_app.v", 524, 492); // bP
selectCodeEditor("xdma_app.v", 178, 236); // bP
selectCodeEditor("xdma_app.v", 178, 234, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 422, 351); // bP
selectCodeEditor("xdma_app.v", 392, 250); // bP
selectCodeEditor("xdma_app.v", 158, 366); // bP
selectCodeEditor("xdma_app.v", 814, 203); // bP
selectCodeEditor("xdma_app.v", 496, 165); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 265, 196); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 265, 195, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 288, 227); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 288, 226, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 132, 238); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 132, 238, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 338, 637); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 80, 628); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 276, 466); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 284, 464); // bP
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 372, 205); // bP
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'v'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 377, 267); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xilinx_dma_pcie_ep.sv", 281, 316); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 148, 301); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 148, 300, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 152, 301); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 152, 300, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 288, 196); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 365, 200); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 371, 226); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 370, 256); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 364, 268); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 284, 469); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 259, 300); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xilinx_dma_pcie_ep.sv", 350, 386); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 366, 425); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 385, 463); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 343, 274); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 273, 203); // bP
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'c'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 147, 157); // bP
typeControlKey((HResource) null, "xilinx_dma_pcie_ep.sv", 'v'); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 92, 147); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 223, 292); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 291, 150); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 326, 217); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xilinx_dma_pcie_ep.sv", 87, 335); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h
// aU (cr): Cancel Implementation: addNotify
selectButton(PAResourceQtoS.StateMonitor_RESET_RUN, "Reset Run"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Cancel Implementation"); // aU
// TclEventType: RUN_RESET
// Tcl Message: reset_run impl_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bz
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 257, 305); // bP
selectCodeEditor("xdma_app.v", 257, 304, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 490, 392); // bP
// Elapsed time: 16 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 23); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 24); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, xusps3_pinout.xdc]", 26, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, xusps3_pinout.xdc]", 26, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, xusps3_pinout.xdc]", 26, false, false, false, false, false, true); // D - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 226, 496); // bP
selectCodeEditor("xdma_app.v", 226, 496, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 303, 298); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 579, 269); // bP
selectCodeEditor("xdma_app.v", 473, 370); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 244, 368); // bP
selectCodeEditor("xdma_app.v", 244, 366, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 193, 246); // bP
selectCodeEditor("xdma_app.v", 193, 245, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 315, 183); // bP
selectCodeEditor("xdma_app.v", 315, 183, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 334, 184); // bP
selectCodeEditor("xdma_app.v", 334, 183, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 383, 213); // bP
selectCodeEditor("xdma_app.v", 396, 208); // bP
selectCodeEditor("xdma_app.v", 336, 308); // bP
selectCodeEditor("xdma_app.v", 424, 302); // bP
selectCodeEditor("xdma_app.v", 417, 278); // bP
selectCodeEditor("xdma_app.v", 272, 462); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 343, 342); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 281, 492); // bP
selectCodeEditor("xdma_app.v", 422, 415); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 340, 484); // bP
selectCodeEditor("xdma_app.v", 340, 483, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 386, 509); // bP
selectCodeEditor("xdma_app.v", 394, 485); // bP
selectCodeEditor("xdma_app.v", 421, 495); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 252, 531); // bP
selectCodeEditor("xdma_app.v", 252, 530, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectCodeEditor("xilinx_dma_pcie_ep.sv", 869, 186); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "leds"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 144, 232); // bP
selectCodeEditor("xdma_app.v", 260, 234); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xilinx_dma_pcie_ep.sv", 6); // m
// Elapsed time: 10 seconds
selectCodeEditor("xilinx_dma_pcie_ep.sv", 349, 504); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 349, 503, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xilinx_dma_pcie_ep.sv", 368, 433); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 362, 283); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 383, 256); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 414, 285); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 433, 340); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 440, 407); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 443, 446); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 443, 534); // bP
selectCodeEditor("xilinx_dma_pcie_ep.sv", 445, 552); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 334, 425); // bP
selectCodeEditor("xdma_app.v", 341, 450); // bP
selectCodeEditor("xdma_app.v", 221, 412); // bP
selectCodeEditor("xdma_app.v", 247, 429); // bP
selectCodeEditor("xdma_app.v", 247, 429, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 405, 511); // bP
selectCodeEditor("xdma_app.v", 414, 525); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 399, 278); // bP
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 276 MB. Current time: 7/29/21, 4:45:17 PM KST
selectCodeEditor("xdma_app.v", 481, 232); // bP
selectCodeEditor("xdma_app.v", 466, 330); // bP
selectCodeEditor("xdma_app.v", 458, 333); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 358, 381); // bP
selectCodeEditor("xdma_app.v", 381, 414); // bP
selectCodeEditor("xdma_app.v", 398, 430); // bP
selectCodeEditor("xdma_app.v", 421, 447); // bP
selectCodeEditor("xdma_app.v", 435, 461); // bP
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 16:45:34 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 16:45:34 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 292, 282); // bP
selectCodeEditor("xdma_app.v", 292, 282, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 294, 278); // bP
selectCodeEditor("xdma_app.v", 294, 277); // bP
selectCodeEditor("xdma_app.v", 318, 287); // bP
selectCodeEditor("xdma_app.v", 295, 278); // bP
selectCodeEditor("xdma_app.v", 295, 278, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 294, 308); // bP
selectCodeEditor("xdma_app.v", 294, 308, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 294, 277); // bP
selectCodeEditor("xdma_app.v", 294, 277, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 300, 277); // bP
selectCodeEditor("xdma_app.v", 300, 277, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 168, 265); // bP
closeMainWindow("project_1 - [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.xpr] - Vivado 2020.2"); // cr
// Run Command: PAResourceCommand.PACommandNames_EXIT
// A (cr): Exit Vivado: addNotify
dismissDialog("Exit Vivado"); // A
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h
// bz (cr):  Resetting Runs : addNotify
selectButton("OptionPane.button", "Cancel Process"); // JButton
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bz
selectCodeEditor("xdma_app.v", 211, 308); // bP
selectCodeEditor("xdma_app.v", 210, 275); // bP
selectCodeEditor("xdma_app.v", 212, 298); // bP
selectCodeEditor("xdma_app.v", 670, 309); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bz (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bz
// bz (cr):  Auto Connect : addNotify
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2020.2   **** Build date : Nov 18 2020 at 10:01:48     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2020.2   ****** Build date   : Nov 04 2020-06:02:56     **** Build number : 2020.2.1604437376       ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000 
// Tcl Message: ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-register this hardware target. 
// Tcl Message: ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.  
// a (cr): Critical Messages: addNotify
dismissDialog("Auto Connect"); // bz
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // A
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  1853 ms.
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bz
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // a
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
dismissDialog("No Implementation Results Available"); // A
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 16:46:36 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 16:46:36 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands]", 0, true); // ah - Node
// TclEventType: RUN_STATUS_CHANGE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands]", 0, true, false, false, false, true, false); // ah - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_USER_CREATED_MESSAGES, "Discard User Created Messages"); // ak
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs]", 1, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis]", 0, true, false, false, false, true, false); // ah - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // ah
selectMenuItem(PAResourceItoN.MsgTreePanel_DISCARD_USER_CREATED_MESSAGES, "Discard User Created Messages"); // ak
selectCodeEditor("xdma_app.v", 271, 104); // bP
selectCodeEditor("xdma_app.v", 271, 103, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 185, 400); // bP
selectCodeEditor("xdma_app.v", 185, 398, false, false, false, false, true); // bP - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 1014, 251); // bP
selectCodeEditor("xdma_app.v", 924, 320); // bP
selectCodeEditor("xdma_app.v", 903, 351); // bP
selectCodeEditor("xdma_app.v", 871, 359); // bP
selectCodeEditor("xdma_app.v", 842, 399); // bP
selectCodeEditor("xdma_app.v", 726, 450); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 47 seconds
selectCodeEditor("xdma_app.v", 1263, 180); // bP
selectCodeEditor("xdma_app.v", 915, 468); // bP
selectCodeEditor("xdma_app.v", 302, 283); // bP
selectCodeEditor("xdma_app.v", 302, 282, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 204, 247); // bP
selectCodeEditor("xdma_app.v", 204, 246, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 280, 326); // bP
selectCodeEditor("xdma_app.v", 280, 325, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 208, 364); // bP
selectCodeEditor("xdma_app.v", 208, 364, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 159, 494); // bP
selectCodeEditor("xdma_app.v", 159, 493, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 130, 530); // bP
selectCodeEditor("xdma_app.v", 130, 530, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 238, 563); // bP
selectCodeEditor("xdma_app.v", 238, 563, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 328, 423); // bP
selectCodeEditor("xdma_app.v", 328, 422, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 138, 374); // bP
selectCodeEditor("xdma_app.v", 138, 374, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 33 seconds
selectCodeEditor("xdma_app.v", 309, 493); // bP
selectCodeEditor("xdma_app.v", 309, 493, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 213, 562); // bP
selectCodeEditor("xdma_app.v", 213, 561, false, false, false, false, true); // bP - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("xdma_app.v", 197, 312); // bP
selectCodeEditor("xdma_app.v", 197, 312, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 209, 310); // bP
selectCodeEditor("xdma_app.v", 209, 308, false, false, false, false, true); // bP - Double Click
// Elapsed time: 40 seconds
selectCodeEditor("xdma_app.v", 434, 513); // bP
selectCodeEditor("xdma_app.v", 444, 525); // bP
selectCodeEditor("xdma_app.v", 449, 544); // bP
selectCodeEditor("xdma_app.v", 183, 556); // bP
selectCodeEditor("xdma_app.v", 301, 559); // bP
selectCodeEditor("xdma_app.v", 301, 559, false, false, false, false, true); // bP - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("xdma_app.v", 552, 644); // bP
selectCodeEditor("xdma_app.v", 552, 644, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 574, 659); // bP
selectCodeEditor("xdma_app.v", 187, 268); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("xdma_app.v", 250, 525); // bP
selectCodeEditor("xdma_app.v", 250, 524, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 397, 455); // bP
selectCodeEditor("xdma_app.v", 384, 455); // bP
selectCodeEditor("xdma_app.v", 384, 455, false, false, false, false, true); // bP - Double Click
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 136 seconds
selectCodeEditor("xdma_app.v", 287, 655); // bP
selectCodeEditor("xdma_app.v", 287, 655, false, false, false, false, true); // bP - Double Click
// Elapsed time: 17 seconds
selectCodeEditor("xdma_app.v", 624, 278); // bP
selectCodeEditor("xdma_app.v", 760, 272); // bP
selectCodeEditor("xdma_app.v", 763, 469); // bP
selectCodeEditor("xdma_app.v", 558, 434); // bP
selectCodeEditor("xdma_app.v", 549, 419); // bP
selectCodeEditor("xdma_app.v", 551, 406); // bP
selectCodeEditor("xdma_app.v", 572, 432); // bP
selectCodeEditor("xdma_app.v", 590, 462); // bP
selectCodeEditor("xdma_app.v", 610, 484); // bP
selectCodeEditor("xdma_app.v", 640, 514); // bP
selectCodeEditor("xdma_app.v", 662, 563); // bP
selectCodeEditor("xdma_app.v", 648, 595); // bP
selectCodeEditor("xdma_app.v", 658, 665); // bP
selectCodeEditor("xdma_app.v", 669, 701); // bP
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Bitstream Generation Completed: addNotify
// Elapsed time: 385 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bz (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  1049 ms.
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: open_hw_manager 
dismissDialog("Open Hardware Manager"); // bz
// Elapsed time: 79 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// bz (cr):  Auto Connect : addNotify
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2020.2   **** Build date : Nov 18 2020 at 10:01:48     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2020.2   ****** Build date   : Nov 04 2020-06:02:56     **** Build number : 2020.2.1604437376       ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xcvu095 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Auto Connect"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 18 seconds
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 22 seconds
dismissDialog("Program Device"); // bz
// Elapsed time: 215 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 22 seconds
// Elapsed time: 18 seconds
dismissDialog("Program Device"); // bz
// Elapsed time: 57 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 24 seconds
// Elapsed time: 18 seconds
dismissDialog("Program Device"); // bz
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 4); // m
selectCodeEditor("xdma_app.v", 291, 938); // bP
selectCodeEditor("xdma_app.v", 291, 938, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 297, 943); // bP
selectCodeEditor("xdma_app.v", 297, 943, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 297, 944); // bP
selectCodeEditor("xdma_app.v", 297, 943, false, false, false, false, true); // bP - Double Click
// Elapsed time: 389 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "softMC.v", 0); // m
selectCodeEditor("softMC.v", 233, 541); // bP
selectCodeEditor("softMC.v", 233, 540, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 186, 374); // bP
selectCodeEditor("softMC.v", 186, 372, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 225, 366); // bP
selectCodeEditor("softMC.v", 225, 364, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 292, 854); // bP
selectCodeEditor("softMC.v", 292, 853, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 559, 852); // bP
selectCodeEditor("softMC.v", 307, 848); // bP
selectCodeEditor("softMC.v", 307, 846, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 241, 384); // bP
selectCodeEditor("softMC.v", 244, 397); // bP
selectCodeEditor("softMC.v", 244, 395, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 265, 420); // bP
selectCodeEditor("softMC.v", 265, 420, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 272, 498); // bP
selectCodeEditor("softMC.v", 272, 497, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 256, 567); // bP
selectCodeEditor("softMC.v", 256, 565, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 271, 583); // bP
selectCodeEditor("softMC.v", 271, 582, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 336, 628); // bP
selectCodeEditor("softMC.v", 336, 628, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 386, 636); // bP
selectCodeEditor("softMC.v", 386, 636, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 390, 632); // bP
selectCodeEditor("softMC.v", 390, 631); // bP
selectCodeEditor("softMC.v", 400, 642); // bP
selectCodeEditor("softMC.v", 384, 627); // bP
selectCodeEditor("softMC.v", 384, 625, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 396, 628); // bP
selectCodeEditor("softMC.v", 396, 626, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 266, 708); // bP
selectCodeEditor("softMC.v", 266, 708, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 390, 549); // bP
selectCodeEditor("softMC.v", 390, 549, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 368, 461); // bP
selectCodeEditor("softMC.v", 368, 460, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 387, 470); // bP
selectCodeEditor("softMC.v", 387, 469, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 351, 940); // bP
selectCodeEditor("softMC.v", 351, 939, false, false, false, false, true); // bP - Double Click
selectCodeEditor("softMC.v", 357, 940); // bP
selectCodeEditor("softMC.v", 357, 940, false, false, false, false, true); // bP - Double Click
selectTab((HResource) null, (HResource) null, "Messages", 1); // aK
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Labtools 27-3361] The debug hub core was not detected.. Resolution: . 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.. 2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.. For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 38, false); // ah
// Elapsed time: 12 seconds
selectCodeEditor("softMC.v", 628, 740); // bP
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // A
// TclEventType: HW_SERVER_CLOSE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_MIG_DELETE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  1929 ms.
// Tcl Message: close_hw_manager 
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 287 MB. Current time: 7/29/21, 5:15:18 PM KST
dismissDialog("Close Hardware Manager"); // bz
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_rd_capturer : read_capturer (read_capturer.v)]", 18, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_rd_capturer : read_capturer (read_capturer.v)]", 18, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("read_capturer.v", 360, 487); // bP
selectCodeEditor("read_capturer.v", 360, 486, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 336, 381); // bP
selectCodeEditor("read_capturer.v", 336, 381, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 352, 369); // bP
selectCodeEditor("read_capturer.v", 352, 368, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 338, 312); // bP
selectCodeEditor("read_capturer.v", 338, 311, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 113, 308); // bP
selectCodeEditor("read_capturer.v", 170, 305); // bP
selectCodeEditor("read_capturer.v", 170, 304, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 439, 663); // bP
selectCodeEditor("read_capturer.v", 439, 662, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 439, 661); // bP
selectCodeEditor("read_capturer.v", 439, 661, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 392, 390); // bP
selectCodeEditor("read_capturer.v", 392, 389, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 528, 411); // bP
selectCodeEditor("read_capturer.v", 275, 643); // bP
selectCodeEditor("read_capturer.v", 419, 779); // bP
selectCodeEditor("read_capturer.v", 419, 779, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 473, 778); // bP
selectCodeEditor("read_capturer.v", 473, 777, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 471, 781); // bP
selectCodeEditor("read_capturer.v", 471, 780, false, false, false, false, true); // bP - Double Click
selectCodeEditor("read_capturer.v", 517, 785); // bP
selectCodeEditor("read_capturer.v", 482, 784); // bP
selectCodeEditor("read_capturer.v", 482, 783, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
selectCodeEditor("xdma_app.v", 268, 369); // bP
selectCodeEditor("xdma_app.v", 268, 368, false, false, false, false, true); // bP - Double Click
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 6, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 6); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 6); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0_ooc.xdc]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0_ooc.xdc]", 7, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis, axis_clock_converter_0_ooc.xdc]", 7, false); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0, Synthesis]", 3); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_0]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Synthesis, axis_clock_converter_c2h_ooc.xdc]", 8, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 205, 773); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 241, 792); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 319, 797); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 265, 799); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 259, 794); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 284, 786); // G
selectCodeEditor("axis_clock_converter_c2h_ooc.xdc", 320, 792); // G
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Change Log]", 11); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h, Change Log]", 11); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, ddr4_0]", 12); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, ddr4_0]", 12); // D
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_0_ooc.xdc", 10); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axis_clock_converter_c2h_ooc.xdc", 11); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
// Elapsed time: 10 seconds
selectCodeEditor("xdma_app.v", 494, 483); // bP
selectCodeEditor("xdma_app.v", 512, 514); // bP
selectCodeEditor("xdma_app.v", 523, 545); // bP
selectCodeEditor("xdma_app.v", 538, 574); // bP
selectCodeEditor("xdma_app.v", 547, 608); // bP
selectCodeEditor("xdma_app.v", 526, 604); // bP
selectCodeEditor("xdma_app.v", 508, 629); // bP
selectCodeEditor("xdma_app.v", 505, 605); // bP
selectCodeEditor("xdma_app.v", 550, 566); // bP
selectCodeEditor("xdma_app.v", 552, 534); // bP
selectCodeEditor("xdma_app.v", 569, 498); // bP
selectCodeEditor("xdma_app.v", 586, 527); // bP
selectCodeEditor("xdma_app.v", 605, 571); // bP
selectCodeEditor("xdma_app.v", 624, 622); // bP
selectCodeEditor("xdma_app.v", 612, 589); // bP
selectCodeEditor("xdma_app.v", 624, 642); // bP
selectCodeEditor("xdma_app.v", 644, 676); // bP
selectCodeEditor("xdma_app.v", 657, 743); // bP
selectCodeEditor("xdma_app.v", 650, 737); // bP
selectCodeEditor("xdma_app.v", 646, 720); // bP
selectCodeEditor("xdma_app.v", 637, 807); // bP
selectCodeEditor("xdma_app.v", 640, 851); // bP
selectCodeEditor("xdma_app.v", 640, 877); // bP
selectCodeEditor("xdma_app.v", 635, 891); // bP
selectCodeEditor("xdma_app.v", 637, 932); // bP
selectCodeEditor("xdma_app.v", 639, 893); // bP
selectCodeEditor("xdma_app.v", 639, 902); // bP
selectCodeEditor("xdma_app.v", 639, 903, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 643, 877); // bP
selectCodeEditor("xdma_app.v", 643, 860); // bP
selectCodeEditor("xdma_app.v", 634, 805); // bP
selectCodeEditor("xdma_app.v", 642, 842); // bP
selectCodeEditor("xdma_app.v", 643, 884); // bP
selectCodeEditor("xdma_app.v", 639, 909); // bP
selectCodeEditor("xdma_app.v", 638, 892); // bP
selectCodeEditor("xdma_app.v", 643, 850); // bP
selectCodeEditor("xdma_app.v", 628, 786); // bP
selectCodeEditor("xdma_app.v", 634, 801); // bP
selectCodeEditor("xdma_app.v", 632, 732); // bP
selectCodeEditor("xdma_app.v", 630, 704); // bP
selectCodeEditor("xdma_app.v", 630, 697); // bP
selectCodeEditor("xdma_app.v", 540, 581); // bP
selectCodeEditor("xdma_app.v", 289, 597); // bP
selectCodeEditor("xdma_app.v", 289, 596, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 287, 365); // bP
selectCodeEditor("xdma_app.v", 287, 365, false, false, false, false, true); // bP - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 337, 755); // bP
selectCodeEditor("xdma_app.v", 337, 754, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 337, 782); // bP
selectCodeEditor("xdma_app.v", 337, 782, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 405, 794); // bP
selectCodeEditor("xdma_app.v", 426, 239); // bP
selectCodeEditor("xdma_app.v", 412, 773); // bP
selectCodeEditor("xdma_app.v", 414, 814); // bP
selectCodeEditor("xdma_app.v", 88, 269); // bP
selectCodeEditor("xdma_app.v", 79, 815); // bP
selectCodeEditor("xdma_app.v", 77, 970); // bP
selectCodeEditor("xdma_app.v", 557, 1072); // bP
selectCodeEditor("xdma_app.v", 307, 978); // bP
selectCodeEditor("xdma_app.v", 307, 977, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 252, 416); // bP
selectCodeEditor("xdma_app.v", 252, 416, false, false, false, false, true); // bP - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, axis_clock_converter_c2h]", 2, true, false, false, false, false, true); // D - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cr): Re-customize IP: addNotify
// Elapsed time: 428 seconds
dismissDialog("Re-customize IP"); // r
// Elapsed time: 30 seconds
selectCodeEditor("xdma_app.v", 293, 597); // bP
selectCodeEditor("xdma_app.v", 293, 595, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 313, 625); // bP
selectCodeEditor("xdma_app.v", 313, 625, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 314, 623); // bP
selectCodeEditor("xdma_app.v", 314, 623, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 288, 473); // bP
selectCodeEditor("xdma_app.v", 288, 473, false, false, false, false, true); // bP - Double Click
// Elapsed time: 38 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xcvu095-ffvb2104-2-e Top: softMC_top 
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 287 MB. Current time: 7/29/21, 5:27:58 PM KST
// TclEventType: DESIGN_NEW
// Xgd.load filename: D:/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexu/devint/virtexu/xcvu095/xcvu095.xgd; ZipEntry: xcvu095_detail.xgd elapsed time: 1.1s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.1s
// Schematic: addNotify
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.7s
// WARNING: HEventQueue.dispatchEvent() is taking  3829 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] 
// Tcl Message: 	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_DIV bound to: 5 - type: integer  	Parameter MAINT_PRESCALER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] 
// Tcl Message: 	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter tPRDI bound to: 1000000 - type: integer  	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer  	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer  	Parameter tZQI bound to: 128000000 - type: integer  	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer  	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267] INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_APP bound to: 2'b01  	Parameter STATE_MAINT bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52] INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] INFO: [Synth 8-638] synthesizing module 'instr_fifo' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:542] INFO: [Synth 8-256] done synthesizing module 'instr_fifo' (35#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (36#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter TWO bound to: 2 - type: integer  	Parameter HIGH bound to: 1'b1  	Parameter LOW bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:192] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:259] INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter LOW bound to: 1'b0  	Parameter HIGH bound to: 1'b1  	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (37#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (38#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (39#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (40#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] 
// Tcl Message: 	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (41#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] INFO: [Synth 8-6155] done synthesizing module 'softMC' (42#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] 
// Tcl Message: 	Parameter REFCLK_EN_TX_PATH bound to: 1'b0  	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00  	Parameter REFCLK_ICNTL_RX bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (43#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (44#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] INFO: [Synth 8-6157] synthesizing module 'xdma_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (45#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_0' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/synth/axis_clock_converter_0.v:58] INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axis_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:925] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axisc_async_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:341] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT bound to: 32'sb00000000000000000000000000000001  	Parameter INIT_SYNC_FF bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter DEF_VAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (46#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (47#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (48#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] 
// Tcl Message: 	Parameter REG_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 4 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] 
// Tcl Message: 	Parameter REG_WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902] 
// Tcl Message: 	Parameter RST_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (50#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 2 - type: integer  	Parameter RESET_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618] 
// Tcl Message: 	Parameter COMMON_CLOCK bound to: 0 - type: integer  	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT bound to: 32'sb00000000000000000000000000000000  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter DEF_VAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 6 - type: integer  	Parameter RESET_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 5 - type: integer  	Parameter RESET_VALUE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 5 - type: integer  	Parameter RESET_VALUE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (56#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:810] INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:992] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0' INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo' INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/xdma_0/xdma_0.dcp' for cell 'EP/xdma_0_i' 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:77] 
// Tcl Message: Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 6224.117 ; gain = 0.000 
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 6292.672 ; gain = 68.555 
// Tcl Message: 118 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 6292.672 ; gain = 68.555 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 56 seconds
dismissDialog("Open Elaborated Design"); // bz
// Elapsed time: 58 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 286, 208); // bP
selectCodeEditor("xdma_app.v", 286, 207, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 298, 237); // bP
selectCodeEditor("xdma_app.v", 298, 236, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 307, 205); // bP
selectCodeEditor("xdma_app.v", 307, 204, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 315, 247); // bP
selectCodeEditor("xdma_app.v", 315, 247, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 310, 207); // bP
selectCodeEditor("xdma_app.v", 310, 206, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 321, 239); // bP
selectCodeEditor("xdma_app.v", 321, 239, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 325, 239); // bP
selectCodeEditor("xdma_app.v", 356, 238); // bP
selectCodeEditor("xdma_app.v", 274, 262); // bP
selectCodeEditor("xdma_app.v", 274, 262, false, false, false, false, true); // bP - Double Click
// Elapsed time: 133 seconds
selectCodeEditor("xdma_app.v", 340, 413); // bP
selectCodeEditor("xdma_app.v", 340, 412, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 357, 548); // bP
selectCodeEditor("xdma_app.v", 357, 548, false, false, false, false, true); // bP - Double Click
// Elapsed time: 38 seconds
selectCodeEditor("xdma_app.v", 311, 407); // bP
selectCodeEditor("xdma_app.v", 327, 951); // bP
selectTab((HResource) null, (HResource) null, "Sources", 0); // aK
// Elapsed time: 11 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
selectCodeEditor("xdma_app.v", 325, 948); // bP
selectCodeEditor("xdma_app.v", 529, 936); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // i
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, softMC_top (softMC_top.v), i_softmc : softMC (softMC.v), i_instr0_fifo : instr_fifo (instr_fifo.xci)]", 12, false); // D
// Elapsed time: 27 seconds
selectCodeEditor("xdma_app.v", 669, 821); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 662, 228); // bP
selectCodeEditor("xdma_app.v", 651, 214); // bP
// Elapsed time: 24 seconds
selectCodeEditor("xdma_app.v", 335, 311); // bP
selectCodeEditor("xdma_app.v", 335, 309, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 391, 477); // bP
selectCodeEditor("xdma_app.v", 391, 476, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 875, 412); // bP
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 17:34:11 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 17:34:11 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectCodeEditor("xdma_app.v", 315, 203); // bP
selectCodeEditor("xdma_app.v", 315, 203, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 332, 209); // bP
selectCodeEditor("xdma_app.v", 332, 209, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 343, 208); // bP
selectCodeEditor("xdma_app.v", 343, 208, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 285, 234); // bP
selectCodeEditor("xdma_app.v", 285, 234, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 302, 207); // bP
selectCodeEditor("xdma_app.v", 302, 207, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 302, 242); // bP
selectCodeEditor("xdma_app.v", 302, 242, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 315, 214); // bP
selectCodeEditor("xdma_app.v", 315, 214, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 278, 435); // bP
selectCodeEditor("xdma_app.v", 278, 434, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 280, 278); // bP
selectCodeEditor("xdma_app.v", 280, 278, false, false, false, false, true); // bP - Double Click
// Elapsed time: 21 seconds
selectCodeEditor("xdma_app.v", 310, 249); // bP
// [GUI Memory]: 437 MB (+4484kb) [06:09:14]
selectCodeEditor("xdma_app.v", 310, 248, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 297, 263); // bP
selectCodeEditor("xdma_app.v", 297, 263, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 271, 415); // bP
selectCodeEditor("xdma_app.v", 245, 454); // bP
selectCodeEditor("xdma_app.v", 245, 454, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 247, 441); // bP
selectCodeEditor("xdma_app.v", 247, 441, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 253, 436); // bP
selectCodeEditor("xdma_app.v", 253, 434); // bP
selectCodeEditor("xdma_app.v", 253, 434, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 13); // m
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
selectButton(PAResourceQtoS.SchematicView_PREVIOUS, "Schematic_previousview"); // E
// PAPropertyPanels.initPanels (user_clk) elapsed time: 0.2s
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 28 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_FIT, "Schematic_zoom_fit"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_FIT
// PAPropertyPanels.initPanels (axi_clk) elapsed time: 0.2s
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 50 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Elapsed time: 20 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 13); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 1008, 507); // bP
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis", true); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
// Elapsed time: 14 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "s_axis_tdata"); // l
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 298, 782); // bP
selectCodeEditor("xdma_app.v", 298, 782, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 40 seconds
selectCodeEditor("xdma_app.v", 430, 484); // bP
selectCodeEditor("xdma_app.v", 430, 484, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SyntheticaStateMonitor_CANCEL, "Cancel"); // h
// aU (cr): Cancel Implementation: addNotify
selectButton(PAResourceQtoS.StateMonitor_RESET_RUN, "Reset Run"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STEP_COMPLETED
dismissDialog("Cancel Implementation"); // aU
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run impl_1 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
dismissDialog("Resetting Runs"); // bz
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h
// bz (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6338.855 ; gain = 13.102 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] 
// Tcl Message: 	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_DIV bound to: 5 - type: integer  	Parameter MAINT_PRESCALER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] 
// Tcl Message: 	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter tPRDI bound to: 1000000 - type: integer  	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer  	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer  	Parameter tZQI bound to: 128000000 - type: integer  	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer  	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267] INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_APP bound to: 2'b01  	Parameter STATE_MAINT bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52] INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] INFO: [Synth 8-638] synthesizing module 'instr_fifo' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:542] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'instr_fifo' (35#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (36#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter TWO bound to: 2 - type: integer  	Parameter HIGH bound to: 1'b1  	Parameter LOW bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:192] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:259] INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter LOW bound to: 1'b0  	Parameter HIGH bound to: 1'b1  	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (37#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (38#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (39#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (40#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] 
// Tcl Message: 	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (41#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] INFO: [Synth 8-6155] done synthesizing module 'softMC' (42#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] 
// Tcl Message: 	Parameter REFCLK_EN_TX_PATH bound to: 1'b0  	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00  	Parameter REFCLK_ICNTL_RX bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (43#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (44#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] INFO: [Synth 8-6157] synthesizing module 'xdma_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (45#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_0' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/synth/axis_clock_converter_0.v:58] INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axis_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:925] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axisc_async_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:341] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT bound to: 32'sb00000000000000000000000000000001  	Parameter INIT_SYNC_FF bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter DEF_VAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (46#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (47#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (48#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] 
// Tcl Message: 	Parameter REG_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 4 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] 
// Tcl Message: 	Parameter REG_WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902] 
// Tcl Message: 	Parameter RST_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (50#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 2 - type: integer  	Parameter RESET_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618] 
// Tcl Message: 	Parameter COMMON_CLOCK bound to: 0 - type: integer  	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT bound to: 32'sb00000000000000000000000000000000  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter DEF_VAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 6 - type: integer  	Parameter RESET_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 5 - type: integer  	Parameter RESET_VALUE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 5 - type: integer  	Parameter RESET_VALUE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (56#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:810] INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:992] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 6547.547 ; gain = 221.793 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 6565.914 ; gain = 240.160 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 6565.914 ; gain = 240.160 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0' 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo' 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 354 MB. Current time: 7/29/21, 5:39:57 PM KST
// Engine heap size: 5,315 MB. GUI used memory: 355 MB. Current time: 7/29/21, 5:39:57 PM KST
// WARNING: HEventQueue.dispatchEvent() is taking  2258 ms.
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/xdma_0/xdma_0.dcp' for cell 'EP/xdma_0_i' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 298 MB. Current time: 7/29/21, 5:40:12 PM KST
// Xgd.load filename: D:/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexu/devint/virtexu/xcvu095/xcvu095.xgd; ZipEntry: xcvu095_detail.xgd elapsed time: 1.1s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.1s
// Schematic: addNotify
// Schematic: addNotify
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.7s
// WARNING: HEventQueue.dispatchEvent() is taking  4344 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6650.375 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:77] 
// Tcl Message: Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:59 . Memory (MB): peak = 6668.398 ; gain = 342.645 
// Elapsed time: 59 seconds
dismissDialog("Reloading"); // bz
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_DESIGN, "Close Elaborated Design"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_CLOSE_DESIGN
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Design : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 371 MB. Current time: 7/29/21, 5:40:35 PM KST
// Engine heap size: 5,315 MB. GUI used memory: 371 MB. Current time: 7/29/21, 5:40:35 PM KST
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// 'a' command handler elapsed time: 3 seconds
dismissDialog("Close Design"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bz
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bz (cr):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date 
// Tcl Message: [Thu Jul 29 17:40:39 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 17:40:39 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
dismissDialog("Generate Bitstream"); // bz
// Elapsed time: 31 seconds
selectCodeEditor("xdma_app.v", 450, 497); // bP
selectCodeEditor("xdma_app.v", 450, 497, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 469, 507); // bP
selectCodeEditor("xdma_app.v", 469, 507, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 37 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xcvu095-ffvb2104-2-e Top: softMC_top 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_INTERFACE_ADD
// TclEventType: SIGNAL_HIERARCHY_CHANGED
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 302 MB. Current time: 7/29/21, 5:42:43 PM KST
// TclEventType: DESIGN_NEW
// Xgd.load filename: D:/Xilinx/Vivado/2020.2/data/parts/xilinx/virtexu/devint/virtexu/xcvu095/xcvu095.xgd; ZipEntry: xcvu095_detail.xgd elapsed time: 1.1s
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 1.2s
// Schematic: addNotify
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.7s
// WARNING: HEventQueue.dispatchEvent() is taking  3701 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6711.430 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] 
// Tcl Message: 	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_DIV bound to: 5 - type: integer  	Parameter MAINT_PRESCALER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73] INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] 
// Tcl Message: 	Parameter tCK bound to: 10000 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter tPRDI bound to: 1000000 - type: integer  	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer  	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119] INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer  	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer  	Parameter tZQI bound to: 128000000 - type: integer  	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer  	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175] INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter ONE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242] INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4] INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267] INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5] INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4] INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] 
// Tcl Message: 	Parameter STATE_IDLE bound to: 2'b00  	Parameter STATE_APP bound to: 2'b01  	Parameter STATE_MAINT bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52] INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5] INFO: [Synth 8-638] synthesizing module 'instr_fifo' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:542] INFO: [Synth 8-256] done synthesizing module 'instr_fifo' (35#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/synth/instr_fifo.vhd:74] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (36#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3] INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CKE_WIDTH bound to: 1 - type: integer  	Parameter RANK_WIDTH bound to: 1 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter nCS_PER_RANK bound to: 1 - type: integer  	Parameter DQ_WIDTH bound to: 64 - type: integer  	Parameter ONE bound to: 1 - type: integer  	Parameter TWO bound to: 2 - type: integer  	Parameter HIGH bound to: 1'b1  	Parameter LOW bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:192] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:259] INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] 
// Tcl Message: 	Parameter ROW_WIDTH bound to: 17 - type: integer  	Parameter BANK_WIDTH bound to: 2 - type: integer  	Parameter CS_WIDTH bound to: 1 - type: integer  	Parameter LOW bound to: 1'b0  	Parameter HIGH bound to: 1'b1  	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (37#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5] INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (38#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (39#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3] INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (40#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] 
// Tcl Message: 	Parameter DQ_WIDTH bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (41#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3] INFO: [Synth 8-6155] done synthesizing module 'softMC' (42#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] 
// Tcl Message: 	Parameter REFCLK_EN_TX_PATH bound to: 1'b0  	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00  	Parameter REFCLK_ICNTL_RX bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (43#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33156] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (44#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983] INFO: [Synth 8-6157] synthesizing module 'xdma_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (45#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/realtime/xdma_0_stub.v:6] INFO: [Synth 8-6157] synthesizing module 'xdma_app' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:57] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_0' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_0/synth/axis_clock_converter_0.v:58] INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axis_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:925] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter_v1_1_23_axisc_async_clock_converter' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_clock_converter_v1_1_vl_rfs.v:341] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT bound to: 32'sb00000000000000000000000000000001  	Parameter INIT_SYNC_FF bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter DEF_VAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (46#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2142] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (47#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (48#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] 
// Tcl Message: 	Parameter REG_WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 4 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] 
// Tcl Message: 	Parameter REG_WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1880] INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter REG_OUTPUT bound to: 0 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (49#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271] INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902] 
// Tcl Message: 	Parameter RST_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (50#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 2 - type: integer  	Parameter RESET_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618] 
// Tcl Message: 	Parameter COMMON_CLOCK bound to: 0 - type: integer  	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] 
// Tcl Message: 	Parameter DEST_SYNC_FF bound to: 2 - type: integer  	Parameter INIT bound to: 32'sb00000000000000000000000000000000  	Parameter INIT_SYNC_FF bound to: 1 - type: integer  	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer  	Parameter VERSION bound to: 0 - type: integer  	Parameter DEF_VAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (51#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059] INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 6 - type: integer  	Parameter RESET_VALUE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 5 - type: integer  	Parameter RESET_VALUE bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (52#1) [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854] 
// Tcl Message: 	Parameter COUNTER_WIDTH bound to: 5 - type: integer  	Parameter RESET_VALUE bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (56#1) [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:810] INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/axis_clock_converter_c2h/hdl/axis_infrastructure_v1_1_vl_rfs.v:992] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 6711.430 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 6711.430 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 6711.430 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0' INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo' INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-1568-DESKTOP-ILOVGO9/xdma_0/xdma_0.dcp' for cell 'EP/xdma_0_i' 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6711.430 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2020.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst/xdma_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_0_pcie3_ip_gt_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'EP/xdma_0_i/inst/pcie3_ip_i/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0' 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:77] 
// Tcl Message: Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc] Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst' 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 6711.430 ; gain = 0.000 
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 6755.402 ; gain = 43.973 
// Tcl Message: 116 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 6755.402 ; gain = 43.973 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 55 seconds
dismissDialog("Open Elaborated Design"); // bz
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 31 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 191, 1036); // bP
selectCodeEditor("xdma_app.v", 191, 1033, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 13); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 434, 1070); // bP
selectCodeEditor("xdma_app.v", 434, 1068, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 448, 1067); // bP
selectCodeEditor("xdma_app.v", 448, 1067, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 383, 1031); // bP
selectCodeEditor("xdma_app.v", 383, 1031, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 384, 1031); // bP
selectCodeEditor("xdma_app.v", 384, 1031); // bP
selectCodeEditor("xdma_app.v", 398, 1037); // bP
selectCodeEditor("xdma_app.v", 401, 1062); // bP
selectCodeEditor("xdma_app.v", 399, 1038); // bP
selectCodeEditor("xdma_app.v", 399, 1037, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 413, 1035); // bP
selectCodeEditor("xdma_app.v", 413, 1034, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
// Elapsed time: 85 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
// Elapsed time: 59 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_softMC_top.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_softMC_top.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
// Elapsed time: 32 seconds
selectCodeEditor("xdma_app.v", 126, 300); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 23 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "[3:0]"); // l
selectCodeEditor("xdma_app.v", 374, 1062); // bP
selectCodeEditor("xdma_app.v", 374, 1061, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 378, 1083); // bP
selectCodeEditor("xdma_app.v", 378, 1081, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 204, 1085); // bP
selectCodeEditor("xdma_app.v", 204, 1085, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 217, 1084); // bP
selectCodeEditor("xdma_app.v", 217, 1084, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 327, 180); // bP
selectCodeEditor("xdma_app.v", 327, 179, false, false, false, false, true); // bP - Double Click
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
// Elapsed time: 54 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 357, 231); // bP
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_softMC_top.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
// Elapsed time: 48 seconds
selectCodeEditor("xdma_app.v", 205, 1074); // bP
selectCodeEditor("xdma_app.v", 205, 1074, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 219, 1083); // bP
selectCodeEditor("xdma_app.v", 219, 1083, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 356, 1073); // bP
selectCodeEditor("xdma_app.v", 356, 1072, false, false, false, false, true); // bP - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // E
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectCodeEditor("xdma_app.v", 390, 722); // bP
selectCodeEditor("xdma_app.v", 390, 719, false, false, false, false, true); // bP - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("xdma_app.v", 204, 1010); // bP
selectCodeEditor("xdma_app.v", 204, 1010, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
// Elapsed time: 12 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[softMC_top, EP (xilinx_dma_pcie_ep), xdma_app_i (xdma_app), Nets (1360), <const0>]", 101, false); // bC
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_softMC_top.v", 5); // m
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 6); // m
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 7); // m
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Bitstream Generation Completed: addNotify
// Elapsed time: 98 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bz (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// [GUI Memory]: 463 MB (+3458kb) [06:28:54]
// WARNING: HEventQueue.dispatchEvent() is taking  1309 ms.
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
dismissDialog("Open Hardware Manager"); // bz
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bz (cr):  Auto Connect : addNotify
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2020.2   **** Build date : Nov 18 2020 at 10:01:48     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2020.2   ****** Build date   : Nov 04 2020-06:02:56     **** Build number : 2020.2.1604437376       ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 6758.520 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xcvu095 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Elapsed time: 10 seconds
dismissDialog("Auto Connect"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 6761.289 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 18 seconds
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 22 seconds
dismissDialog("Program Device"); // bz
// Elapsed time: 29 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6761.289 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 22 seconds
// Elapsed time: 19 seconds
dismissDialog("Program Device"); // bz
// Elapsed time: 14 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // A
// TclEventType: HW_SERVER_CLOSE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_MIG_DELETE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  2279 ms.
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bz
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // m
selectButton(PAResourceQtoS.RunGadget_SHOW_WARNING_AND_ERROR_MESSAGES_IN_MESSAGES, "6 warnings"); // h
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1017] Problems encountered:. 1. Failed to delete one or more files in run directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1. . ]", 4, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Labtools 27-3361] The debug hub core was not detected.. Resolution: . 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.. 2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.. For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).. ]", 2, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, rtl_1, General Messages, [Labtools 27-3361] The debug hub core was not detected.. Resolution: . 1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.. 2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.. For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).. ]", 13, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]. ]", 17, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]. ]", 18, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 19, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:186]. ]", 20, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]. ]", 21, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, synth_1, [Synth 8-565] redefining clock 'c0_sys_clk_p'. ]", 22, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7071] port 'LMB_Rst' of module 'bd_9054_dlmb_0' is unconnected for instance 'dlmb' [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 25, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7023] instance 'dlmb' of module 'bd_9054_dlmb_0' has 25 connections declared, but only 24 given [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/synth/bd_9054.v:259]. ]", 26, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]. ]", 27, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]. ]", 28, false); // ah
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-7129] Port cplx_config[31] in module ddr4_v2_2_10_cal_cplx is either unconnected or has no load. ]", 29, true); // ah - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, ddr4_0_synth_1, [Synth 8-3917] design ddr4_v2_2_10_cal_pi__GB0 has port rdDataEnd driven by constant 1. ]", 30, false); // ah
// Elapsed time: 28 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // m
// Elapsed time: 201 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 25, true); // u - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bz (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  1169 ms.
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
dismissDialog("Open Hardware Manager"); // bz
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// bz (cr):  Auto Connect : addNotify
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2020.2   **** Build date : Nov 18 2020 at 10:01:48     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.  warning: cannot open library ftd2xx.dll, first required symbol FT_Close, Digilent FTDI based JTAG cables cannot be supported warning: cannot open library ftd2xx.dll, first required symbol FT_Close, Xilinx FTDI based JTAG cables cannot be supported  INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2020.2   ****** Build date   : Nov 04 2020-06:02:56     **** Build number : 2020.2.1604437376       ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 6761.289 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: current_hw_device [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
dismissDialog("Auto Connect"); // bz
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "xcvu095_0 (2)", 0, true); // t - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "xcvu095_0 (2)", 0, true, false, false, false, true, false); // t - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_REFRESH_DEVICE, "Refresh Device"); // ak
// Run Command: PAResourceCommand.PACommandNames_REFRESH_DEVICE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_MIG_REFRESH
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// bz (cr):  Refresh Device : addNotify
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
dismissDialog("Refresh Device"); // bz
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 397 MB. Current time: 7/29/21, 6:12:48 PM KST
// Elapsed time: 1080 seconds
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "Programmed", 1, true, false, false, false, true, false); // t - Popup Trigger - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "xcvu095_0 (2)", 0, true, false, false, false, true, false); // t - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_REFRESH_DEVICE, "Refresh Device"); // ak
// Run Command: PAResourceCommand.PACommandNames_REFRESH_DEVICE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: HW_MIG_REFRESH
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// bz (cr):  Refresh Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
dismissDialog("Refresh Device"); // bz
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xilinx_tcf/Xilinx/00000000000000 (1) ; Open", 1, "xilinx_tcf/Xilinx/00000000000000 (1)", 0, true); // t - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xilinx_tcf/Xilinx/00000000000000 (1) ; Open", 1, "xilinx_tcf/Xilinx/00000000000000 (1)", 0, true, false, false, false, true, false); // t - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_REFRESH_TARGET, "Refresh Target"); // ak
// Run Command: PAResourceCommand.PACommandNames_REFRESH_TARGET
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// Tcl Message: refresh_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000} 
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xilinx_tcf/Xilinx/00000000000000 (1) ; Open", 1, "xilinx_tcf/Xilinx/00000000000000 (1)", 0, true, false, false, false, true, false); // t - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_REFRESH_TARGET, "Refresh Target"); // ak
// Run Command: PAResourceCommand.PACommandNames_REFRESH_TARGET
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// Tcl Message: refresh_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000} 
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "xcvu095_0 (2)", 0, true); // t - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "xcvu095_0 (2)", 0, true, false, false, false, true, false); // t - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_REFRESH_DEVICE, "Refresh Device"); // ak
// Run Command: PAResourceCommand.PACommandNames_REFRESH_DEVICE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_MIG_REFRESH
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// bz (cr):  Refresh Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
dismissDialog("Refresh Device"); // bz
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL PASS", 4, "MIG_1", 0, false); // t
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "MIG_1 ; CAL PASS", 4, "MIG_1", 0, false, false, false, false, true, false); // t - Popup Trigger
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "SysMon ; ", 3, "SysMon", 0, false, false, false, false, true, false); // t - Popup Trigger
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "SysMon ; ", 3, "SysMon", 0, false); // t
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "SysMon ; ", 3, "SysMon", 0, false, false, false, false, true, false); // t - Popup Trigger
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "localhost (1) ; Connected", 0, "localhost (1)", 0, true); // t - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "localhost (1) ; Connected", 0, "localhost (1)", 0, true, false, false, false, true, false); // t - Popup Trigger - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "xcvu095_0 (2)", 0, true); // t - Node
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "xcvu095_0 (2)", 0, true, false, false, false, true, false); // t - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_REFRESH_DEVICE, "Refresh Device"); // ak
// Run Command: PAResourceCommand.PACommandNames_REFRESH_DEVICE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_MIG_REFRESH
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// bz (cr):  Refresh Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
dismissDialog("Refresh Device"); // bz
selectTreeTable(PAResourceEtoH.HardwareTreePanel_HARDWARE_TREE_TABLE, "xcvu095_0 (2) ; Programmed", 2, "xcvu095_0 (2)", 0, true, false, false, false, true, false); // t - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_REFRESH_DEVICE, "Refresh Device"); // ak
// Run Command: PAResourceCommand.PACommandNames_REFRESH_DEVICE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_MIG_REFRESH
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: HW_MIG_REFRESH
// TclEventType: HW_DEVICE_UPDATE
// bz (cr):  Refresh Device : addNotify
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
dismissDialog("Refresh Device"); // bz
// Elapsed time: 41 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 4); // m
selectCodeEditor("xdma_app.v", 447, 781); // bP
selectCodeEditor("xdma_app.v", 447, 780, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 229, 787); // bP
selectCodeEditor("xdma_app.v", 229, 787, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 703, 787); // bP
selectCodeEditor("xdma_app.v", 43, 792); // bP
selectCodeEditor("xdma_app.v", 118, 860); // bP
selectCodeEditor("xdma_app.v", 46, 787); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 660, 783); // bP
selectCodeEditor("xdma_app.v", 660, 783); // bP
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
selectCodeEditor("xdma_app.v", 720, 783); // bP
typeControlKey((HResource) null, "xdma_app.v", 'v'); // bP
selectCodeEditor("xdma_app.v", 44, 783); // bP
selectCodeEditor("xdma_app.v", 557, 852); // bP
selectCodeEditor("xdma_app.v", 550, 853); // bP
selectCodeEditor("xdma_app.v", 665, 845); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cr): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a
// bz (cr):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
dismissDialog("Resetting Runs"); // bz
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date 
// bz (cr):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jul 29 18:21:19 2021] Launched synth_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log [Thu Jul 29 18:21:19 2021] Launched impl_1... Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bz
// TclEventType: RUN_STATUS_CHANGE
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // A
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  2543 ms.
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bz
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ac
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ah
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_DESIGN, "Close Elaborated Design"); // ak
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ac
// Run Command: PAResourceCommand.PACommandNames_CLOSE_DESIGN
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Design : addNotify
dismissDialog("Confirm Close"); // A
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 361 MB. Current time: 7/29/21, 6:21:34 PM KST
// Engine heap size: 5,315 MB. GUI used memory: 362 MB. Current time: 7/29/21, 6:21:34 PM KST
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// 'a' command handler elapsed time: 3 seconds
dismissDialog("Close Design"); // bz
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 587 seconds
selectCodeEditor("xdma_app.v", 703, 255); // bP
selectCodeEditor("xdma_app.v", 722, 300); // bP
selectCodeEditor("xdma_app.v", 659, 483); // bP
selectCodeEditor("xdma_app.v", 617, 584); // bP
selectCodeEditor("xdma_app.v", 590, 670); // bP
selectCodeEditor("xdma_app.v", 641, 707); // bP
selectCodeEditor("xdma_app.v", 625, 678); // bP
selectCodeEditor("xdma_app.v", 50, 132); // bP
selectCodeEditor("xdma_app.v", 737, 165); // bP
selectCodeEditor("xdma_app.v", 1077, 231); // bP
selectCodeEditor("xdma_app.v", 993, 406); // bP
selectCodeEditor("xdma_app.v", 878, 250); // bP
selectCodeEditor("xdma_app.v", 969, 204); // bP
selectCodeEditor("xdma_app.v", 917, 376); // bP
selectCodeEditor("xdma_app.v", 917, 376, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 403, 539); // bP
selectCodeEditor("xdma_app.v", 403, 538, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 480, 520); // bP
selectCodeEditor("xdma_app.v", 582, 533); // bP
selectCodeEditor("xdma_app.v", 397, 528); // bP
selectCodeEditor("xdma_app.v", 337, 531); // bP
selectCodeEditor("xdma_app.v", 337, 531, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 359, 524); // bP
selectCodeEditor("xdma_app.v", 359, 524, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 423, 548); // bP
selectCodeEditor("xdma_app.v", 423, 546, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 422, 534); // bP
selectCodeEditor("xdma_app.v", 422, 534, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 693, 526); // bP
selectCodeEditor("xdma_app.v", 283, 519); // bP
selectCodeEditor("xdma_app.v", 283, 519, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 436, 720); // bP
selectCodeEditor("xdma_app.v", 436, 718, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 12 seconds
selectCodeEditor("xdma_app.v", 249, 910); // bP
selectCodeEditor("xdma_app.v", 249, 910, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 256, 909); // bP
selectCodeEditor("xdma_app.v", 256, 909, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 392, 630); // bP
selectCodeEditor("xdma_app.v", 392, 630, false, false, false, false, true); // bP - Double Click
// Elapsed time: 29 seconds
selectCodeEditor("xdma_app.v", 585, 545); // bP
selectCodeEditor("xdma_app.v", 585, 502); // bP
selectCodeEditor("xdma_app.v", 577, 533); // bP
selectCodeEditor("xdma_app.v", 573, 564); // bP
selectCodeEditor("xdma_app.v", 569, 537); // bP
selectCodeEditor("xdma_app.v", 564, 489); // bP
selectCodeEditor("xdma_app.v", 528, 446); // bP
selectCodeEditor("xdma_app.v", 537, 457); // bP
selectCodeEditor("xdma_app.v", 526, 441); // bP
selectCodeEditor("xdma_app.v", 511, 412); // bP
selectCodeEditor("xdma_app.v", 533, 434); // bP
selectCodeEditor("xdma_app.v", 558, 463); // bP
selectCodeEditor("xdma_app.v", 589, 495); // bP
selectCodeEditor("xdma_app.v", 610, 530); // bP
selectCodeEditor("xdma_app.v", 595, 559); // bP
// Elapsed time: 32 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Open Target]", 25, false); // u
// Run Command: PAResourceCommand.PACommandNames_OPEN_HW_TARGET
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bz (cr):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  1120 ms.
// Tcl Message: open_hw_manager 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
dismissDialog("Open Hardware Manager"); // bz
// bz (cr):  Auto Connect : addNotify
// Tcl Message: connect_hw_server -allow_non_jtag 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2020.2   **** Build date : Nov 18 2020 at 10:01:48     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042 
// Tcl Message: INFO: [Labtools 27-3417] Launching cs_server... 
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:   ******** Xilinx cs_server v2020.2   ****** Build date   : Nov 04 2020-06:02:56     **** Build number : 2020.2.1604437376       ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.    
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 6830.391 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000 
// Tcl Message: current_hw_device [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcvu095_0] 0] 
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
dismissDialog("Auto Connect"); // bz
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// ag (cr): Bitstream Generation Completed: addNotify
// Elapsed time: 24 seconds
dismissDialog("Bitstream Generation Completed"); // ag
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager, Program Device]", 26, false); // u
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
selectMenuItem((HResource) null, "xcvu095_0"); // ak
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cr): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_SPECIFY_BITSTREAM_FILE, (String) null); // t
setFileChooser("C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit");
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a
// bz (cr):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC
// Tcl Message: set_property PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// Tcl Message: set_property FULL_PROBES.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.ltx} [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/softMC_top.bit} [get_hw_devices xcvu095_0] 
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_MIG_DELETE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_DEVICE_UPDATE
// Tcl Message: program_hw_devices [get_hw_devices xcvu095_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// Tcl Message: program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6830.391 ; gain = 0.000 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_MIG_ADD
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xcvu095_0] 0] 
// Tcl Message: INFO: [Labtools 27-2302] Device xcvu095 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s). 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: HW_MIG_REFRESH
// Tcl Message: INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1 
// 'I' command handler elapsed time: 26 seconds
// Elapsed time: 19 seconds
dismissDialog("Program Device"); // bz
// Elapsed time: 51 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 4); // m
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (cr): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// bz (cr):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
dismissDialog("Confirm Close"); // A
// TclEventType: HW_SERVER_CLOSE
closeView(PAResourceOtoP.PAViews_MIG, "MIG - MIG_1"); // b
// TclEventType: HW_MIG_DELETE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// WARNING: HEventQueue.dispatchEvent() is taking  2293 ms.
// Tcl Message: close_hw_manager 
dismissDialog("Close Hardware Manager"); // bz
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 2); // i
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 16); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, softMC.inc]", 17, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, softMC.inc]", 17, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("softMC.inc", 22, 46); // bP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ak
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// e (cr):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim' INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation... 
// Tcl Message: Generating merged BMM file for the design top 'ddr4_0'... Generating merged BMM file for the design top 'ddr4_0'... 
// Tcl Message: INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'... 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... 
// Tcl Message: INFO: [USF-XSim-101] Fetching design files from 'sim_1'... 
// Tcl Message: INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 6830.391 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '21' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L axis_infrastructure_v1_1_0 -L axis_clock_converter_v1_1_23 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log" 
// Elapsed time: 48 seconds
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a
// 'd' command handler elapsed time: 48 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "xdma_app.v", 5); // m
// Tcl Message: Pass Through NonSizing Optimizer 
selectCodeEditor("xdma_app.v", 345, 560); // bP
selectCodeEditor("xdma_app.v", 345, 559, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 390, 584); // bP
selectCodeEditor("xdma_app.v", 390, 583, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 381, 614); // bP
selectCodeEditor("xdma_app.v", 381, 613, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 408, 474); // bP
selectCodeEditor("xdma_app.v", 408, 473, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 431, 474); // bP
selectCodeEditor("xdma_app.v", 431, 474, false, false, false, false, true); // bP - Double Click
typeControlKey((HResource) null, "xdma_app.v", 'c'); // bP
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 182, 532); // bP
selectCodeEditor("xdma_app.v", 182, 532, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 302, 537); // bP
selectCodeEditor("xdma_app.v", 302, 537, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 406, 906); // bP
selectCodeEditor("xdma_app.v", 406, 905, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 408, 922); // bP
selectCodeEditor("xdma_app.v", 408, 922, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 455, 640); // bP
selectCodeEditor("xdma_app.v", 463, 629); // bP
selectCodeEditor("xdma_app.v", 486, 658); // bP
selectCodeEditor("xdma_app.v", 615, 663); // bP
selectCodeEditor("xdma_app.v", 343, 558); // bP
selectCodeEditor("xdma_app.v", 343, 557, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 353, 529); // bP
selectCodeEditor("xdma_app.v", 353, 528, false, false, false, false, true); // bP - Double Click
// Tcl Message: Starting simulation data flow analysis 
// Tcl Message: Completed simulation data flow analysis 
// Tcl Message: Time Resolution for simulation is 1ps Compiling package xil_defaultlib.arch_package Compiling package xil_defaultlib.$unit_xdma_0_dma_bram_wrap_sv Compiling package xdma_v4_1_8.$unit_xdma_v4_1_vl_rfs_sv Compiling package xil_defaultlib.MemArray Compiling package xil_defaultlib.proj_package 
// Tcl Message: Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead(BUF_... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOAsync(BUF... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFO(BUF_DATA... Compiling module xdma_v4_1_8.xdma_v4_1_8_GenericFIFOHead2(BUF... 
// Tcl Message: Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE... 
// Tcl Message: Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_9_gthe3... Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gthe3_channel... 
// Elapsed time: 269 seconds
selectCodeEditor("xdma_app.v", 432, 405); // bP
selectCodeEditor("xdma_app.v", 432, 405, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 461, 435); // bP
selectCodeEditor("xdma_app.v", 291, 389); // bP
selectCodeEditor("xdma_app.v", 291, 388, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 344, 425); // bP
selectCodeEditor("xdma_app.v", 392, 392); // bP
selectCodeEditor("xdma_app.v", 392, 391, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 434, 430); // bP
selectCodeEditor("xdma_app.v", 413, 398); // bP
selectCodeEditor("xdma_app.v", 413, 397, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 266, 391); // bP
selectCodeEditor("xdma_app.v", 266, 390, false, false, false, false, true); // bP - Double Click
selectCodeEditor("xdma_app.v", 417, 403); // bP
selectCodeEditor("xdma_app.v", 417, 402, false, false, false, false, true); // bP - Double Click
// Tcl Message: Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_gthe... Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt_gtwizard_top(... Compiling module xil_defaultlib.xdma_0_pcie3_ip_gt Compiling module xil_defaultlib.xdma_0_pcie3_ip_gtwizard_top(PHY... Compiling module xil_defaultlib.xdma_0_pcie3_ip_phy_wrapper(SHAR... Compiling module xil_defaultlib.xdma_0_pcie3_ip_init_ctrl_defaul... Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=... 
// Tcl Message: Compiling module xil_defaultlib.xdma_0_pcie3_ip_tph_tbl Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_misc_defaul... Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_lane_defaul... Compiling module xil_defaultlib.xdma_0_pcie3_ip_pipe_pipeline(PL... Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI... 
// Elapsed time: 11 seconds
selectCodeEditor("xdma_app.v", 587, 401); // bP
// Tcl Message: Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep_8k_defa... Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_rep Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_... Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req_8k_defa... Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_req Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=18,READ_WI... Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_16k_default Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram_cpl_default Compiling module xil_defaultlib.xdma_0_pcie3_ip_bram 
selectCodeEditor("xdma_app.v", 433, 402); // bP
selectCodeEditor("xdma_app.v", 433, 400, false, false, false, false, true); // bP - Double Click
// Tcl Message: Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_ALIGNMENT... 
// Tcl Message: Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=... Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi... Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_... Compiling module axis_clock_converter_v1_1_23.axis_clock_converter_v1_1_23_axi... Compiling module xil_defaultlib.axis_clock_converter_0 Compiling module xil_defaultlib.xdma_app_default Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default Compiling module xil_defaultlib.softMC_top(tCK=1250,REFCLK_FREQ=... 
// Tcl Message: Compiling module xil_defaultlib.short Compiling module xil_defaultlib.tb_softMC_top Compiling module xil_defaultlib.glbl 
// Tcl Message: Built simulation snapshot tb_softMC_top_behav 
// Tcl Message:  ****** Webtalk v2020.2 (64-bit)   **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020   **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020     ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.  source C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_softMC_top_behav/webtalk/xsim_webtalk.tcl -notrace 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [Common 17-186] 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_softMC_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 29 18:45:00 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html. INFO: [Common 17-206] Exiting Webtalk at Thu Jul 29 18:45:00 2021... 
// TclEventType: LOAD_FEATURE
// Tcl Message: run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:08:27 . Memory (MB): peak = 6830.391 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '508' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -view {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2020.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  2950 ms.
// Tcl Message: INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst 
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 145 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: open_wave_config C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/tb_softMC_top_behav.wcfg 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 338 MB. Current time: 7/29/21, 6:45:16 PM KST
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_OBJECT_TREE_REFRESHING
// Tcl Message: open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6830.391 ; gain = 0.000 
// Tcl Message: source tb_softMC_top.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// TclEventType: SIMULATION_OBJECT_TREE_REFRESHING
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:09:12 . Memory (MB): peak = 6830.391 ; gain = 0.000 
dismissDialog("Run Simulation"); // e
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, dfi_address1[16:0]]", 8, true); // a - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 352 MB. Current time: 7/29/21, 6:45:20 PM KST
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, dfi_bank0[15:0]]", 9, true, false, false, false, true, false); // a - Popup Trigger - Node
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "uut ; softMC_top ; Verilog Module", 23, "uut", 0, true); // c - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "u_ddr4_0 ; ddr4_0 ; Verilog Module", 21, "u_ddr4_0", 0, true); // c - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "i_softmc ; softMC ; Verilog Module", 22, "i_softmc", 0, true); // c - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "i_softmc ; softMC ; Verilog Module", 22, "i_softmc", 0, true, false, false, false, true, false); // c - Popup Trigger - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "u_ddr4_0 ; ddr4_0 ; Verilog Module", 21, "u_ddr4_0", 0, true); // c - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "u_ddr4_0 ; ddr4_0 ; Verilog Module", 21, "u_ddr4_0", 0, true, false, false, false, true, false); // c - Popup Trigger - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectMenuItem((HResource) null, "Add to Wave Window"); // ak
// Tcl Command: 'current_wave_config {tb_softMC_top_behav.wcfg}'
// Tcl Message: current_wave_config {tb_softMC_top_behav.wcfg} 
// Tcl Message: tb_softMC_top_behav.wcfg 
// TclEventType: WAVEFORM_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "i_softmc ; softMC ; Verilog Module", 22, "i_softmc", 0, true); // c - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// Tcl Message: add_wave {{/tb_softMC_top/uut/u_ddr4_0}}  
// bz (cr):  Add Wave : addNotify
dismissDialog("Add Wave"); // bz
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "i_softmc ; softMC ; Verilog Module", 22, "i_softmc", 0, true, false, false, false, true, false); // c - Popup Trigger - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "EP ; xilinx_dma_pcie_ep ; Verilog Module", 23, "EP", 0, true); // c - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
expandTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, c0_ddr4_cs_n[0:0]]", 12); // a
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 337 MB. Current time: 7/29/21, 6:45:34 PM KST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, c0_ddr4_cs_n[0:0]]", 12, true); // a - Node
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, c0_ddr4_cs_n[0:0]]", 12, true, false, false, false, true, false); // a - Popup Trigger - Node
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, c0_ddr4_cs_n[0:0]]", 12, true, false, false, false, true, false); // a - Popup Trigger - Node
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "EP ; xilinx_dma_pcie_ep ; Verilog Module", 23, "EP", 0, true, false, false, false, true, false); // c - Popup Trigger - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectMenuItem((HResource) null, "Add to Wave Window"); // ak
// Tcl Command: 'current_wave_config {tb_softMC_top_behav.wcfg}'
// Tcl Message: current_wave_config {tb_softMC_top_behav.wcfg} 
// Tcl Message: tb_softMC_top_behav.wcfg 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 5,315 MB. GUI used memory: 358 MB. Current time: 7/29/21, 6:45:38 PM KST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// Tcl Message: add_wave {{/tb_softMC_top/uut/EP}}  
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "i_softmc ; softMC ; Verilog Module", 22, "i_softmc", 0, true); // c - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "i_softmc ; softMC ; Verilog Module", 22, "i_softmc", 0, true, false, false, false, true, false); // c - Popup Trigger - Node
// TclEventType: SIMULATION_REQUEST_SELECT_SCOPES
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectMenuItem((HResource) null, "Add to Wave Window"); // ak
// Tcl Command: 'current_wave_config {tb_softMC_top_behav.wcfg}'
// Tcl Message: current_wave_config {tb_softMC_top_behav.wcfg} 
// Tcl Message: tb_softMC_top_behav.wcfg 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// Tcl Message: add_wave {{/tb_softMC_top/uut/i_softmc}}  
