
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifconfig_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a60 <.init>:
  401a60:	stp	x29, x30, [sp, #-16]!
  401a64:	mov	x29, sp
  401a68:	bl	401f50 <ferror@plt+0x60>
  401a6c:	ldp	x29, x30, [sp], #16
  401a70:	ret

Disassembly of section .plt:

0000000000401a80 <memcpy@plt-0x20>:
  401a80:	stp	x16, x30, [sp, #-16]!
  401a84:	adrp	x16, 420000 <argp_failure@@Base+0x15f34>
  401a88:	ldr	x17, [x16, #4088]
  401a8c:	add	x16, x16, #0xff8
  401a90:	br	x17
  401a94:	nop
  401a98:	nop
  401a9c:	nop

0000000000401aa0 <memcpy@plt>:
  401aa0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16]
  401aa8:	add	x16, x16, #0x0
  401aac:	br	x17

0000000000401ab0 <memmove@plt>:
  401ab0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #8]
  401ab8:	add	x16, x16, #0x8
  401abc:	br	x17

0000000000401ac0 <gai_strerror@plt>:
  401ac0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #16]
  401ac8:	add	x16, x16, #0x10
  401acc:	br	x17

0000000000401ad0 <freeaddrinfo@plt>:
  401ad0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #24]
  401ad8:	add	x16, x16, #0x18
  401adc:	br	x17

0000000000401ae0 <fwrite_unlocked@plt>:
  401ae0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #32]
  401ae8:	add	x16, x16, #0x20
  401aec:	br	x17

0000000000401af0 <strtoul@plt>:
  401af0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #40]
  401af8:	add	x16, x16, #0x28
  401afc:	br	x17

0000000000401b00 <strlen@plt>:
  401b00:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #48]
  401b08:	add	x16, x16, #0x30
  401b0c:	br	x17

0000000000401b10 <fputs@plt>:
  401b10:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #56]
  401b18:	add	x16, x16, #0x38
  401b1c:	br	x17

0000000000401b20 <exit@plt>:
  401b20:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #64]
  401b28:	add	x16, x16, #0x40
  401b2c:	br	x17

0000000000401b30 <error@plt>:
  401b30:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #72]
  401b38:	add	x16, x16, #0x48
  401b3c:	br	x17

0000000000401b40 <flockfile@plt>:
  401b40:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #80]
  401b48:	add	x16, x16, #0x50
  401b4c:	br	x17

0000000000401b50 <getnameinfo@plt>:
  401b50:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #88]
  401b58:	add	x16, x16, #0x58
  401b5c:	br	x17

0000000000401b60 <putc@plt>:
  401b60:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #96]
  401b68:	add	x16, x16, #0x60
  401b6c:	br	x17

0000000000401b70 <fputc@plt>:
  401b70:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #104]
  401b78:	add	x16, x16, #0x68
  401b7c:	br	x17

0000000000401b80 <qsort@plt>:
  401b80:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #112]
  401b88:	add	x16, x16, #0x70
  401b8c:	br	x17

0000000000401b90 <inet_ntoa@plt>:
  401b90:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #120]
  401b98:	add	x16, x16, #0x78
  401b9c:	br	x17

0000000000401ba0 <__ctype_tolower_loc@plt>:
  401ba0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #128]
  401ba8:	add	x16, x16, #0x80
  401bac:	br	x17

0000000000401bb0 <fileno@plt>:
  401bb0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #136]
  401bb8:	add	x16, x16, #0x88
  401bbc:	br	x17

0000000000401bc0 <putc_unlocked@plt>:
  401bc0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #144]
  401bc8:	add	x16, x16, #0x90
  401bcc:	br	x17

0000000000401bd0 <fclose@plt>:
  401bd0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #152]
  401bd8:	add	x16, x16, #0x98
  401bdc:	br	x17

0000000000401be0 <atoi@plt>:
  401be0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #160]
  401be8:	add	x16, x16, #0xa0
  401bec:	br	x17

0000000000401bf0 <fopen@plt>:
  401bf0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #168]
  401bf8:	add	x16, x16, #0xa8
  401bfc:	br	x17

0000000000401c00 <malloc@plt>:
  401c00:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #176]
  401c08:	add	x16, x16, #0xb0
  401c0c:	br	x17

0000000000401c10 <funlockfile@plt>:
  401c10:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #184]
  401c18:	add	x16, x16, #0xb8
  401c1c:	br	x17

0000000000401c20 <strncmp@plt>:
  401c20:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #192]
  401c28:	add	x16, x16, #0xc0
  401c2c:	br	x17

0000000000401c30 <__libc_start_main@plt>:
  401c30:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #200]
  401c38:	add	x16, x16, #0xc8
  401c3c:	br	x17

0000000000401c40 <memset@plt>:
  401c40:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #208]
  401c48:	add	x16, x16, #0xd0
  401c4c:	br	x17

0000000000401c50 <sleep@plt>:
  401c50:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #216]
  401c58:	add	x16, x16, #0xd8
  401c5c:	br	x17

0000000000401c60 <strerror_r@plt>:
  401c60:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #224]
  401c68:	add	x16, x16, #0xe0
  401c6c:	br	x17

0000000000401c70 <calloc@plt>:
  401c70:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #232]
  401c78:	add	x16, x16, #0xe8
  401c7c:	br	x17

0000000000401c80 <strcasecmp@plt>:
  401c80:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #240]
  401c88:	add	x16, x16, #0xf0
  401c8c:	br	x17

0000000000401c90 <realloc@plt>:
  401c90:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #248]
  401c98:	add	x16, x16, #0xf8
  401c9c:	br	x17

0000000000401ca0 <strdup@plt>:
  401ca0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #256]
  401ca8:	add	x16, x16, #0x100
  401cac:	br	x17

0000000000401cb0 <strerror@plt>:
  401cb0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #264]
  401cb8:	add	x16, x16, #0x108
  401cbc:	br	x17

0000000000401cc0 <close@plt>:
  401cc0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #272]
  401cc8:	add	x16, x16, #0x110
  401ccc:	br	x17

0000000000401cd0 <strrchr@plt>:
  401cd0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #280]
  401cd8:	add	x16, x16, #0x118
  401cdc:	br	x17

0000000000401ce0 <__gmon_start__@plt>:
  401ce0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #288]
  401ce8:	add	x16, x16, #0x120
  401cec:	br	x17

0000000000401cf0 <abort@plt>:
  401cf0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #296]
  401cf8:	add	x16, x16, #0x128
  401cfc:	br	x17

0000000000401d00 <strcmp@plt>:
  401d00:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d04:	ldr	x17, [x16, #304]
  401d08:	add	x16, x16, #0x130
  401d0c:	br	x17

0000000000401d10 <__ctype_b_loc@plt>:
  401d10:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d14:	ldr	x17, [x16, #312]
  401d18:	add	x16, x16, #0x138
  401d1c:	br	x17

0000000000401d20 <strtol@plt>:
  401d20:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d24:	ldr	x17, [x16, #320]
  401d28:	add	x16, x16, #0x140
  401d2c:	br	x17

0000000000401d30 <fread@plt>:
  401d30:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d34:	ldr	x17, [x16, #328]
  401d38:	add	x16, x16, #0x148
  401d3c:	br	x17

0000000000401d40 <getline@plt>:
  401d40:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d44:	ldr	x17, [x16, #336]
  401d48:	add	x16, x16, #0x150
  401d4c:	br	x17

0000000000401d50 <free@plt>:
  401d50:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d54:	ldr	x17, [x16, #344]
  401d58:	add	x16, x16, #0x158
  401d5c:	br	x17

0000000000401d60 <strncasecmp@plt>:
  401d60:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d64:	ldr	x17, [x16, #352]
  401d68:	add	x16, x16, #0x160
  401d6c:	br	x17

0000000000401d70 <strndup@plt>:
  401d70:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d74:	ldr	x17, [x16, #360]
  401d78:	add	x16, x16, #0x168
  401d7c:	br	x17

0000000000401d80 <strchr@plt>:
  401d80:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d84:	ldr	x17, [x16, #368]
  401d88:	add	x16, x16, #0x170
  401d8c:	br	x17

0000000000401d90 <socket@plt>:
  401d90:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401d94:	ldr	x17, [x16, #376]
  401d98:	add	x16, x16, #0x178
  401d9c:	br	x17

0000000000401da0 <ftello@plt>:
  401da0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401da4:	ldr	x17, [x16, #384]
  401da8:	add	x16, x16, #0x180
  401dac:	br	x17

0000000000401db0 <strcpy@plt>:
  401db0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401db4:	ldr	x17, [x16, #392]
  401db8:	add	x16, x16, #0x188
  401dbc:	br	x17

0000000000401dc0 <getaddrinfo@plt>:
  401dc0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401dc4:	ldr	x17, [x16, #400]
  401dc8:	add	x16, x16, #0x190
  401dcc:	br	x17

0000000000401dd0 <memchr@plt>:
  401dd0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401dd4:	ldr	x17, [x16, #408]
  401dd8:	add	x16, x16, #0x198
  401ddc:	br	x17

0000000000401de0 <inet_aton@plt>:
  401de0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401de4:	ldr	x17, [x16, #416]
  401de8:	add	x16, x16, #0x1a0
  401dec:	br	x17

0000000000401df0 <__fxstat@plt>:
  401df0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401df4:	ldr	x17, [x16, #424]
  401df8:	add	x16, x16, #0x1a8
  401dfc:	br	x17

0000000000401e00 <if_nametoindex@plt>:
  401e00:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e04:	ldr	x17, [x16, #432]
  401e08:	add	x16, x16, #0x1b0
  401e0c:	br	x17

0000000000401e10 <strchrnul@plt>:
  401e10:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e14:	ldr	x17, [x16, #440]
  401e18:	add	x16, x16, #0x1b8
  401e1c:	br	x17

0000000000401e20 <strstr@plt>:
  401e20:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e24:	ldr	x17, [x16, #448]
  401e28:	add	x16, x16, #0x1c0
  401e2c:	br	x17

0000000000401e30 <__isoc99_sscanf@plt>:
  401e30:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e34:	ldr	x17, [x16, #456]
  401e38:	add	x16, x16, #0x1c8
  401e3c:	br	x17

0000000000401e40 <vsnprintf@plt>:
  401e40:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e44:	ldr	x17, [x16, #464]
  401e48:	add	x16, x16, #0x1d0
  401e4c:	br	x17

0000000000401e50 <fputs_unlocked@plt>:
  401e50:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e54:	ldr	x17, [x16, #472]
  401e58:	add	x16, x16, #0x1d8
  401e5c:	br	x17

0000000000401e60 <strncpy@plt>:
  401e60:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e64:	ldr	x17, [x16, #480]
  401e68:	add	x16, x16, #0x1e0
  401e6c:	br	x17

0000000000401e70 <vfprintf@plt>:
  401e70:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e74:	ldr	x17, [x16, #488]
  401e78:	add	x16, x16, #0x1e8
  401e7c:	br	x17

0000000000401e80 <printf@plt>:
  401e80:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e84:	ldr	x17, [x16, #496]
  401e88:	add	x16, x16, #0x1f0
  401e8c:	br	x17

0000000000401e90 <__assert_fail@plt>:
  401e90:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401e94:	ldr	x17, [x16, #504]
  401e98:	add	x16, x16, #0x1f8
  401e9c:	br	x17

0000000000401ea0 <__errno_location@plt>:
  401ea0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ea4:	ldr	x17, [x16, #512]
  401ea8:	add	x16, x16, #0x200
  401eac:	br	x17

0000000000401eb0 <getenv@plt>:
  401eb0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401eb4:	ldr	x17, [x16, #520]
  401eb8:	add	x16, x16, #0x208
  401ebc:	br	x17

0000000000401ec0 <putchar@plt>:
  401ec0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ec4:	ldr	x17, [x16, #528]
  401ec8:	add	x16, x16, #0x210
  401ecc:	br	x17

0000000000401ed0 <fprintf@plt>:
  401ed0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ed4:	ldr	x17, [x16, #536]
  401ed8:	add	x16, x16, #0x218
  401edc:	br	x17

0000000000401ee0 <ioctl@plt>:
  401ee0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ee4:	ldr	x17, [x16, #544]
  401ee8:	add	x16, x16, #0x220
  401eec:	br	x17

0000000000401ef0 <ferror@plt>:
  401ef0:	adrp	x16, 421000 <memcpy@GLIBC_2.17>
  401ef4:	ldr	x17, [x16, #552]
  401ef8:	add	x16, x16, #0x228
  401efc:	br	x17

Disassembly of section .text:

0000000000401f00 <argp_parse@@Base-0x5448>:
  401f00:	mov	x29, #0x0                   	// #0
  401f04:	mov	x30, #0x0                   	// #0
  401f08:	mov	x5, x0
  401f0c:	ldr	x1, [sp]
  401f10:	add	x2, sp, #0x8
  401f14:	mov	x6, sp
  401f18:	movz	x0, #0x0, lsl #48
  401f1c:	movk	x0, #0x0, lsl #32
  401f20:	movk	x0, #0x40, lsl #16
  401f24:	movk	x0, #0x200c
  401f28:	movz	x3, #0x0, lsl #48
  401f2c:	movk	x3, #0x0, lsl #32
  401f30:	movk	x3, #0x40, lsl #16
  401f34:	movk	x3, #0xcd30
  401f38:	movz	x4, #0x0, lsl #48
  401f3c:	movk	x4, #0x0, lsl #32
  401f40:	movk	x4, #0x40, lsl #16
  401f44:	movk	x4, #0xcdb0
  401f48:	bl	401c30 <__libc_start_main@plt>
  401f4c:	bl	401cf0 <abort@plt>
  401f50:	adrp	x0, 420000 <argp_failure@@Base+0x15f34>
  401f54:	ldr	x0, [x0, #4064]
  401f58:	cbz	x0, 401f60 <ferror@plt+0x70>
  401f5c:	b	401ce0 <__gmon_start__@plt>
  401f60:	ret
  401f64:	nop
  401f68:	adrp	x0, 422000 <argp_failure@@Base+0x17f34>
  401f6c:	add	x0, x0, #0x468
  401f70:	adrp	x1, 422000 <argp_failure@@Base+0x17f34>
  401f74:	add	x1, x1, #0x468
  401f78:	cmp	x1, x0
  401f7c:	b.eq	401f94 <ferror@plt+0xa4>  // b.none
  401f80:	adrp	x1, 40c000 <argp_failure@@Base+0x1f34>
  401f84:	ldr	x1, [x1, #3552]
  401f88:	cbz	x1, 401f94 <ferror@plt+0xa4>
  401f8c:	mov	x16, x1
  401f90:	br	x16
  401f94:	ret
  401f98:	adrp	x0, 422000 <argp_failure@@Base+0x17f34>
  401f9c:	add	x0, x0, #0x468
  401fa0:	adrp	x1, 422000 <argp_failure@@Base+0x17f34>
  401fa4:	add	x1, x1, #0x468
  401fa8:	sub	x1, x1, x0
  401fac:	lsr	x2, x1, #63
  401fb0:	add	x1, x2, x1, asr #3
  401fb4:	cmp	xzr, x1, asr #1
  401fb8:	asr	x1, x1, #1
  401fbc:	b.eq	401fd4 <ferror@plt+0xe4>  // b.none
  401fc0:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  401fc4:	ldr	x2, [x2, #3560]
  401fc8:	cbz	x2, 401fd4 <ferror@plt+0xe4>
  401fcc:	mov	x16, x2
  401fd0:	br	x16
  401fd4:	ret
  401fd8:	stp	x29, x30, [sp, #-32]!
  401fdc:	mov	x29, sp
  401fe0:	str	x19, [sp, #16]
  401fe4:	adrp	x19, 422000 <argp_failure@@Base+0x17f34>
  401fe8:	ldrb	w0, [x19, #1160]
  401fec:	cbnz	w0, 401ffc <ferror@plt+0x10c>
  401ff0:	bl	401f68 <ferror@plt+0x78>
  401ff4:	mov	w0, #0x1                   	// #1
  401ff8:	strb	w0, [x19, #1160]
  401ffc:	ldr	x19, [sp, #16]
  402000:	ldp	x29, x30, [sp], #32
  402004:	ret
  402008:	b	401f98 <ferror@plt+0xa8>
  40200c:	stp	x29, x30, [sp, #-96]!
  402010:	stp	x26, x25, [sp, #32]
  402014:	stp	x24, x23, [sp, #48]
  402018:	stp	x22, x21, [sp, #64]
  40201c:	stp	x20, x19, [sp, #80]
  402020:	ldr	x8, [x1]
  402024:	mov	w20, w0
  402028:	str	x27, [sp, #16]
  40202c:	mov	x29, sp
  402030:	mov	x0, x8
  402034:	mov	x19, x1
  402038:	bl	408374 <argp_parse@@Base+0x102c>
  40203c:	mov	w0, w20
  402040:	mov	x1, x19
  402044:	bl	403634 <ferror@plt+0x1744>
  402048:	mov	w0, #0x2                   	// #2
  40204c:	mov	w1, #0x1                   	// #1
  402050:	mov	w2, wzr
  402054:	bl	401d90 <socket@plt>
  402058:	tbnz	w0, #31, 402134 <ferror@plt+0x244>
  40205c:	adrp	x23, 422000 <argp_failure@@Base+0x17f34>
  402060:	ldr	w8, [x23, #1440]
  402064:	mov	w19, w0
  402068:	cmp	w8, #0x1
  40206c:	b.lt	402108 <ferror@plt+0x218>  // b.tstop
  402070:	adrp	x25, 422000 <argp_failure@@Base+0x17f34>
  402074:	ldr	x21, [x25, #1424]
  402078:	adrp	x22, 40c000 <argp_failure@@Base+0x1f34>
  40207c:	mov	w20, wzr
  402080:	adrp	x24, 422000 <argp_failure@@Base+0x17f34>
  402084:	mov	w26, #0x58                  	// #88
  402088:	add	x22, x22, #0xf31
  40208c:	ldr	w8, [x24, #1468]
  402090:	cbz	w8, 4020c4 <ferror@plt+0x1d4>
  402094:	ldr	x0, [x21]
  402098:	bl	401e00 <if_nametoindex@plt>
  40209c:	cbz	w0, 4020d8 <ferror@plt+0x1e8>
  4020a0:	add	w27, w20, #0x1
  4020a4:	cbz	w20, 4020b0 <ferror@plt+0x1c0>
  4020a8:	mov	w0, #0x20                  	// #32
  4020ac:	bl	401ec0 <putchar@plt>
  4020b0:	ldr	x1, [x21]
  4020b4:	mov	x0, x22
  4020b8:	bl	401e80 <printf@plt>
  4020bc:	mov	w20, w27
  4020c0:	b	4020d8 <ferror@plt+0x1e8>
  4020c4:	mov	w0, w19
  4020c8:	mov	x1, x21
  4020cc:	bl	402bd0 <ferror@plt+0xce0>
  4020d0:	mov	w20, w0
  4020d4:	cbnz	w0, 4020f0 <ferror@plt+0x200>
  4020d8:	ldr	x8, [x25, #1424]
  4020dc:	ldrsw	x9, [x23, #1440]
  4020e0:	add	x21, x21, #0x58
  4020e4:	madd	x8, x9, x26, x8
  4020e8:	cmp	x21, x8
  4020ec:	b.cc	40208c <ferror@plt+0x19c>  // b.lo, b.ul, b.last
  4020f0:	cbz	w20, 40210c <ferror@plt+0x21c>
  4020f4:	ldr	w8, [x24, #1468]
  4020f8:	cbz	w8, 40210c <ferror@plt+0x21c>
  4020fc:	mov	w0, #0xa                   	// #10
  402100:	bl	401ec0 <putchar@plt>
  402104:	b	40210c <ferror@plt+0x21c>
  402108:	mov	w20, wzr
  40210c:	mov	w0, w19
  402110:	bl	401cc0 <close@plt>
  402114:	mov	w0, w20
  402118:	ldp	x20, x19, [sp, #80]
  40211c:	ldp	x22, x21, [sp, #64]
  402120:	ldp	x24, x23, [sp, #48]
  402124:	ldp	x26, x25, [sp, #32]
  402128:	ldr	x27, [sp, #16]
  40212c:	ldp	x29, x30, [sp], #96
  402130:	ret
  402134:	bl	401ea0 <__errno_location@plt>
  402138:	ldr	w1, [x0]
  40213c:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  402140:	add	x2, x2, #0xdf0
  402144:	mov	w0, wzr
  402148:	bl	401b30 <error@plt>
  40214c:	mov	w0, #0x1                   	// #1
  402150:	bl	401b20 <exit@plt>
  402154:	stp	x29, x30, [sp, #-96]!
  402158:	stp	x20, x19, [sp, #80]
  40215c:	adrp	x19, 421000 <argp_failure@@Base+0x16f34>
  402160:	ldr	x8, [x19, #576]
  402164:	stp	x24, x23, [sp, #48]
  402168:	mov	x20, x0
  40216c:	mov	x24, xzr
  402170:	stp	x28, x27, [sp, #16]
  402174:	stp	x26, x25, [sp, #32]
  402178:	stp	x22, x21, [sp, #64]
  40217c:	mov	x29, sp
  402180:	cbz	x8, 4021ac <ferror@plt+0x2bc>
  402184:	adrp	x21, 421000 <argp_failure@@Base+0x16f34>
  402188:	add	x21, x21, #0x250
  40218c:	ldur	w9, [x21, #-4]
  402190:	cbnz	w9, 4021a4 <ferror@plt+0x2b4>
  402194:	mov	x0, x8
  402198:	bl	401b00 <strlen@plt>
  40219c:	add	x8, x24, x0
  4021a0:	add	x24, x8, #0x1
  4021a4:	ldr	x8, [x21], #16
  4021a8:	cbnz	x8, 40218c <ferror@plt+0x29c>
  4021ac:	add	x0, x24, #0xa0
  4021b0:	bl	4089ac <argp_parse@@Base+0x1664>
  4021b4:	ldr	x8, [x19, #576]
  4021b8:	mov	x19, x0
  4021bc:	mov	x21, xzr
  4021c0:	cbz	x8, 402258 <ferror@plt+0x368>
  4021c4:	adrp	x26, 421000 <argp_failure@@Base+0x16f34>
  4021c8:	adrp	x22, 40c000 <argp_failure@@Base+0x1f34>
  4021cc:	add	x25, x19, #0xa0
  4021d0:	add	x26, x26, #0x240
  4021d4:	mov	w27, #0x48                  	// #72
  4021d8:	add	x22, x22, #0xe80
  4021dc:	ldr	w8, [x26, #12]
  4021e0:	cbnz	w8, 402250 <ferror@plt+0x360>
  4021e4:	ldrb	w8, [x26, #8]
  4021e8:	tst	w8, w27
  4021ec:	b.ne	402250 <ferror@plt+0x360>  // b.any
  4021f0:	ldr	x23, [x26]
  4021f4:	mov	w2, #0x2                   	// #2
  4021f8:	mov	x1, x22
  4021fc:	add	x28, x21, #0x1
  402200:	mov	x0, x23
  402204:	str	x25, [x19, x21, lsl #3]
  402208:	bl	401c20 <strncmp@plt>
  40220c:	cmp	w0, #0x0
  402210:	cset	w8, eq  // eq = none
  402214:	lsl	x8, x8, #1
  402218:	ldrb	w21, [x23, x8]
  40221c:	add	x8, x23, #0x2
  402220:	csel	x23, x8, x23, eq  // eq = none
  402224:	cbz	w21, 402248 <ferror@plt+0x358>
  402228:	bl	401ba0 <__ctype_tolower_loc@plt>
  40222c:	add	x8, x23, #0x1
  402230:	ldr	x9, [x0]
  402234:	and	x10, x21, #0xff
  402238:	ldr	w9, [x9, x10, lsl #2]
  40223c:	strb	w9, [x25], #1
  402240:	ldrb	w21, [x8], #1
  402244:	cbnz	w21, 402230 <ferror@plt+0x340>
  402248:	strb	wzr, [x25], #1
  40224c:	mov	x21, x28
  402250:	ldr	x8, [x26, #16]!
  402254:	cbnz	x8, 4021dc <ferror@plt+0x2ec>
  402258:	adrp	x3, 402000 <ferror@plt+0x110>
  40225c:	add	x3, x3, #0x374
  402260:	mov	w2, #0x8                   	// #8
  402264:	mov	x0, x19
  402268:	mov	x1, x21
  40226c:	bl	401b80 <qsort@plt>
  402270:	add	x22, x24, x21, lsl #1
  402274:	cbz	x20, 4022ac <ferror@plt+0x3bc>
  402278:	mov	x0, x20
  40227c:	bl	401b00 <strlen@plt>
  402280:	add	x8, x22, x0
  402284:	add	x0, x8, #0x24
  402288:	bl	4089ac <argp_parse@@Base+0x1664>
  40228c:	mov	x1, x20
  402290:	mov	x22, x0
  402294:	bl	401db0 <strcpy@plt>
  402298:	mov	x0, x20
  40229c:	bl	401b00 <strlen@plt>
  4022a0:	add	x20, x22, x0
  4022a4:	cbnz	x21, 4022c0 <ferror@plt+0x3d0>
  4022a8:	b	40232c <ferror@plt+0x43c>
  4022ac:	add	x0, x22, #0x24
  4022b0:	bl	4089ac <argp_parse@@Base+0x1664>
  4022b4:	mov	x22, x0
  4022b8:	mov	x20, x0
  4022bc:	cbz	x21, 40232c <ferror@plt+0x43c>
  4022c0:	mov	x25, xzr
  4022c4:	mov	w26, #0x202c                	// #8236
  4022c8:	cbz	x25, 4022f8 <ferror@plt+0x408>
  4022cc:	add	x8, x19, x25, lsl #3
  4022d0:	ldp	x24, x23, [x8, #-8]
  4022d4:	mov	x0, x24
  4022d8:	bl	401b00 <strlen@plt>
  4022dc:	mov	x2, x0
  4022e0:	mov	x0, x24
  4022e4:	mov	x1, x23
  4022e8:	bl	401c20 <strncmp@plt>
  4022ec:	cbnz	w0, 4022fc <ferror@plt+0x40c>
  4022f0:	add	x25, x25, #0x1
  4022f4:	b	402324 <ferror@plt+0x434>
  4022f8:	ldr	x23, [x19]
  4022fc:	mov	x0, x20
  402300:	mov	x1, x23
  402304:	bl	401db0 <strcpy@plt>
  402308:	ldr	x0, [x19, x25, lsl #3]
  40230c:	bl	401b00 <strlen@plt>
  402310:	add	x25, x25, #0x1
  402314:	cmp	x25, x21
  402318:	add	x20, x20, x0
  40231c:	b.cs	402324 <ferror@plt+0x434>  // b.hs, b.nlast
  402320:	strh	w26, [x20], #2
  402324:	cmp	x25, x21
  402328:	b.ne	4022c8 <ferror@plt+0x3d8>  // b.any
  40232c:	adrp	x8, 40c000 <argp_failure@@Base+0x1f34>
  402330:	add	x8, x8, #0xe83
  402334:	ldp	q1, q0, [x8]
  402338:	mov	w8, #0x6365                	// #25445
  40233c:	movk	w8, #0x2e74, lsl #16
  402340:	mov	x0, x19
  402344:	stur	w8, [x20, #31]
  402348:	stp	q1, q0, [x20]
  40234c:	strb	wzr, [x20, #35]
  402350:	bl	401d50 <free@plt>
  402354:	mov	x0, x22
  402358:	ldp	x20, x19, [sp, #80]
  40235c:	ldp	x22, x21, [sp, #64]
  402360:	ldp	x24, x23, [sp, #48]
  402364:	ldp	x26, x25, [sp, #32]
  402368:	ldp	x28, x27, [sp, #16]
  40236c:	ldp	x29, x30, [sp], #96
  402370:	ret
  402374:	ldr	x0, [x0]
  402378:	ldr	x1, [x1]
  40237c:	b	401d00 <strcmp@plt>
  402380:	stp	x29, x30, [sp, #-64]!
  402384:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  402388:	stp	x22, x21, [sp, #32]
  40238c:	ldr	x22, [x8, #576]
  402390:	stp	x24, x23, [sp, #16]
  402394:	stp	x20, x19, [sp, #48]
  402398:	mov	x29, sp
  40239c:	cbz	x22, 4023c8 <ferror@plt+0x4d8>
  4023a0:	adrp	x23, 421000 <argp_failure@@Base+0x16f34>
  4023a4:	mov	x19, x1
  4023a8:	add	x23, x23, #0x240
  4023ac:	ldr	w8, [x23, #8]
  4023b0:	cmp	w8, w0
  4023b4:	b.ne	4023c0 <ferror@plt+0x4d0>  // b.any
  4023b8:	ldr	w8, [x23, #12]
  4023bc:	cbz	w8, 4023d0 <ferror@plt+0x4e0>
  4023c0:	ldr	x22, [x23, #16]!
  4023c4:	cbnz	x22, 4023ac <ferror@plt+0x4bc>
  4023c8:	mov	x0, xzr
  4023cc:	b	402428 <ferror@plt+0x538>
  4023d0:	mov	x20, x22
  4023d4:	cbz	x19, 402420 <ferror@plt+0x530>
  4023d8:	mov	w24, #0x10                  	// #16
  4023dc:	mov	x20, x22
  4023e0:	mov	x0, x19
  4023e4:	mov	x1, x20
  4023e8:	bl	401e20 <strstr@plt>
  4023ec:	cbz	x0, 402420 <ferror@plt+0x530>
  4023f0:	ldurb	w8, [x0, #-1]
  4023f4:	mov	x21, x0
  4023f8:	cmp	w8, #0x3a
  4023fc:	b.ne	402420 <ferror@plt+0x530>  // b.any
  402400:	mov	x0, x20
  402404:	bl	401b00 <strlen@plt>
  402408:	ldrb	w8, [x21, x0]
  40240c:	cmp	w8, #0x3a
  402410:	b.ne	402420 <ferror@plt+0x530>  // b.any
  402414:	ldr	x20, [x23, x24]
  402418:	add	x24, x24, #0x10
  40241c:	cbnz	x20, 4023e0 <ferror@plt+0x4f0>
  402420:	cmp	x20, #0x0
  402424:	csel	x0, x22, x20, eq  // eq = none
  402428:	ldp	x20, x19, [sp, #48]
  40242c:	ldp	x22, x21, [sp, #32]
  402430:	ldp	x24, x23, [sp, #16]
  402434:	ldp	x29, x30, [sp], #64
  402438:	ret
  40243c:	stp	x29, x30, [sp, #-64]!
  402440:	str	x23, [sp, #16]
  402444:	stp	x22, x21, [sp, #32]
  402448:	stp	x20, x19, [sp, #48]
  40244c:	mov	x19, x2
  402450:	mov	x21, x1
  402454:	subs	x23, x1, #0x2
  402458:	mov	x20, x0
  40245c:	mov	x29, sp
  402460:	b.cc	4024a0 <ferror@plt+0x5b0>  // b.lo, b.ul, b.last
  402464:	ldrb	w8, [x20]
  402468:	cmp	w8, #0x2d
  40246c:	b.ne	402480 <ferror@plt+0x590>  // b.any
  402470:	add	x20, x20, #0x1
  402474:	sub	x21, x21, #0x1
  402478:	mov	w22, #0x1                   	// #1
  40247c:	b	4024a4 <ferror@plt+0x5b4>
  402480:	cmp	x21, #0x3
  402484:	b.cc	4024f8 <ferror@plt+0x608>  // b.lo, b.ul, b.last
  402488:	adrp	x1, 40c000 <argp_failure@@Base+0x1f34>
  40248c:	add	x1, x1, #0xe80
  402490:	mov	w2, #0x2                   	// #2
  402494:	mov	x0, x20
  402498:	bl	401d60 <strncasecmp@plt>
  40249c:	cbz	w0, 402504 <ferror@plt+0x614>
  4024a0:	mov	w22, wzr
  4024a4:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  4024a8:	ldr	x0, [x8, #576]
  4024ac:	cbz	x0, 4024e4 <ferror@plt+0x5f4>
  4024b0:	adrp	x23, 421000 <argp_failure@@Base+0x16f34>
  4024b4:	add	x23, x23, #0x250
  4024b8:	mov	x1, x20
  4024bc:	mov	x2, x21
  4024c0:	bl	401d60 <strncasecmp@plt>
  4024c4:	cbz	w0, 4024d4 <ferror@plt+0x5e4>
  4024c8:	ldr	x0, [x23], #16
  4024cc:	cbnz	x0, 4024b8 <ferror@plt+0x5c8>
  4024d0:	b	4024e4 <ferror@plt+0x5f4>
  4024d4:	ldur	w8, [x23, #-4]
  4024d8:	eor	w8, w8, w22
  4024dc:	str	w8, [x19]
  4024e0:	ldur	w0, [x23, #-8]
  4024e4:	ldp	x20, x19, [sp, #48]
  4024e8:	ldp	x22, x21, [sp, #32]
  4024ec:	ldr	x23, [sp, #16]
  4024f0:	ldp	x29, x30, [sp], #64
  4024f4:	ret
  4024f8:	mov	w22, wzr
  4024fc:	mov	w21, #0x2                   	// #2
  402500:	b	4024a4 <ferror@plt+0x5b4>
  402504:	add	x20, x20, #0x2
  402508:	mov	w22, #0x1                   	// #1
  40250c:	mov	x21, x23
  402510:	b	4024a4 <ferror@plt+0x5b4>
  402514:	stp	x29, x30, [sp, #-32]!
  402518:	stp	x20, x19, [sp, #16]
  40251c:	mov	x29, sp
  402520:	mov	x19, x1
  402524:	mov	x20, x0
  402528:	bl	401b00 <strlen@plt>
  40252c:	mov	x1, x0
  402530:	mov	x0, x20
  402534:	mov	x2, x19
  402538:	ldp	x20, x19, [sp, #16]
  40253c:	ldp	x29, x30, [sp], #32
  402540:	b	40243c <ferror@plt+0x54c>
  402544:	subs	x8, x2, #0x1
  402548:	b.eq	402578 <ferror@plt+0x688>  // b.none
  40254c:	adrp	x9, 40c000 <argp_failure@@Base+0x1f34>
  402550:	add	x9, x9, #0xeb0
  402554:	ldur	w10, [x9, #-4]
  402558:	cbz	w10, 402578 <ferror@plt+0x688>
  40255c:	tst	w10, w0
  402560:	b.eq	402570 <ferror@plt+0x680>  // b.none
  402564:	ldr	w10, [x9]
  402568:	sub	x8, x8, #0x1
  40256c:	strb	w10, [x1], #1
  402570:	add	x9, x9, #0x8
  402574:	cbnz	x8, 402554 <ferror@plt+0x664>
  402578:	strb	wzr, [x1]
  40257c:	ret
  402580:	stp	x29, x30, [sp, #-96]!
  402584:	str	x27, [sp, #16]
  402588:	stp	x26, x25, [sp, #32]
  40258c:	stp	x24, x23, [sp, #48]
  402590:	stp	x22, x21, [sp, #64]
  402594:	stp	x20, x19, [sp, #80]
  402598:	mov	x29, sp
  40259c:	cbz	w0, 402640 <ferror@plt+0x750>
  4025a0:	adrp	x24, 40c000 <argp_failure@@Base+0x1f34>
  4025a4:	mov	w21, w2
  4025a8:	mov	x22, x1
  4025ac:	mov	w20, w0
  4025b0:	mov	w19, wzr
  4025b4:	and	w23, w2, #0xff
  4025b8:	mov	w27, #0x1                   	// #1
  4025bc:	add	x24, x24, #0xf31
  4025c0:	mov	w25, #0x1                   	// #1
  4025c4:	tst	w20, w25
  4025c8:	b.eq	402608 <ferror@plt+0x718>  // b.none
  4025cc:	mov	w0, w25
  4025d0:	mov	x1, x22
  4025d4:	bl	402380 <ferror@plt+0x490>
  4025d8:	cbz	x0, 402608 <ferror@plt+0x718>
  4025dc:	mov	x26, x0
  4025e0:	cbnz	w27, 4025f0 <ferror@plt+0x700>
  4025e4:	mov	w0, w23
  4025e8:	bl	401ec0 <putchar@plt>
  4025ec:	add	w19, w19, #0x1
  4025f0:	mov	x0, x24
  4025f4:	mov	x1, x26
  4025f8:	bl	401e80 <printf@plt>
  4025fc:	mov	w27, wzr
  402600:	add	w19, w0, w19
  402604:	bic	w20, w20, w25
  402608:	lsl	w25, w25, #1
  40260c:	cbz	w25, 402614 <ferror@plt+0x724>
  402610:	cbnz	w20, 4025c4 <ferror@plt+0x6d4>
  402614:	cbz	w20, 402644 <ferror@plt+0x754>
  402618:	cbnz	w27, 402628 <ferror@plt+0x738>
  40261c:	and	w0, w21, #0xff
  402620:	bl	401ec0 <putchar@plt>
  402624:	add	w19, w19, #0x1
  402628:	adrp	x0, 40c000 <argp_failure@@Base+0x1f34>
  40262c:	add	x0, x0, #0xea7
  402630:	mov	w1, w20
  402634:	bl	401e80 <printf@plt>
  402638:	add	w19, w0, w19
  40263c:	b	402644 <ferror@plt+0x754>
  402640:	mov	w19, wzr
  402644:	mov	w0, w19
  402648:	ldp	x20, x19, [sp, #80]
  40264c:	ldp	x22, x21, [sp, #64]
  402650:	ldp	x24, x23, [sp, #48]
  402654:	ldp	x26, x25, [sp, #32]
  402658:	ldr	x27, [sp, #16]
  40265c:	ldp	x29, x30, [sp], #96
  402660:	ret
  402664:	sub	sp, sp, #0x80
  402668:	stp	x20, x19, [sp, #112]
  40266c:	mov	x20, x2
  402670:	stp	x22, x21, [sp, #96]
  402674:	mov	x19, x1
  402678:	mov	w21, w0
  40267c:	movi	v0.2d, #0x0
  402680:	mov	w8, #0x2                   	// #2
  402684:	add	x2, sp, #0x10
  402688:	add	x3, sp, #0x8
  40268c:	mov	x0, x20
  402690:	mov	x1, xzr
  402694:	stp	x29, x30, [sp, #80]
  402698:	add	x29, sp, #0x50
  40269c:	stp	q0, q0, [sp, #16]
  4026a0:	str	q0, [sp, #48]
  4026a4:	str	w8, [sp, #20]
  4026a8:	bl	401dc0 <getaddrinfo@plt>
  4026ac:	cbz	w0, 4026d4 <ferror@plt+0x7e4>
  4026b0:	bl	401ac0 <gai_strerror@plt>
  4026b4:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  4026b8:	mov	x4, x0
  4026bc:	add	x2, x2, #0xf1c
  4026c0:	mov	w0, wzr
  4026c4:	mov	w1, wzr
  4026c8:	mov	x3, x20
  4026cc:	bl	401b30 <error@plt>
  4026d0:	b	402710 <ferror@plt+0x820>
  4026d4:	ldr	x8, [sp, #8]
  4026d8:	cbz	x8, 4026f0 <ferror@plt+0x800>
  4026dc:	ldr	w9, [x8, #4]
  4026e0:	cmp	w9, #0x2
  4026e4:	b.eq	402728 <ferror@plt+0x838>  // b.none
  4026e8:	ldr	x8, [x8, #40]
  4026ec:	cbnz	x8, 4026dc <ferror@plt+0x7ec>
  4026f0:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  4026f4:	add	x2, x2, #0xf34
  4026f8:	mov	w0, wzr
  4026fc:	mov	w1, wzr
  402700:	mov	x3, x20
  402704:	bl	401b30 <error@plt>
  402708:	ldr	x0, [sp, #8]
  40270c:	bl	401ad0 <freeaddrinfo@plt>
  402710:	mov	w0, #0xffffffff            	// #-1
  402714:	ldp	x20, x19, [sp, #112]
  402718:	ldp	x22, x21, [sp, #96]
  40271c:	ldp	x29, x30, [sp, #80]
  402720:	add	sp, sp, #0x80
  402724:	ret
  402728:	ldr	x0, [x8, #24]
  40272c:	ldr	w1, [x8, #16]
  402730:	sub	x2, x29, #0x10
  402734:	mov	w3, #0x10                  	// #16
  402738:	mov	w6, #0x1                   	// #1
  40273c:	mov	x4, xzr
  402740:	mov	w5, wzr
  402744:	bl	401b50 <getnameinfo@plt>
  402748:	ldr	x8, [sp, #8]
  40274c:	mov	w22, w0
  402750:	mov	x0, x8
  402754:	bl	401ad0 <freeaddrinfo@plt>
  402758:	cbz	w22, 402764 <ferror@plt+0x874>
  40275c:	mov	w0, w22
  402760:	b	4026b0 <ferror@plt+0x7c0>
  402764:	mov	w8, #0x2                   	// #2
  402768:	add	x1, x19, #0x14
  40276c:	sub	x0, x29, #0x10
  402770:	strh	w8, [x19, #16]
  402774:	bl	401de0 <inet_aton@plt>
  402778:	cbz	w0, 4027c0 <ferror@plt+0x8d0>
  40277c:	mov	w1, #0x8916                	// #35094
  402780:	mov	w0, w21
  402784:	mov	x2, x19
  402788:	bl	408be8 <argp_parse@@Base+0x18a0>
  40278c:	tbnz	w0, #31, 4027d4 <ferror@plt+0x8e4>
  402790:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  402794:	ldr	w8, [x8, #1464]
  402798:	cbz	w8, 4027b8 <ferror@plt+0x8c8>
  40279c:	ldr	w0, [x19, #20]
  4027a0:	bl	401b90 <inet_ntoa@plt>
  4027a4:	mov	x2, x0
  4027a8:	adrp	x0, 40c000 <argp_failure@@Base+0x1f34>
  4027ac:	add	x0, x0, #0xf8d
  4027b0:	mov	x1, x19
  4027b4:	bl	401e80 <printf@plt>
  4027b8:	mov	w0, wzr
  4027bc:	b	402714 <ferror@plt+0x824>
  4027c0:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  4027c4:	add	x2, x2, #0xf5b
  4027c8:	sub	x3, x29, #0x10
  4027cc:	mov	w1, wzr
  4027d0:	b	4027f0 <ferror@plt+0x900>
  4027d4:	bl	401ea0 <__errno_location@plt>
  4027d8:	ldr	w1, [x0]
  4027dc:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  4027e0:	adrp	x3, 40c000 <argp_failure@@Base+0x1f34>
  4027e4:	add	x2, x2, #0xf77
  4027e8:	add	x3, x3, #0xf81
  4027ec:	mov	w0, wzr
  4027f0:	bl	401b30 <error@plt>
  4027f4:	b	402710 <ferror@plt+0x820>
  4027f8:	stp	x29, x30, [sp, #-48]!
  4027fc:	mov	w8, #0x2                   	// #2
  402800:	str	x21, [sp, #16]
  402804:	stp	x20, x19, [sp, #32]
  402808:	mov	x19, x1
  40280c:	mov	w21, w0
  402810:	strh	w8, [x1, #16]
  402814:	add	x1, x1, #0x14
  402818:	mov	x0, x2
  40281c:	mov	x29, sp
  402820:	mov	x20, x2
  402824:	bl	401de0 <inet_aton@plt>
  402828:	cbz	w0, 402870 <ferror@plt+0x980>
  40282c:	mov	w1, #0x891c                	// #35100
  402830:	mov	w0, w21
  402834:	mov	x2, x19
  402838:	bl	408be8 <argp_parse@@Base+0x18a0>
  40283c:	tbnz	w0, #31, 402884 <ferror@plt+0x994>
  402840:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  402844:	ldr	w8, [x8, #1464]
  402848:	cbz	w8, 402868 <ferror@plt+0x978>
  40284c:	ldr	w0, [x19, #20]
  402850:	bl	401b90 <inet_ntoa@plt>
  402854:	mov	x2, x0
  402858:	adrp	x0, 40c000 <argp_failure@@Base+0x1f34>
  40285c:	add	x0, x0, #0xfc2
  402860:	mov	x1, x19
  402864:	bl	401e80 <printf@plt>
  402868:	mov	w0, wzr
  40286c:	b	4028a8 <ferror@plt+0x9b8>
  402870:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  402874:	add	x2, x2, #0xf5b
  402878:	mov	w1, wzr
  40287c:	mov	x3, x20
  402880:	b	4028a0 <ferror@plt+0x9b0>
  402884:	bl	401ea0 <__errno_location@plt>
  402888:	ldr	w1, [x0]
  40288c:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  402890:	adrp	x3, 40c000 <argp_failure@@Base+0x1f34>
  402894:	add	x2, x2, #0xf77
  402898:	add	x3, x3, #0xfb3
  40289c:	mov	w0, wzr
  4028a0:	bl	401b30 <error@plt>
  4028a4:	mov	w0, #0xffffffff            	// #-1
  4028a8:	ldp	x20, x19, [sp, #32]
  4028ac:	ldr	x21, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #48
  4028b4:	ret
  4028b8:	stp	x29, x30, [sp, #-48]!
  4028bc:	mov	w8, #0x2                   	// #2
  4028c0:	str	x21, [sp, #16]
  4028c4:	stp	x20, x19, [sp, #32]
  4028c8:	mov	x19, x1
  4028cc:	mov	w21, w0
  4028d0:	strh	w8, [x1, #16]
  4028d4:	add	x1, x1, #0x14
  4028d8:	mov	x0, x2
  4028dc:	mov	x29, sp
  4028e0:	mov	x20, x2
  4028e4:	bl	401de0 <inet_aton@plt>
  4028e8:	cbz	w0, 402930 <ferror@plt+0xa40>
  4028ec:	mov	w1, #0x8918                	// #35096
  4028f0:	mov	w0, w21
  4028f4:	mov	x2, x19
  4028f8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4028fc:	tbnz	w0, #31, 402944 <ferror@plt+0xa54>
  402900:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  402904:	ldr	w8, [x8, #1464]
  402908:	cbz	w8, 402928 <ferror@plt+0xa38>
  40290c:	ldr	w0, [x19, #20]
  402910:	bl	401b90 <inet_ntoa@plt>
  402914:	mov	x2, x0
  402918:	adrp	x0, 40c000 <argp_failure@@Base+0x1f34>
  40291c:	add	x0, x0, #0xff7
  402920:	mov	x1, x19
  402924:	bl	401e80 <printf@plt>
  402928:	mov	w0, wzr
  40292c:	b	402968 <ferror@plt+0xa78>
  402930:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  402934:	add	x2, x2, #0xf5b
  402938:	mov	w1, wzr
  40293c:	mov	x3, x20
  402940:	b	402960 <ferror@plt+0xa70>
  402944:	bl	401ea0 <__errno_location@plt>
  402948:	ldr	w1, [x0]
  40294c:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  402950:	adrp	x3, 40c000 <argp_failure@@Base+0x1f34>
  402954:	add	x2, x2, #0xf77
  402958:	add	x3, x3, #0xfe8
  40295c:	mov	w0, wzr
  402960:	bl	401b30 <error@plt>
  402964:	mov	w0, #0xffffffff            	// #-1
  402968:	ldp	x20, x19, [sp, #32]
  40296c:	ldr	x21, [sp, #16]
  402970:	ldp	x29, x30, [sp], #48
  402974:	ret
  402978:	stp	x29, x30, [sp, #-48]!
  40297c:	mov	w8, #0x2                   	// #2
  402980:	str	x21, [sp, #16]
  402984:	stp	x20, x19, [sp, #32]
  402988:	mov	x19, x1
  40298c:	mov	w21, w0
  402990:	strh	w8, [x1, #16]
  402994:	add	x1, x1, #0x14
  402998:	mov	x0, x2
  40299c:	mov	x29, sp
  4029a0:	mov	x20, x2
  4029a4:	bl	401de0 <inet_aton@plt>
  4029a8:	cbz	w0, 4029f0 <ferror@plt+0xb00>
  4029ac:	mov	w1, #0x891a                	// #35098
  4029b0:	mov	w0, w21
  4029b4:	mov	x2, x19
  4029b8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4029bc:	tbnz	w0, #31, 402a04 <ferror@plt+0xb14>
  4029c0:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4029c4:	ldr	w8, [x8, #1464]
  4029c8:	cbz	w8, 4029e8 <ferror@plt+0xaf8>
  4029cc:	ldr	w0, [x19, #20]
  4029d0:	bl	401b90 <inet_ntoa@plt>
  4029d4:	mov	x2, x0
  4029d8:	adrp	x0, 40d000 <argp_failure@@Base+0x2f34>
  4029dc:	add	x0, x0, #0x31
  4029e0:	mov	x1, x19
  4029e4:	bl	401e80 <printf@plt>
  4029e8:	mov	w0, wzr
  4029ec:	b	402a28 <ferror@plt+0xb38>
  4029f0:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  4029f4:	add	x2, x2, #0xf5b
  4029f8:	mov	w1, wzr
  4029fc:	mov	x3, x20
  402a00:	b	402a20 <ferror@plt+0xb30>
  402a04:	bl	401ea0 <__errno_location@plt>
  402a08:	ldr	w1, [x0]
  402a0c:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  402a10:	adrp	x3, 40d000 <argp_failure@@Base+0x2f34>
  402a14:	add	x2, x2, #0xf77
  402a18:	add	x3, x3, #0x22
  402a1c:	mov	w0, wzr
  402a20:	bl	401b30 <error@plt>
  402a24:	mov	w0, #0xffffffff            	// #-1
  402a28:	ldp	x20, x19, [sp, #32]
  402a2c:	ldr	x21, [sp, #16]
  402a30:	ldp	x29, x30, [sp], #48
  402a34:	ret
  402a38:	stp	x29, x30, [sp, #-32]!
  402a3c:	str	x19, [sp, #16]
  402a40:	mov	x19, x1
  402a44:	str	w2, [x1, #16]
  402a48:	mov	w1, #0x8922                	// #35106
  402a4c:	mov	x2, x19
  402a50:	mov	x29, sp
  402a54:	bl	408be8 <argp_parse@@Base+0x18a0>
  402a58:	tbnz	w0, #31, 402a84 <ferror@plt+0xb94>
  402a5c:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  402a60:	ldr	w8, [x8, #1464]
  402a64:	cbz	w8, 402a7c <ferror@plt+0xb8c>
  402a68:	ldr	w2, [x19, #16]
  402a6c:	adrp	x0, 40d000 <argp_failure@@Base+0x2f34>
  402a70:	add	x0, x0, #0x73
  402a74:	mov	x1, x19
  402a78:	bl	401e80 <printf@plt>
  402a7c:	mov	w0, wzr
  402a80:	b	402aa0 <ferror@plt+0xbb0>
  402a84:	bl	401ea0 <__errno_location@plt>
  402a88:	ldr	w1, [x0]
  402a8c:	adrp	x2, 40d000 <argp_failure@@Base+0x2f34>
  402a90:	add	x2, x2, #0x61
  402a94:	mov	w0, wzr
  402a98:	bl	401b30 <error@plt>
  402a9c:	mov	w0, #0xffffffff            	// #-1
  402aa0:	ldr	x19, [sp, #16]
  402aa4:	ldp	x29, x30, [sp], #32
  402aa8:	ret
  402aac:	stp	x29, x30, [sp, #-32]!
  402ab0:	str	x19, [sp, #16]
  402ab4:	mov	x19, x1
  402ab8:	str	w2, [x1, #16]
  402abc:	mov	w1, #0x891e                	// #35102
  402ac0:	mov	x2, x19
  402ac4:	mov	x29, sp
  402ac8:	bl	408be8 <argp_parse@@Base+0x18a0>
  402acc:	tbnz	w0, #31, 402af8 <ferror@plt+0xc08>
  402ad0:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  402ad4:	ldr	w8, [x8, #1464]
  402ad8:	cbz	w8, 402af0 <ferror@plt+0xc00>
  402adc:	ldr	w2, [x19, #16]
  402ae0:	adrp	x0, 40d000 <argp_failure@@Base+0x2f34>
  402ae4:	add	x0, x0, #0xa8
  402ae8:	mov	x1, x19
  402aec:	bl	401e80 <printf@plt>
  402af0:	mov	w0, wzr
  402af4:	b	402b14 <ferror@plt+0xc24>
  402af8:	bl	401ea0 <__errno_location@plt>
  402afc:	ldr	w1, [x0]
  402b00:	adrp	x2, 40d000 <argp_failure@@Base+0x2f34>
  402b04:	add	x2, x2, #0x93
  402b08:	mov	w0, wzr
  402b0c:	bl	401b30 <error@plt>
  402b10:	mov	w0, #0xffffffff            	// #-1
  402b14:	ldr	x19, [sp, #16]
  402b18:	ldp	x29, x30, [sp], #32
  402b1c:	ret
  402b20:	sub	sp, sp, #0x60
  402b24:	stp	x29, x30, [sp, #48]
  402b28:	stp	x22, x21, [sp, #64]
  402b2c:	stp	x20, x19, [sp, #80]
  402b30:	ldr	x8, [x1, #32]
  402b34:	ldp	q1, q0, [x1]
  402b38:	mov	w22, w2
  402b3c:	mov	x19, x1
  402b40:	mov	x2, sp
  402b44:	mov	w1, #0x8913                	// #35091
  402b48:	add	x29, sp, #0x30
  402b4c:	mov	w21, w3
  402b50:	mov	w20, w0
  402b54:	str	x8, [sp, #32]
  402b58:	stp	q1, q0, [sp]
  402b5c:	bl	408be8 <argp_parse@@Base+0x18a0>
  402b60:	tbnz	w0, #31, 402b90 <ferror@plt+0xca0>
  402b64:	ldrh	w8, [sp, #16]
  402b68:	mov	w1, #0x8914                	// #35092
  402b6c:	mov	w0, w20
  402b70:	mov	x2, x19
  402b74:	orr	w8, w8, w22
  402b78:	bic	w8, w8, w21
  402b7c:	strh	w8, [x19, #16]
  402b80:	bl	408be8 <argp_parse@@Base+0x18a0>
  402b84:	tbnz	w0, #31, 402b9c <ferror@plt+0xcac>
  402b88:	mov	w0, wzr
  402b8c:	b	402bbc <ferror@plt+0xccc>
  402b90:	adrp	x19, 40d000 <argp_failure@@Base+0x2f34>
  402b94:	add	x19, x19, #0xcb
  402b98:	b	402ba4 <ferror@plt+0xcb4>
  402b9c:	adrp	x19, 40d000 <argp_failure@@Base+0x2f34>
  402ba0:	add	x19, x19, #0xdf
  402ba4:	bl	401ea0 <__errno_location@plt>
  402ba8:	ldr	w1, [x0]
  402bac:	mov	w0, wzr
  402bb0:	mov	x2, x19
  402bb4:	bl	401b30 <error@plt>
  402bb8:	mov	w0, #0xffffffff            	// #-1
  402bbc:	ldp	x20, x19, [sp, #80]
  402bc0:	ldp	x22, x21, [sp, #64]
  402bc4:	ldp	x29, x30, [sp, #48]
  402bc8:	add	sp, sp, #0x60
  402bcc:	ret
  402bd0:	sub	sp, sp, #0x50
  402bd4:	movi	v0.2d, #0x0
  402bd8:	stp	x29, x30, [sp, #48]
  402bdc:	stp	x20, x19, [sp, #64]
  402be0:	str	xzr, [sp, #32]
  402be4:	stp	q0, q0, [sp]
  402be8:	mov	x19, x1
  402bec:	ldr	x1, [x1]
  402bf0:	mov	w20, w0
  402bf4:	mov	x0, sp
  402bf8:	mov	w2, #0x10                  	// #16
  402bfc:	add	x29, sp, #0x30
  402c00:	bl	401e60 <strncpy@plt>
  402c04:	strb	wzr, [sp, #15]
  402c08:	ldr	w8, [x19, #8]
  402c0c:	tbz	w8, #3, 402c28 <ferror@plt+0xd38>
  402c10:	ldr	x2, [x19, #40]
  402c14:	mov	x1, sp
  402c18:	mov	w0, w20
  402c1c:	bl	402664 <ferror@plt+0x774>
  402c20:	cbnz	w0, 402d08 <ferror@plt+0xe18>
  402c24:	ldr	w8, [x19, #8]
  402c28:	tbz	w8, #4, 402c44 <ferror@plt+0xd54>
  402c2c:	ldr	x2, [x19, #48]
  402c30:	mov	x1, sp
  402c34:	mov	w0, w20
  402c38:	bl	4027f8 <ferror@plt+0x908>
  402c3c:	cbnz	w0, 402d08 <ferror@plt+0xe18>
  402c40:	ldr	w8, [x19, #8]
  402c44:	tbz	w8, #5, 402c60 <ferror@plt+0xd70>
  402c48:	ldr	x2, [x19, #56]
  402c4c:	mov	x1, sp
  402c50:	mov	w0, w20
  402c54:	bl	4028b8 <ferror@plt+0x9c8>
  402c58:	cbnz	w0, 402d08 <ferror@plt+0xe18>
  402c5c:	ldr	w8, [x19, #8]
  402c60:	tbz	w8, #6, 402c7c <ferror@plt+0xd8c>
  402c64:	ldr	x2, [x19, #64]
  402c68:	mov	x1, sp
  402c6c:	mov	w0, w20
  402c70:	bl	402978 <ferror@plt+0xa88>
  402c74:	cbnz	w0, 402d08 <ferror@plt+0xe18>
  402c78:	ldr	w8, [x19, #8]
  402c7c:	tbz	w8, #7, 402c98 <ferror@plt+0xda8>
  402c80:	ldr	w2, [x19, #72]
  402c84:	mov	x1, sp
  402c88:	mov	w0, w20
  402c8c:	bl	402a38 <ferror@plt+0xb48>
  402c90:	cbnz	w0, 402d08 <ferror@plt+0xe18>
  402c94:	ldr	w8, [x19, #8]
  402c98:	tbz	w8, #8, 402cb4 <ferror@plt+0xdc4>
  402c9c:	ldr	w2, [x19, #76]
  402ca0:	mov	x1, sp
  402ca4:	mov	w0, w20
  402ca8:	bl	402aac <ferror@plt+0xbbc>
  402cac:	cbnz	w0, 402d08 <ferror@plt+0xe18>
  402cb0:	ldr	w8, [x19, #8]
  402cb4:	tbz	w8, #0, 402ccc <ferror@plt+0xddc>
  402cb8:	ldr	x2, [x19, #16]
  402cbc:	mov	x1, sp
  402cc0:	mov	w0, w20
  402cc4:	bl	406f70 <ferror@plt+0x5080>
  402cc8:	cbnz	w0, 402d08 <ferror@plt+0xe18>
  402ccc:	ldp	w2, w3, [x19, #80]
  402cd0:	orr	w8, w2, w3
  402cd4:	cbz	w8, 402ce8 <ferror@plt+0xdf8>
  402cd8:	mov	x1, sp
  402cdc:	mov	w0, w20
  402ce0:	bl	402b20 <ferror@plt+0xc30>
  402ce4:	cbnz	w0, 402d08 <ferror@plt+0xe18>
  402ce8:	ldrb	w8, [x19, #8]
  402cec:	tbz	w8, #1, 402d04 <ferror@plt+0xe14>
  402cf0:	ldr	x1, [x19]
  402cf4:	ldr	x3, [x19, #24]
  402cf8:	mov	x2, sp
  402cfc:	mov	w0, w20
  402d00:	bl	4058c8 <ferror@plt+0x39d8>
  402d04:	mov	w0, wzr
  402d08:	ldp	x20, x19, [sp, #64]
  402d0c:	ldp	x29, x30, [sp, #48]
  402d10:	add	sp, sp, #0x50
  402d14:	ret
  402d18:	stp	x29, x30, [sp, #-32]!
  402d1c:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  402d20:	ldr	x8, [x8, #912]
  402d24:	stp	x20, x19, [sp, #16]
  402d28:	mov	x29, sp
  402d2c:	cbz	x8, 402d54 <ferror@plt+0xe64>
  402d30:	adrp	x19, 421000 <argp_failure@@Base+0x16f34>
  402d34:	mov	x20, x0
  402d38:	add	x19, x19, #0x390
  402d3c:	mov	x0, x8
  402d40:	mov	x1, x20
  402d44:	bl	401d00 <strcmp@plt>
  402d48:	cbz	w0, 402d58 <ferror@plt+0xe68>
  402d4c:	ldr	x8, [x19, #24]!
  402d50:	cbnz	x8, 402d3c <ferror@plt+0xe4c>
  402d54:	mov	x19, xzr
  402d58:	mov	x0, x19
  402d5c:	ldp	x20, x19, [sp, #16]
  402d60:	ldp	x29, x30, [sp], #32
  402d64:	ret
  402d68:	stp	x29, x30, [sp, #-48]!
  402d6c:	stp	x20, x19, [sp, #32]
  402d70:	adrp	x20, 422000 <argp_failure@@Base+0x17f34>
  402d74:	ldrsw	x10, [x20, #1440]
  402d78:	str	x21, [sp, #16]
  402d7c:	adrp	x21, 422000 <argp_failure@@Base+0x17f34>
  402d80:	mov	x19, x0
  402d84:	ldr	x0, [x21, #1424]
  402d88:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  402d8c:	mov	w9, #0x1                   	// #1
  402d90:	mov	w11, #0x58                  	// #88
  402d94:	str	w9, [x8, #1460]
  402d98:	add	x8, x10, #0x1
  402d9c:	mul	x1, x8, x11
  402da0:	mov	x29, sp
  402da4:	str	w8, [x20, #1440]
  402da8:	bl	401c90 <realloc@plt>
  402dac:	str	x0, [x21, #1424]
  402db0:	cbnz	x0, 402dd0 <ferror@plt+0xee0>
  402db4:	bl	401ea0 <__errno_location@plt>
  402db8:	ldr	w1, [x0]
  402dbc:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402dc0:	add	x2, x2, #0x98
  402dc4:	mov	w0, #0x1                   	// #1
  402dc8:	bl	401b30 <error@plt>
  402dcc:	ldr	x0, [x21, #1424]
  402dd0:	ldrsw	x8, [x20, #1440]
  402dd4:	mov	w9, #0x58                  	// #88
  402dd8:	movi	v0.2d, #0x0
  402ddc:	ldr	x21, [sp, #16]
  402de0:	madd	x0, x8, x9, x0
  402de4:	str	x19, [x0, #-88]!
  402de8:	stur	q0, [x0, #72]
  402dec:	stur	q0, [x0, #56]
  402df0:	stur	q0, [x0, #40]
  402df4:	stur	q0, [x0, #24]
  402df8:	stur	q0, [x0, #8]
  402dfc:	ldp	x20, x19, [sp, #32]
  402e00:	ldp	x29, x30, [sp], #48
  402e04:	ret
  402e08:	stp	x29, x30, [sp, #-32]!
  402e0c:	stp	x20, x19, [sp, #16]
  402e10:	mov	x20, x1
  402e14:	mov	x19, x0
  402e18:	mov	x29, sp
  402e1c:	cbnz	x0, 402e40 <ferror@plt+0xf50>
  402e20:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402e24:	adrp	x3, 40c000 <argp_failure@@Base+0x1f34>
  402e28:	add	x2, x2, #0xc5
  402e2c:	add	x3, x3, #0xf6f
  402e30:	mov	w0, #0x1                   	// #1
  402e34:	mov	w1, wzr
  402e38:	mov	x4, x20
  402e3c:	bl	401b30 <error@plt>
  402e40:	ldr	w8, [x19, #8]
  402e44:	tbz	w8, #3, 402e6c <ferror@plt+0xf7c>
  402e48:	ldr	x4, [x19]
  402e4c:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402e50:	adrp	x3, 40c000 <argp_failure@@Base+0x1f34>
  402e54:	add	x2, x2, #0xe8
  402e58:	add	x3, x3, #0xf6f
  402e5c:	mov	w0, #0x1                   	// #1
  402e60:	mov	w1, wzr
  402e64:	bl	401b30 <error@plt>
  402e68:	ldr	w8, [x19, #8]
  402e6c:	orr	w8, w8, #0x8
  402e70:	str	x20, [x19, #40]
  402e74:	str	w8, [x19, #8]
  402e78:	ldp	x20, x19, [sp, #16]
  402e7c:	ldp	x29, x30, [sp], #32
  402e80:	ret
  402e84:	stp	x29, x30, [sp, #-32]!
  402e88:	stp	x20, x19, [sp, #16]
  402e8c:	mov	x20, x1
  402e90:	mov	x19, x0
  402e94:	mov	x29, sp
  402e98:	cbnz	x0, 402ebc <ferror@plt+0xfcc>
  402e9c:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402ea0:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  402ea4:	add	x2, x2, #0xc5
  402ea8:	add	x3, x3, #0x10f
  402eac:	mov	w0, #0x1                   	// #1
  402eb0:	mov	w1, wzr
  402eb4:	mov	x4, x20
  402eb8:	bl	401b30 <error@plt>
  402ebc:	ldr	w8, [x19, #8]
  402ec0:	tbz	w8, #4, 402ee8 <ferror@plt+0xff8>
  402ec4:	ldr	x4, [x19]
  402ec8:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402ecc:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  402ed0:	add	x2, x2, #0xe8
  402ed4:	add	x3, x3, #0x10f
  402ed8:	mov	w0, #0x1                   	// #1
  402edc:	mov	w1, wzr
  402ee0:	bl	401b30 <error@plt>
  402ee4:	ldr	w8, [x19, #8]
  402ee8:	orr	w8, w8, #0x10
  402eec:	str	x20, [x19, #48]
  402ef0:	str	w8, [x19, #8]
  402ef4:	ldp	x20, x19, [sp, #16]
  402ef8:	ldp	x29, x30, [sp], #32
  402efc:	ret
  402f00:	stp	x29, x30, [sp, #-32]!
  402f04:	stp	x20, x19, [sp, #16]
  402f08:	mov	x20, x1
  402f0c:	mov	x19, x0
  402f10:	mov	x29, sp
  402f14:	cbnz	x0, 402f38 <ferror@plt+0x1048>
  402f18:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402f1c:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  402f20:	add	x2, x2, #0xc5
  402f24:	add	x3, x3, #0x117
  402f28:	mov	w0, #0x1                   	// #1
  402f2c:	mov	w1, wzr
  402f30:	mov	x4, x20
  402f34:	bl	401b30 <error@plt>
  402f38:	ldr	w8, [x19, #8]
  402f3c:	tbz	w8, #5, 402f64 <ferror@plt+0x1074>
  402f40:	ldr	x4, [x19]
  402f44:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402f48:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  402f4c:	add	x2, x2, #0xe8
  402f50:	add	x3, x3, #0x117
  402f54:	mov	w0, #0x1                   	// #1
  402f58:	mov	w1, wzr
  402f5c:	bl	401b30 <error@plt>
  402f60:	ldr	w8, [x19, #8]
  402f64:	orr	w8, w8, #0x20
  402f68:	str	x20, [x19, #56]
  402f6c:	str	w8, [x19, #8]
  402f70:	ldp	x20, x19, [sp, #16]
  402f74:	ldp	x29, x30, [sp], #32
  402f78:	ret
  402f7c:	stp	x29, x30, [sp, #-32]!
  402f80:	stp	x20, x19, [sp, #16]
  402f84:	mov	x20, x1
  402f88:	mov	x19, x0
  402f8c:	mov	x29, sp
  402f90:	cbnz	x0, 402fb4 <ferror@plt+0x10c4>
  402f94:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402f98:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  402f9c:	add	x2, x2, #0xc5
  402fa0:	add	x3, x3, #0x132
  402fa4:	mov	w0, #0x1                   	// #1
  402fa8:	mov	w1, wzr
  402fac:	mov	x4, x20
  402fb0:	bl	401b30 <error@plt>
  402fb4:	ldr	w8, [x19, #8]
  402fb8:	tbz	w8, #6, 402fe0 <ferror@plt+0x10f0>
  402fbc:	ldr	x4, [x19]
  402fc0:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  402fc4:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  402fc8:	add	x2, x2, #0xe8
  402fcc:	add	x3, x3, #0x132
  402fd0:	mov	w0, #0x1                   	// #1
  402fd4:	mov	w1, wzr
  402fd8:	bl	401b30 <error@plt>
  402fdc:	ldr	w8, [x19, #8]
  402fe0:	orr	w8, w8, #0x40
  402fe4:	str	x20, [x19, #64]
  402fe8:	str	w8, [x19, #8]
  402fec:	ldp	x20, x19, [sp, #16]
  402ff0:	ldp	x29, x30, [sp], #32
  402ff4:	ret
  402ff8:	sub	sp, sp, #0x30
  402ffc:	stp	x20, x19, [sp, #32]
  403000:	mov	x20, x1
  403004:	mov	x19, x0
  403008:	stp	x29, x30, [sp, #16]
  40300c:	add	x29, sp, #0x10
  403010:	cbnz	x0, 403034 <ferror@plt+0x1144>
  403014:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  403018:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  40301c:	add	x2, x2, #0x144
  403020:	add	x3, x3, #0x168
  403024:	mov	w0, #0x1                   	// #1
  403028:	mov	w1, wzr
  40302c:	mov	x4, x20
  403030:	bl	401b30 <error@plt>
  403034:	ldrb	w8, [x19, #8]
  403038:	tbz	w8, #7, 40305c <ferror@plt+0x116c>
  40303c:	ldr	x4, [x19]
  403040:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  403044:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  403048:	add	x2, x2, #0xe8
  40304c:	add	x3, x3, #0x168
  403050:	mov	w0, #0x1                   	// #1
  403054:	mov	w1, wzr
  403058:	bl	401b30 <error@plt>
  40305c:	add	x1, sp, #0x8
  403060:	mov	x0, x20
  403064:	mov	w2, wzr
  403068:	bl	401d20 <strtol@plt>
  40306c:	str	w0, [x19, #72]
  403070:	ldrb	w8, [x20]
  403074:	cbz	w8, 403084 <ferror@plt+0x1194>
  403078:	ldr	x8, [sp, #8]
  40307c:	ldrb	w8, [x8]
  403080:	cbz	w8, 4030a0 <ferror@plt+0x11b0>
  403084:	ldr	x4, [x19]
  403088:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  40308c:	add	x2, x2, #0x172
  403090:	mov	w0, #0x1                   	// #1
  403094:	mov	w1, wzr
  403098:	mov	x3, x20
  40309c:	bl	401b30 <error@plt>
  4030a0:	ldr	w8, [x19, #8]
  4030a4:	orr	w8, w8, #0x80
  4030a8:	str	w8, [x19, #8]
  4030ac:	ldp	x20, x19, [sp, #32]
  4030b0:	ldp	x29, x30, [sp, #16]
  4030b4:	add	sp, sp, #0x30
  4030b8:	ret
  4030bc:	sub	sp, sp, #0x30
  4030c0:	stp	x20, x19, [sp, #32]
  4030c4:	mov	x20, x1
  4030c8:	mov	x19, x0
  4030cc:	stp	x29, x30, [sp, #16]
  4030d0:	add	x29, sp, #0x10
  4030d4:	cbnz	x0, 4030f8 <ferror@plt+0x1208>
  4030d8:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  4030dc:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  4030e0:	add	x2, x2, #0x144
  4030e4:	add	x3, x3, #0x1a4
  4030e8:	mov	w0, #0x1                   	// #1
  4030ec:	mov	w1, wzr
  4030f0:	mov	x4, x20
  4030f4:	bl	401b30 <error@plt>
  4030f8:	ldrb	w8, [x19, #9]
  4030fc:	tbz	w8, #0, 403120 <ferror@plt+0x1230>
  403100:	ldr	x4, [x19]
  403104:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  403108:	adrp	x3, 40e000 <argp_failure@@Base+0x3f34>
  40310c:	add	x2, x2, #0xe8
  403110:	add	x3, x3, #0x1a4
  403114:	mov	w0, #0x1                   	// #1
  403118:	mov	w1, wzr
  40311c:	bl	401b30 <error@plt>
  403120:	add	x1, sp, #0x8
  403124:	mov	x0, x20
  403128:	mov	w2, wzr
  40312c:	bl	401d20 <strtol@plt>
  403130:	str	w0, [x19, #76]
  403134:	ldrb	w8, [x20]
  403138:	cbz	w8, 403148 <ferror@plt+0x1258>
  40313c:	ldr	x8, [sp, #8]
  403140:	ldrb	w8, [x8]
  403144:	cbz	w8, 403164 <ferror@plt+0x1274>
  403148:	ldr	x4, [x19]
  40314c:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  403150:	add	x2, x2, #0x172
  403154:	mov	w0, #0x1                   	// #1
  403158:	mov	w1, wzr
  40315c:	mov	x3, x20
  403160:	bl	401b30 <error@plt>
  403164:	ldr	w8, [x19, #8]
  403168:	orr	w8, w8, #0x100
  40316c:	str	w8, [x19, #8]
  403170:	ldp	x20, x19, [sp, #32]
  403174:	ldp	x29, x30, [sp, #16]
  403178:	add	sp, sp, #0x30
  40317c:	ret
  403180:	stp	x29, x30, [sp, #-32]!
  403184:	stp	x20, x19, [sp, #16]
  403188:	mov	x20, x1
  40318c:	mov	x19, x0
  403190:	mov	x29, sp
  403194:	cbnz	x0, 4031b0 <ferror@plt+0x12c0>
  403198:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  40319c:	add	x2, x2, #0x1b1
  4031a0:	mov	w0, #0x1                   	// #1
  4031a4:	mov	w1, wzr
  4031a8:	mov	x3, x20
  4031ac:	bl	401b30 <error@plt>
  4031b0:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4031b4:	add	x1, x1, #0x1e0
  4031b8:	mov	x0, x20
  4031bc:	bl	401c80 <strcasecmp@plt>
  4031c0:	cbz	w0, 4031e4 <ferror@plt+0x12f4>
  4031c4:	ldr	x4, [x19]
  4031c8:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  4031cc:	add	x2, x2, #0x1e5
  4031d0:	mov	w0, #0x1                   	// #1
  4031d4:	mov	w1, wzr
  4031d8:	mov	x3, x20
  4031dc:	bl	401b30 <error@plt>
  4031e0:	b	4031ec <ferror@plt+0x12fc>
  4031e4:	mov	w8, #0x2                   	// #2
  4031e8:	strh	w8, [x19, #32]
  4031ec:	ldr	w8, [x19, #8]
  4031f0:	orr	w8, w8, #0x4
  4031f4:	str	w8, [x19, #8]
  4031f8:	ldp	x20, x19, [sp, #16]
  4031fc:	ldp	x29, x30, [sp], #32
  403200:	ret
  403204:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403208:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  40320c:	add	x8, x8, #0x598
  403210:	add	x9, x9, #0x59c
  403214:	cmp	w2, #0x0
  403218:	csel	x10, x9, x8, eq  // eq = none
  40321c:	ldr	w11, [x10]
  403220:	csel	x8, x8, x9, eq  // eq = none
  403224:	orr	w9, w11, w1
  403228:	str	w9, [x10]
  40322c:	ldr	w9, [x8]
  403230:	bic	w9, w9, w1
  403234:	str	w9, [x8]
  403238:	ret
  40323c:	stp	x29, x30, [sp, #-80]!
  403240:	stp	x24, x23, [sp, #32]
  403244:	stp	x22, x21, [sp, #48]
  403248:	stp	x20, x19, [sp, #64]
  40324c:	ldrb	w8, [x1]
  403250:	str	x25, [sp, #16]
  403254:	mov	x29, sp
  403258:	cbz	w8, 403310 <ferror@plt+0x1420>
  40325c:	adrp	x20, 40e000 <argp_failure@@Base+0x3f34>
  403260:	adrp	x24, 422000 <argp_failure@@Base+0x17f34>
  403264:	adrp	x25, 422000 <argp_failure@@Base+0x17f34>
  403268:	mov	x19, x1
  40326c:	add	x20, x20, #0x225
  403270:	add	x24, x24, #0x598
  403274:	add	x25, x25, #0x59c
  403278:	mov	w1, #0x2c                  	// #44
  40327c:	mov	x0, x19
  403280:	bl	401d80 <strchr@plt>
  403284:	mov	x21, x0
  403288:	cbz	x0, 403294 <ferror@plt+0x13a4>
  40328c:	sub	x22, x21, x19
  403290:	b	4032a0 <ferror@plt+0x13b0>
  403294:	mov	x0, x19
  403298:	bl	401b00 <strlen@plt>
  40329c:	mov	x22, x0
  4032a0:	add	x2, x29, #0x1c
  4032a4:	mov	x0, x19
  4032a8:	mov	x1, x22
  4032ac:	bl	40243c <ferror@plt+0x54c>
  4032b0:	mov	w23, w0
  4032b4:	cbnz	w0, 4032d4 <ferror@plt+0x13e4>
  4032b8:	mov	w0, #0x1                   	// #1
  4032bc:	mov	w1, wzr
  4032c0:	mov	x2, x20
  4032c4:	mov	w3, w22
  4032c8:	mov	w4, w22
  4032cc:	mov	x5, x19
  4032d0:	bl	401b30 <error@plt>
  4032d4:	ldr	w8, [x29, #28]
  4032d8:	cmp	w8, #0x0
  4032dc:	csel	x8, x25, x24, eq  // eq = none
  4032e0:	ldr	w9, [x8]
  4032e4:	csel	x10, x24, x25, eq  // eq = none
  4032e8:	cmp	x21, #0x0
  4032ec:	orr	w9, w9, w23
  4032f0:	str	w9, [x8]
  4032f4:	ldr	w8, [x10]
  4032f8:	add	x9, x19, x22
  4032fc:	cinc	x19, x9, ne  // ne = any
  403300:	bic	w8, w8, w23
  403304:	str	w8, [x10]
  403308:	ldrb	w8, [x19]
  40330c:	cbnz	w8, 403278 <ferror@plt+0x1388>
  403310:	ldp	x20, x19, [sp, #64]
  403314:	ldp	x22, x21, [sp, #48]
  403318:	ldp	x24, x23, [sp, #32]
  40331c:	ldr	x25, [sp, #16]
  403320:	ldp	x29, x30, [sp], #80
  403324:	ret
  403328:	stp	x29, x30, [sp, #-16]!
  40332c:	mov	x29, sp
  403330:	bl	402f00 <ferror@plt+0x1010>
  403334:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403338:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  40333c:	ldr	w10, [x8, #1436]
  403340:	ldr	w11, [x9, #1432]
  403344:	orr	w10, w10, #0x10
  403348:	and	w11, w11, #0xffffffef
  40334c:	str	w10, [x8, #1436]
  403350:	str	w11, [x9, #1432]
  403354:	ldp	x29, x30, [sp], #16
  403358:	ret
  40335c:	stp	x29, x30, [sp, #-32]!
  403360:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403364:	ldr	x8, [x8, #848]
  403368:	stp	x20, x19, [sp, #16]
  40336c:	adrp	x20, 421000 <argp_failure@@Base+0x16f34>
  403370:	add	x20, x20, #0x390
  403374:	adrp	x9, 40d000 <argp_failure@@Base+0x2f34>
  403378:	ldr	x1, [x20]
  40337c:	add	x9, x9, #0x12b
  403380:	cmp	x8, #0x0
  403384:	csel	x8, x9, x8, eq  // eq = none
  403388:	cmp	x0, #0x0
  40338c:	csel	x19, x8, x0, eq  // eq = none
  403390:	mov	x29, sp
  403394:	cbz	x1, 4033b4 <ferror@plt+0x14c4>
  403398:	adrp	x20, 421000 <argp_failure@@Base+0x16f34>
  40339c:	add	x20, x20, #0x390
  4033a0:	mov	x0, x19
  4033a4:	bl	401d00 <strcmp@plt>
  4033a8:	cbz	w0, 4033b4 <ferror@plt+0x14c4>
  4033ac:	ldr	x1, [x20, #24]!
  4033b0:	cbnz	x1, 4033a0 <ferror@plt+0x14b0>
  4033b4:	ldr	x8, [x20, #16]
  4033b8:	cbnz	x8, 4033d8 <ferror@plt+0x14e8>
  4033bc:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  4033c0:	add	x2, x2, #0x238
  4033c4:	mov	w0, #0x1                   	// #1
  4033c8:	mov	w1, wzr
  4033cc:	mov	x3, x19
  4033d0:	bl	401b30 <error@plt>
  4033d4:	ldr	x8, [x20, #16]
  4033d8:	ldp	x20, x19, [sp, #16]
  4033dc:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  4033e0:	str	x8, [x9, #1448]
  4033e4:	ldp	x29, x30, [sp], #32
  4033e8:	ret
  4033ec:	sub	sp, sp, #0x50
  4033f0:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4033f4:	add	x1, x1, #0x3d3
  4033f8:	stp	x29, x30, [sp, #16]
  4033fc:	stp	x24, x23, [sp, #32]
  403400:	stp	x22, x21, [sp, #48]
  403404:	stp	x20, x19, [sp, #64]
  403408:	add	x29, sp, #0x10
  40340c:	mov	x20, x0
  403410:	stp	xzr, xzr, [sp]
  403414:	bl	401bf0 <fopen@plt>
  403418:	mov	x19, x0
  40341c:	cbnz	x0, 40343c <ferror@plt+0x154c>
  403420:	bl	401ea0 <__errno_location@plt>
  403424:	ldr	w1, [x0]
  403428:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  40342c:	add	x2, x2, #0x252
  403430:	mov	w0, #0x1                   	// #1
  403434:	mov	x3, x20
  403438:	bl	401b30 <error@plt>
  40343c:	adrp	x20, 422000 <argp_failure@@Base+0x17f34>
  403440:	add	x20, x20, #0x490
  403444:	adrp	x3, 401000 <memcpy@plt-0xaa0>
  403448:	adrp	x4, 401000 <memcpy@plt-0xaa0>
  40344c:	add	x3, x3, #0xc00
  403450:	add	x4, x4, #0xd50
  403454:	mov	x0, x20
  403458:	mov	x1, xzr
  40345c:	mov	x2, xzr
  403460:	bl	408c80 <_obstack_begin@@Base>
  403464:	add	x0, sp, #0x8
  403468:	mov	x1, sp
  40346c:	mov	x2, x19
  403470:	bl	401d40 <getline@plt>
  403474:	ldr	x21, [sp, #8]
  403478:	adrp	x23, 422000 <argp_failure@@Base+0x17f34>
  40347c:	cmp	x0, #0x1
  403480:	add	x23, x23, #0x4a8
  403484:	b.lt	40353c <ferror@plt+0x164c>  // b.tstop
  403488:	adrp	x24, 422000 <argp_failure@@Base+0x17f34>
  40348c:	mov	x0, x21
  403490:	bl	401b00 <strlen@plt>
  403494:	cbz	x0, 403520 <ferror@plt+0x1630>
  403498:	sub	x8, x0, #0x1
  40349c:	ldrb	w9, [x21, x8]
  4034a0:	mov	x22, x0
  4034a4:	cmp	w9, #0xa
  4034a8:	b.ne	4034b4 <ferror@plt+0x15c4>  // b.any
  4034ac:	mov	x22, x8
  4034b0:	cbz	x8, 403520 <ferror@plt+0x1630>
  4034b4:	mov	x8, xzr
  4034b8:	ldrb	w9, [x21, x8]
  4034bc:	cmp	w9, #0x9
  4034c0:	b.eq	4034cc <ferror@plt+0x15dc>  // b.none
  4034c4:	cmp	w9, #0x20
  4034c8:	b.ne	4034dc <ferror@plt+0x15ec>  // b.any
  4034cc:	add	x8, x8, #0x1
  4034d0:	cmp	x22, x8
  4034d4:	b.ne	4034b8 <ferror@plt+0x15c8>  // b.any
  4034d8:	b	4034e4 <ferror@plt+0x15f4>
  4034dc:	cmp	w9, #0x23
  4034e0:	b.eq	403520 <ferror@plt+0x1630>  // b.none
  4034e4:	ldp	x0, x8, [x23]
  4034e8:	sub	x8, x8, x0
  4034ec:	cmp	x8, x22
  4034f0:	b.cs	403508 <ferror@plt+0x1618>  // b.hs, b.nlast
  4034f4:	mov	x0, x20
  4034f8:	mov	x1, x22
  4034fc:	bl	408d8c <_obstack_newchunk@@Base>
  403500:	ldr	x0, [x20, #24]
  403504:	ldr	x21, [sp, #8]
  403508:	mov	x1, x21
  40350c:	mov	x2, x22
  403510:	bl	401aa0 <memcpy@plt>
  403514:	ldr	x8, [x24, #1192]
  403518:	add	x8, x8, x22
  40351c:	str	x8, [x24, #1192]
  403520:	add	x0, sp, #0x8
  403524:	mov	x1, sp
  403528:	mov	x2, x19
  40352c:	bl	401d40 <getline@plt>
  403530:	ldr	x21, [sp, #8]
  403534:	cmp	x0, #0x0
  403538:	b.gt	40348c <ferror@plt+0x159c>
  40353c:	mov	x0, x21
  403540:	bl	401d50 <free@plt>
  403544:	mov	x0, x19
  403548:	bl	401bd0 <fclose@plt>
  40354c:	ldp	x8, x9, [x23]
  403550:	cmp	x9, x8
  403554:	b.ne	403568 <ferror@plt+0x1678>  // b.any
  403558:	mov	w1, #0x1                   	// #1
  40355c:	mov	x0, x20
  403560:	bl	408d8c <_obstack_newchunk@@Base>
  403564:	ldr	x8, [x20, #24]
  403568:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40356c:	add	x9, x8, #0x1
  403570:	add	x10, x10, #0x4a0
  403574:	str	x9, [x10, #8]
  403578:	strb	wzr, [x8]
  40357c:	ldp	x8, x9, [x10]
  403580:	cmp	x9, x8
  403584:	b.ne	403598 <ferror@plt+0x16a8>  // b.any
  403588:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40358c:	ldrb	w11, [x10, #1248]
  403590:	orr	w11, w11, #0x2
  403594:	strb	w11, [x10, #1248]
  403598:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40359c:	add	x10, x10, #0x498
  4035a0:	ldr	x11, [x10, #40]
  4035a4:	ldr	x12, [x10]
  4035a8:	ldr	x13, [x10, #24]
  4035ac:	ldp	x20, x19, [sp, #64]
  4035b0:	add	x9, x11, x9
  4035b4:	bic	x9, x9, x11
  4035b8:	sub	x15, x13, x12
  4035bc:	sub	x11, x9, x12
  4035c0:	ldp	x22, x21, [sp, #48]
  4035c4:	ldp	x24, x23, [sp, #32]
  4035c8:	ldp	x29, x30, [sp, #16]
  4035cc:	cmp	x11, x15
  4035d0:	adrp	x14, 422000 <argp_failure@@Base+0x17f34>
  4035d4:	csel	x9, x13, x9, hi  // hi = pmore
  4035d8:	stp	x9, x9, [x10, #8]
  4035dc:	str	x8, [x14, #1448]
  4035e0:	add	sp, sp, #0x50
  4035e4:	ret
  4035e8:	cbz	x0, 4035f4 <ferror@plt+0x1704>
  4035ec:	ldr	w8, [x0, #8]
  4035f0:	cbz	w8, 4035f8 <ferror@plt+0x1708>
  4035f4:	ret
  4035f8:	mov	w8, #0x2                   	// #2
  4035fc:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  403600:	str	w8, [x0, #8]
  403604:	ldr	x8, [x9, #1448]
  403608:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  40360c:	str	x8, [x0, #24]
  403610:	ldr	w8, [x9, #1436]
  403614:	ldp	w9, w10, [x0, #80]
  403618:	orr	w8, w9, w8
  40361c:	str	w8, [x0, #80]
  403620:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403624:	ldr	w8, [x8, #1432]
  403628:	orr	w8, w10, w8
  40362c:	str	w8, [x0, #84]
  403630:	ret
  403634:	sub	sp, sp, #0x60
  403638:	stp	x22, x21, [sp, #64]
  40363c:	adrp	x21, 422000 <argp_failure@@Base+0x17f34>
  403640:	ldr	x8, [x21, #1424]
  403644:	stp	x20, x19, [sp, #80]
  403648:	mov	w20, w0
  40364c:	mov	x0, xzr
  403650:	stp	x29, x30, [sp, #16]
  403654:	str	x25, [sp, #32]
  403658:	stp	x24, x23, [sp, #48]
  40365c:	add	x29, sp, #0x10
  403660:	mov	x19, x1
  403664:	str	x8, [sp, #8]
  403668:	bl	40335c <ferror@plt+0x146c>
  40366c:	adrp	x9, 40e000 <argp_failure@@Base+0x3f34>
  403670:	adrp	x0, 40e000 <argp_failure@@Base+0x3f34>
  403674:	adrp	x1, 421000 <argp_failure@@Base+0x16f34>
  403678:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40367c:	add	x9, x9, #0x26d
  403680:	add	x0, x0, #0x285
  403684:	add	x1, x1, #0x4b0
  403688:	str	x9, [x8, #1512]
  40368c:	bl	4082a0 <argp_parse@@Base+0xf58>
  403690:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403694:	add	x8, x8, #0x398
  403698:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40369c:	ldp	q0, q1, [x8]
  4036a0:	ldr	x8, [x10, #856]
  4036a4:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  4036a8:	adrp	x0, 421000 <argp_failure@@Base+0x16f34>
  4036ac:	add	x9, x9, #0x4e8
  4036b0:	add	x0, x0, #0x4c0
  4036b4:	add	x4, x29, #0x1c
  4036b8:	add	x5, sp, #0x8
  4036bc:	mov	w3, #0x8                   	// #8
  4036c0:	mov	w1, w20
  4036c4:	mov	x2, x19
  4036c8:	str	x9, [x0, #32]
  4036cc:	stp	q0, q1, [x9]
  4036d0:	str	x8, [x0, #16]
  4036d4:	bl	407348 <argp_parse@@Base>
  4036d8:	ldr	x8, [sp, #8]
  4036dc:	cbz	x8, 403720 <ferror@plt+0x1830>
  4036e0:	ldr	w9, [x8, #8]
  4036e4:	cbnz	w9, 403720 <ferror@plt+0x1830>
  4036e8:	mov	w9, #0x2                   	// #2
  4036ec:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  4036f0:	str	w9, [x8, #8]
  4036f4:	ldr	x9, [x10, #1448]
  4036f8:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  4036fc:	str	x9, [x8, #24]
  403700:	ldr	w9, [x10, #1436]
  403704:	ldp	w10, w11, [x8, #80]
  403708:	orr	w9, w10, w9
  40370c:	str	w9, [x8, #80]
  403710:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  403714:	ldr	w9, [x9, #1432]
  403718:	orr	w9, w11, w9
  40371c:	str	w9, [x8, #84]
  403720:	ldrsw	x8, [x29, #28]
  403724:	cmp	w8, w20
  403728:	b.ge	40379c <ferror@plt+0x18ac>  // b.tcont
  40372c:	sub	w1, w20, w8
  403730:	add	x2, x19, x8, lsl #3
  403734:	add	x0, sp, #0x8
  403738:	bl	406c3c <ferror@plt+0x4d4c>
  40373c:	cbnz	w0, 403754 <ferror@plt+0x1864>
  403740:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  403744:	add	x2, x2, #0x28e
  403748:	mov	w0, #0x1                   	// #1
  40374c:	mov	w1, wzr
  403750:	bl	401b30 <error@plt>
  403754:	ldr	x8, [sp, #8]
  403758:	cbz	x8, 40379c <ferror@plt+0x18ac>
  40375c:	ldr	w9, [x8, #8]
  403760:	cbnz	w9, 40379c <ferror@plt+0x18ac>
  403764:	mov	w9, #0x2                   	// #2
  403768:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40376c:	str	w9, [x8, #8]
  403770:	ldr	x9, [x10, #1448]
  403774:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  403778:	str	x9, [x8, #24]
  40377c:	ldr	w9, [x10, #1436]
  403780:	ldp	w10, w11, [x8, #80]
  403784:	orr	w9, w10, w9
  403788:	str	w9, [x8, #80]
  40378c:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  403790:	ldr	w9, [x9, #1432]
  403794:	orr	w9, w11, w9
  403798:	str	w9, [x8, #84]
  40379c:	ldr	x8, [x21, #1424]
  4037a0:	cbnz	x8, 403878 <ferror@plt+0x1988>
  4037a4:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4037a8:	ldr	x8, [x8, #952]
  4037ac:	blr	x8
  4037b0:	mov	x19, x0
  4037b4:	cbnz	x0, 4037cc <ferror@plt+0x18dc>
  4037b8:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  4037bc:	add	x2, x2, #0x2a0
  4037c0:	mov	w0, #0x1                   	// #1
  4037c4:	mov	w1, wzr
  4037c8:	bl	401b30 <error@plt>
  4037cc:	add	x22, x19, #0x8
  4037d0:	adrp	x19, 40e000 <argp_failure@@Base+0x3f34>
  4037d4:	adrp	x20, 422000 <argp_failure@@Base+0x17f34>
  4037d8:	mov	w23, #0x58                  	// #88
  4037dc:	add	x19, x19, #0x98
  4037e0:	mov	w24, #0x2                   	// #2
  4037e4:	adrp	x25, 422000 <argp_failure@@Base+0x17f34>
  4037e8:	ldur	w8, [x22, #-8]
  4037ec:	cbnz	w8, 4037f8 <ferror@plt+0x1908>
  4037f0:	ldr	x8, [x22]
  4037f4:	cbz	x8, 403860 <ferror@plt+0x1970>
  4037f8:	ldrsw	x8, [x20, #1440]
  4037fc:	ldr	x0, [x21, #1424]
  403800:	add	x8, x8, #0x1
  403804:	mul	x1, x8, x23
  403808:	str	w8, [x20, #1440]
  40380c:	bl	401c90 <realloc@plt>
  403810:	str	x0, [x21, #1424]
  403814:	cbnz	x0, 403830 <ferror@plt+0x1940>
  403818:	bl	401ea0 <__errno_location@plt>
  40381c:	ldr	w1, [x0]
  403820:	mov	w0, #0x1                   	// #1
  403824:	mov	x2, x19
  403828:	bl	401b30 <error@plt>
  40382c:	ldr	x0, [x21, #1424]
  403830:	ldrsw	x8, [x20, #1440]
  403834:	movi	v0.2d, #0x0
  403838:	madd	x8, x8, x23, x0
  40383c:	stp	q0, q0, [x8, #-32]
  403840:	stp	q0, q0, [x8, #-64]
  403844:	stur	q0, [x8, #-80]
  403848:	ldr	x9, [x22], #16
  40384c:	stur	w24, [x8, #-80]
  403850:	stur	x9, [x8, #-88]
  403854:	ldr	x9, [x25, #1448]
  403858:	stur	x9, [x8, #-64]
  40385c:	b	4037e8 <ferror@plt+0x18f8>
  403860:	ldr	x0, [x21, #1424]
  403864:	ldrsw	x1, [x20, #1440]
  403868:	adrp	x3, 403000 <ferror@plt+0x1110>
  40386c:	add	x3, x3, #0x894
  403870:	mov	w2, #0x58                  	// #88
  403874:	bl	401b80 <qsort@plt>
  403878:	ldp	x20, x19, [sp, #80]
  40387c:	ldp	x22, x21, [sp, #64]
  403880:	ldp	x24, x23, [sp, #48]
  403884:	ldr	x25, [sp, #32]
  403888:	ldp	x29, x30, [sp, #16]
  40388c:	add	sp, sp, #0x60
  403890:	ret
  403894:	ldr	x0, [x0]
  403898:	ldr	x1, [x1]
  40389c:	b	401d00 <strcmp@plt>
  4038a0:	stp	x29, x30, [sp, #-32]!
  4038a4:	ldr	x10, [x2, #40]
  4038a8:	mov	w9, w0
  4038ac:	cmp	w0, #0x60
  4038b0:	mov	w0, #0x7                   	// #7
  4038b4:	ldr	x8, [x10]
  4038b8:	str	x19, [sp, #16]
  4038bc:	mov	x29, sp
  4038c0:	b.gt	403904 <ferror@plt+0x1a14>
  4038c4:	cmp	w9, #0x45
  4038c8:	b.gt	4038e8 <ferror@plt+0x19f8>
  4038cc:	cmp	w9, #0x41
  4038d0:	b.eq	403954 <ferror@plt+0x1a64>  // b.none
  4038d4:	cmp	w9, #0x42
  4038d8:	b.ne	403968 <ferror@plt+0x1a78>  // b.any
  4038dc:	mov	x0, x8
  4038e0:	bl	402f7c <ferror@plt+0x108c>
  4038e4:	b	403964 <ferror@plt+0x1a74>
  4038e8:	cmp	w9, #0x46
  4038ec:	b.eq	403960 <ferror@plt+0x1a70>  // b.none
  4038f0:	cmp	w9, #0x4d
  4038f4:	b.ne	403968 <ferror@plt+0x1a78>  // b.any
  4038f8:	mov	x0, x8
  4038fc:	bl	402ff8 <ferror@plt+0x1108>
  403900:	b	403964 <ferror@plt+0x1a74>
  403904:	sub	w11, w9, #0x61
  403908:	mov	x19, x2
  40390c:	cmp	w11, #0x15
  403910:	b.hi	403974 <ferror@plt+0x1a84>  // b.pmore
  403914:	adrp	x9, 40d000 <argp_failure@@Base+0x2f34>
  403918:	add	x9, x9, #0xf3
  40391c:	adr	x10, 4038dc <ferror@plt+0x19ec>
  403920:	ldrb	w12, [x9, x11]
  403924:	add	x10, x10, x12, lsl #2
  403928:	br	x10
  40392c:	mov	x0, x8
  403930:	bl	402f00 <ferror@plt+0x1010>
  403934:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403938:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  40393c:	ldr	w10, [x8, #1436]
  403940:	ldr	w11, [x9, #1432]
  403944:	mov	w0, wzr
  403948:	orr	w10, w10, #0x10
  40394c:	and	w11, w11, #0xffffffef
  403950:	b	403ac0 <ferror@plt+0x1bd0>
  403954:	mov	x0, x8
  403958:	bl	402e08 <ferror@plt+0xf18>
  40395c:	b	403964 <ferror@plt+0x1a74>
  403960:	bl	40323c <ferror@plt+0x134c>
  403964:	mov	w0, wzr
  403968:	ldr	x19, [sp, #16]
  40396c:	ldp	x29, x30, [sp], #32
  403970:	ret
  403974:	sub	w11, w9, #0x100
  403978:	cmp	w11, #0x3
  40397c:	b.hi	4039a4 <ferror@plt+0x1ab4>  // b.pmore
  403980:	adrp	x9, 40d000 <argp_failure@@Base+0x2f34>
  403984:	add	x9, x9, #0x109
  403988:	adr	x10, 403998 <ferror@plt+0x1aa8>
  40398c:	ldrb	w12, [x9, x11]
  403990:	add	x10, x10, x12, lsl #2
  403994:	br	x10
  403998:	mov	x0, x8
  40399c:	bl	4030bc <ferror@plt+0x11cc>
  4039a0:	b	403964 <ferror@plt+0x1a74>
  4039a4:	mov	w8, #0x3                   	// #3
  4039a8:	movk	w8, #0x100, lsl #16
  4039ac:	cmp	w9, w8
  4039b0:	b.ne	403968 <ferror@plt+0x1a78>  // b.any
  4039b4:	ldr	x8, [x19, #48]
  4039b8:	mov	w0, wzr
  4039bc:	str	x10, [x8]
  4039c0:	b	403968 <ferror@plt+0x1a78>
  4039c4:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4039c8:	mov	w9, #0x1                   	// #1
  4039cc:	mov	w0, wzr
  4039d0:	str	w9, [x8, #1456]
  4039d4:	b	403968 <ferror@plt+0x1a78>
  4039d8:	cbz	x8, 403a1c <ferror@plt+0x1b2c>
  4039dc:	ldr	w9, [x8, #8]
  4039e0:	cbnz	w9, 403a1c <ferror@plt+0x1b2c>
  4039e4:	mov	w9, #0x2                   	// #2
  4039e8:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  4039ec:	str	w9, [x8, #8]
  4039f0:	ldr	x9, [x10, #1448]
  4039f4:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  4039f8:	str	x9, [x8, #24]
  4039fc:	ldr	w9, [x10, #1436]
  403a00:	ldp	w10, w11, [x8, #80]
  403a04:	orr	w9, w10, w9
  403a08:	str	w9, [x8, #80]
  403a0c:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  403a10:	ldr	w9, [x9, #1432]
  403a14:	orr	w9, w11, w9
  403a18:	str	w9, [x8, #84]
  403a1c:	mov	x0, x1
  403a20:	bl	402d68 <ferror@plt+0xe78>
  403a24:	ldr	x9, [x19, #40]
  403a28:	mov	x8, x0
  403a2c:	mov	w0, wzr
  403a30:	str	x8, [x9]
  403a34:	b	403968 <ferror@plt+0x1a78>
  403a38:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403a3c:	ldr	w9, [x8, #1468]
  403a40:	mov	w0, wzr
  403a44:	add	w9, w9, #0x1
  403a48:	str	w9, [x8, #1468]
  403a4c:	b	403968 <ferror@plt+0x1a78>
  403a50:	mov	x0, x8
  403a54:	bl	402e84 <ferror@plt+0xf94>
  403a58:	b	403964 <ferror@plt+0x1a74>
  403a5c:	adrp	x0, 40d000 <argp_failure@@Base+0x2f34>
  403a60:	add	x0, x0, #0x979
  403a64:	b	403af8 <ferror@plt+0x1c08>
  403a68:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403a6c:	ldr	w9, [x8, #1464]
  403a70:	mov	w0, wzr
  403a74:	add	w9, w9, #0x1
  403a78:	str	w9, [x8, #1464]
  403a7c:	b	403968 <ferror@plt+0x1a78>
  403a80:	cbz	x1, 403af4 <ferror@plt+0x1c04>
  403a84:	ldrb	w8, [x1]
  403a88:	cmp	w8, #0x40
  403a8c:	b.ne	403af4 <ferror@plt+0x1c04>  // b.any
  403a90:	add	x0, x1, #0x1
  403a94:	bl	4033ec <ferror@plt+0x14fc>
  403a98:	b	403964 <ferror@plt+0x1a74>
  403a9c:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403aa0:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  403aa4:	ldr	w10, [x8, #1436]
  403aa8:	ldr	w11, [x9, #1432]
  403aac:	mov	w12, #0x41                  	// #65
  403ab0:	mov	w13, #0xffffffbe            	// #-66
  403ab4:	mov	w0, wzr
  403ab8:	orr	w10, w10, w12
  403abc:	and	w11, w11, w13
  403ac0:	str	w10, [x8, #1436]
  403ac4:	str	w11, [x9, #1432]
  403ac8:	b	403968 <ferror@plt+0x1a78>
  403acc:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403ad0:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  403ad4:	ldr	w10, [x8, #1432]
  403ad8:	ldr	w11, [x9, #1436]
  403adc:	mov	w0, wzr
  403ae0:	orr	w10, w10, #0x1
  403ae4:	and	w11, w11, #0xfffffffe
  403ae8:	str	w10, [x8, #1432]
  403aec:	str	w11, [x9, #1436]
  403af0:	b	403968 <ferror@plt+0x1a78>
  403af4:	mov	x0, x1
  403af8:	bl	40335c <ferror@plt+0x146c>
  403afc:	b	403964 <ferror@plt+0x1a74>
  403b00:	mov	w8, #0x4                   	// #4
  403b04:	movk	w8, #0x200, lsl #16
  403b08:	cmp	w0, w8
  403b0c:	b.ne	403b1c <ferror@plt+0x1c2c>  // b.any
  403b10:	adrp	x0, 40e000 <argp_failure@@Base+0x3f34>
  403b14:	add	x0, x0, #0x514
  403b18:	b	402154 <ferror@plt+0x264>
  403b1c:	mov	x0, x1
  403b20:	ret
  403b24:	ret
  403b28:	stp	x29, x30, [sp, #-48]!
  403b2c:	cmp	w1, #0x1
  403b30:	str	x21, [sp, #16]
  403b34:	stp	x20, x19, [sp, #32]
  403b38:	mov	x29, sp
  403b3c:	b.lt	403b88 <ferror@plt+0x1c98>  // b.tstop
  403b40:	mov	x20, x0
  403b44:	ldr	x0, [x2]
  403b48:	mov	x19, x2
  403b4c:	mov	w21, w1
  403b50:	bl	402d18 <ferror@plt+0xe28>
  403b54:	cmp	x0, #0x0
  403b58:	mov	w8, #0x1                   	// #1
  403b5c:	cinc	w8, w8, eq  // eq = none
  403b60:	cmp	w8, w21
  403b64:	b.ge	403b88 <ferror@plt+0x1c98>  // b.tcont
  403b68:	ldr	x8, [x19, w8, uxtw #3]
  403b6c:	mov	x0, x20
  403b70:	ldr	x21, [sp, #16]
  403b74:	mov	w1, wzr
  403b78:	str	x8, [x20, #24]
  403b7c:	ldp	x20, x19, [sp, #32]
  403b80:	ldp	x29, x30, [sp], #48
  403b84:	b	4051e0 <ferror@plt+0x32f0>
  403b88:	ldp	x20, x19, [sp, #32]
  403b8c:	ldr	x21, [sp, #16]
  403b90:	ldp	x29, x30, [sp], #48
  403b94:	ret
  403b98:	stp	x29, x30, [sp, #-32]!
  403b9c:	cmp	w1, #0x0
  403ba0:	stp	x20, x19, [sp, #16]
  403ba4:	csel	x8, x0, x2, eq  // eq = none
  403ba8:	ldr	x19, [x8]
  403bac:	mov	x29, sp
  403bb0:	mov	x0, x19
  403bb4:	bl	402d18 <ferror@plt+0xe28>
  403bb8:	mov	x20, x0
  403bbc:	cbnz	x0, 403bdc <ferror@plt+0x1cec>
  403bc0:	bl	401ea0 <__errno_location@plt>
  403bc4:	ldr	w1, [x0]
  403bc8:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  403bcc:	add	x2, x2, #0x75a
  403bd0:	mov	w0, #0x1                   	// #1
  403bd4:	mov	x3, x19
  403bd8:	bl	401b30 <error@plt>
  403bdc:	ldr	x8, [x20, #8]
  403be0:	ldrb	w1, [x8]
  403be4:	cbz	w1, 403bf8 <ferror@plt+0x1d08>
  403be8:	add	x19, x8, #0x1
  403bec:	bl	404edc <ferror@plt+0x2fec>
  403bf0:	ldrb	w1, [x19], #1
  403bf4:	cbnz	w1, 403bec <ferror@plt+0x1cfc>
  403bf8:	ldp	x20, x19, [sp, #16]
  403bfc:	ldp	x29, x30, [sp], #32
  403c00:	ret
  403c04:	stp	x29, x30, [sp, #-32]!
  403c08:	cmp	w1, #0x0
  403c0c:	stp	x20, x19, [sp, #16]
  403c10:	csel	x8, x0, x2, eq  // eq = none
  403c14:	ldr	x19, [x8]
  403c18:	mov	x29, sp
  403c1c:	mov	x0, x19
  403c20:	bl	402d18 <ferror@plt+0xe28>
  403c24:	mov	x20, x0
  403c28:	cbnz	x0, 403c48 <ferror@plt+0x1d58>
  403c2c:	bl	401ea0 <__errno_location@plt>
  403c30:	ldr	w1, [x0]
  403c34:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  403c38:	add	x2, x2, #0x75a
  403c3c:	mov	w0, #0x1                   	// #1
  403c40:	mov	x3, x19
  403c44:	bl	401b30 <error@plt>
  403c48:	ldr	x8, [x20, #16]
  403c4c:	ldrb	w1, [x8]
  403c50:	cbz	w1, 403c64 <ferror@plt+0x1d74>
  403c54:	add	x19, x8, #0x1
  403c58:	bl	404edc <ferror@plt+0x2fec>
  403c5c:	ldrb	w1, [x19], #1
  403c60:	cbnz	w1, 403c58 <ferror@plt+0x1d68>
  403c64:	ldp	x20, x19, [sp, #16]
  403c68:	ldp	x29, x30, [sp], #32
  403c6c:	ret
  403c70:	cbz	w1, 403cd8 <ferror@plt+0x1de8>
  403c74:	stp	x29, x30, [sp, #-48]!
  403c78:	stp	x22, x21, [sp, #16]
  403c7c:	stp	x20, x19, [sp, #32]
  403c80:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  403c84:	ldr	x8, [x8, #912]
  403c88:	ldr	x21, [x0]
  403c8c:	mov	x20, x0
  403c90:	mov	x29, sp
  403c94:	cbz	x8, 403cc8 <ferror@plt+0x1dd8>
  403c98:	adrp	x9, 421000 <argp_failure@@Base+0x16f34>
  403c9c:	add	x9, x9, #0x390
  403ca0:	mov	x19, x2
  403ca4:	add	x22, x9, #0x18
  403ca8:	str	x8, [x20]
  403cac:	ldr	x8, [x19]
  403cb0:	mov	x0, x20
  403cb4:	mov	w1, wzr
  403cb8:	str	x8, [x20, #24]
  403cbc:	bl	4051e0 <ferror@plt+0x32f0>
  403cc0:	ldr	x8, [x22], #24
  403cc4:	cbnz	x8, 403ca8 <ferror@plt+0x1db8>
  403cc8:	str	x21, [x20]
  403ccc:	ldp	x20, x19, [sp, #32]
  403cd0:	ldp	x22, x21, [sp, #16]
  403cd4:	ldp	x29, x30, [sp], #48
  403cd8:	ret
  403cdc:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403ce0:	ldr	w8, [x8, #1464]
  403ce4:	cmp	w8, #0x0
  403ce8:	cset	w9, eq  // eq = none
  403cec:	cmp	w9, w1
  403cf0:	b.ge	403d0c <ferror@plt+0x1e1c>  // b.tcont
  403cf4:	cmp	w8, #0x0
  403cf8:	cset	w8, eq  // eq = none
  403cfc:	ldr	x8, [x2, w8, uxtw #3]
  403d00:	mov	w1, wzr
  403d04:	str	x8, [x0, #24]
  403d08:	b	4051e0 <ferror@plt+0x32f0>
  403d0c:	ret
  403d10:	stp	x29, x30, [sp, #-16]!
  403d14:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  403d18:	ldr	x8, [x8, #2136]
  403d1c:	mov	w0, #0xa                   	// #10
  403d20:	mov	x29, sp
  403d24:	str	wzr, [x8]
  403d28:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403d2c:	ldr	x1, [x8, #1488]
  403d30:	bl	401b60 <putc@plt>
  403d34:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403d38:	mov	w9, #0x1                   	// #1
  403d3c:	str	w9, [x8, #1472]
  403d40:	ldp	x29, x30, [sp], #16
  403d44:	ret
  403d48:	stp	x29, x30, [sp, #-16]!
  403d4c:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  403d50:	ldr	x8, [x8, #2136]
  403d54:	mov	w0, #0x9                   	// #9
  403d58:	mov	x29, sp
  403d5c:	ldr	w9, [x8]
  403d60:	add	w10, w9, #0x7
  403d64:	cmp	w9, #0x0
  403d68:	csel	w9, w10, w9, lt  // lt = tstop
  403d6c:	and	w9, w9, #0xfffffff8
  403d70:	add	w9, w9, #0x8
  403d74:	str	w9, [x8]
  403d78:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403d7c:	ldr	x1, [x8, #1488]
  403d80:	bl	401b60 <putc@plt>
  403d84:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403d88:	mov	w9, #0x1                   	// #1
  403d8c:	str	w9, [x8, #1472]
  403d90:	ldp	x29, x30, [sp], #16
  403d94:	ret
  403d98:	stp	x29, x30, [sp, #-48]!
  403d9c:	cmp	w1, #0x2
  403da0:	str	x21, [sp, #16]
  403da4:	stp	x20, x19, [sp, #32]
  403da8:	mov	x29, sp
  403dac:	b.lt	403e0c <ferror@plt+0x1f1c>  // b.tstop
  403db0:	mov	x20, x0
  403db4:	ldr	x0, [x2]
  403db8:	mov	x19, x2
  403dbc:	add	x1, x29, #0x18
  403dc0:	mov	w2, #0xa                   	// #10
  403dc4:	bl	401af0 <strtoul@plt>
  403dc8:	ldr	x8, [x29, #24]
  403dcc:	mov	x21, x0
  403dd0:	ldrb	w8, [x8]
  403dd4:	cbz	w8, 403dec <ferror@plt+0x1efc>
  403dd8:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  403ddc:	add	x2, x2, #0x76f
  403de0:	mov	w0, #0x1                   	// #1
  403de4:	mov	w1, wzr
  403de8:	bl	401b30 <error@plt>
  403dec:	cbz	w21, 403e0c <ferror@plt+0x1f1c>
  403df0:	ldr	x8, [x19, #8]
  403df4:	mov	x0, x20
  403df8:	mov	w1, wzr
  403dfc:	sub	w21, w21, #0x1
  403e00:	str	x8, [x20, #24]
  403e04:	bl	4051e0 <ferror@plt+0x32f0>
  403e08:	cbnz	w21, 403df0 <ferror@plt+0x1f00>
  403e0c:	ldp	x20, x19, [sp, #32]
  403e10:	ldr	x21, [sp, #16]
  403e14:	ldp	x29, x30, [sp], #48
  403e18:	ret
  403e1c:	ldr	w8, [x0, #20]
  403e20:	cmp	w8, #0x0
  403e24:	cset	w9, eq  // eq = none
  403e28:	cmp	w9, w1
  403e2c:	b.ge	403e48 <ferror@plt+0x1f58>  // b.tcont
  403e30:	cmp	w8, #0x0
  403e34:	cset	w8, eq  // eq = none
  403e38:	ldr	x8, [x2, w8, uxtw #3]
  403e3c:	mov	w1, wzr
  403e40:	str	x8, [x0, #24]
  403e44:	b	4051e0 <ferror@plt+0x32f0>
  403e48:	ret
  403e4c:	sub	sp, sp, #0x40
  403e50:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  403e54:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  403e58:	ldr	w8, [x8, #1456]
  403e5c:	ldr	w9, [x9, #1460]
  403e60:	stp	x22, x21, [sp, #32]
  403e64:	stp	x20, x19, [sp, #48]
  403e68:	mov	x19, x2
  403e6c:	mov	w21, w1
  403e70:	orr	w8, w9, w8
  403e74:	mov	x20, x0
  403e78:	stp	x29, x30, [sp, #16]
  403e7c:	add	x29, sp, #0x10
  403e80:	cbz	w8, 403e8c <ferror@plt+0x1f9c>
  403e84:	mov	w8, #0x1                   	// #1
  403e88:	b	403ed4 <ferror@plt+0x1fe4>
  403e8c:	adrp	x0, 40c000 <argp_failure@@Base+0x1f34>
  403e90:	add	x0, x0, #0xdfd
  403e94:	sub	x1, x29, #0x4
  403e98:	stur	wzr, [x29, #-4]
  403e9c:	bl	402514 <ferror@plt+0x624>
  403ea0:	cbz	w0, 403ebc <ferror@plt+0x1fcc>
  403ea4:	mov	w22, w0
  403ea8:	ldr	w0, [x20, #16]
  403eac:	ldr	x2, [x20, #8]
  403eb0:	mov	w1, #0x8913                	// #35091
  403eb4:	bl	408be8 <argp_parse@@Base+0x18a0>
  403eb8:	cbz	w0, 403ec4 <ferror@plt+0x1fd4>
  403ebc:	mov	w8, wzr
  403ec0:	b	403ed4 <ferror@plt+0x1fe4>
  403ec4:	ldr	x8, [x20, #8]
  403ec8:	ldrh	w8, [x8, #16]
  403ecc:	tst	w22, w8
  403ed0:	cset	w8, ne  // ne = any
  403ed4:	eor	w8, w8, #0x1
  403ed8:	cmp	w8, w21
  403edc:	b.ge	403ef4 <ferror@plt+0x2004>  // b.tcont
  403ee0:	ldr	x8, [x19, w8, uxtw #3]
  403ee4:	mov	x0, x20
  403ee8:	mov	w1, wzr
  403eec:	str	x8, [x20, #24]
  403ef0:	bl	4051e0 <ferror@plt+0x32f0>
  403ef4:	ldp	x20, x19, [sp, #48]
  403ef8:	ldp	x22, x21, [sp, #32]
  403efc:	ldp	x29, x30, [sp, #16]
  403f00:	add	sp, sp, #0x40
  403f04:	ret
  403f08:	stp	x29, x30, [sp, #-64]!
  403f0c:	str	x23, [sp, #16]
  403f10:	stp	x22, x21, [sp, #32]
  403f14:	stp	x20, x19, [sp, #48]
  403f18:	mov	x29, sp
  403f1c:	mov	x19, x2
  403f20:	mov	w20, w1
  403f24:	bl	401ea0 <__errno_location@plt>
  403f28:	cmp	w20, #0x1
  403f2c:	adrp	x20, 421000 <argp_failure@@Base+0x16f34>
  403f30:	str	wzr, [x0]
  403f34:	b.lt	403f60 <ferror@plt+0x2070>  // b.tstop
  403f38:	ldr	x0, [x19]
  403f3c:	mov	x1, xzr
  403f40:	mov	w2, wzr
  403f44:	bl	401d20 <strtol@plt>
  403f48:	cmp	x0, #0x1
  403f4c:	b.lt	403f60 <ferror@plt+0x2070>  // b.tstop
  403f50:	ldr	x8, [x20, #2136]
  403f54:	mov	x19, x0
  403f58:	ldr	w9, [x8]
  403f5c:	b	403f80 <ferror@plt+0x2090>
  403f60:	ldr	x8, [x20, #2136]
  403f64:	ldr	w9, [x8]
  403f68:	add	w10, w9, #0x7
  403f6c:	cmp	w9, #0x0
  403f70:	csel	w10, w10, w9, lt  // lt = tstop
  403f74:	and	w10, w10, #0xfffffff8
  403f78:	add	w10, w10, #0x8
  403f7c:	sxtw	x19, w10
  403f80:	cmp	x19, w9, sxtw
  403f84:	b.le	403fbc <ferror@plt+0x20cc>
  403f88:	adrp	x21, 422000 <argp_failure@@Base+0x17f34>
  403f8c:	adrp	x22, 422000 <argp_failure@@Base+0x17f34>
  403f90:	mov	w23, #0x1                   	// #1
  403f94:	add	w9, w9, #0x1
  403f98:	str	w9, [x8]
  403f9c:	ldr	x1, [x21, #1488]
  403fa0:	mov	w0, #0x20                  	// #32
  403fa4:	bl	401b60 <putc@plt>
  403fa8:	ldr	x8, [x20, #2136]
  403fac:	str	w23, [x22, #1472]
  403fb0:	ldrsw	x9, [x8]
  403fb4:	cmp	x19, x9
  403fb8:	b.gt	403f94 <ferror@plt+0x20a4>
  403fbc:	ldp	x20, x19, [sp, #48]
  403fc0:	ldp	x22, x21, [sp, #32]
  403fc4:	ldr	x23, [sp, #16]
  403fc8:	ldp	x29, x30, [sp], #64
  403fcc:	ret
  403fd0:	cmp	w1, #0x2
  403fd4:	b.lt	404074 <ferror@plt+0x2184>  // b.tstop
  403fd8:	stp	x29, x30, [sp, #-64]!
  403fdc:	stp	x22, x21, [sp, #32]
  403fe0:	adrp	x21, 422000 <argp_failure@@Base+0x17f34>
  403fe4:	stp	x24, x23, [sp, #16]
  403fe8:	ldr	w24, [x21, #1472]
  403fec:	stp	x20, x19, [sp, #48]
  403ff0:	mov	x19, x2
  403ff4:	mov	x20, x0
  403ff8:	mov	w8, wzr
  403ffc:	mov	w22, w1
  404000:	mov	w23, #0x1                   	// #1
  404004:	mov	x29, sp
  404008:	str	wzr, [x21, #1472]
  40400c:	cbz	w8, 404034 <ferror@plt+0x2144>
  404010:	ldr	x8, [x19]
  404014:	ldrb	w1, [x8]
  404018:	cbz	w1, 40402c <ferror@plt+0x213c>
  40401c:	add	x24, x8, #0x1
  404020:	bl	404edc <ferror@plt+0x2fec>
  404024:	ldrb	w1, [x24], #1
  404028:	cbnz	w1, 404020 <ferror@plt+0x2130>
  40402c:	mov	w24, #0x1                   	// #1
  404030:	str	wzr, [x21, #1472]
  404034:	ldr	x8, [x19, x23, lsl #3]
  404038:	mov	x0, x20
  40403c:	mov	w1, wzr
  404040:	str	x8, [x20, #24]
  404044:	bl	4051e0 <ferror@plt+0x32f0>
  404048:	add	x23, x23, #0x1
  40404c:	cmp	x23, x22
  404050:	b.eq	404060 <ferror@plt+0x2170>  // b.none
  404054:	ldr	w8, [x21, #1472]
  404058:	cbnz	w8, 404010 <ferror@plt+0x2120>
  40405c:	b	404034 <ferror@plt+0x2144>
  404060:	str	w24, [x21, #1472]
  404064:	ldp	x20, x19, [sp, #48]
  404068:	ldp	x22, x21, [sp, #32]
  40406c:	ldp	x24, x23, [sp, #16]
  404070:	ldp	x29, x30, [sp], #64
  404074:	ret
  404078:	stp	x29, x30, [sp, #-64]!
  40407c:	cmp	w1, #0x1
  404080:	str	x23, [sp, #16]
  404084:	stp	x22, x21, [sp, #32]
  404088:	stp	x20, x19, [sp, #48]
  40408c:	mov	x29, sp
  404090:	b.lt	404104 <ferror@plt+0x2214>  // b.tstop
  404094:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  404098:	mov	x20, x0
  40409c:	ldr	x0, [x8, #2144]
  4040a0:	mov	x19, x2
  4040a4:	mov	w21, w1
  4040a8:	cbz	x0, 4040cc <ferror@plt+0x21dc>
  4040ac:	ldr	x22, [x19]
  4040b0:	adrp	x23, 421000 <argp_failure@@Base+0x16f34>
  4040b4:	add	x23, x23, #0x870
  4040b8:	mov	x1, x22
  4040bc:	bl	401d00 <strcmp@plt>
  4040c0:	cbz	w0, 4040d4 <ferror@plt+0x21e4>
  4040c4:	ldr	x0, [x23], #16
  4040c8:	cbnz	x0, 4040b8 <ferror@plt+0x21c8>
  4040cc:	mov	w8, #0x2                   	// #2
  4040d0:	b	4040d8 <ferror@plt+0x21e8>
  4040d4:	mov	w8, #0x1                   	// #1
  4040d8:	cmp	w8, w21
  4040dc:	b.ge	404104 <ferror@plt+0x2214>  // b.tcont
  4040e0:	ldr	x8, [x19, w8, uxtw #3]
  4040e4:	mov	x0, x20
  4040e8:	ldr	x23, [sp, #16]
  4040ec:	mov	w1, wzr
  4040f0:	str	x8, [x20, #24]
  4040f4:	ldp	x20, x19, [sp, #48]
  4040f8:	ldp	x22, x21, [sp, #32]
  4040fc:	ldp	x29, x30, [sp], #64
  404100:	b	4051e0 <ferror@plt+0x32f0>
  404104:	ldp	x20, x19, [sp, #48]
  404108:	ldp	x22, x21, [sp, #32]
  40410c:	ldr	x23, [sp, #16]
  404110:	ldp	x29, x30, [sp], #64
  404114:	ret
  404118:	stp	x29, x30, [sp, #-48]!
  40411c:	cmp	w1, #0x1
  404120:	str	x21, [sp, #16]
  404124:	stp	x20, x19, [sp, #32]
  404128:	mov	x29, sp
  40412c:	b.lt	404154 <ferror@plt+0x2264>  // b.tstop
  404130:	mov	x20, x2
  404134:	mov	x19, x0
  404138:	mov	w21, w1
  40413c:	ldr	x0, [x20]
  404140:	bl	402d18 <ferror@plt+0xe28>
  404144:	cbnz	x0, 404164 <ferror@plt+0x2274>
  404148:	subs	x21, x21, #0x1
  40414c:	add	x20, x20, #0x8
  404150:	b.ne	40413c <ferror@plt+0x224c>  // b.any
  404154:	ldp	x20, x19, [sp, #32]
  404158:	ldr	x21, [sp, #16]
  40415c:	ldp	x29, x30, [sp], #48
  404160:	ret
  404164:	ldr	x8, [x0, #16]
  404168:	mov	x0, x19
  40416c:	ldr	x21, [sp, #16]
  404170:	mov	w1, wzr
  404174:	str	x8, [x19, #24]
  404178:	ldp	x20, x19, [sp, #32]
  40417c:	ldp	x29, x30, [sp], #48
  404180:	b	4051e0 <ferror@plt+0x32f0>
  404184:	stp	x29, x30, [sp, #-80]!
  404188:	stp	x22, x21, [sp, #48]
  40418c:	adrp	x21, 422000 <argp_failure@@Base+0x17f34>
  404190:	adrp	x22, 421000 <argp_failure@@Base+0x16f34>
  404194:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  404198:	stp	x24, x23, [sp, #32]
  40419c:	ldr	x8, [x8, #1136]
  4041a0:	ldr	x24, [x21, #1488]
  4041a4:	ldr	x23, [x22, #2136]
  4041a8:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  4041ac:	add	x9, x9, #0x5c4
  4041b0:	cmp	w1, #0x1
  4041b4:	str	x25, [sp, #16]
  4041b8:	stp	x20, x19, [sp, #64]
  4041bc:	mov	x29, sp
  4041c0:	str	x8, [x21, #1488]
  4041c4:	str	x9, [x22, #2136]
  4041c8:	b.lt	4041f4 <ferror@plt+0x2304>  // b.tstop
  4041cc:	mov	x19, x2
  4041d0:	mov	x20, x0
  4041d4:	mov	w25, w1
  4041d8:	ldr	x8, [x19], #8
  4041dc:	mov	x0, x20
  4041e0:	mov	w1, wzr
  4041e4:	str	x8, [x20, #24]
  4041e8:	bl	4051e0 <ferror@plt+0x32f0>
  4041ec:	subs	x25, x25, #0x1
  4041f0:	b.ne	4041d8 <ferror@plt+0x22e8>  // b.any
  4041f4:	str	x24, [x21, #1488]
  4041f8:	str	x23, [x22, #2136]
  4041fc:	ldp	x20, x19, [sp, #64]
  404200:	ldp	x22, x21, [sp, #48]
  404204:	ldp	x24, x23, [sp, #32]
  404208:	ldr	x25, [sp, #16]
  40420c:	ldp	x29, x30, [sp], #80
  404210:	ret
  404214:	stp	x29, x30, [sp, #-32]!
  404218:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40421c:	ldr	x8, [x8, #1360]
  404220:	str	x19, [sp, #16]
  404224:	mov	x29, sp
  404228:	ldrb	w1, [x8]
  40422c:	cbz	w1, 404240 <ferror@plt+0x2350>
  404230:	add	x19, x8, #0x1
  404234:	bl	404edc <ferror@plt+0x2fec>
  404238:	ldrb	w1, [x19], #1
  40423c:	cbnz	w1, 404234 <ferror@plt+0x2344>
  404240:	ldr	x19, [sp, #16]
  404244:	ldp	x29, x30, [sp], #32
  404248:	ret
  40424c:	stp	x29, x30, [sp, #-16]!
  404250:	cmp	w1, #0x1
  404254:	mov	x29, sp
  404258:	b.lt	404270 <ferror@plt+0x2380>  // b.tstop
  40425c:	ldr	x0, [x2]
  404260:	mov	x1, xzr
  404264:	mov	w2, wzr
  404268:	bl	401af0 <strtoul@plt>
  40426c:	bl	401b20 <exit@plt>
  404270:	mov	w0, wzr
  404274:	bl	401b20 <exit@plt>
  404278:	stp	x29, x30, [sp, #-32]!
  40427c:	ldr	x8, [x0]
  404280:	str	x19, [sp, #16]
  404284:	mov	x29, sp
  404288:	ldrb	w1, [x8]
  40428c:	cbz	w1, 4042a0 <ferror@plt+0x23b0>
  404290:	add	x19, x8, #0x1
  404294:	bl	404edc <ferror@plt+0x2fec>
  404298:	ldrb	w1, [x19], #1
  40429c:	cbnz	w1, 404294 <ferror@plt+0x23a4>
  4042a0:	ldr	x19, [sp, #16]
  4042a4:	ldp	x29, x30, [sp], #32
  4042a8:	ret
  4042ac:	stp	x29, x30, [sp, #-48]!
  4042b0:	stp	x20, x19, [sp, #32]
  4042b4:	mov	x19, x0
  4042b8:	ldr	x0, [x0]
  4042bc:	str	x21, [sp, #16]
  4042c0:	mov	x29, sp
  4042c4:	mov	x20, x2
  4042c8:	mov	w21, w1
  4042cc:	bl	401e00 <if_nametoindex@plt>
  4042d0:	cmp	w0, #0x0
  4042d4:	cset	w8, eq  // eq = none
  4042d8:	cmp	w8, w21
  4042dc:	b.ge	404308 <ferror@plt+0x2418>  // b.tcont
  4042e0:	cmp	w0, #0x0
  4042e4:	cset	w8, eq  // eq = none
  4042e8:	ldr	x8, [x20, w8, uxtw #3]
  4042ec:	mov	x0, x19
  4042f0:	ldr	x21, [sp, #16]
  4042f4:	mov	w1, wzr
  4042f8:	str	x8, [x19, #24]
  4042fc:	ldp	x20, x19, [sp, #32]
  404300:	ldp	x29, x30, [sp], #48
  404304:	b	4051e0 <ferror@plt+0x32f0>
  404308:	ldp	x20, x19, [sp, #32]
  40430c:	ldr	x21, [sp, #16]
  404310:	ldp	x29, x30, [sp], #48
  404314:	ret
  404318:	stp	x29, x30, [sp, #-32]!
  40431c:	stp	x20, x19, [sp, #16]
  404320:	mov	x20, x0
  404324:	ldr	x0, [x0]
  404328:	mov	x29, sp
  40432c:	bl	401e00 <if_nametoindex@plt>
  404330:	mov	w19, w0
  404334:	cbnz	w0, 404354 <ferror@plt+0x2464>
  404338:	bl	401ea0 <__errno_location@plt>
  40433c:	ldr	w1, [x0]
  404340:	ldr	x3, [x20]
  404344:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  404348:	add	x2, x2, #0x784
  40434c:	mov	w0, #0x1                   	// #1
  404350:	bl	401b30 <error@plt>
  404354:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  404358:	add	x0, x0, #0x161
  40435c:	mov	w1, w19
  404360:	bl	401e80 <printf@plt>
  404364:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  404368:	ldr	x8, [x8, #2136]
  40436c:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  404370:	mov	w11, #0x1                   	// #1
  404374:	ldr	w9, [x8]
  404378:	add	w9, w9, w0
  40437c:	str	w9, [x8]
  404380:	ldp	x20, x19, [sp, #16]
  404384:	str	w11, [x10, #1472]
  404388:	ldp	x29, x30, [sp], #32
  40438c:	ret
  404390:	stp	x29, x30, [sp, #-48]!
  404394:	stp	x20, x19, [sp, #32]
  404398:	mov	x19, x0
  40439c:	mov	x20, x2
  4043a0:	ldr	w0, [x0, #16]
  4043a4:	ldr	x2, [x19, #8]
  4043a8:	str	x21, [sp, #16]
  4043ac:	mov	w21, w1
  4043b0:	mov	w1, #0x8915                	// #35093
  4043b4:	mov	x29, sp
  4043b8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4043bc:	tbnz	w0, #31, 4043d0 <ferror@plt+0x24e0>
  4043c0:	cmp	w21, #0x1
  4043c4:	b.lt	4043f8 <ferror@plt+0x2508>  // b.tstop
  4043c8:	ldr	x8, [x20]
  4043cc:	b	4043dc <ferror@plt+0x24ec>
  4043d0:	cmp	w21, #0x2
  4043d4:	b.lt	4043f8 <ferror@plt+0x2508>  // b.tstop
  4043d8:	ldr	x8, [x20, #8]
  4043dc:	str	x8, [x19, #24]
  4043e0:	mov	x0, x19
  4043e4:	ldp	x20, x19, [sp, #32]
  4043e8:	ldr	x21, [sp, #16]
  4043ec:	mov	w1, wzr
  4043f0:	ldp	x29, x30, [sp], #48
  4043f4:	b	4051e0 <ferror@plt+0x32f0>
  4043f8:	ldp	x20, x19, [sp, #32]
  4043fc:	ldr	x21, [sp, #16]
  404400:	ldp	x29, x30, [sp], #48
  404404:	ret
  404408:	stp	x29, x30, [sp, #-48]!
  40440c:	stp	x20, x19, [sp, #32]
  404410:	mov	x19, x0
  404414:	mov	x20, x2
  404418:	ldr	w0, [x0, #16]
  40441c:	ldr	x2, [x19, #8]
  404420:	str	x21, [sp, #16]
  404424:	mov	w21, w1
  404428:	mov	w1, #0x8915                	// #35093
  40442c:	mov	x29, sp
  404430:	bl	408be8 <argp_parse@@Base+0x18a0>
  404434:	tbnz	w0, #31, 404458 <ferror@plt+0x2568>
  404438:	ldr	x8, [x19, #8]
  40443c:	mov	w1, w21
  404440:	mov	x2, x20
  404444:	ldp	x20, x19, [sp, #32]
  404448:	ldr	x21, [sp, #16]
  40444c:	add	x3, x8, #0x10
  404450:	ldp	x29, x30, [sp], #48
  404454:	b	4054ec <ferror@plt+0x35fc>
  404458:	bl	401ea0 <__errno_location@plt>
  40445c:	ldr	w1, [x0]
  404460:	ldr	x3, [x19, #8]
  404464:	ldp	x20, x19, [sp, #32]
  404468:	ldr	x21, [sp, #16]
  40446c:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  404470:	add	x2, x2, #0x7ad
  404474:	mov	w0, #0x1                   	// #1
  404478:	ldp	x29, x30, [sp], #48
  40447c:	b	401b30 <error@plt>
  404480:	stp	x29, x30, [sp, #-48]!
  404484:	stp	x20, x19, [sp, #32]
  404488:	mov	x19, x0
  40448c:	mov	x20, x2
  404490:	ldr	w0, [x0, #16]
  404494:	ldr	x2, [x19, #8]
  404498:	str	x21, [sp, #16]
  40449c:	mov	w21, w1
  4044a0:	mov	w1, #0x891b                	// #35099
  4044a4:	mov	x29, sp
  4044a8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4044ac:	tbnz	w0, #31, 4044c0 <ferror@plt+0x25d0>
  4044b0:	cmp	w21, #0x1
  4044b4:	b.lt	4044e8 <ferror@plt+0x25f8>  // b.tstop
  4044b8:	ldr	x8, [x20]
  4044bc:	b	4044cc <ferror@plt+0x25dc>
  4044c0:	cmp	w21, #0x2
  4044c4:	b.lt	4044e8 <ferror@plt+0x25f8>  // b.tstop
  4044c8:	ldr	x8, [x20, #8]
  4044cc:	str	x8, [x19, #24]
  4044d0:	mov	x0, x19
  4044d4:	ldp	x20, x19, [sp, #32]
  4044d8:	ldr	x21, [sp, #16]
  4044dc:	mov	w1, wzr
  4044e0:	ldp	x29, x30, [sp], #48
  4044e4:	b	4051e0 <ferror@plt+0x32f0>
  4044e8:	ldp	x20, x19, [sp, #32]
  4044ec:	ldr	x21, [sp, #16]
  4044f0:	ldp	x29, x30, [sp], #48
  4044f4:	ret
  4044f8:	stp	x29, x30, [sp, #-48]!
  4044fc:	stp	x20, x19, [sp, #32]
  404500:	mov	x19, x0
  404504:	mov	x20, x2
  404508:	ldr	w0, [x0, #16]
  40450c:	ldr	x2, [x19, #8]
  404510:	str	x21, [sp, #16]
  404514:	mov	w21, w1
  404518:	mov	w1, #0x891b                	// #35099
  40451c:	mov	x29, sp
  404520:	bl	408be8 <argp_parse@@Base+0x18a0>
  404524:	tbnz	w0, #31, 404548 <ferror@plt+0x2658>
  404528:	ldr	x8, [x19, #8]
  40452c:	mov	w1, w21
  404530:	mov	x2, x20
  404534:	ldp	x20, x19, [sp, #32]
  404538:	ldr	x21, [sp, #16]
  40453c:	add	x3, x8, #0x10
  404540:	ldp	x29, x30, [sp], #48
  404544:	b	4054ec <ferror@plt+0x35fc>
  404548:	bl	401ea0 <__errno_location@plt>
  40454c:	ldr	w1, [x0]
  404550:	ldr	x3, [x19, #8]
  404554:	ldp	x20, x19, [sp, #32]
  404558:	ldr	x21, [sp, #16]
  40455c:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  404560:	add	x2, x2, #0x7d3
  404564:	mov	w0, #0x1                   	// #1
  404568:	ldp	x29, x30, [sp], #48
  40456c:	b	401b30 <error@plt>
  404570:	stp	x29, x30, [sp, #-64]!
  404574:	stp	x22, x21, [sp, #32]
  404578:	stp	x20, x19, [sp, #48]
  40457c:	ldr	x8, [x0, #8]
  404580:	str	x23, [sp, #16]
  404584:	mov	x29, sp
  404588:	mov	x19, x0
  40458c:	ldrh	w23, [x8, #16]
  404590:	adrp	x0, 40c000 <argp_failure@@Base+0x1f34>
  404594:	mov	w21, w1
  404598:	add	x0, x0, #0xe00
  40459c:	add	x1, x29, #0x1c
  4045a0:	mov	x20, x2
  4045a4:	bl	402514 <ferror@plt+0x624>
  4045a8:	cbz	w0, 4045f0 <ferror@plt+0x2700>
  4045ac:	mov	w22, w0
  4045b0:	ldr	w0, [x19, #16]
  4045b4:	ldr	x2, [x19, #8]
  4045b8:	mov	w1, #0x8913                	// #35091
  4045bc:	bl	408be8 <argp_parse@@Base+0x18a0>
  4045c0:	tst	w22, w23
  4045c4:	b.eq	4045f0 <ferror@plt+0x2700>  // b.none
  4045c8:	tbnz	w0, #31, 4045f0 <ferror@plt+0x2700>
  4045cc:	ldr	w0, [x19, #16]
  4045d0:	ldr	x2, [x19, #8]
  4045d4:	mov	w1, #0x8919                	// #35097
  4045d8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4045dc:	tbnz	w0, #31, 4045f0 <ferror@plt+0x2700>
  4045e0:	cmp	w21, #0x1
  4045e4:	b.lt	40460c <ferror@plt+0x271c>  // b.tstop
  4045e8:	ldr	x8, [x20]
  4045ec:	b	4045fc <ferror@plt+0x270c>
  4045f0:	cmp	w21, #0x2
  4045f4:	b.lt	40460c <ferror@plt+0x271c>  // b.tstop
  4045f8:	ldr	x8, [x20, #8]
  4045fc:	mov	x0, x19
  404600:	mov	w1, wzr
  404604:	str	x8, [x19, #24]
  404608:	bl	4051e0 <ferror@plt+0x32f0>
  40460c:	ldp	x20, x19, [sp, #48]
  404610:	ldp	x22, x21, [sp, #32]
  404614:	ldr	x23, [sp, #16]
  404618:	ldp	x29, x30, [sp], #64
  40461c:	ret
  404620:	stp	x29, x30, [sp, #-48]!
  404624:	stp	x20, x19, [sp, #32]
  404628:	mov	x19, x0
  40462c:	mov	x20, x2
  404630:	ldr	w0, [x0, #16]
  404634:	ldr	x2, [x19, #8]
  404638:	str	x21, [sp, #16]
  40463c:	mov	w21, w1
  404640:	mov	w1, #0x8919                	// #35097
  404644:	mov	x29, sp
  404648:	bl	408be8 <argp_parse@@Base+0x18a0>
  40464c:	tbnz	w0, #31, 404670 <ferror@plt+0x2780>
  404650:	ldr	x8, [x19, #8]
  404654:	mov	w1, w21
  404658:	mov	x2, x20
  40465c:	ldp	x20, x19, [sp, #32]
  404660:	ldr	x21, [sp, #16]
  404664:	add	x3, x8, #0x10
  404668:	ldp	x29, x30, [sp], #48
  40466c:	b	4054ec <ferror@plt+0x35fc>
  404670:	bl	401ea0 <__errno_location@plt>
  404674:	ldr	w1, [x0]
  404678:	ldr	x3, [x19, #8]
  40467c:	ldp	x20, x19, [sp, #32]
  404680:	ldr	x21, [sp, #16]
  404684:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  404688:	add	x2, x2, #0x7fc
  40468c:	mov	w0, #0x1                   	// #1
  404690:	ldp	x29, x30, [sp], #48
  404694:	b	401b30 <error@plt>
  404698:	stp	x29, x30, [sp, #-64]!
  40469c:	stp	x22, x21, [sp, #32]
  4046a0:	stp	x20, x19, [sp, #48]
  4046a4:	ldr	x8, [x0, #8]
  4046a8:	str	x23, [sp, #16]
  4046ac:	mov	x29, sp
  4046b0:	mov	x19, x0
  4046b4:	ldrh	w23, [x8, #16]
  4046b8:	adrp	x0, 40c000 <argp_failure@@Base+0x1f34>
  4046bc:	mov	w21, w1
  4046c0:	add	x0, x0, #0xe19
  4046c4:	add	x1, x29, #0x1c
  4046c8:	mov	x20, x2
  4046cc:	bl	402514 <ferror@plt+0x624>
  4046d0:	cbz	w0, 404718 <ferror@plt+0x2828>
  4046d4:	mov	w22, w0
  4046d8:	ldr	w0, [x19, #16]
  4046dc:	ldr	x2, [x19, #8]
  4046e0:	mov	w1, #0x8913                	// #35091
  4046e4:	bl	408be8 <argp_parse@@Base+0x18a0>
  4046e8:	tst	w22, w23
  4046ec:	b.eq	404718 <ferror@plt+0x2828>  // b.none
  4046f0:	tbnz	w0, #31, 404718 <ferror@plt+0x2828>
  4046f4:	ldr	w0, [x19, #16]
  4046f8:	ldr	x2, [x19, #8]
  4046fc:	mov	w1, #0x8917                	// #35095
  404700:	bl	408be8 <argp_parse@@Base+0x18a0>
  404704:	tbnz	w0, #31, 404718 <ferror@plt+0x2828>
  404708:	cmp	w21, #0x1
  40470c:	b.lt	404734 <ferror@plt+0x2844>  // b.tstop
  404710:	ldr	x8, [x20]
  404714:	b	404724 <ferror@plt+0x2834>
  404718:	cmp	w21, #0x2
  40471c:	b.lt	404734 <ferror@plt+0x2844>  // b.tstop
  404720:	ldr	x8, [x20, #8]
  404724:	mov	x0, x19
  404728:	mov	w1, wzr
  40472c:	str	x8, [x19, #24]
  404730:	bl	4051e0 <ferror@plt+0x32f0>
  404734:	ldp	x20, x19, [sp, #48]
  404738:	ldp	x22, x21, [sp, #32]
  40473c:	ldr	x23, [sp, #16]
  404740:	ldp	x29, x30, [sp], #64
  404744:	ret
  404748:	stp	x29, x30, [sp, #-48]!
  40474c:	stp	x20, x19, [sp, #32]
  404750:	mov	x19, x0
  404754:	mov	x20, x2
  404758:	ldr	w0, [x0, #16]
  40475c:	ldr	x2, [x19, #8]
  404760:	str	x21, [sp, #16]
  404764:	mov	w21, w1
  404768:	mov	w1, #0x8917                	// #35095
  40476c:	mov	x29, sp
  404770:	bl	408be8 <argp_parse@@Base+0x18a0>
  404774:	tbnz	w0, #31, 404798 <ferror@plt+0x28a8>
  404778:	ldr	x8, [x19, #8]
  40477c:	mov	w1, w21
  404780:	mov	x2, x20
  404784:	ldp	x20, x19, [sp, #32]
  404788:	ldr	x21, [sp, #16]
  40478c:	add	x3, x8, #0x10
  404790:	ldp	x29, x30, [sp], #48
  404794:	b	4054ec <ferror@plt+0x35fc>
  404798:	bl	401ea0 <__errno_location@plt>
  40479c:	ldr	w1, [x0]
  4047a0:	ldr	x3, [x19, #8]
  4047a4:	ldp	x20, x19, [sp, #32]
  4047a8:	ldr	x21, [sp, #16]
  4047ac:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  4047b0:	add	x2, x2, #0x825
  4047b4:	mov	w0, #0x1                   	// #1
  4047b8:	ldp	x29, x30, [sp], #48
  4047bc:	b	401b30 <error@plt>
  4047c0:	stp	x29, x30, [sp, #-48]!
  4047c4:	stp	x20, x19, [sp, #32]
  4047c8:	mov	x19, x0
  4047cc:	mov	x20, x2
  4047d0:	ldr	w0, [x0, #16]
  4047d4:	ldr	x2, [x19, #8]
  4047d8:	str	x21, [sp, #16]
  4047dc:	mov	w21, w1
  4047e0:	mov	w1, #0x8913                	// #35091
  4047e4:	mov	x29, sp
  4047e8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4047ec:	tbnz	w0, #31, 404800 <ferror@plt+0x2910>
  4047f0:	cmp	w21, #0x1
  4047f4:	b.lt	404828 <ferror@plt+0x2938>  // b.tstop
  4047f8:	ldr	x8, [x20]
  4047fc:	b	40480c <ferror@plt+0x291c>
  404800:	cmp	w21, #0x2
  404804:	b.lt	404828 <ferror@plt+0x2938>  // b.tstop
  404808:	ldr	x8, [x20, #8]
  40480c:	str	x8, [x19, #24]
  404810:	mov	x0, x19
  404814:	ldp	x20, x19, [sp, #32]
  404818:	ldr	x21, [sp, #16]
  40481c:	mov	w1, wzr
  404820:	ldp	x29, x30, [sp], #48
  404824:	b	4051e0 <ferror@plt+0x32f0>
  404828:	ldp	x20, x19, [sp, #32]
  40482c:	ldr	x21, [sp, #16]
  404830:	ldp	x29, x30, [sp], #48
  404834:	ret
  404838:	stp	x29, x30, [sp, #-48]!
  40483c:	stp	x22, x21, [sp, #16]
  404840:	stp	x20, x19, [sp, #32]
  404844:	mov	x20, x0
  404848:	mov	x19, x2
  40484c:	ldr	w0, [x0, #16]
  404850:	ldr	x2, [x20, #8]
  404854:	mov	w22, w1
  404858:	mov	w1, #0x8913                	// #35091
  40485c:	mov	x29, sp
  404860:	bl	408be8 <argp_parse@@Base+0x18a0>
  404864:	tbnz	w0, #31, 4048c8 <ferror@plt+0x29d8>
  404868:	ldr	x8, [x20, #8]
  40486c:	subs	w21, w22, #0x1
  404870:	ldrh	w20, [x8, #16]
  404874:	b.lt	4048f0 <ferror@plt+0x2a00>  // b.tstop
  404878:	ldr	x22, [x19]
  40487c:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  404880:	add	x1, x1, #0xfd4
  404884:	mov	x0, x22
  404888:	bl	401d00 <strcmp@plt>
  40488c:	cbz	w0, 4048fc <ferror@plt+0x2a0c>
  404890:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  404894:	add	x1, x1, #0x4fa
  404898:	mov	x0, x22
  40489c:	bl	401d00 <strcmp@plt>
  4048a0:	cbz	w0, 404918 <ferror@plt+0x2a28>
  4048a4:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4048a8:	add	x1, x1, #0x8c2
  4048ac:	mov	x0, x22
  4048b0:	bl	401d00 <strcmp@plt>
  4048b4:	cbz	w0, 40492c <ferror@plt+0x2a3c>
  4048b8:	ldp	x20, x19, [sp, #32]
  4048bc:	ldp	x22, x21, [sp, #16]
  4048c0:	ldp	x29, x30, [sp], #48
  4048c4:	ret
  4048c8:	bl	401ea0 <__errno_location@plt>
  4048cc:	ldr	w1, [x0]
  4048d0:	ldr	x3, [x20, #8]
  4048d4:	ldp	x20, x19, [sp, #32]
  4048d8:	ldp	x22, x21, [sp, #16]
  4048dc:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  4048e0:	add	x2, x2, #0x89b
  4048e4:	mov	w0, #0x1                   	// #1
  4048e8:	ldp	x29, x30, [sp], #48
  4048ec:	b	401b30 <error@plt>
  4048f0:	mov	w1, w22
  4048f4:	mov	x2, x19
  4048f8:	b	404934 <ferror@plt+0x2a44>
  4048fc:	add	x2, x19, #0x8
  404900:	mov	w1, w21
  404904:	mov	w3, w20
  404908:	ldp	x20, x19, [sp, #32]
  40490c:	ldp	x22, x21, [sp, #16]
  404910:	ldp	x29, x30, [sp], #48
  404914:	b	404f8c <ferror@plt+0x309c>
  404918:	mov	w3, w20
  40491c:	ldp	x20, x19, [sp, #32]
  404920:	ldp	x22, x21, [sp, #16]
  404924:	ldp	x29, x30, [sp], #48
  404928:	b	405790 <ferror@plt+0x38a0>
  40492c:	add	x2, x19, #0x8
  404930:	mov	w1, w21
  404934:	mov	w3, w20
  404938:	ldp	x20, x19, [sp, #32]
  40493c:	ldp	x22, x21, [sp, #16]
  404940:	ldp	x29, x30, [sp], #48
  404944:	b	405614 <ferror@plt+0x3724>
  404948:	stp	x29, x30, [sp, #-48]!
  40494c:	stp	x20, x19, [sp, #32]
  404950:	mov	x19, x0
  404954:	mov	x20, x2
  404958:	ldr	w0, [x0, #16]
  40495c:	ldr	x2, [x19, #8]
  404960:	str	x21, [sp, #16]
  404964:	mov	w21, w1
  404968:	mov	w1, #0x8921                	// #35105
  40496c:	mov	x29, sp
  404970:	bl	408be8 <argp_parse@@Base+0x18a0>
  404974:	tbnz	w0, #31, 404988 <ferror@plt+0x2a98>
  404978:	cmp	w21, #0x1
  40497c:	b.lt	4049b0 <ferror@plt+0x2ac0>  // b.tstop
  404980:	ldr	x8, [x20]
  404984:	b	404994 <ferror@plt+0x2aa4>
  404988:	cmp	w21, #0x2
  40498c:	b.lt	4049b0 <ferror@plt+0x2ac0>  // b.tstop
  404990:	ldr	x8, [x20, #8]
  404994:	str	x8, [x19, #24]
  404998:	mov	x0, x19
  40499c:	ldp	x20, x19, [sp, #32]
  4049a0:	ldr	x21, [sp, #16]
  4049a4:	mov	w1, wzr
  4049a8:	ldp	x29, x30, [sp], #48
  4049ac:	b	4051e0 <ferror@plt+0x32f0>
  4049b0:	ldp	x20, x19, [sp, #32]
  4049b4:	ldr	x21, [sp, #16]
  4049b8:	ldp	x29, x30, [sp], #48
  4049bc:	ret
  4049c0:	stp	x29, x30, [sp, #-48]!
  4049c4:	stp	x20, x19, [sp, #32]
  4049c8:	mov	x19, x0
  4049cc:	mov	x20, x2
  4049d0:	ldr	w0, [x0, #16]
  4049d4:	ldr	x2, [x19, #8]
  4049d8:	str	x21, [sp, #16]
  4049dc:	mov	w21, w1
  4049e0:	mov	w1, #0x8921                	// #35105
  4049e4:	mov	x29, sp
  4049e8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4049ec:	tbnz	w0, #31, 404a10 <ferror@plt+0x2b20>
  4049f0:	ldr	x8, [x19, #8]
  4049f4:	mov	w1, w21
  4049f8:	mov	x2, x20
  4049fc:	ldp	x20, x19, [sp, #32]
  404a00:	ldr	w3, [x8, #16]
  404a04:	ldr	x21, [sp, #16]
  404a08:	ldp	x29, x30, [sp], #48
  404a0c:	b	404f8c <ferror@plt+0x309c>
  404a10:	bl	401ea0 <__errno_location@plt>
  404a14:	ldr	w1, [x0]
  404a18:	ldr	x3, [x19, #8]
  404a1c:	ldp	x20, x19, [sp, #32]
  404a20:	ldr	x21, [sp, #16]
  404a24:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  404a28:	add	x2, x2, #0x84e
  404a2c:	mov	w0, #0x1                   	// #1
  404a30:	ldp	x29, x30, [sp], #48
  404a34:	b	401b30 <error@plt>
  404a38:	stp	x29, x30, [sp, #-48]!
  404a3c:	stp	x20, x19, [sp, #32]
  404a40:	mov	x19, x0
  404a44:	mov	x20, x2
  404a48:	ldr	w0, [x0, #16]
  404a4c:	ldr	x2, [x19, #8]
  404a50:	str	x21, [sp, #16]
  404a54:	mov	w21, w1
  404a58:	mov	w1, #0x891d                	// #35101
  404a5c:	mov	x29, sp
  404a60:	bl	408be8 <argp_parse@@Base+0x18a0>
  404a64:	tbnz	w0, #31, 404a88 <ferror@plt+0x2b98>
  404a68:	ldr	x8, [x19, #8]
  404a6c:	ldr	w8, [x8, #16]
  404a70:	cmp	w8, #0x1
  404a74:	b.lt	404a88 <ferror@plt+0x2b98>  // b.tstop
  404a78:	cmp	w21, #0x1
  404a7c:	b.lt	404ab0 <ferror@plt+0x2bc0>  // b.tstop
  404a80:	ldr	x8, [x20]
  404a84:	b	404a94 <ferror@plt+0x2ba4>
  404a88:	cmp	w21, #0x1
  404a8c:	b.le	404ab0 <ferror@plt+0x2bc0>
  404a90:	ldr	x8, [x20, #8]
  404a94:	str	x8, [x19, #24]
  404a98:	mov	x0, x19
  404a9c:	ldp	x20, x19, [sp, #32]
  404aa0:	ldr	x21, [sp, #16]
  404aa4:	mov	w1, wzr
  404aa8:	ldp	x29, x30, [sp], #48
  404aac:	b	4051e0 <ferror@plt+0x32f0>
  404ab0:	ldp	x20, x19, [sp, #32]
  404ab4:	ldr	x21, [sp, #16]
  404ab8:	ldp	x29, x30, [sp], #48
  404abc:	ret
  404ac0:	stp	x29, x30, [sp, #-48]!
  404ac4:	stp	x20, x19, [sp, #32]
  404ac8:	mov	x19, x0
  404acc:	mov	x20, x2
  404ad0:	ldr	w0, [x0, #16]
  404ad4:	ldr	x2, [x19, #8]
  404ad8:	str	x21, [sp, #16]
  404adc:	mov	w21, w1
  404ae0:	mov	w1, #0x891d                	// #35101
  404ae4:	mov	x29, sp
  404ae8:	bl	408be8 <argp_parse@@Base+0x18a0>
  404aec:	tbnz	w0, #31, 404b10 <ferror@plt+0x2c20>
  404af0:	ldr	x8, [x19, #8]
  404af4:	mov	w1, w21
  404af8:	mov	x2, x20
  404afc:	ldp	x20, x19, [sp, #32]
  404b00:	ldr	w3, [x8, #16]
  404b04:	ldr	x21, [sp, #16]
  404b08:	ldp	x29, x30, [sp], #48
  404b0c:	b	404f8c <ferror@plt+0x309c>
  404b10:	bl	401ea0 <__errno_location@plt>
  404b14:	ldr	w1, [x0]
  404b18:	ldr	x3, [x19, #8]
  404b1c:	ldp	x20, x19, [sp, #32]
  404b20:	ldr	x21, [sp, #16]
  404b24:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  404b28:	add	x2, x2, #0x873
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	ldp	x29, x30, [sp], #48
  404b34:	b	401b30 <error@plt>
  404b38:	cmp	w1, #0x2
  404b3c:	b.lt	404b50 <ferror@plt+0x2c60>  // b.tstop
  404b40:	ldr	x8, [x2, #8]
  404b44:	mov	w1, wzr
  404b48:	str	x8, [x0, #24]
  404b4c:	b	4051e0 <ferror@plt+0x32f0>
  404b50:	ret
  404b54:	stp	x29, x30, [sp, #-32]!
  404b58:	stp	x20, x19, [sp, #16]
  404b5c:	adrp	x20, 40e000 <argp_failure@@Base+0x3f34>
  404b60:	mov	w1, #0x28                  	// #40
  404b64:	mov	w19, #0x1                   	// #1
  404b68:	add	x20, x20, #0x8c9
  404b6c:	mov	x29, sp
  404b70:	bl	404edc <ferror@plt+0x2fec>
  404b74:	ldrb	w1, [x20, x19]
  404b78:	add	x19, x19, #0x1
  404b7c:	cmp	x19, #0xc
  404b80:	b.ne	404b70 <ferror@plt+0x2c80>  // b.any
  404b84:	ldp	x20, x19, [sp, #16]
  404b88:	ldp	x29, x30, [sp], #32
  404b8c:	ret
  404b90:	cmp	w1, #0x2
  404b94:	b.lt	404ba8 <ferror@plt+0x2cb8>  // b.tstop
  404b98:	ldr	x8, [x2, #8]
  404b9c:	mov	w1, wzr
  404ba0:	str	x8, [x0, #24]
  404ba4:	b	4051e0 <ferror@plt+0x32f0>
  404ba8:	ret
  404bac:	stp	x29, x30, [sp, #-32]!
  404bb0:	stp	x20, x19, [sp, #16]
  404bb4:	adrp	x20, 40e000 <argp_failure@@Base+0x3f34>
  404bb8:	mov	w1, #0x28                  	// #40
  404bbc:	mov	w19, #0x1                   	// #1
  404bc0:	add	x20, x20, #0x8c9
  404bc4:	mov	x29, sp
  404bc8:	bl	404edc <ferror@plt+0x2fec>
  404bcc:	ldrb	w1, [x20, x19]
  404bd0:	add	x19, x19, #0x1
  404bd4:	cmp	x19, #0xc
  404bd8:	b.ne	404bc8 <ferror@plt+0x2cd8>  // b.any
  404bdc:	ldp	x20, x19, [sp, #16]
  404be0:	ldp	x29, x30, [sp], #32
  404be4:	ret
  404be8:	stp	x29, x30, [sp, #-48]!
  404bec:	stp	x20, x19, [sp, #32]
  404bf0:	mov	x19, x0
  404bf4:	mov	x20, x2
  404bf8:	ldr	w0, [x0, #16]
  404bfc:	ldr	x2, [x19, #8]
  404c00:	str	x21, [sp, #16]
  404c04:	mov	w21, w1
  404c08:	mov	w1, #0x8970                	// #35184
  404c0c:	mov	x29, sp
  404c10:	bl	408be8 <argp_parse@@Base+0x18a0>
  404c14:	tbnz	w0, #31, 404c28 <ferror@plt+0x2d38>
  404c18:	cmp	w21, #0x1
  404c1c:	b.lt	404c50 <ferror@plt+0x2d60>  // b.tstop
  404c20:	ldr	x8, [x20]
  404c24:	b	404c34 <ferror@plt+0x2d44>
  404c28:	cmp	w21, #0x2
  404c2c:	b.lt	404c50 <ferror@plt+0x2d60>  // b.tstop
  404c30:	ldr	x8, [x20, #8]
  404c34:	str	x8, [x19, #24]
  404c38:	mov	x0, x19
  404c3c:	ldp	x20, x19, [sp, #32]
  404c40:	ldr	x21, [sp, #16]
  404c44:	mov	w1, wzr
  404c48:	ldp	x29, x30, [sp], #48
  404c4c:	b	4051e0 <ferror@plt+0x32f0>
  404c50:	ldp	x20, x19, [sp, #32]
  404c54:	ldr	x21, [sp, #16]
  404c58:	ldp	x29, x30, [sp], #48
  404c5c:	ret
  404c60:	ldr	x8, [x0, #8]
  404c64:	ldrb	w8, [x8, #34]
  404c68:	cbz	w8, 404c7c <ferror@plt+0x2d8c>
  404c6c:	cmp	w1, #0x1
  404c70:	b.lt	404c94 <ferror@plt+0x2da4>  // b.tstop
  404c74:	ldr	x8, [x2]
  404c78:	b	404c88 <ferror@plt+0x2d98>
  404c7c:	cmp	w1, #0x2
  404c80:	b.lt	404c94 <ferror@plt+0x2da4>  // b.tstop
  404c84:	ldr	x8, [x2, #8]
  404c88:	mov	w1, wzr
  404c8c:	str	x8, [x0, #24]
  404c90:	b	4051e0 <ferror@plt+0x32f0>
  404c94:	ret
  404c98:	ldr	x8, [x0, #8]
  404c9c:	ldrb	w3, [x8, #34]
  404ca0:	b	404f8c <ferror@plt+0x309c>
  404ca4:	ldr	x8, [x0, #8]
  404ca8:	ldrh	w8, [x8, #32]
  404cac:	cmp	w8, #0x100
  404cb0:	b.cc	404cc4 <ferror@plt+0x2dd4>  // b.lo, b.ul, b.last
  404cb4:	cmp	w1, #0x1
  404cb8:	b.lt	404cdc <ferror@plt+0x2dec>  // b.tstop
  404cbc:	ldr	x8, [x2]
  404cc0:	b	404cd0 <ferror@plt+0x2de0>
  404cc4:	cmp	w1, #0x2
  404cc8:	b.lt	404cdc <ferror@plt+0x2dec>  // b.tstop
  404ccc:	ldr	x8, [x2, #8]
  404cd0:	mov	w1, wzr
  404cd4:	str	x8, [x0, #24]
  404cd8:	b	4051e0 <ferror@plt+0x32f0>
  404cdc:	ret
  404ce0:	stp	x29, x30, [sp, #-32]!
  404ce4:	stp	x20, x19, [sp, #16]
  404ce8:	ldr	x8, [x0, #8]
  404cec:	mov	x29, sp
  404cf0:	ldrh	w3, [x8, #32]
  404cf4:	cmp	w3, #0xff
  404cf8:	b.ls	404d08 <ferror@plt+0x2e18>  // b.plast
  404cfc:	ldp	x20, x19, [sp, #16]
  404d00:	ldp	x29, x30, [sp], #32
  404d04:	b	404f8c <ferror@plt+0x309c>
  404d08:	adrp	x20, 40e000 <argp_failure@@Base+0x3f34>
  404d0c:	mov	w1, #0x28                  	// #40
  404d10:	mov	w19, #0x1                   	// #1
  404d14:	add	x20, x20, #0x8d5
  404d18:	bl	404edc <ferror@plt+0x2fec>
  404d1c:	ldrb	w1, [x20, x19]
  404d20:	add	x19, x19, #0x1
  404d24:	cmp	x19, #0x10
  404d28:	b.ne	404d18 <ferror@plt+0x2e28>  // b.any
  404d2c:	ldp	x20, x19, [sp, #16]
  404d30:	ldp	x29, x30, [sp], #32
  404d34:	ret
  404d38:	ldr	x8, [x0, #8]
  404d3c:	ldr	x8, [x8, #16]
  404d40:	cbz	x8, 404d54 <ferror@plt+0x2e64>
  404d44:	cmp	w1, #0x1
  404d48:	b.lt	404d6c <ferror@plt+0x2e7c>  // b.tstop
  404d4c:	ldr	x8, [x2]
  404d50:	b	404d60 <ferror@plt+0x2e70>
  404d54:	cmp	w1, #0x2
  404d58:	b.lt	404d6c <ferror@plt+0x2e7c>  // b.tstop
  404d5c:	ldr	x8, [x2, #8]
  404d60:	mov	w1, wzr
  404d64:	str	x8, [x0, #24]
  404d68:	b	4051e0 <ferror@plt+0x32f0>
  404d6c:	ret
  404d70:	stp	x29, x30, [sp, #-32]!
  404d74:	stp	x20, x19, [sp, #16]
  404d78:	ldr	x8, [x0, #8]
  404d7c:	mov	x29, sp
  404d80:	ldr	x3, [x8, #16]
  404d84:	cbz	x3, 404d94 <ferror@plt+0x2ea4>
  404d88:	ldp	x20, x19, [sp, #16]
  404d8c:	ldp	x29, x30, [sp], #32
  404d90:	b	4050ac <ferror@plt+0x31bc>
  404d94:	adrp	x20, 40e000 <argp_failure@@Base+0x3f34>
  404d98:	mov	w1, #0x28                  	// #40
  404d9c:	mov	w19, #0x1                   	// #1
  404da0:	add	x20, x20, #0x8d5
  404da4:	bl	404edc <ferror@plt+0x2fec>
  404da8:	ldrb	w1, [x20, x19]
  404dac:	add	x19, x19, #0x1
  404db0:	cmp	x19, #0x10
  404db4:	b.ne	404da4 <ferror@plt+0x2eb4>  // b.any
  404db8:	ldp	x20, x19, [sp, #16]
  404dbc:	ldp	x29, x30, [sp], #32
  404dc0:	ret
  404dc4:	ldr	x8, [x0, #8]
  404dc8:	ldr	x8, [x8, #24]
  404dcc:	cbz	x8, 404de0 <ferror@plt+0x2ef0>
  404dd0:	cmp	w1, #0x1
  404dd4:	b.lt	404df8 <ferror@plt+0x2f08>  // b.tstop
  404dd8:	ldr	x8, [x2]
  404ddc:	b	404dec <ferror@plt+0x2efc>
  404de0:	cmp	w1, #0x2
  404de4:	b.lt	404df8 <ferror@plt+0x2f08>  // b.tstop
  404de8:	ldr	x8, [x2, #8]
  404dec:	mov	w1, wzr
  404df0:	str	x8, [x0, #24]
  404df4:	b	4051e0 <ferror@plt+0x32f0>
  404df8:	ret
  404dfc:	stp	x29, x30, [sp, #-32]!
  404e00:	stp	x20, x19, [sp, #16]
  404e04:	ldr	x8, [x0, #8]
  404e08:	mov	x29, sp
  404e0c:	ldr	x3, [x8, #24]
  404e10:	cbz	x3, 404e20 <ferror@plt+0x2f30>
  404e14:	ldp	x20, x19, [sp, #16]
  404e18:	ldp	x29, x30, [sp], #32
  404e1c:	b	4050ac <ferror@plt+0x31bc>
  404e20:	adrp	x20, 40e000 <argp_failure@@Base+0x3f34>
  404e24:	mov	w1, #0x28                  	// #40
  404e28:	mov	w19, #0x1                   	// #1
  404e2c:	add	x20, x20, #0x8d5
  404e30:	bl	404edc <ferror@plt+0x2fec>
  404e34:	ldrb	w1, [x20, x19]
  404e38:	add	x19, x19, #0x1
  404e3c:	cmp	x19, #0x10
  404e40:	b.ne	404e30 <ferror@plt+0x2f40>  // b.any
  404e44:	ldp	x20, x19, [sp, #16]
  404e48:	ldp	x29, x30, [sp], #32
  404e4c:	ret
  404e50:	ldr	x8, [x0, #8]
  404e54:	ldrb	w8, [x8, #35]
  404e58:	cbz	w8, 404e6c <ferror@plt+0x2f7c>
  404e5c:	cmp	w1, #0x1
  404e60:	b.lt	404e84 <ferror@plt+0x2f94>  // b.tstop
  404e64:	ldr	x8, [x2]
  404e68:	b	404e78 <ferror@plt+0x2f88>
  404e6c:	cmp	w1, #0x2
  404e70:	b.lt	404e84 <ferror@plt+0x2f94>  // b.tstop
  404e74:	ldr	x8, [x2, #8]
  404e78:	mov	w1, wzr
  404e7c:	str	x8, [x0, #24]
  404e80:	b	4051e0 <ferror@plt+0x32f0>
  404e84:	ret
  404e88:	stp	x29, x30, [sp, #-32]!
  404e8c:	stp	x20, x19, [sp, #16]
  404e90:	ldr	x8, [x0, #8]
  404e94:	mov	x29, sp
  404e98:	ldrb	w3, [x8, #35]
  404e9c:	cbz	w3, 404eac <ferror@plt+0x2fbc>
  404ea0:	ldp	x20, x19, [sp, #16]
  404ea4:	ldp	x29, x30, [sp], #32
  404ea8:	b	404f8c <ferror@plt+0x309c>
  404eac:	adrp	x20, 40e000 <argp_failure@@Base+0x3f34>
  404eb0:	mov	w1, #0x28                  	// #40
  404eb4:	mov	w19, #0x1                   	// #1
  404eb8:	add	x20, x20, #0x8d5
  404ebc:	bl	404edc <ferror@plt+0x2fec>
  404ec0:	ldrb	w1, [x20, x19]
  404ec4:	add	x19, x19, #0x1
  404ec8:	cmp	x19, #0x10
  404ecc:	b.ne	404ebc <ferror@plt+0x2fcc>  // b.any
  404ed0:	ldp	x20, x19, [sp, #16]
  404ed4:	ldp	x29, x30, [sp], #32
  404ed8:	ret
  404edc:	stp	x29, x30, [sp, #-16]!
  404ee0:	and	w0, w1, #0xff
  404ee4:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  404ee8:	cmp	w0, #0x9
  404eec:	mov	x29, sp
  404ef0:	b.eq	404f08 <ferror@plt+0x3018>  // b.none
  404ef4:	cmp	w0, #0xa
  404ef8:	b.ne	404f28 <ferror@plt+0x3038>  // b.any
  404efc:	ldr	x8, [x8, #2136]
  404f00:	str	wzr, [x8]
  404f04:	b	404f38 <ferror@plt+0x3048>
  404f08:	ldr	x8, [x8, #2136]
  404f0c:	ldr	w9, [x8]
  404f10:	add	w10, w9, #0x7
  404f14:	cmp	w9, #0x0
  404f18:	csel	w9, w10, w9, lt  // lt = tstop
  404f1c:	and	w9, w9, #0xfffffff8
  404f20:	add	w9, w9, #0x8
  404f24:	b	404f34 <ferror@plt+0x3044>
  404f28:	ldr	x8, [x8, #2136]
  404f2c:	ldr	w9, [x8]
  404f30:	add	w9, w9, #0x1
  404f34:	str	w9, [x8]
  404f38:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  404f3c:	ldr	x1, [x8, #1488]
  404f40:	bl	401b60 <putc@plt>
  404f44:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  404f48:	mov	w9, #0x1                   	// #1
  404f4c:	str	w9, [x8, #1472]
  404f50:	ldp	x29, x30, [sp], #16
  404f54:	ret
  404f58:	stp	x29, x30, [sp, #-32]!
  404f5c:	mov	x8, x1
  404f60:	ldrb	w1, [x1]
  404f64:	str	x19, [sp, #16]
  404f68:	mov	x29, sp
  404f6c:	cbz	w1, 404f80 <ferror@plt+0x3090>
  404f70:	add	x19, x8, #0x1
  404f74:	bl	404edc <ferror@plt+0x2fec>
  404f78:	ldrb	w1, [x19], #1
  404f7c:	cbnz	w1, 404f74 <ferror@plt+0x3084>
  404f80:	ldr	x19, [sp, #16]
  404f84:	ldp	x29, x30, [sp], #32
  404f88:	ret
  404f8c:	stp	x29, x30, [sp, #-48]!
  404f90:	stp	x20, x19, [sp, #32]
  404f94:	mov	w19, w3
  404f98:	cmp	w1, #0x1
  404f9c:	str	x21, [sp, #16]
  404fa0:	mov	x29, sp
  404fa4:	b.lt	405050 <ferror@plt+0x3160>  // b.tstop
  404fa8:	ldr	x8, [x2]
  404fac:	mov	x20, x2
  404fb0:	ldrb	w9, [x8]
  404fb4:	cmp	w9, #0x25
  404fb8:	b.ne	405050 <ferror@plt+0x3160>  // b.any
  404fbc:	ldrb	w9, [x8, #1]!
  404fc0:	cmp	w9, #0x23
  404fc4:	cinc	x21, x8, eq  // eq = none
  404fc8:	bl	401d10 <__ctype_b_loc@plt>
  404fcc:	ldr	x8, [x0]
  404fd0:	ldrb	w9, [x21], #1
  404fd4:	ldrh	w10, [x8, x9, lsl #1]
  404fd8:	tbnz	w10, #11, 404fd0 <ferror@plt+0x30e0>
  404fdc:	orr	w8, w9, #0x20
  404fe0:	cmp	w8, #0x68
  404fe4:	sub	x8, x21, #0x1
  404fe8:	b.ne	404ffc <ferror@plt+0x310c>  // b.any
  404fec:	ldrb	w9, [x21]
  404ff0:	cmp	w9, #0x0
  404ff4:	csel	x8, x8, x21, eq  // eq = none
  404ff8:	ldrb	w9, [x8]
  404ffc:	sub	w10, w9, #0x48
  405000:	cmp	w10, #0x30
  405004:	mov	w9, #0x69                  	// #105
  405008:	b.hi	405068 <ferror@plt+0x3178>  // b.pmore
  40500c:	mov	w11, #0x1                   	// #1
  405010:	lsl	x11, x11, x10
  405014:	mov	w12, #0x10001               	// #65537
  405018:	tst	x11, x12
  40501c:	b.ne	40505c <ferror@plt+0x316c>  // b.any
  405020:	mov	w11, #0x1                   	// #1
  405024:	lsl	x11, x11, x10
  405028:	tst	x11, #0x8000000080
  40502c:	b.ne	405064 <ferror@plt+0x3174>  // b.any
  405030:	mov	w11, #0x1                   	// #1
  405034:	lsl	x10, x11, x10
  405038:	mov	x11, #0x100000000           	// #4294967296
  40503c:	movk	x11, #0x1, lsl #48
  405040:	tst	x10, x11
  405044:	b.eq	405068 <ferror@plt+0x3178>  // b.none
  405048:	mov	w9, #0x78                  	// #120
  40504c:	b	405068 <ferror@plt+0x3178>
  405050:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  405054:	add	x0, x0, #0x161
  405058:	b	405074 <ferror@plt+0x3184>
  40505c:	mov	w9, #0x58                  	// #88
  405060:	b	405068 <ferror@plt+0x3178>
  405064:	mov	w9, #0x6f                  	// #111
  405068:	strb	w9, [x8]
  40506c:	strb	wzr, [x8, #1]
  405070:	ldr	x0, [x20]
  405074:	mov	w1, w19
  405078:	bl	401e80 <printf@plt>
  40507c:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  405080:	ldr	x8, [x8, #2136]
  405084:	ldr	x21, [sp, #16]
  405088:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40508c:	mov	w11, #0x1                   	// #1
  405090:	ldr	w9, [x8]
  405094:	add	w9, w9, w0
  405098:	str	w9, [x8]
  40509c:	ldp	x20, x19, [sp, #32]
  4050a0:	str	w11, [x10, #1472]
  4050a4:	ldp	x29, x30, [sp], #48
  4050a8:	ret
  4050ac:	stp	x29, x30, [sp, #-48]!
  4050b0:	stp	x20, x19, [sp, #32]
  4050b4:	mov	x19, x3
  4050b8:	cmp	w1, #0x1
  4050bc:	str	x21, [sp, #16]
  4050c0:	mov	x29, sp
  4050c4:	b.lt	405168 <ferror@plt+0x3278>  // b.tstop
  4050c8:	ldr	x21, [x2]
  4050cc:	mov	x20, x2
  4050d0:	ldrb	w8, [x21]
  4050d4:	cmp	w8, #0x25
  4050d8:	b.ne	405168 <ferror@plt+0x3278>  // b.any
  4050dc:	bl	401d10 <__ctype_b_loc@plt>
  4050e0:	ldr	x9, [x0]
  4050e4:	add	x8, x21, #0x1
  4050e8:	ldrb	w10, [x8], #1
  4050ec:	ldrh	w11, [x9, x10, lsl #1]
  4050f0:	tbnz	w11, #11, 4050e8 <ferror@plt+0x31f8>
  4050f4:	sub	x9, x8, #0x1
  4050f8:	cmp	w10, #0x23
  4050fc:	csel	x8, x8, x9, eq  // eq = none
  405100:	mov	x9, x8
  405104:	ldrb	w10, [x9], #1
  405108:	cmp	w10, #0x6c
  40510c:	csel	x8, x9, x8, eq  // eq = none
  405110:	ldrb	w9, [x8]
  405114:	sub	w10, w9, #0x48
  405118:	cmp	w10, #0x30
  40511c:	mov	w9, #0x69                  	// #105
  405120:	b.hi	405180 <ferror@plt+0x3290>  // b.pmore
  405124:	mov	w11, #0x1                   	// #1
  405128:	lsl	x11, x11, x10
  40512c:	mov	w12, #0x10001               	// #65537
  405130:	tst	x11, x12
  405134:	b.ne	405174 <ferror@plt+0x3284>  // b.any
  405138:	mov	w11, #0x1                   	// #1
  40513c:	lsl	x11, x11, x10
  405140:	tst	x11, #0x8000000080
  405144:	b.ne	40517c <ferror@plt+0x328c>  // b.any
  405148:	mov	w11, #0x1                   	// #1
  40514c:	lsl	x10, x11, x10
  405150:	mov	x11, #0x100000000           	// #4294967296
  405154:	movk	x11, #0x1, lsl #48
  405158:	tst	x10, x11
  40515c:	b.eq	405180 <ferror@plt+0x3290>  // b.none
  405160:	mov	w9, #0x78                  	// #120
  405164:	b	405180 <ferror@plt+0x3290>
  405168:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  40516c:	add	x0, x0, #0x267
  405170:	b	40518c <ferror@plt+0x329c>
  405174:	mov	w9, #0x58                  	// #88
  405178:	b	405180 <ferror@plt+0x3290>
  40517c:	mov	w9, #0x6f                  	// #111
  405180:	strb	w9, [x8]
  405184:	strb	wzr, [x8, #1]
  405188:	ldr	x0, [x20]
  40518c:	mov	x1, x19
  405190:	bl	401e80 <printf@plt>
  405194:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  405198:	ldr	x8, [x8, #2136]
  40519c:	ldr	x21, [sp, #16]
  4051a0:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  4051a4:	mov	w11, #0x1                   	// #1
  4051a8:	ldr	w9, [x8]
  4051ac:	add	w9, w9, w0
  4051b0:	str	w9, [x8]
  4051b4:	ldp	x20, x19, [sp, #32]
  4051b8:	str	w11, [x10, #1472]
  4051bc:	ldp	x29, x30, [sp], #48
  4051c0:	ret
  4051c4:	cmp	w3, w1
  4051c8:	b.ge	4051dc <ferror@plt+0x32ec>  // b.tcont
  4051cc:	ldr	x8, [x2, w3, sxtw #3]
  4051d0:	mov	w1, wzr
  4051d4:	str	x8, [x0, #24]
  4051d8:	b	4051e0 <ferror@plt+0x32f0>
  4051dc:	ret
  4051e0:	stp	x29, x30, [sp, #-96]!
  4051e4:	stp	x28, x27, [sp, #16]
  4051e8:	stp	x26, x25, [sp, #32]
  4051ec:	stp	x24, x23, [sp, #48]
  4051f0:	stp	x22, x21, [sp, #64]
  4051f4:	stp	x20, x19, [sp, #80]
  4051f8:	ldr	w9, [x0, #32]
  4051fc:	ldr	x21, [x0, #24]
  405200:	mov	x19, x0
  405204:	mov	x29, sp
  405208:	add	w8, w9, #0x1
  40520c:	str	w8, [x0, #32]
  405210:	ldrb	w8, [x21]
  405214:	cbz	w8, 40522c <ferror@plt+0x333c>
  405218:	mov	w20, w1
  40521c:	cmp	w8, #0x7d
  405220:	b.ne	40525c <ferror@plt+0x336c>  // b.any
  405224:	cmp	w9, #0x0
  405228:	b.le	40525c <ferror@plt+0x336c>
  40522c:	ldr	w8, [x19, #32]
  405230:	str	x21, [x19, #24]
  405234:	sub	w8, w8, #0x1
  405238:	str	w8, [x19, #32]
  40523c:	mov	sp, x29
  405240:	ldp	x20, x19, [sp, #80]
  405244:	ldp	x22, x21, [sp, #64]
  405248:	ldp	x24, x23, [sp, #48]
  40524c:	ldp	x26, x25, [sp, #32]
  405250:	ldp	x28, x27, [sp, #16]
  405254:	ldp	x29, x30, [sp], #96
  405258:	ret
  40525c:	mov	w25, #0x1                   	// #1
  405260:	adrp	x26, 421000 <argp_failure@@Base+0x16f34>
  405264:	adrp	x27, 422000 <argp_failure@@Base+0x17f34>
  405268:	adrp	x28, 422000 <argp_failure@@Base+0x17f34>
  40526c:	and	w9, w8, #0xff
  405270:	cmp	w9, #0x24
  405274:	b.eq	4052a8 <ferror@plt+0x33b8>  // b.none
  405278:	cbz	w9, 40522c <ferror@plt+0x333c>
  40527c:	and	w9, w8, #0xff
  405280:	cmp	w9, #0x7d
  405284:	b.ne	405294 <ferror@plt+0x33a4>  // b.any
  405288:	ldr	w9, [x19, #32]
  40528c:	cmp	w9, #0x1
  405290:	b.gt	40522c <ferror@plt+0x333c>
  405294:	cbnz	w20, 4052a0 <ferror@plt+0x33b0>
  405298:	mov	w1, w8
  40529c:	bl	404edc <ferror@plt+0x2fec>
  4052a0:	ldrb	w8, [x21, #1]!
  4052a4:	b	40526c <ferror@plt+0x337c>
  4052a8:	ldrb	w1, [x21, #1]
  4052ac:	cmp	w1, #0x24
  4052b0:	b.eq	4052c4 <ferror@plt+0x33d4>  // b.none
  4052b4:	cmp	w1, #0x7b
  4052b8:	b.eq	4052cc <ferror@plt+0x33dc>  // b.none
  4052bc:	cmp	w1, #0x7d
  4052c0:	b.ne	405368 <ferror@plt+0x3478>  // b.any
  4052c4:	cbnz	w20, 405394 <ferror@plt+0x34a4>
  4052c8:	b	405390 <ferror@plt+0x34a0>
  4052cc:	add	x23, x21, #0x2
  4052d0:	mov	w1, #0x7d                  	// #125
  4052d4:	mov	x0, x23
  4052d8:	bl	401d80 <strchr@plt>
  4052dc:	cbz	x0, 4053b8 <ferror@plt+0x34c8>
  4052e0:	sub	x21, x0, x23
  4052e4:	add	x8, x21, #0x10
  4052e8:	and	x8, x8, #0xfffffffffffffff0
  4052ec:	mov	x9, sp
  4052f0:	mov	x24, x0
  4052f4:	sub	x22, x9, x8
  4052f8:	mov	sp, x22
  4052fc:	mov	x0, x22
  405300:	mov	x1, x23
  405304:	mov	x2, x21
  405308:	bl	401aa0 <memcpy@plt>
  40530c:	strb	wzr, [x22, x21]
  405310:	add	x21, x24, #0x1
  405314:	cbz	w20, 4053e0 <ferror@plt+0x34f0>
  405318:	str	x21, [x19, #24]
  40531c:	ldrb	w8, [x21]
  405320:	cmp	w8, #0x7b
  405324:	b.ne	40539c <ferror@plt+0x34ac>  // b.any
  405328:	add	x8, x21, #0x1
  40532c:	mov	w1, #0x1                   	// #1
  405330:	mov	x0, x19
  405334:	str	x8, [x19, #24]
  405338:	bl	4051e0 <ferror@plt+0x32f0>
  40533c:	ldr	x21, [x19, #24]
  405340:	ldrb	w8, [x21]
  405344:	cmp	w8, #0x7d
  405348:	b.ne	40535c <ferror@plt+0x346c>  // b.any
  40534c:	add	x9, x21, #0x1
  405350:	str	x9, [x19, #24]
  405354:	ldrb	w8, [x21, #1]
  405358:	mov	x21, x9
  40535c:	cmp	w8, #0x7b
  405360:	b.eq	405328 <ferror@plt+0x3438>  // b.none
  405364:	b	405398 <ferror@plt+0x34a8>
  405368:	cbnz	w20, 405394 <ferror@plt+0x34a4>
  40536c:	ldr	x8, [x26, #2136]
  405370:	mov	w0, #0x24                  	// #36
  405374:	ldr	w9, [x8]
  405378:	add	w9, w9, #0x1
  40537c:	str	w9, [x8]
  405380:	ldr	x1, [x27, #1488]
  405384:	bl	401b60 <putc@plt>
  405388:	str	w25, [x28, #1472]
  40538c:	ldrb	w1, [x21, #1]
  405390:	bl	404edc <ferror@plt+0x2fec>
  405394:	add	x21, x21, #0x2
  405398:	ldrb	w8, [x21]
  40539c:	cbz	w8, 40522c <ferror@plt+0x333c>
  4053a0:	cmp	w8, #0x7d
  4053a4:	b.ne	40526c <ferror@plt+0x337c>  // b.any
  4053a8:	ldr	w9, [x19, #32]
  4053ac:	cmp	w9, #0x1
  4053b0:	b.le	40526c <ferror@plt+0x337c>
  4053b4:	b	40522c <ferror@plt+0x333c>
  4053b8:	mov	w1, #0x24                  	// #36
  4053bc:	mov	w22, #0x1                   	// #1
  4053c0:	bl	404edc <ferror@plt+0x2fec>
  4053c4:	ldrb	w1, [x21, x22]
  4053c8:	add	x22, x22, #0x1
  4053cc:	cbnz	w1, 4053c0 <ferror@plt+0x34d0>
  4053d0:	mov	x0, x21
  4053d4:	bl	401b00 <strlen@plt>
  4053d8:	add	x21, x21, x0
  4053dc:	b	405398 <ferror@plt+0x34a8>
  4053e0:	mov	x0, x24
  4053e4:	bl	401b00 <strlen@plt>
  4053e8:	lsr	x8, x0, #1
  4053ec:	add	x8, x8, #0xf
  4053f0:	mov	x9, sp
  4053f4:	and	x8, x8, #0xfffffffffffffff0
  4053f8:	sub	x23, x9, x8
  4053fc:	mov	sp, x23
  405400:	ldrb	w8, [x24, #1]
  405404:	cmp	w8, #0x7b
  405408:	b.ne	4054bc <ferror@plt+0x35cc>  // b.any
  40540c:	mov	x28, x26
  405410:	mov	x24, xzr
  405414:	add	x21, x21, #0x1
  405418:	mov	w1, #0x1                   	// #1
  40541c:	mov	x0, x19
  405420:	str	x21, [x19, #24]
  405424:	bl	4051e0 <ferror@plt+0x32f0>
  405428:	ldr	x27, [x19, #24]
  40542c:	sub	x25, x27, x21
  405430:	add	x0, x25, #0x1
  405434:	bl	4089ac <argp_parse@@Base+0x1664>
  405438:	mov	x1, x21
  40543c:	mov	x2, x25
  405440:	mov	x26, x0
  405444:	str	x0, [x23, x24, lsl #3]
  405448:	bl	401aa0 <memcpy@plt>
  40544c:	strb	wzr, [x26, x25]
  405450:	mov	x8, x27
  405454:	ldrb	w9, [x8], #1
  405458:	add	x24, x24, #0x1
  40545c:	cmp	w9, #0x7d
  405460:	csel	x9, x27, x8, ne  // ne = any
  405464:	ldrb	w9, [x9]
  405468:	csel	x21, x8, x27, eq  // eq = none
  40546c:	cmp	w9, #0x7b
  405470:	b.eq	405414 <ferror@plt+0x3524>  // b.none
  405474:	mov	x0, x22
  405478:	mov	x1, x19
  40547c:	mov	w2, w24
  405480:	mov	x3, x23
  405484:	bl	4057dc <ferror@plt+0x38ec>
  405488:	cmp	w24, #0x1
  40548c:	str	x21, [x19, #24]
  405490:	b.lt	4054d8 <ferror@plt+0x35e8>  // b.tstop
  405494:	and	x22, x24, #0xffffffff
  405498:	sub	x23, x23, #0x8
  40549c:	mov	w25, #0x1                   	// #1
  4054a0:	mov	x26, x28
  4054a4:	adrp	x27, 422000 <argp_failure@@Base+0x17f34>
  4054a8:	ldr	x0, [x23, x22, lsl #3]
  4054ac:	bl	401d50 <free@plt>
  4054b0:	subs	x22, x22, #0x1
  4054b4:	b.gt	4054a8 <ferror@plt+0x35b8>
  4054b8:	b	4054e4 <ferror@plt+0x35f4>
  4054bc:	mov	x0, x22
  4054c0:	mov	x1, x19
  4054c4:	mov	w2, wzr
  4054c8:	mov	x3, x23
  4054cc:	bl	4057dc <ferror@plt+0x38ec>
  4054d0:	str	x21, [x19, #24]
  4054d4:	b	405398 <ferror@plt+0x34a8>
  4054d8:	mov	w25, #0x1                   	// #1
  4054dc:	mov	x26, x28
  4054e0:	adrp	x27, 422000 <argp_failure@@Base+0x17f34>
  4054e4:	adrp	x28, 422000 <argp_failure@@Base+0x17f34>
  4054e8:	b	405398 <ferror@plt+0x34a8>
  4054ec:	sub	sp, sp, #0x60
  4054f0:	stp	x29, x30, [sp, #32]
  4054f4:	stp	x22, x21, [sp, #64]
  4054f8:	stp	x20, x19, [sp, #80]
  4054fc:	ldr	w0, [x3, #4]
  405500:	str	x23, [sp, #48]
  405504:	add	x29, sp, #0x20
  405508:	mov	x21, x3
  40550c:	mov	x19, x2
  405510:	mov	w20, w1
  405514:	bl	401b90 <inet_ntoa@plt>
  405518:	mov	w1, #0x2e                  	// #46
  40551c:	mov	x22, x0
  405520:	bl	401d80 <strchr@plt>
  405524:	mov	x23, x0
  405528:	mov	x0, x22
  40552c:	mov	x1, xzr
  405530:	mov	w2, wzr
  405534:	strb	wzr, [x23], #1
  405538:	bl	401d20 <strtol@plt>
  40553c:	str	x0, [sp]
  405540:	mov	w1, #0x2e                  	// #46
  405544:	mov	x0, x23
  405548:	bl	401d80 <strchr@plt>
  40554c:	mov	x22, x0
  405550:	mov	x0, x23
  405554:	mov	x1, xzr
  405558:	mov	w2, wzr
  40555c:	strb	wzr, [x22], #1
  405560:	bl	401d20 <strtol@plt>
  405564:	str	x0, [sp, #8]
  405568:	mov	w1, #0x2e                  	// #46
  40556c:	mov	x0, x22
  405570:	bl	401d80 <strchr@plt>
  405574:	mov	x23, x0
  405578:	mov	x0, x22
  40557c:	mov	x1, xzr
  405580:	mov	w2, wzr
  405584:	strb	wzr, [x23], #1
  405588:	bl	401d20 <strtol@plt>
  40558c:	str	x0, [sp, #16]
  405590:	mov	x0, x23
  405594:	mov	x1, xzr
  405598:	mov	w2, wzr
  40559c:	bl	401d20 <strtol@plt>
  4055a0:	str	x0, [sp, #24]
  4055a4:	ldr	w0, [x21, #4]
  4055a8:	bl	401b90 <inet_ntoa@plt>
  4055ac:	subs	w20, w20, #0x1
  4055b0:	b.lt	4055e4 <ferror@plt+0x36f4>  // b.tstop
  4055b4:	ldr	x0, [x19]
  4055b8:	mov	x1, xzr
  4055bc:	mov	w2, wzr
  4055c0:	bl	401d20 <strtol@plt>
  4055c4:	cmp	x0, #0x3
  4055c8:	b.hi	4055fc <ferror@plt+0x370c>  // b.pmore
  4055cc:	mov	x8, sp
  4055d0:	ldr	x3, [x8, x0, lsl #3]
  4055d4:	add	x2, x19, #0x8
  4055d8:	mov	w1, w20
  4055dc:	bl	404f8c <ferror@plt+0x309c>
  4055e0:	b	4055fc <ferror@plt+0x370c>
  4055e4:	ldrb	w1, [x0]
  4055e8:	cbz	w1, 4055fc <ferror@plt+0x370c>
  4055ec:	add	x19, x0, #0x1
  4055f0:	bl	404edc <ferror@plt+0x2fec>
  4055f4:	ldrb	w1, [x19], #1
  4055f8:	cbnz	w1, 4055f0 <ferror@plt+0x3700>
  4055fc:	ldp	x20, x19, [sp, #80]
  405600:	ldp	x22, x21, [sp, #64]
  405604:	ldr	x23, [sp, #48]
  405608:	ldp	x29, x30, [sp, #32]
  40560c:	add	sp, sp, #0x60
  405610:	ret
  405614:	stp	x29, x30, [sp, #-96]!
  405618:	stp	x28, x27, [sp, #16]
  40561c:	stp	x26, x25, [sp, #32]
  405620:	stp	x24, x23, [sp, #48]
  405624:	stp	x22, x21, [sp, #64]
  405628:	stp	x20, x19, [sp, #80]
  40562c:	mov	x29, sp
  405630:	cbz	w3, 405724 <ferror@plt+0x3834>
  405634:	mov	w19, w3
  405638:	mov	x20, x2
  40563c:	mov	w21, w1
  405640:	mov	w27, #0x1                   	// #1
  405644:	adrp	x26, 421000 <argp_failure@@Base+0x16f34>
  405648:	adrp	x25, 422000 <argp_failure@@Base+0x17f34>
  40564c:	adrp	x24, 422000 <argp_failure@@Base+0x17f34>
  405650:	mov	w28, #0x1                   	// #1
  405654:	mov	w22, #0x1                   	// #1
  405658:	tst	w19, w22
  40565c:	b.eq	405698 <ferror@plt+0x37a8>  // b.none
  405660:	mov	w0, w22
  405664:	mov	x1, xzr
  405668:	bl	402380 <ferror@plt+0x490>
  40566c:	cbz	x0, 405698 <ferror@plt+0x37a8>
  405670:	mov	x23, x0
  405674:	cbz	w28, 4056a8 <ferror@plt+0x37b8>
  405678:	ldrb	w1, [x23]
  40567c:	cbz	w1, 405690 <ferror@plt+0x37a0>
  405680:	add	x23, x23, #0x1
  405684:	bl	404edc <ferror@plt+0x2fec>
  405688:	ldrb	w1, [x23], #1
  40568c:	cbnz	w1, 405684 <ferror@plt+0x3794>
  405690:	mov	w28, wzr
  405694:	bic	w19, w19, w22
  405698:	lsl	w22, w22, #1
  40569c:	cbz	w22, 4056f4 <ferror@plt+0x3804>
  4056a0:	cbnz	w19, 405658 <ferror@plt+0x3768>
  4056a4:	b	4056f4 <ferror@plt+0x3804>
  4056a8:	cmp	w21, #0x1
  4056ac:	b.lt	4056d0 <ferror@plt+0x37e0>  // b.tstop
  4056b0:	ldr	x8, [x20]
  4056b4:	ldrb	w1, [x8]
  4056b8:	cbz	w1, 405678 <ferror@plt+0x3788>
  4056bc:	add	x28, x8, #0x1
  4056c0:	bl	404edc <ferror@plt+0x2fec>
  4056c4:	ldrb	w1, [x28], #1
  4056c8:	cbnz	w1, 4056c0 <ferror@plt+0x37d0>
  4056cc:	b	405678 <ferror@plt+0x3788>
  4056d0:	ldr	x8, [x26, #2136]
  4056d4:	mov	w0, #0x20                  	// #32
  4056d8:	ldr	w9, [x8]
  4056dc:	add	w9, w9, #0x1
  4056e0:	str	w9, [x8]
  4056e4:	ldr	x1, [x25, #1488]
  4056e8:	bl	401b60 <putc@plt>
  4056ec:	str	w27, [x24, #1472]
  4056f0:	b	405678 <ferror@plt+0x3788>
  4056f4:	cbz	w19, 405724 <ferror@plt+0x3834>
  4056f8:	cbz	w28, 405740 <ferror@plt+0x3850>
  4056fc:	sub	w1, w21, #0x1
  405700:	add	x2, x20, #0x8
  405704:	mov	w3, w19
  405708:	ldp	x20, x19, [sp, #80]
  40570c:	ldp	x22, x21, [sp, #64]
  405710:	ldp	x24, x23, [sp, #48]
  405714:	ldp	x26, x25, [sp, #32]
  405718:	ldp	x28, x27, [sp, #16]
  40571c:	ldp	x29, x30, [sp], #96
  405720:	b	404f8c <ferror@plt+0x309c>
  405724:	ldp	x20, x19, [sp, #80]
  405728:	ldp	x22, x21, [sp, #64]
  40572c:	ldp	x24, x23, [sp, #48]
  405730:	ldp	x26, x25, [sp, #32]
  405734:	ldp	x28, x27, [sp, #16]
  405738:	ldp	x29, x30, [sp], #96
  40573c:	ret
  405740:	cmp	w21, #0x1
  405744:	b.lt	405768 <ferror@plt+0x3878>  // b.tstop
  405748:	ldr	x8, [x20]
  40574c:	ldrb	w1, [x8]
  405750:	cbz	w1, 4056fc <ferror@plt+0x380c>
  405754:	add	x22, x8, #0x1
  405758:	bl	404edc <ferror@plt+0x2fec>
  40575c:	ldrb	w1, [x22], #1
  405760:	cbnz	w1, 405758 <ferror@plt+0x3868>
  405764:	b	4056fc <ferror@plt+0x380c>
  405768:	ldr	x8, [x26, #2136]
  40576c:	mov	w0, #0x20                  	// #32
  405770:	ldr	w9, [x8]
  405774:	add	w9, w9, #0x1
  405778:	str	w9, [x8]
  40577c:	ldr	x1, [x25, #1488]
  405780:	bl	401b60 <putc@plt>
  405784:	mov	w8, #0x1                   	// #1
  405788:	str	w8, [x24, #1472]
  40578c:	b	4056fc <ferror@plt+0x380c>
  405790:	sub	sp, sp, #0x30
  405794:	mov	w0, w3
  405798:	mov	x1, sp
  40579c:	mov	w2, #0xf                   	// #15
  4057a0:	stp	x29, x30, [sp, #16]
  4057a4:	str	x19, [sp, #32]
  4057a8:	add	x29, sp, #0x10
  4057ac:	mov	x19, sp
  4057b0:	bl	402544 <ferror@plt+0x654>
  4057b4:	ldrb	w1, [sp]
  4057b8:	cbz	w1, 4057cc <ferror@plt+0x38dc>
  4057bc:	orr	x19, x19, #0x1
  4057c0:	bl	404edc <ferror@plt+0x2fec>
  4057c4:	ldrb	w1, [x19], #1
  4057c8:	cbnz	w1, 4057c0 <ferror@plt+0x38d0>
  4057cc:	ldr	x19, [sp, #32]
  4057d0:	ldp	x29, x30, [sp, #16]
  4057d4:	add	sp, sp, #0x30
  4057d8:	ret
  4057dc:	stp	x29, x30, [sp, #-64]!
  4057e0:	stp	x22, x21, [sp, #32]
  4057e4:	stp	x20, x19, [sp, #48]
  4057e8:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  4057ec:	ldr	x8, [x8, #2144]
  4057f0:	mov	x19, x0
  4057f4:	str	x23, [sp, #16]
  4057f8:	mov	x29, sp
  4057fc:	cbz	x8, 40582c <ferror@plt+0x393c>
  405800:	adrp	x23, 421000 <argp_failure@@Base+0x16f34>
  405804:	mov	x20, x3
  405808:	mov	w21, w2
  40580c:	mov	x22, x1
  405810:	add	x23, x23, #0x870
  405814:	mov	x0, x8
  405818:	mov	x1, x19
  40581c:	bl	401d00 <strcmp@plt>
  405820:	cbz	w0, 4058a0 <ferror@plt+0x39b0>
  405824:	ldr	x8, [x23], #16
  405828:	cbnz	x8, 405814 <ferror@plt+0x3924>
  40582c:	adrp	x0, 40e000 <argp_failure@@Base+0x3f34>
  405830:	add	x0, x0, #0x758
  405834:	bl	401e80 <printf@plt>
  405838:	adrp	x20, 421000 <argp_failure@@Base+0x16f34>
  40583c:	ldr	x8, [x20, #2136]
  405840:	ldr	w9, [x8]
  405844:	add	w9, w9, w0
  405848:	str	w9, [x8]
  40584c:	ldrb	w1, [x19]
  405850:	cbz	w1, 405864 <ferror@plt+0x3974>
  405854:	add	x19, x19, #0x1
  405858:	bl	404edc <ferror@plt+0x2fec>
  40585c:	ldrb	w1, [x19], #1
  405860:	cbnz	w1, 405858 <ferror@plt+0x3968>
  405864:	adrp	x0, 40e000 <argp_failure@@Base+0x3f34>
  405868:	add	x0, x0, #0xc8d
  40586c:	bl	401e80 <printf@plt>
  405870:	ldr	x8, [x20, #2136]
  405874:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  405878:	mov	w11, #0x1                   	// #1
  40587c:	ldr	w9, [x8]
  405880:	add	w9, w9, w0
  405884:	str	w9, [x8]
  405888:	str	w11, [x10, #1472]
  40588c:	ldp	x20, x19, [sp, #48]
  405890:	ldp	x22, x21, [sp, #32]
  405894:	ldr	x23, [sp, #16]
  405898:	ldp	x29, x30, [sp], #64
  40589c:	ret
  4058a0:	ldur	x3, [x23, #-8]
  4058a4:	cbz	x3, 40588c <ferror@plt+0x399c>
  4058a8:	mov	x0, x22
  4058ac:	mov	w1, w21
  4058b0:	mov	x2, x20
  4058b4:	ldp	x20, x19, [sp, #48]
  4058b8:	ldp	x22, x21, [sp, #32]
  4058bc:	ldr	x23, [sp, #16]
  4058c0:	ldp	x29, x30, [sp], #64
  4058c4:	br	x3
  4058c8:	sub	sp, sp, #0x40
  4058cc:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4058d0:	ldr	x9, [x8, #1488]
  4058d4:	stp	x29, x30, [sp, #48]
  4058d8:	add	x29, sp, #0x30
  4058dc:	cbnz	x9, 4058ec <ferror@plt+0x39fc>
  4058e0:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  4058e4:	ldr	x9, [x9, #1144]
  4058e8:	str	x9, [x8, #1488]
  4058ec:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4058f0:	ldrb	w9, [x8, #1320]
  4058f4:	tbz	w9, #0, 405900 <ferror@plt+0x3a10>
  4058f8:	str	wzr, [sp, #28]
  4058fc:	b	40590c <ferror@plt+0x3a1c>
  405900:	mov	w9, #0x1                   	// #1
  405904:	str	w9, [sp, #28]
  405908:	strb	w9, [x8, #1320]
  40590c:	stp	x1, x2, [sp, #8]
  405910:	str	w0, [sp, #24]
  405914:	add	x0, sp, #0x8
  405918:	mov	w1, wzr
  40591c:	str	x3, [sp, #32]
  405920:	str	wzr, [sp, #40]
  405924:	bl	4051e0 <ferror@plt+0x32f0>
  405928:	ldp	x29, x30, [sp, #48]
  40592c:	add	sp, sp, #0x40
  405930:	ret
  405934:	stp	x29, x30, [sp, #-48]!
  405938:	str	x21, [sp, #16]
  40593c:	stp	x20, x19, [sp, #32]
  405940:	mov	x19, x1
  405944:	mov	x20, x0
  405948:	mov	x21, xzr
  40594c:	mov	x29, sp
  405950:	ldrb	w8, [x19, x21]
  405954:	lsr	w1, w8, #1
  405958:	cmp	w1, #0x20
  40595c:	b.eq	405974 <ferror@plt+0x3a84>  // b.none
  405960:	mov	x0, x20
  405964:	bl	404edc <ferror@plt+0x2fec>
  405968:	add	x21, x21, #0x1
  40596c:	cmp	x21, #0x6
  405970:	b.ne	405950 <ferror@plt+0x3a60>  // b.any
  405974:	ldrb	w8, [x19, #6]
  405978:	ubfx	w1, w8, #1, #4
  40597c:	cbz	w1, 4059ac <ferror@plt+0x3abc>
  405980:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  405984:	add	x0, x0, #0x160
  405988:	bl	401e80 <printf@plt>
  40598c:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  405990:	ldr	x8, [x8, #2136]
  405994:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  405998:	mov	w11, #0x1                   	// #1
  40599c:	ldr	w9, [x8]
  4059a0:	add	w9, w9, w0
  4059a4:	str	w9, [x8]
  4059a8:	str	w11, [x10, #1472]
  4059ac:	ldp	x20, x19, [sp, #32]
  4059b0:	ldr	x21, [sp, #16]
  4059b4:	ldp	x29, x30, [sp], #48
  4059b8:	ret
  4059bc:	stp	x29, x30, [sp, #-16]!
  4059c0:	ldrb	w8, [x1]
  4059c4:	ldrb	w2, [x1, #1]
  4059c8:	ldrb	w3, [x1, #2]
  4059cc:	ldrb	w4, [x1, #3]
  4059d0:	ldrb	w5, [x1, #4]
  4059d4:	ldrb	w6, [x1, #5]
  4059d8:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  4059dc:	add	x0, x0, #0x164
  4059e0:	mov	w1, w8
  4059e4:	mov	x29, sp
  4059e8:	bl	401e80 <printf@plt>
  4059ec:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  4059f0:	ldr	x8, [x8, #2136]
  4059f4:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  4059f8:	mov	w11, #0x1                   	// #1
  4059fc:	ldr	w9, [x8]
  405a00:	add	w9, w9, w0
  405a04:	str	w9, [x8]
  405a08:	str	w11, [x10, #1472]
  405a0c:	ldp	x29, x30, [sp], #16
  405a10:	ret
  405a14:	stp	x29, x30, [sp, #-16]!
  405a18:	ldrb	w1, [x1]
  405a1c:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  405a20:	add	x0, x0, #0x17d
  405a24:	mov	x29, sp
  405a28:	bl	401e80 <printf@plt>
  405a2c:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  405a30:	ldr	x8, [x8, #2136]
  405a34:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  405a38:	mov	w11, #0x1                   	// #1
  405a3c:	ldr	w9, [x8]
  405a40:	add	w9, w9, w0
  405a44:	str	w9, [x8]
  405a48:	str	w11, [x10, #1472]
  405a4c:	ldp	x29, x30, [sp], #16
  405a50:	ret
  405a54:	stp	x29, x30, [sp, #-16]!
  405a58:	ldrsh	w1, [x1]
  405a5c:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  405a60:	add	x0, x0, #0x161
  405a64:	mov	x29, sp
  405a68:	bl	401e80 <printf@plt>
  405a6c:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  405a70:	ldr	x8, [x8, #2136]
  405a74:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  405a78:	mov	w11, #0x1                   	// #1
  405a7c:	ldr	w9, [x8]
  405a80:	add	w9, w9, w0
  405a84:	str	w9, [x8]
  405a88:	str	w11, [x10, #1472]
  405a8c:	ldp	x29, x30, [sp], #16
  405a90:	ret
  405a94:	stp	x29, x30, [sp, #-16]!
  405a98:	ldrb	w8, [x1]
  405a9c:	ldrb	w2, [x1, #1]
  405aa0:	ldrb	w3, [x1, #2]
  405aa4:	ldrb	w4, [x1, #3]
  405aa8:	ldrb	w5, [x1, #4]
  405aac:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  405ab0:	add	x0, x0, #0x182
  405ab4:	mov	w1, w8
  405ab8:	mov	x29, sp
  405abc:	bl	401e80 <printf@plt>
  405ac0:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  405ac4:	ldr	x8, [x8, #2136]
  405ac8:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  405acc:	mov	w11, #0x1                   	// #1
  405ad0:	ldr	w9, [x8]
  405ad4:	add	w9, w9, w0
  405ad8:	str	w9, [x8]
  405adc:	str	w11, [x10, #1472]
  405ae0:	ldp	x29, x30, [sp], #16
  405ae4:	ret
  405ae8:	stp	x29, x30, [sp, #-16]!
  405aec:	ldrb	w8, [x1, #3]
  405af0:	ldrb	w2, [x1, #2]
  405af4:	ldrb	w3, [x1, #1]
  405af8:	ldrb	w4, [x1]
  405afc:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  405b00:	add	x0, x0, #0x16e
  405b04:	mov	w1, w8
  405b08:	mov	x29, sp
  405b0c:	bl	401e80 <printf@plt>
  405b10:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  405b14:	ldr	x8, [x8, #2136]
  405b18:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  405b1c:	mov	w11, #0x1                   	// #1
  405b20:	ldr	w9, [x8]
  405b24:	add	w9, w9, w0
  405b28:	str	w9, [x8]
  405b2c:	str	w11, [x10, #1472]
  405b30:	ldp	x29, x30, [sp], #16
  405b34:	ret
  405b38:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  405b3c:	ldr	x9, [x8, #3504]
  405b40:	cbz	x9, 405b64 <ferror@plt+0x3c74>
  405b44:	mov	w8, w0
  405b48:	adrp	x0, 421000 <argp_failure@@Base+0x16f34>
  405b4c:	add	x0, x0, #0xdb0
  405b50:	ldr	w9, [x0, #16]
  405b54:	cmp	w9, w8
  405b58:	b.eq	405b68 <ferror@plt+0x3c78>  // b.none
  405b5c:	ldr	x9, [x0, #32]!
  405b60:	cbnz	x9, 405b50 <ferror@plt+0x3c60>
  405b64:	mov	x0, xzr
  405b68:	ret
  405b6c:	sub	sp, sp, #0x70
  405b70:	stp	x26, x25, [sp, #48]
  405b74:	adrp	x26, 422000 <argp_failure@@Base+0x17f34>
  405b78:	ldrb	w8, [x26, #1324]
  405b7c:	stp	x20, x19, [sp, #96]
  405b80:	mov	x19, x0
  405b84:	stp	x29, x30, [sp, #16]
  405b88:	stp	x28, x27, [sp, #32]
  405b8c:	stp	x24, x23, [sp, #64]
  405b90:	stp	x22, x21, [sp, #80]
  405b94:	add	x29, sp, #0x10
  405b98:	tbnz	w8, #0, 405d8c <ferror@plt+0x3e9c>
  405b9c:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  405ba0:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  405ba4:	add	x0, x0, #0x197
  405ba8:	add	x1, x1, #0x3d3
  405bac:	stp	xzr, xzr, [sp]
  405bb0:	bl	401bf0 <fopen@plt>
  405bb4:	cbz	x0, 405c28 <ferror@plt+0x3d38>
  405bb8:	mov	x20, x0
  405bbc:	add	x0, sp, #0x8
  405bc0:	mov	x1, sp
  405bc4:	mov	x2, x20
  405bc8:	bl	401d40 <getline@plt>
  405bcc:	tbnz	x0, #63, 405c04 <ferror@plt+0x3d14>
  405bd0:	add	x0, sp, #0x8
  405bd4:	mov	x1, sp
  405bd8:	mov	x2, x20
  405bdc:	bl	401d40 <getline@plt>
  405be0:	tbnz	x0, #63, 405c04 <ferror@plt+0x3d14>
  405be4:	ldr	x21, [sp, #8]
  405be8:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  405bec:	add	x1, x1, #0x5c1
  405bf0:	mov	x0, x21
  405bf4:	bl	401e20 <strstr@plt>
  405bf8:	cbz	x0, 405c4c <ferror@plt+0x3d5c>
  405bfc:	mov	w27, #0x2                   	// #2
  405c00:	b	405c64 <ferror@plt+0x3d74>
  405c04:	bl	401ea0 <__errno_location@plt>
  405c08:	ldr	w1, [x0]
  405c0c:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  405c10:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  405c14:	add	x2, x2, #0x1b4
  405c18:	add	x3, x3, #0x197
  405c1c:	mov	w0, wzr
  405c20:	bl	401b30 <error@plt>
  405c24:	b	405d74 <ferror@plt+0x3e84>
  405c28:	bl	401ea0 <__errno_location@plt>
  405c2c:	ldr	w1, [x0]
  405c30:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  405c34:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  405c38:	add	x2, x2, #0x1a5
  405c3c:	add	x3, x3, #0x197
  405c40:	mov	w0, wzr
  405c44:	bl	401b30 <error@plt>
  405c48:	b	405d84 <ferror@plt+0x3e94>
  405c4c:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  405c50:	add	x1, x1, #0x57f
  405c54:	mov	x0, x21
  405c58:	bl	401e20 <strstr@plt>
  405c5c:	cmp	x0, #0x0
  405c60:	cset	w27, ne  // ne = any
  405c64:	add	x0, sp, #0x8
  405c68:	mov	x1, sp
  405c6c:	mov	x2, x20
  405c70:	bl	401d40 <getline@plt>
  405c74:	cmp	x0, #0x1
  405c78:	b.lt	405d74 <ferror@plt+0x3e84>  // b.tstop
  405c7c:	adrp	x28, 422000 <argp_failure@@Base+0x17f34>
  405c80:	mov	w0, #0xc8                  	// #200
  405c84:	bl	408adc <argp_parse@@Base+0x1794>
  405c88:	ldr	x22, [sp, #8]
  405c8c:	mov	x21, x0
  405c90:	ldrsb	w23, [x22]
  405c94:	cmp	w23, #0x1
  405c98:	b.lt	405cbc <ferror@plt+0x3dcc>  // b.tstop
  405c9c:	bl	401d10 <__ctype_b_loc@plt>
  405ca0:	ldr	x8, [x0]
  405ca4:	and	x9, x23, #0xff
  405ca8:	ldrh	w9, [x8, x9, lsl #1]
  405cac:	tbz	w9, #13, 405cbc <ferror@plt+0x3dcc>
  405cb0:	ldrsb	w23, [x22, #1]!
  405cb4:	cmp	w23, #0x0
  405cb8:	b.gt	405ca4 <ferror@plt+0x3db4>
  405cbc:	mov	w1, #0x3a                  	// #58
  405cc0:	mov	x0, x22
  405cc4:	bl	401d80 <strchr@plt>
  405cc8:	cbz	x0, 405d4c <ferror@plt+0x3e5c>
  405ccc:	sub	x24, x0, x22
  405cd0:	mov	x23, x0
  405cd4:	add	x0, x24, #0x1
  405cd8:	bl	4089ac <argp_parse@@Base+0x1664>
  405cdc:	mov	x1, x22
  405ce0:	mov	x2, x24
  405ce4:	mov	x25, x0
  405ce8:	str	x0, [x21, #8]
  405cec:	bl	401aa0 <memcpy@plt>
  405cf0:	adrp	x8, 40e000 <argp_failure@@Base+0x3f34>
  405cf4:	add	x8, x8, #0x8f8
  405cf8:	ldr	x8, [x8, x27, lsl #3]
  405cfc:	add	x0, x23, #0x1
  405d00:	mov	x1, x21
  405d04:	strb	wzr, [x25, x24]
  405d08:	blr	x8
  405d0c:	cbz	w0, 405d4c <ferror@plt+0x3e5c>
  405d10:	ldr	x8, [x28, #1496]
  405d14:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  405d18:	add	x9, x9, #0x5e0
  405d1c:	add	x0, sp, #0x8
  405d20:	cmp	x8, #0x0
  405d24:	csel	x8, x9, x8, eq  // eq = none
  405d28:	mov	x1, sp
  405d2c:	mov	x2, x20
  405d30:	str	xzr, [x21]
  405d34:	str	x21, [x8]
  405d38:	str	x21, [x28, #1496]
  405d3c:	bl	401d40 <getline@plt>
  405d40:	cmp	x0, #0x0
  405d44:	b.gt	405c80 <ferror@plt+0x3d90>
  405d48:	b	405d74 <ferror@plt+0x3e84>
  405d4c:	bl	401ea0 <__errno_location@plt>
  405d50:	ldr	w1, [x0]
  405d54:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  405d58:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  405d5c:	add	x2, x2, #0x1b4
  405d60:	add	x3, x3, #0x197
  405d64:	mov	w0, wzr
  405d68:	bl	401b30 <error@plt>
  405d6c:	mov	x0, x21
  405d70:	bl	401d50 <free@plt>
  405d74:	mov	x0, x20
  405d78:	bl	401bd0 <fclose@plt>
  405d7c:	ldr	x0, [sp, #8]
  405d80:	bl	401d50 <free@plt>
  405d84:	mov	w8, #0x1                   	// #1
  405d88:	strb	w8, [x26, #1324]
  405d8c:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  405d90:	ldr	x20, [x8, #1504]
  405d94:	cbz	x20, 405db0 <ferror@plt+0x3ec0>
  405d98:	ldr	x0, [x20, #8]
  405d9c:	mov	x1, x19
  405da0:	bl	401d00 <strcmp@plt>
  405da4:	cbz	w0, 405db0 <ferror@plt+0x3ec0>
  405da8:	ldr	x20, [x20]
  405dac:	cbnz	x20, 405d98 <ferror@plt+0x3ea8>
  405db0:	mov	x0, x20
  405db4:	ldp	x20, x19, [sp, #96]
  405db8:	ldp	x22, x21, [sp, #80]
  405dbc:	ldp	x24, x23, [sp, #64]
  405dc0:	ldp	x26, x25, [sp, #48]
  405dc4:	ldp	x28, x27, [sp, #32]
  405dc8:	ldp	x29, x30, [sp, #16]
  405dcc:	add	sp, sp, #0x70
  405dd0:	ret
  405dd4:	stp	x29, x30, [sp, #-48]!
  405dd8:	stp	x20, x19, [sp, #32]
  405ddc:	mov	x20, x0
  405de0:	ldr	x0, [x0, #8]
  405de4:	str	x21, [sp, #16]
  405de8:	mov	x29, sp
  405dec:	mov	x19, x2
  405df0:	mov	w21, w1
  405df4:	bl	405b6c <ferror@plt+0x3c7c>
  405df8:	cmp	x0, #0x0
  405dfc:	mov	x0, x20
  405e00:	mov	w1, w21
  405e04:	mov	x2, x19
  405e08:	ldp	x20, x19, [sp, #32]
  405e0c:	ldr	x21, [sp, #16]
  405e10:	cset	w3, eq  // eq = none
  405e14:	ldp	x29, x30, [sp], #48
  405e18:	b	4051c4 <ferror@plt+0x32d4>
  405e1c:	stp	x29, x30, [sp, #-48]!
  405e20:	stp	x20, x19, [sp, #32]
  405e24:	mov	x20, x0
  405e28:	ldr	x0, [x0, #8]
  405e2c:	str	x21, [sp, #16]
  405e30:	mov	x29, sp
  405e34:	mov	x19, x2
  405e38:	mov	w21, w1
  405e3c:	bl	405b6c <ferror@plt+0x3c7c>
  405e40:	cbz	x0, 405e64 <ferror@plt+0x3f74>
  405e44:	ldr	x3, [x0, #16]
  405e48:	mov	x0, x20
  405e4c:	mov	w1, w21
  405e50:	mov	x2, x19
  405e54:	ldp	x20, x19, [sp, #32]
  405e58:	ldr	x21, [sp, #16]
  405e5c:	ldp	x29, x30, [sp], #48
  405e60:	b	4050ac <ferror@plt+0x31bc>
  405e64:	mov	x0, x20
  405e68:	ldp	x20, x19, [sp, #32]
  405e6c:	ldr	x21, [sp, #16]
  405e70:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  405e74:	add	x1, x1, #0xc0a
  405e78:	ldp	x29, x30, [sp], #48
  405e7c:	b	404f58 <ferror@plt+0x3068>
  405e80:	stp	x29, x30, [sp, #-48]!
  405e84:	stp	x20, x19, [sp, #32]
  405e88:	mov	x20, x0
  405e8c:	ldr	x0, [x0, #8]
  405e90:	str	x21, [sp, #16]
  405e94:	mov	x29, sp
  405e98:	mov	x19, x2
  405e9c:	mov	w21, w1
  405ea0:	bl	405b6c <ferror@plt+0x3c7c>
  405ea4:	cbz	x0, 405ec8 <ferror@plt+0x3fd8>
  405ea8:	ldr	x3, [x0, #24]
  405eac:	mov	x0, x20
  405eb0:	mov	w1, w21
  405eb4:	mov	x2, x19
  405eb8:	ldp	x20, x19, [sp, #32]
  405ebc:	ldr	x21, [sp, #16]
  405ec0:	ldp	x29, x30, [sp], #48
  405ec4:	b	4050ac <ferror@plt+0x31bc>
  405ec8:	mov	x0, x20
  405ecc:	ldp	x20, x19, [sp, #32]
  405ed0:	ldr	x21, [sp, #16]
  405ed4:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  405ed8:	add	x1, x1, #0xc1f
  405edc:	ldp	x29, x30, [sp], #48
  405ee0:	b	404f58 <ferror@plt+0x3068>
  405ee4:	stp	x29, x30, [sp, #-48]!
  405ee8:	stp	x20, x19, [sp, #32]
  405eec:	mov	x20, x0
  405ef0:	ldr	x0, [x0, #8]
  405ef4:	str	x21, [sp, #16]
  405ef8:	mov	x29, sp
  405efc:	mov	x19, x2
  405f00:	mov	w21, w1
  405f04:	bl	405b6c <ferror@plt+0x3c7c>
  405f08:	cbz	x0, 405f2c <ferror@plt+0x403c>
  405f0c:	ldr	x3, [x0, #32]
  405f10:	mov	x0, x20
  405f14:	mov	w1, w21
  405f18:	mov	x2, x19
  405f1c:	ldp	x20, x19, [sp, #32]
  405f20:	ldr	x21, [sp, #16]
  405f24:	ldp	x29, x30, [sp], #48
  405f28:	b	4050ac <ferror@plt+0x31bc>
  405f2c:	mov	x0, x20
  405f30:	ldp	x20, x19, [sp, #32]
  405f34:	ldr	x21, [sp, #16]
  405f38:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  405f3c:	add	x1, x1, #0xc34
  405f40:	ldp	x29, x30, [sp], #48
  405f44:	b	404f58 <ferror@plt+0x3068>
  405f48:	stp	x29, x30, [sp, #-48]!
  405f4c:	stp	x20, x19, [sp, #32]
  405f50:	mov	x20, x0
  405f54:	ldr	x0, [x0, #8]
  405f58:	str	x21, [sp, #16]
  405f5c:	mov	x29, sp
  405f60:	mov	x19, x2
  405f64:	mov	w21, w1
  405f68:	bl	405b6c <ferror@plt+0x3c7c>
  405f6c:	cbz	x0, 405f90 <ferror@plt+0x40a0>
  405f70:	ldr	x3, [x0, #40]
  405f74:	mov	x0, x20
  405f78:	mov	w1, w21
  405f7c:	mov	x2, x19
  405f80:	ldp	x20, x19, [sp, #32]
  405f84:	ldr	x21, [sp, #16]
  405f88:	ldp	x29, x30, [sp], #48
  405f8c:	b	4050ac <ferror@plt+0x31bc>
  405f90:	mov	x0, x20
  405f94:	ldp	x20, x19, [sp, #32]
  405f98:	ldr	x21, [sp, #16]
  405f9c:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  405fa0:	add	x1, x1, #0xc47
  405fa4:	ldp	x29, x30, [sp], #48
  405fa8:	b	404f58 <ferror@plt+0x3068>
  405fac:	stp	x29, x30, [sp, #-48]!
  405fb0:	stp	x20, x19, [sp, #32]
  405fb4:	mov	x20, x0
  405fb8:	ldr	x0, [x0, #8]
  405fbc:	str	x21, [sp, #16]
  405fc0:	mov	x29, sp
  405fc4:	mov	x19, x2
  405fc8:	mov	w21, w1
  405fcc:	bl	405b6c <ferror@plt+0x3c7c>
  405fd0:	cbz	x0, 405ff4 <ferror@plt+0x4104>
  405fd4:	ldr	x3, [x0, #48]
  405fd8:	mov	x0, x20
  405fdc:	mov	w1, w21
  405fe0:	mov	x2, x19
  405fe4:	ldp	x20, x19, [sp, #32]
  405fe8:	ldr	x21, [sp, #16]
  405fec:	ldp	x29, x30, [sp], #48
  405ff0:	b	4050ac <ferror@plt+0x31bc>
  405ff4:	mov	x0, x20
  405ff8:	ldp	x20, x19, [sp, #32]
  405ffc:	ldr	x21, [sp, #16]
  406000:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406004:	add	x1, x1, #0xc5a
  406008:	ldp	x29, x30, [sp], #48
  40600c:	b	404f58 <ferror@plt+0x3068>
  406010:	stp	x29, x30, [sp, #-48]!
  406014:	stp	x20, x19, [sp, #32]
  406018:	mov	x20, x0
  40601c:	ldr	x0, [x0, #8]
  406020:	str	x21, [sp, #16]
  406024:	mov	x29, sp
  406028:	mov	x19, x2
  40602c:	mov	w21, w1
  406030:	bl	405b6c <ferror@plt+0x3c7c>
  406034:	cbz	x0, 406058 <ferror@plt+0x4168>
  406038:	ldr	x3, [x0, #56]
  40603c:	mov	x0, x20
  406040:	mov	w1, w21
  406044:	mov	x2, x19
  406048:	ldp	x20, x19, [sp, #32]
  40604c:	ldr	x21, [sp, #16]
  406050:	ldp	x29, x30, [sp], #48
  406054:	b	4050ac <ferror@plt+0x31bc>
  406058:	mov	x0, x20
  40605c:	ldp	x20, x19, [sp, #32]
  406060:	ldr	x21, [sp, #16]
  406064:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406068:	add	x1, x1, #0xc6e
  40606c:	ldp	x29, x30, [sp], #48
  406070:	b	404f58 <ferror@plt+0x3068>
  406074:	stp	x29, x30, [sp, #-48]!
  406078:	stp	x20, x19, [sp, #32]
  40607c:	mov	x20, x0
  406080:	ldr	x0, [x0, #8]
  406084:	str	x21, [sp, #16]
  406088:	mov	x29, sp
  40608c:	mov	x19, x2
  406090:	mov	w21, w1
  406094:	bl	405b6c <ferror@plt+0x3c7c>
  406098:	cbz	x0, 4060bc <ferror@plt+0x41cc>
  40609c:	ldr	x3, [x0, #64]
  4060a0:	mov	x0, x20
  4060a4:	mov	w1, w21
  4060a8:	mov	x2, x19
  4060ac:	ldp	x20, x19, [sp, #32]
  4060b0:	ldr	x21, [sp, #16]
  4060b4:	ldp	x29, x30, [sp], #48
  4060b8:	b	4050ac <ferror@plt+0x31bc>
  4060bc:	mov	x0, x20
  4060c0:	ldp	x20, x19, [sp, #32]
  4060c4:	ldr	x21, [sp, #16]
  4060c8:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4060cc:	add	x1, x1, #0xc82
  4060d0:	ldp	x29, x30, [sp], #48
  4060d4:	b	404f58 <ferror@plt+0x3068>
  4060d8:	stp	x29, x30, [sp, #-48]!
  4060dc:	stp	x20, x19, [sp, #32]
  4060e0:	mov	x20, x0
  4060e4:	ldr	x0, [x0, #8]
  4060e8:	str	x21, [sp, #16]
  4060ec:	mov	x29, sp
  4060f0:	mov	x19, x2
  4060f4:	mov	w21, w1
  4060f8:	bl	405b6c <ferror@plt+0x3c7c>
  4060fc:	cbz	x0, 406120 <ferror@plt+0x4230>
  406100:	ldr	x3, [x0, #72]
  406104:	mov	x0, x20
  406108:	mov	w1, w21
  40610c:	mov	x2, x19
  406110:	ldp	x20, x19, [sp, #32]
  406114:	ldr	x21, [sp, #16]
  406118:	ldp	x29, x30, [sp], #48
  40611c:	b	4050ac <ferror@plt+0x31bc>
  406120:	mov	x0, x20
  406124:	ldp	x20, x19, [sp, #32]
  406128:	ldr	x21, [sp, #16]
  40612c:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406130:	add	x1, x1, #0xc97
  406134:	ldp	x29, x30, [sp], #48
  406138:	b	404f58 <ferror@plt+0x3068>
  40613c:	stp	x29, x30, [sp, #-48]!
  406140:	stp	x20, x19, [sp, #32]
  406144:	mov	x20, x0
  406148:	ldr	x0, [x0, #8]
  40614c:	str	x21, [sp, #16]
  406150:	mov	x29, sp
  406154:	mov	x19, x2
  406158:	mov	w21, w1
  40615c:	bl	405b6c <ferror@plt+0x3c7c>
  406160:	cbz	x0, 406184 <ferror@plt+0x4294>
  406164:	ldr	x3, [x0, #80]
  406168:	mov	x0, x20
  40616c:	mov	w1, w21
  406170:	mov	x2, x19
  406174:	ldp	x20, x19, [sp, #32]
  406178:	ldr	x21, [sp, #16]
  40617c:	ldp	x29, x30, [sp], #48
  406180:	b	4050ac <ferror@plt+0x31bc>
  406184:	mov	x0, x20
  406188:	ldp	x20, x19, [sp, #32]
  40618c:	ldr	x21, [sp, #16]
  406190:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406194:	add	x1, x1, #0xcac
  406198:	ldp	x29, x30, [sp], #48
  40619c:	b	404f58 <ferror@plt+0x3068>
  4061a0:	stp	x29, x30, [sp, #-48]!
  4061a4:	stp	x20, x19, [sp, #32]
  4061a8:	mov	x20, x0
  4061ac:	ldr	x0, [x0, #8]
  4061b0:	str	x21, [sp, #16]
  4061b4:	mov	x29, sp
  4061b8:	mov	x19, x2
  4061bc:	mov	w21, w1
  4061c0:	bl	405b6c <ferror@plt+0x3c7c>
  4061c4:	cbz	x0, 4061e8 <ferror@plt+0x42f8>
  4061c8:	ldr	x3, [x0, #88]
  4061cc:	mov	x0, x20
  4061d0:	mov	w1, w21
  4061d4:	mov	x2, x19
  4061d8:	ldp	x20, x19, [sp, #32]
  4061dc:	ldr	x21, [sp, #16]
  4061e0:	ldp	x29, x30, [sp], #48
  4061e4:	b	4050ac <ferror@plt+0x31bc>
  4061e8:	mov	x0, x20
  4061ec:	ldp	x20, x19, [sp, #32]
  4061f0:	ldr	x21, [sp, #16]
  4061f4:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4061f8:	add	x1, x1, #0xcc3
  4061fc:	ldp	x29, x30, [sp], #48
  406200:	b	404f58 <ferror@plt+0x3068>
  406204:	stp	x29, x30, [sp, #-48]!
  406208:	stp	x20, x19, [sp, #32]
  40620c:	mov	x20, x0
  406210:	ldr	x0, [x0, #8]
  406214:	str	x21, [sp, #16]
  406218:	mov	x29, sp
  40621c:	mov	x19, x2
  406220:	mov	w21, w1
  406224:	bl	405b6c <ferror@plt+0x3c7c>
  406228:	cbz	x0, 40624c <ferror@plt+0x435c>
  40622c:	ldr	x3, [x0, #96]
  406230:	mov	x0, x20
  406234:	mov	w1, w21
  406238:	mov	x2, x19
  40623c:	ldp	x20, x19, [sp, #32]
  406240:	ldr	x21, [sp, #16]
  406244:	ldp	x29, x30, [sp], #48
  406248:	b	4050ac <ferror@plt+0x31bc>
  40624c:	mov	x0, x20
  406250:	ldp	x20, x19, [sp, #32]
  406254:	ldr	x21, [sp, #16]
  406258:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  40625c:	add	x1, x1, #0xcdb
  406260:	ldp	x29, x30, [sp], #48
  406264:	b	404f58 <ferror@plt+0x3068>
  406268:	stp	x29, x30, [sp, #-48]!
  40626c:	stp	x20, x19, [sp, #32]
  406270:	mov	x20, x0
  406274:	ldr	x0, [x0, #8]
  406278:	str	x21, [sp, #16]
  40627c:	mov	x29, sp
  406280:	mov	x19, x2
  406284:	mov	w21, w1
  406288:	bl	405b6c <ferror@plt+0x3c7c>
  40628c:	cbz	x0, 4062b0 <ferror@plt+0x43c0>
  406290:	ldr	x3, [x0, #104]
  406294:	mov	x0, x20
  406298:	mov	w1, w21
  40629c:	mov	x2, x19
  4062a0:	ldp	x20, x19, [sp, #32]
  4062a4:	ldr	x21, [sp, #16]
  4062a8:	ldp	x29, x30, [sp], #48
  4062ac:	b	4050ac <ferror@plt+0x31bc>
  4062b0:	mov	x0, x20
  4062b4:	ldp	x20, x19, [sp, #32]
  4062b8:	ldr	x21, [sp, #16]
  4062bc:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4062c0:	add	x1, x1, #0xcf3
  4062c4:	ldp	x29, x30, [sp], #48
  4062c8:	b	404f58 <ferror@plt+0x3068>
  4062cc:	stp	x29, x30, [sp, #-48]!
  4062d0:	stp	x20, x19, [sp, #32]
  4062d4:	mov	x20, x0
  4062d8:	ldr	x0, [x0, #8]
  4062dc:	str	x21, [sp, #16]
  4062e0:	mov	x29, sp
  4062e4:	mov	x19, x2
  4062e8:	mov	w21, w1
  4062ec:	bl	405b6c <ferror@plt+0x3c7c>
  4062f0:	cbz	x0, 406314 <ferror@plt+0x4424>
  4062f4:	ldr	x3, [x0, #112]
  4062f8:	mov	x0, x20
  4062fc:	mov	w1, w21
  406300:	mov	x2, x19
  406304:	ldp	x20, x19, [sp, #32]
  406308:	ldr	x21, [sp, #16]
  40630c:	ldp	x29, x30, [sp], #48
  406310:	b	4050ac <ferror@plt+0x31bc>
  406314:	mov	x0, x20
  406318:	ldp	x20, x19, [sp, #32]
  40631c:	ldr	x21, [sp, #16]
  406320:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406324:	add	x1, x1, #0xd08
  406328:	ldp	x29, x30, [sp], #48
  40632c:	b	404f58 <ferror@plt+0x3068>
  406330:	stp	x29, x30, [sp, #-48]!
  406334:	stp	x20, x19, [sp, #32]
  406338:	mov	x20, x0
  40633c:	ldr	x0, [x0, #8]
  406340:	str	x21, [sp, #16]
  406344:	mov	x29, sp
  406348:	mov	x19, x2
  40634c:	mov	w21, w1
  406350:	bl	405b6c <ferror@plt+0x3c7c>
  406354:	cbz	x0, 406378 <ferror@plt+0x4488>
  406358:	ldr	x3, [x0, #120]
  40635c:	mov	x0, x20
  406360:	mov	w1, w21
  406364:	mov	x2, x19
  406368:	ldp	x20, x19, [sp, #32]
  40636c:	ldr	x21, [sp, #16]
  406370:	ldp	x29, x30, [sp], #48
  406374:	b	4050ac <ferror@plt+0x31bc>
  406378:	mov	x0, x20
  40637c:	ldp	x20, x19, [sp, #32]
  406380:	ldr	x21, [sp, #16]
  406384:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406388:	add	x1, x1, #0xd23
  40638c:	ldp	x29, x30, [sp], #48
  406390:	b	404f58 <ferror@plt+0x3068>
  406394:	stp	x29, x30, [sp, #-48]!
  406398:	stp	x20, x19, [sp, #32]
  40639c:	mov	x20, x0
  4063a0:	ldr	x0, [x0, #8]
  4063a4:	str	x21, [sp, #16]
  4063a8:	mov	x29, sp
  4063ac:	mov	x19, x2
  4063b0:	mov	w21, w1
  4063b4:	bl	405b6c <ferror@plt+0x3c7c>
  4063b8:	cbz	x0, 4063dc <ferror@plt+0x44ec>
  4063bc:	ldr	x3, [x0, #128]
  4063c0:	mov	x0, x20
  4063c4:	mov	w1, w21
  4063c8:	mov	x2, x19
  4063cc:	ldp	x20, x19, [sp, #32]
  4063d0:	ldr	x21, [sp, #16]
  4063d4:	ldp	x29, x30, [sp], #48
  4063d8:	b	4050ac <ferror@plt+0x31bc>
  4063dc:	mov	x0, x20
  4063e0:	ldp	x20, x19, [sp, #32]
  4063e4:	ldr	x21, [sp, #16]
  4063e8:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4063ec:	add	x1, x1, #0xd3c
  4063f0:	ldp	x29, x30, [sp], #48
  4063f4:	b	404f58 <ferror@plt+0x3068>
  4063f8:	stp	x29, x30, [sp, #-48]!
  4063fc:	stp	x20, x19, [sp, #32]
  406400:	mov	x20, x0
  406404:	ldr	x0, [x0, #8]
  406408:	str	x21, [sp, #16]
  40640c:	mov	x29, sp
  406410:	mov	x19, x2
  406414:	mov	w21, w1
  406418:	bl	405b6c <ferror@plt+0x3c7c>
  40641c:	cbz	x0, 406440 <ferror@plt+0x4550>
  406420:	ldr	x3, [x0, #136]
  406424:	mov	x0, x20
  406428:	mov	w1, w21
  40642c:	mov	x2, x19
  406430:	ldp	x20, x19, [sp, #32]
  406434:	ldr	x21, [sp, #16]
  406438:	ldp	x29, x30, [sp], #48
  40643c:	b	4050ac <ferror@plt+0x31bc>
  406440:	mov	x0, x20
  406444:	ldp	x20, x19, [sp, #32]
  406448:	ldr	x21, [sp, #16]
  40644c:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406450:	add	x1, x1, #0xd54
  406454:	ldp	x29, x30, [sp], #48
  406458:	b	404f58 <ferror@plt+0x3068>
  40645c:	stp	x29, x30, [sp, #-48]!
  406460:	stp	x20, x19, [sp, #32]
  406464:	mov	x20, x0
  406468:	ldr	x0, [x0, #8]
  40646c:	str	x21, [sp, #16]
  406470:	mov	x29, sp
  406474:	mov	x19, x2
  406478:	mov	w21, w1
  40647c:	bl	405b6c <ferror@plt+0x3c7c>
  406480:	cbz	x0, 4064a4 <ferror@plt+0x45b4>
  406484:	ldr	x3, [x0, #144]
  406488:	mov	x0, x20
  40648c:	mov	w1, w21
  406490:	mov	x2, x19
  406494:	ldp	x20, x19, [sp, #32]
  406498:	ldr	x21, [sp, #16]
  40649c:	ldp	x29, x30, [sp], #48
  4064a0:	b	4050ac <ferror@plt+0x31bc>
  4064a4:	mov	x0, x20
  4064a8:	ldp	x20, x19, [sp, #32]
  4064ac:	ldr	x21, [sp, #16]
  4064b0:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4064b4:	add	x1, x1, #0xd6e
  4064b8:	ldp	x29, x30, [sp], #48
  4064bc:	b	404f58 <ferror@plt+0x3068>
  4064c0:	stp	x29, x30, [sp, #-48]!
  4064c4:	stp	x20, x19, [sp, #32]
  4064c8:	mov	x20, x0
  4064cc:	ldr	x0, [x0, #8]
  4064d0:	str	x21, [sp, #16]
  4064d4:	mov	x29, sp
  4064d8:	mov	x19, x2
  4064dc:	mov	w21, w1
  4064e0:	bl	405b6c <ferror@plt+0x3c7c>
  4064e4:	cbz	x0, 406508 <ferror@plt+0x4618>
  4064e8:	ldr	x3, [x0, #152]
  4064ec:	mov	x0, x20
  4064f0:	mov	w1, w21
  4064f4:	mov	x2, x19
  4064f8:	ldp	x20, x19, [sp, #32]
  4064fc:	ldr	x21, [sp, #16]
  406500:	ldp	x29, x30, [sp], #48
  406504:	b	4050ac <ferror@plt+0x31bc>
  406508:	mov	x0, x20
  40650c:	ldp	x20, x19, [sp, #32]
  406510:	ldr	x21, [sp, #16]
  406514:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406518:	add	x1, x1, #0xd87
  40651c:	ldp	x29, x30, [sp], #48
  406520:	b	404f58 <ferror@plt+0x3068>
  406524:	stp	x29, x30, [sp, #-48]!
  406528:	stp	x20, x19, [sp, #32]
  40652c:	mov	x20, x0
  406530:	ldr	x0, [x0, #8]
  406534:	str	x21, [sp, #16]
  406538:	mov	x29, sp
  40653c:	mov	x19, x2
  406540:	mov	w21, w1
  406544:	bl	405b6c <ferror@plt+0x3c7c>
  406548:	cbz	x0, 40656c <ferror@plt+0x467c>
  40654c:	ldr	x3, [x0, #160]
  406550:	mov	x0, x20
  406554:	mov	w1, w21
  406558:	mov	x2, x19
  40655c:	ldp	x20, x19, [sp, #32]
  406560:	ldr	x21, [sp, #16]
  406564:	ldp	x29, x30, [sp], #48
  406568:	b	4050ac <ferror@plt+0x31bc>
  40656c:	mov	x0, x20
  406570:	ldp	x20, x19, [sp, #32]
  406574:	ldr	x21, [sp, #16]
  406578:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  40657c:	add	x1, x1, #0xda2
  406580:	ldp	x29, x30, [sp], #48
  406584:	b	404f58 <ferror@plt+0x3068>
  406588:	stp	x29, x30, [sp, #-48]!
  40658c:	stp	x20, x19, [sp, #32]
  406590:	mov	x20, x0
  406594:	ldr	x0, [x0, #8]
  406598:	str	x21, [sp, #16]
  40659c:	mov	x29, sp
  4065a0:	mov	x19, x2
  4065a4:	mov	w21, w1
  4065a8:	bl	405b6c <ferror@plt+0x3c7c>
  4065ac:	cbz	x0, 4065d0 <ferror@plt+0x46e0>
  4065b0:	ldr	x3, [x0, #168]
  4065b4:	mov	x0, x20
  4065b8:	mov	w1, w21
  4065bc:	mov	x2, x19
  4065c0:	ldp	x20, x19, [sp, #32]
  4065c4:	ldr	x21, [sp, #16]
  4065c8:	ldp	x29, x30, [sp], #48
  4065cc:	b	4050ac <ferror@plt+0x31bc>
  4065d0:	mov	x0, x20
  4065d4:	ldp	x20, x19, [sp, #32]
  4065d8:	ldr	x21, [sp, #16]
  4065dc:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4065e0:	add	x1, x1, #0xdbe
  4065e4:	ldp	x29, x30, [sp], #48
  4065e8:	b	404f58 <ferror@plt+0x3068>
  4065ec:	stp	x29, x30, [sp, #-48]!
  4065f0:	stp	x20, x19, [sp, #32]
  4065f4:	mov	x20, x0
  4065f8:	ldr	x0, [x0, #8]
  4065fc:	str	x21, [sp, #16]
  406600:	mov	x29, sp
  406604:	mov	x19, x2
  406608:	mov	w21, w1
  40660c:	bl	405b6c <ferror@plt+0x3c7c>
  406610:	cbz	x0, 406634 <ferror@plt+0x4744>
  406614:	ldr	x3, [x0, #176]
  406618:	mov	x0, x20
  40661c:	mov	w1, w21
  406620:	mov	x2, x19
  406624:	ldp	x20, x19, [sp, #32]
  406628:	ldr	x21, [sp, #16]
  40662c:	ldp	x29, x30, [sp], #48
  406630:	b	4050ac <ferror@plt+0x31bc>
  406634:	mov	x0, x20
  406638:	ldp	x20, x19, [sp, #32]
  40663c:	ldr	x21, [sp, #16]
  406640:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406644:	add	x1, x1, #0xdda
  406648:	ldp	x29, x30, [sp], #48
  40664c:	b	404f58 <ferror@plt+0x3068>
  406650:	stp	x29, x30, [sp, #-48]!
  406654:	stp	x20, x19, [sp, #32]
  406658:	mov	x20, x0
  40665c:	ldr	x0, [x0, #8]
  406660:	str	x21, [sp, #16]
  406664:	mov	x29, sp
  406668:	mov	x19, x2
  40666c:	mov	w21, w1
  406670:	bl	405b6c <ferror@plt+0x3c7c>
  406674:	cbz	x0, 406698 <ferror@plt+0x47a8>
  406678:	ldr	x3, [x0, #184]
  40667c:	mov	x0, x20
  406680:	mov	w1, w21
  406684:	mov	x2, x19
  406688:	ldp	x20, x19, [sp, #32]
  40668c:	ldr	x21, [sp, #16]
  406690:	ldp	x29, x30, [sp], #48
  406694:	b	4050ac <ferror@plt+0x31bc>
  406698:	mov	x0, x20
  40669c:	ldp	x20, x19, [sp, #32]
  4066a0:	ldr	x21, [sp, #16]
  4066a4:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  4066a8:	add	x1, x1, #0xdf3
  4066ac:	ldp	x29, x30, [sp], #48
  4066b0:	b	404f58 <ferror@plt+0x3068>
  4066b4:	stp	x29, x30, [sp, #-48]!
  4066b8:	stp	x20, x19, [sp, #32]
  4066bc:	mov	x20, x0
  4066c0:	ldr	x0, [x0, #8]
  4066c4:	str	x21, [sp, #16]
  4066c8:	mov	x29, sp
  4066cc:	mov	x19, x2
  4066d0:	mov	w21, w1
  4066d4:	bl	405b6c <ferror@plt+0x3c7c>
  4066d8:	cbz	x0, 4066fc <ferror@plt+0x480c>
  4066dc:	ldr	x3, [x0, #192]
  4066e0:	mov	x0, x20
  4066e4:	mov	w1, w21
  4066e8:	mov	x2, x19
  4066ec:	ldp	x20, x19, [sp, #32]
  4066f0:	ldr	x21, [sp, #16]
  4066f4:	ldp	x29, x30, [sp], #48
  4066f8:	b	4050ac <ferror@plt+0x31bc>
  4066fc:	mov	x0, x20
  406700:	ldp	x20, x19, [sp, #32]
  406704:	ldr	x21, [sp, #16]
  406708:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  40670c:	add	x1, x1, #0xe11
  406710:	ldp	x29, x30, [sp], #48
  406714:	b	404f58 <ferror@plt+0x3068>
  406718:	stp	x29, x30, [sp, #-48]!
  40671c:	stp	x20, x19, [sp, #32]
  406720:	mov	x20, x0
  406724:	mov	x19, x2
  406728:	ldr	w0, [x0, #16]
  40672c:	ldr	x2, [x20, #8]
  406730:	str	x21, [sp, #16]
  406734:	mov	w21, w1
  406738:	mov	w1, #0x8927                	// #35111
  40673c:	mov	x29, sp
  406740:	bl	408be8 <argp_parse@@Base+0x18a0>
  406744:	tbz	w0, #31, 40675c <ferror@plt+0x486c>
  406748:	mov	w3, #0x1                   	// #1
  40674c:	mov	x0, x20
  406750:	mov	w1, w21
  406754:	mov	x2, x19
  406758:	bl	4051c4 <ferror@plt+0x32d4>
  40675c:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  406760:	ldr	x8, [x8, #3504]
  406764:	cbz	x8, 40678c <ferror@plt+0x489c>
  406768:	ldr	x8, [x20, #8]
  40676c:	ldrh	w9, [x8, #16]
  406770:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  406774:	add	x8, x8, #0xdd0
  406778:	ldur	w10, [x8, #-16]
  40677c:	cmp	w10, w9
  406780:	b.eq	406794 <ferror@plt+0x48a4>  // b.none
  406784:	ldr	x10, [x8], #32
  406788:	cbnz	x10, 406778 <ferror@plt+0x4888>
  40678c:	mov	w3, #0x1                   	// #1
  406790:	b	4067a0 <ferror@plt+0x48b0>
  406794:	ldur	x8, [x8, #-8]
  406798:	cmp	x8, #0x0
  40679c:	cset	w3, eq  // eq = none
  4067a0:	mov	x0, x20
  4067a4:	mov	w1, w21
  4067a8:	mov	x2, x19
  4067ac:	ldp	x20, x19, [sp, #32]
  4067b0:	ldr	x21, [sp, #16]
  4067b4:	ldp	x29, x30, [sp], #48
  4067b8:	b	4051c4 <ferror@plt+0x32d4>
  4067bc:	stp	x29, x30, [sp, #-32]!
  4067c0:	str	x19, [sp, #16]
  4067c4:	mov	x19, x0
  4067c8:	ldr	w0, [x0, #16]
  4067cc:	ldr	x2, [x19, #8]
  4067d0:	mov	w1, #0x8927                	// #35111
  4067d4:	mov	x29, sp
  4067d8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4067dc:	tbnz	w0, #31, 406814 <ferror@plt+0x4924>
  4067e0:	ldr	x8, [x19, #8]
  4067e4:	adrp	x10, 421000 <argp_failure@@Base+0x16f34>
  4067e8:	ldrh	w9, [x8, #16]!
  4067ec:	ldr	x10, [x10, #3504]
  4067f0:	cbz	x10, 406854 <ferror@plt+0x4964>
  4067f4:	adrp	x10, 421000 <argp_failure@@Base+0x16f34>
  4067f8:	add	x10, x10, #0xdd0
  4067fc:	ldur	w11, [x10, #-16]
  406800:	cmp	w11, w9
  406804:	b.eq	406838 <ferror@plt+0x4948>  // b.none
  406808:	ldr	x11, [x10], #32
  40680c:	cbnz	x11, 4067fc <ferror@plt+0x490c>
  406810:	b	406854 <ferror@plt+0x4964>
  406814:	bl	401ea0 <__errno_location@plt>
  406818:	ldr	w1, [x0]
  40681c:	ldr	x3, [x19, #8]
  406820:	ldr	x19, [sp, #16]
  406824:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406828:	add	x2, x2, #0xe2c
  40682c:	mov	w0, #0x1                   	// #1
  406830:	ldp	x29, x30, [sp], #32
  406834:	b	401b30 <error@plt>
  406838:	ldur	x2, [x10, #-8]
  40683c:	cbz	x2, 406854 <ferror@plt+0x4964>
  406840:	mov	x0, x19
  406844:	ldr	x19, [sp, #16]
  406848:	add	x1, x8, #0x2
  40684c:	ldp	x29, x30, [sp], #32
  406850:	br	x2
  406854:	mov	x0, x19
  406858:	ldr	x19, [sp, #16]
  40685c:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406860:	add	x1, x1, #0xe54
  406864:	ldp	x29, x30, [sp], #32
  406868:	b	404f58 <ferror@plt+0x3068>
  40686c:	stp	x29, x30, [sp, #-48]!
  406870:	stp	x20, x19, [sp, #32]
  406874:	mov	x20, x0
  406878:	mov	x19, x2
  40687c:	ldr	w0, [x0, #16]
  406880:	ldr	x2, [x20, #8]
  406884:	str	x21, [sp, #16]
  406888:	mov	w21, w1
  40688c:	mov	w1, #0x8927                	// #35111
  406890:	mov	x29, sp
  406894:	bl	408be8 <argp_parse@@Base+0x18a0>
  406898:	lsr	w3, w0, #31
  40689c:	mov	x0, x20
  4068a0:	mov	w1, w21
  4068a4:	mov	x2, x19
  4068a8:	ldp	x20, x19, [sp, #32]
  4068ac:	ldr	x21, [sp, #16]
  4068b0:	ldp	x29, x30, [sp], #48
  4068b4:	b	4051c4 <ferror@plt+0x32d4>
  4068b8:	stp	x29, x30, [sp, #-32]!
  4068bc:	str	x19, [sp, #16]
  4068c0:	mov	x19, x0
  4068c4:	ldr	w0, [x0, #16]
  4068c8:	ldr	x2, [x19, #8]
  4068cc:	mov	w1, #0x8927                	// #35111
  4068d0:	mov	x29, sp
  4068d4:	bl	408be8 <argp_parse@@Base+0x18a0>
  4068d8:	tbnz	w0, #31, 40691c <ferror@plt+0x4a2c>
  4068dc:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  4068e0:	ldr	x8, [x8, #3504]
  4068e4:	cbz	x8, 406910 <ferror@plt+0x4a20>
  4068e8:	ldr	x8, [x19, #8]
  4068ec:	ldrh	w9, [x8, #16]
  4068f0:	adrp	x8, 421000 <argp_failure@@Base+0x16f34>
  4068f4:	add	x8, x8, #0xdc0
  4068f8:	ldr	w10, [x8]
  4068fc:	cmp	w10, w9
  406900:	b.eq	406940 <ferror@plt+0x4a50>  // b.none
  406904:	ldr	x10, [x8, #16]
  406908:	add	x8, x8, #0x20
  40690c:	cbnz	x10, 4068f8 <ferror@plt+0x4a08>
  406910:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406914:	add	x1, x1, #0xe65
  406918:	b	406944 <ferror@plt+0x4a54>
  40691c:	bl	401ea0 <__errno_location@plt>
  406920:	ldr	w1, [x0]
  406924:	ldr	x3, [x19, #8]
  406928:	ldr	x19, [sp, #16]
  40692c:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406930:	add	x2, x2, #0xe2c
  406934:	mov	w0, #0x1                   	// #1
  406938:	ldp	x29, x30, [sp], #32
  40693c:	b	401b30 <error@plt>
  406940:	ldur	x1, [x8, #-8]
  406944:	mov	x0, x19
  406948:	ldr	x19, [sp, #16]
  40694c:	ldp	x29, x30, [sp], #32
  406950:	b	404f58 <ferror@plt+0x3068>
  406954:	stp	x29, x30, [sp, #-48]!
  406958:	stp	x20, x19, [sp, #32]
  40695c:	mov	x20, x0
  406960:	mov	x19, x2
  406964:	ldr	w0, [x0, #16]
  406968:	ldr	x2, [x20, #8]
  40696c:	str	x21, [sp, #16]
  406970:	mov	w21, w1
  406974:	mov	w1, #0x891d                	// #35101
  406978:	mov	x29, sp
  40697c:	bl	408be8 <argp_parse@@Base+0x18a0>
  406980:	lsr	w3, w0, #31
  406984:	mov	x0, x20
  406988:	mov	w1, w21
  40698c:	mov	x2, x19
  406990:	ldp	x20, x19, [sp, #32]
  406994:	ldr	x21, [sp, #16]
  406998:	ldp	x29, x30, [sp], #48
  40699c:	b	4051c4 <ferror@plt+0x32d4>
  4069a0:	stp	x29, x30, [sp, #-48]!
  4069a4:	stp	x20, x19, [sp, #32]
  4069a8:	mov	x19, x0
  4069ac:	mov	x20, x2
  4069b0:	ldr	w0, [x0, #16]
  4069b4:	ldr	x2, [x19, #8]
  4069b8:	str	x21, [sp, #16]
  4069bc:	mov	w21, w1
  4069c0:	mov	w1, #0x891d                	// #35101
  4069c4:	mov	x29, sp
  4069c8:	bl	408be8 <argp_parse@@Base+0x18a0>
  4069cc:	tbnz	w0, #31, 4069fc <ferror@plt+0x4b0c>
  4069d0:	ldr	x8, [x19, #8]
  4069d4:	mov	x0, x19
  4069d8:	mov	w1, w21
  4069dc:	mov	x2, x20
  4069e0:	ldr	w8, [x8, #16]
  4069e4:	ldp	x20, x19, [sp, #32]
  4069e8:	ldr	x21, [sp, #16]
  4069ec:	cmp	w8, #0x0
  4069f0:	csinc	w3, w8, wzr, ne  // ne = any
  4069f4:	ldp	x29, x30, [sp], #48
  4069f8:	b	404f8c <ferror@plt+0x309c>
  4069fc:	bl	401ea0 <__errno_location@plt>
  406a00:	ldr	w1, [x0]
  406a04:	ldr	x3, [x19, #8]
  406a08:	ldp	x20, x19, [sp, #32]
  406a0c:	ldr	x21, [sp, #16]
  406a10:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406a14:	add	x2, x2, #0x873
  406a18:	mov	w0, #0x1                   	// #1
  406a1c:	ldp	x29, x30, [sp], #48
  406a20:	b	401b30 <error@plt>
  406a24:	stp	x29, x30, [sp, #-48]!
  406a28:	stp	x20, x19, [sp, #32]
  406a2c:	mov	x20, x0
  406a30:	mov	x19, x2
  406a34:	ldr	w0, [x0, #16]
  406a38:	ldr	x2, [x20, #8]
  406a3c:	str	x21, [sp, #16]
  406a40:	mov	w21, w1
  406a44:	mov	w1, #0x8942                	// #35138
  406a48:	mov	x29, sp
  406a4c:	bl	408be8 <argp_parse@@Base+0x18a0>
  406a50:	tbnz	w0, #31, 406a64 <ferror@plt+0x4b74>
  406a54:	ldr	x8, [x20, #8]
  406a58:	ldr	w8, [x8, #16]
  406a5c:	lsr	w3, w8, #31
  406a60:	b	406a68 <ferror@plt+0x4b78>
  406a64:	mov	w3, #0x1                   	// #1
  406a68:	mov	x0, x20
  406a6c:	mov	w1, w21
  406a70:	mov	x2, x19
  406a74:	ldp	x20, x19, [sp, #32]
  406a78:	ldr	x21, [sp, #16]
  406a7c:	ldp	x29, x30, [sp], #48
  406a80:	b	4051c4 <ferror@plt+0x32d4>
  406a84:	stp	x29, x30, [sp, #-48]!
  406a88:	stp	x20, x19, [sp, #32]
  406a8c:	mov	x19, x0
  406a90:	mov	x20, x2
  406a94:	ldr	w0, [x0, #16]
  406a98:	ldr	x2, [x19, #8]
  406a9c:	str	x21, [sp, #16]
  406aa0:	mov	w21, w1
  406aa4:	mov	w1, #0x8942                	// #35138
  406aa8:	mov	x29, sp
  406aac:	bl	408be8 <argp_parse@@Base+0x18a0>
  406ab0:	tbnz	w0, #31, 406ad8 <ferror@plt+0x4be8>
  406ab4:	ldr	x8, [x19, #8]
  406ab8:	mov	x0, x19
  406abc:	mov	w1, w21
  406ac0:	mov	x2, x20
  406ac4:	ldr	w3, [x8, #16]
  406ac8:	ldp	x20, x19, [sp, #32]
  406acc:	ldr	x21, [sp, #16]
  406ad0:	ldp	x29, x30, [sp], #48
  406ad4:	b	404f8c <ferror@plt+0x309c>
  406ad8:	bl	401ea0 <__errno_location@plt>
  406adc:	ldr	w1, [x0]
  406ae0:	ldr	x3, [x19, #8]
  406ae4:	ldp	x20, x19, [sp, #32]
  406ae8:	ldr	x21, [sp, #16]
  406aec:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406af0:	add	x2, x2, #0xe76
  406af4:	mov	w0, #0x1                   	// #1
  406af8:	ldp	x29, x30, [sp], #48
  406afc:	b	401b30 <error@plt>
  406b00:	stp	x29, x30, [sp, #-48]!
  406b04:	stp	x20, x19, [sp, #32]
  406b08:	mov	x20, x1
  406b0c:	mov	x19, x0
  406b10:	str	x21, [sp, #16]
  406b14:	mov	x29, sp
  406b18:	cbnz	x0, 406b34 <ferror@plt+0x4c44>
  406b1c:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406b20:	add	x2, x2, #0xf20
  406b24:	mov	w0, #0x1                   	// #1
  406b28:	mov	w1, wzr
  406b2c:	mov	x3, x20
  406b30:	bl	401b30 <error@plt>
  406b34:	ldr	w21, [x19, #8]
  406b38:	tbnz	w21, #0, 406b7c <ferror@plt+0x4c8c>
  406b3c:	mov	w0, #0x8                   	// #8
  406b40:	bl	401c00 <malloc@plt>
  406b44:	str	x0, [x19, #16]
  406b48:	cbnz	x0, 406b6c <ferror@plt+0x4c7c>
  406b4c:	bl	401ea0 <__errno_location@plt>
  406b50:	ldr	w1, [x0]
  406b54:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406b58:	add	x2, x2, #0xf47
  406b5c:	mov	w0, #0x1                   	// #1
  406b60:	bl	401b30 <error@plt>
  406b64:	ldr	x0, [x19, #16]
  406b68:	ldr	w21, [x19, #8]
  406b6c:	orr	w8, w21, #0x1
  406b70:	str	wzr, [x0]
  406b74:	str	w8, [x19, #8]
  406b78:	b	406b80 <ferror@plt+0x4c90>
  406b7c:	ldr	x0, [x19, #16]
  406b80:	ldrb	w8, [x0]
  406b84:	tbz	w8, #0, 406ba0 <ferror@plt+0x4cb0>
  406b88:	ldr	x3, [x19]
  406b8c:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406b90:	add	x2, x2, #0xf7b
  406b94:	mov	w0, #0x1                   	// #1
  406b98:	mov	w1, wzr
  406b9c:	bl	401b30 <error@plt>
  406ba0:	add	x1, x29, #0x18
  406ba4:	mov	x0, x20
  406ba8:	mov	w2, wzr
  406bac:	bl	401d20 <strtol@plt>
  406bb0:	ldr	x8, [x19, #16]
  406bb4:	str	w0, [x8, #4]
  406bb8:	ldrb	w9, [x20]
  406bbc:	cbz	w9, 406bcc <ferror@plt+0x4cdc>
  406bc0:	ldr	x9, [x29, #24]
  406bc4:	ldrb	w9, [x9]
  406bc8:	cbz	w9, 406bec <ferror@plt+0x4cfc>
  406bcc:	ldr	x4, [x19]
  406bd0:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406bd4:	add	x2, x2, #0xfa6
  406bd8:	mov	w0, #0x1                   	// #1
  406bdc:	mov	w1, wzr
  406be0:	mov	x3, x20
  406be4:	bl	401b30 <error@plt>
  406be8:	ldr	x8, [x19, #16]
  406bec:	ldr	w9, [x8]
  406bf0:	ldr	x21, [sp, #16]
  406bf4:	orr	w9, w9, #0x1
  406bf8:	str	w9, [x8]
  406bfc:	ldp	x20, x19, [sp, #32]
  406c00:	ldp	x29, x30, [sp], #48
  406c04:	ret
  406c08:	and	w8, w1, #0xff
  406c0c:	cmp	w8, #0x54
  406c10:	b.ne	406c34 <ferror@plt+0x4d44>  // b.any
  406c14:	stp	x29, x30, [sp, #-16]!
  406c18:	ldr	x0, [x0]
  406c1c:	mov	x1, x2
  406c20:	mov	x29, sp
  406c24:	bl	406b00 <ferror@plt+0x4c10>
  406c28:	mov	w0, #0x1                   	// #1
  406c2c:	ldp	x29, x30, [sp], #16
  406c30:	ret
  406c34:	mov	w0, wzr
  406c38:	ret
  406c3c:	sub	sp, sp, #0x70
  406c40:	stp	x29, x30, [sp, #16]
  406c44:	stp	x28, x27, [sp, #32]
  406c48:	stp	x26, x25, [sp, #48]
  406c4c:	stp	x24, x23, [sp, #64]
  406c50:	stp	x22, x21, [sp, #80]
  406c54:	stp	x20, x19, [sp, #96]
  406c58:	ldr	x8, [x2]
  406c5c:	mov	x19, x0
  406c60:	add	x29, sp, #0x10
  406c64:	mov	x20, x2
  406c68:	mov	x0, x8
  406c6c:	mov	w21, w1
  406c70:	bl	402d68 <ferror@plt+0xe78>
  406c74:	cmp	w21, #0x2
  406c78:	str	x0, [x19]
  406c7c:	b.lt	406eb8 <ferror@plt+0x4fc8>  // b.tstop
  406c80:	mov	w8, w21
  406c84:	add	x27, x20, #0x8
  406c88:	adrp	x26, 40e000 <argp_failure@@Base+0x3f34>
  406c8c:	adrp	x20, 40e000 <argp_failure@@Base+0x3f34>
  406c90:	adrp	x21, 40e000 <argp_failure@@Base+0x3f34>
  406c94:	adrp	x22, 40e000 <argp_failure@@Base+0x3f34>
  406c98:	adrp	x23, 40e000 <argp_failure@@Base+0x3f34>
  406c9c:	adrp	x24, 40f000 <argp_failure@@Base+0x4f34>
  406ca0:	mov	w28, wzr
  406ca4:	add	x26, x26, #0x8e8
  406ca8:	add	x20, x20, #0x1e0
  406cac:	add	x21, x21, #0xff2
  406cb0:	add	x22, x22, #0x3e1
  406cb4:	add	x23, x23, #0x3a7
  406cb8:	add	x24, x24, #0x1d
  406cbc:	sub	x25, x8, #0x1
  406cc0:	cmp	w28, #0x7
  406cc4:	b.hi	406e38 <ferror@plt+0x4f48>  // b.pmore
  406cc8:	mov	w8, w28
  406ccc:	adr	x9, 406cdc <ferror@plt+0x4dec>
  406cd0:	ldrb	w10, [x26, x8]
  406cd4:	add	x9, x9, x10, lsl #2
  406cd8:	br	x9
  406cdc:	ldr	x28, [x27]
  406ce0:	mov	x1, x20
  406ce4:	mov	x0, x28
  406ce8:	bl	401d00 <strcmp@plt>
  406cec:	cbz	w0, 406e38 <ferror@plt+0x4f48>
  406cf0:	mov	x0, x28
  406cf4:	mov	x1, x21
  406cf8:	bl	401d00 <strcmp@plt>
  406cfc:	cbnz	w0, 406d08 <ferror@plt+0x4e18>
  406d00:	b	406f58 <ferror@plt+0x5068>
  406d04:	ldr	x28, [x27]
  406d08:	mov	x0, x28
  406d0c:	mov	x1, x22
  406d10:	bl	401d00 <strcmp@plt>
  406d14:	cbz	w0, 406e54 <ferror@plt+0x4f64>
  406d18:	mov	x0, x28
  406d1c:	mov	x1, x23
  406d20:	bl	401d00 <strcmp@plt>
  406d24:	cbz	w0, 406e4c <ferror@plt+0x4f5c>
  406d28:	mov	x0, x28
  406d2c:	mov	x1, x24
  406d30:	bl	401d00 <strcmp@plt>
  406d34:	cbz	w0, 406e4c <ferror@plt+0x4f5c>
  406d38:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406d3c:	mov	x0, x28
  406d40:	add	x1, x1, #0x10f
  406d44:	bl	401d00 <strcmp@plt>
  406d48:	cbz	w0, 406e5c <ferror@plt+0x4f6c>
  406d4c:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406d50:	mov	x0, x28
  406d54:	add	x1, x1, #0x409
  406d58:	bl	401d00 <strcmp@plt>
  406d5c:	cbz	w0, 406e64 <ferror@plt+0x4f74>
  406d60:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406d64:	mov	x0, x28
  406d68:	add	x1, x1, #0x3eb
  406d6c:	bl	401d00 <strcmp@plt>
  406d70:	cbz	w0, 406e6c <ferror@plt+0x4f7c>
  406d74:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  406d78:	mov	x0, x28
  406d7c:	add	x1, x1, #0x29
  406d80:	bl	401d00 <strcmp@plt>
  406d84:	cbz	w0, 406e74 <ferror@plt+0x4f84>
  406d88:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406d8c:	mov	x0, x28
  406d90:	add	x1, x1, #0x461
  406d94:	bl	401d00 <strcmp@plt>
  406d98:	cbz	w0, 406e7c <ferror@plt+0x4f8c>
  406d9c:	adrp	x1, 40e000 <argp_failure@@Base+0x3f34>
  406da0:	mov	x0, x28
  406da4:	add	x1, x1, #0x4ac
  406da8:	bl	401d00 <strcmp@plt>
  406dac:	cbz	w0, 406e90 <ferror@plt+0x4fa0>
  406db0:	sub	x1, x29, #0x4
  406db4:	mov	x0, x28
  406db8:	bl	402514 <ferror@plt+0x624>
  406dbc:	ldr	x8, [x19]
  406dc0:	mov	w9, #0xffffffb7            	// #-73
  406dc4:	tst	w0, w9
  406dc8:	b.eq	406ea8 <ferror@plt+0x4fb8>  // b.none
  406dcc:	ldur	w2, [x29, #-4]
  406dd0:	mov	w1, w0
  406dd4:	mov	x0, x8
  406dd8:	b	406e88 <ferror@plt+0x4f98>
  406ddc:	ldr	x0, [x19]
  406de0:	ldr	x1, [x27]
  406de4:	bl	402f7c <ferror@plt+0x108c>
  406de8:	b	406e38 <ferror@plt+0x4f48>
  406dec:	ldr	x0, [x19]
  406df0:	ldr	x1, [x27]
  406df4:	bl	403328 <ferror@plt+0x1438>
  406df8:	b	406e38 <ferror@plt+0x4f48>
  406dfc:	ldr	x0, [x19]
  406e00:	ldr	x1, [x27]
  406e04:	bl	402e84 <ferror@plt+0xf94>
  406e08:	b	406e38 <ferror@plt+0x4f48>
  406e0c:	ldr	x0, [x19]
  406e10:	ldr	x1, [x27]
  406e14:	bl	402ff8 <ferror@plt+0x1108>
  406e18:	b	406e38 <ferror@plt+0x4f48>
  406e1c:	ldr	x0, [x19]
  406e20:	ldr	x1, [x27]
  406e24:	bl	4030bc <ferror@plt+0x11cc>
  406e28:	b	406e38 <ferror@plt+0x4f48>
  406e2c:	ldr	x0, [x19]
  406e30:	ldr	x1, [x27]
  406e34:	bl	406b00 <ferror@plt+0x4c10>
  406e38:	mov	w28, #0x1                   	// #1
  406e3c:	subs	x25, x25, #0x1
  406e40:	add	x27, x27, #0x8
  406e44:	b.ne	406cc0 <ferror@plt+0x4dd0>  // b.any
  406e48:	b	406ec0 <ferror@plt+0x4fd0>
  406e4c:	mov	w28, #0x3                   	// #3
  406e50:	b	406e3c <ferror@plt+0x4f4c>
  406e54:	mov	w28, #0x2                   	// #2
  406e58:	b	406e3c <ferror@plt+0x4f4c>
  406e5c:	mov	w28, #0x4                   	// #4
  406e60:	b	406e3c <ferror@plt+0x4f4c>
  406e64:	mov	w28, #0x6                   	// #6
  406e68:	b	406e3c <ferror@plt+0x4f4c>
  406e6c:	mov	w28, #0x5                   	// #5
  406e70:	b	406e3c <ferror@plt+0x4f4c>
  406e74:	mov	w28, #0x7                   	// #7
  406e78:	b	406e3c <ferror@plt+0x4f4c>
  406e7c:	ldr	x0, [x19]
  406e80:	mov	w1, #0x41                  	// #65
  406e84:	mov	w2, wzr
  406e88:	bl	403204 <ferror@plt+0x1314>
  406e8c:	b	406e38 <ferror@plt+0x4f48>
  406e90:	ldr	x0, [x19]
  406e94:	mov	w1, #0x1                   	// #1
  406e98:	mov	w2, #0x1                   	// #1
  406e9c:	mov	w28, #0x1                   	// #1
  406ea0:	bl	403204 <ferror@plt+0x1314>
  406ea4:	b	406e3c <ferror@plt+0x4f4c>
  406ea8:	ldr	x1, [x27]
  406eac:	mov	x0, x8
  406eb0:	bl	402e08 <ferror@plt+0xf18>
  406eb4:	b	406e38 <ferror@plt+0x4f48>
  406eb8:	mov	w28, #0x1                   	// #1
  406ebc:	b	406f34 <ferror@plt+0x5044>
  406ec0:	sub	w8, w28, #0x1
  406ec4:	cmp	w8, #0x6
  406ec8:	b.hi	406f30 <ferror@plt+0x5040>  // b.pmore
  406ecc:	adrp	x9, 40e000 <argp_failure@@Base+0x3f34>
  406ed0:	add	x9, x9, #0x8f0
  406ed4:	adr	x10, 406eec <ferror@plt+0x4ffc>
  406ed8:	ldrb	w11, [x9, x8]
  406edc:	add	x10, x10, x11, lsl #2
  406ee0:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  406ee4:	add	x2, x2, #0x34
  406ee8:	br	x10
  406eec:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  406ef0:	add	x2, x2, #0x5c
  406ef4:	b	406f24 <ferror@plt+0x5034>
  406ef8:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  406efc:	add	x2, x2, #0x92
  406f00:	b	406f24 <ferror@plt+0x5034>
  406f04:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  406f08:	add	x2, x2, #0xdd
  406f0c:	b	406f24 <ferror@plt+0x5034>
  406f10:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  406f14:	add	x2, x2, #0xb8
  406f18:	b	406f24 <ferror@plt+0x5034>
  406f1c:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  406f20:	add	x2, x2, #0xff
  406f24:	mov	w0, wzr
  406f28:	mov	w1, wzr
  406f2c:	bl	401b30 <error@plt>
  406f30:	mov	w28, wzr
  406f34:	mov	w0, w28
  406f38:	ldp	x20, x19, [sp, #96]
  406f3c:	ldp	x22, x21, [sp, #80]
  406f40:	ldp	x24, x23, [sp, #64]
  406f44:	ldp	x26, x25, [sp, #48]
  406f48:	ldp	x28, x27, [sp, #32]
  406f4c:	ldp	x29, x30, [sp, #16]
  406f50:	add	sp, sp, #0x70
  406f54:	ret
  406f58:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  406f5c:	add	x2, x2, #0xff8
  406f60:	mov	w1, wzr
  406f64:	mov	x3, x28
  406f68:	bl	401b30 <error@plt>
  406f6c:	b	406f30 <ferror@plt+0x5040>
  406f70:	stp	x29, x30, [sp, #-32]!
  406f74:	ldrb	w8, [x2]
  406f78:	str	x19, [sp, #16]
  406f7c:	mov	x29, sp
  406f80:	tbz	w8, #0, 406fd8 <ferror@plt+0x50e8>
  406f84:	ldr	w8, [x2, #4]
  406f88:	mov	x19, x1
  406f8c:	mov	x2, x19
  406f90:	str	w8, [x1, #16]
  406f94:	mov	w1, #0x8943                	// #35139
  406f98:	bl	408be8 <argp_parse@@Base+0x18a0>
  406f9c:	tbz	w0, #31, 406fb8 <ferror@plt+0x50c8>
  406fa0:	bl	401ea0 <__errno_location@plt>
  406fa4:	ldr	w1, [x0]
  406fa8:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  406fac:	add	x2, x2, #0x128
  406fb0:	mov	w0, wzr
  406fb4:	bl	401b30 <error@plt>
  406fb8:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  406fbc:	ldr	w8, [x8, #1464]
  406fc0:	cbz	w8, 406fd8 <ferror@plt+0x50e8>
  406fc4:	ldr	w2, [x19, #16]
  406fc8:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  406fcc:	add	x0, x0, #0x13d
  406fd0:	mov	x1, x19
  406fd4:	bl	401e80 <printf@plt>
  406fd8:	ldr	x19, [sp, #16]
  406fdc:	mov	w0, wzr
  406fe0:	ldp	x29, x30, [sp], #32
  406fe4:	ret
  406fe8:	sub	sp, sp, #0x80
  406fec:	mov	w0, #0x2                   	// #2
  406ff0:	mov	w1, #0x2                   	// #2
  406ff4:	mov	w2, wzr
  406ff8:	stp	x29, x30, [sp, #48]
  406ffc:	stp	x26, x25, [sp, #64]
  407000:	stp	x24, x23, [sp, #80]
  407004:	stp	x22, x21, [sp, #96]
  407008:	stp	x20, x19, [sp, #112]
  40700c:	add	x29, sp, #0x30
  407010:	bl	401d90 <socket@plt>
  407014:	tbnz	w0, #31, 407118 <ferror@plt+0x5228>
  407018:	mov	w20, w0
  40701c:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  407020:	add	x0, x0, #0x197
  407024:	sub	x1, x29, #0x8
  407028:	bl	408578 <argp_parse@@Base+0x1230>
  40702c:	cbz	x0, 407118 <ferror@plt+0x5228>
  407030:	ldur	x22, [x29, #-8]
  407034:	mov	x19, x0
  407038:	mov	x21, xzr
  40703c:	add	x8, x0, #0x1
  407040:	sub	x9, x19, x0
  407044:	add	x2, x9, x22
  407048:	mov	w1, #0x3a                  	// #58
  40704c:	mov	x0, x8
  407050:	bl	401dd0 <memchr@plt>
  407054:	add	x21, x21, #0x10
  407058:	cbnz	x0, 40703c <ferror@plt+0x514c>
  40705c:	mov	x0, x21
  407060:	bl	401c00 <malloc@plt>
  407064:	mov	x21, x0
  407068:	cbz	x0, 407120 <ferror@plt+0x5230>
  40706c:	mov	w1, #0x3a                  	// #58
  407070:	mov	x0, x19
  407074:	mov	x2, x22
  407078:	bl	401dd0 <memchr@plt>
  40707c:	cbz	x0, 407140 <ferror@plt+0x5250>
  407080:	mov	x22, x0
  407084:	mov	x24, xzr
  407088:	mov	w25, #0xffffffff            	// #-1
  40708c:	mov	x0, x22
  407090:	strb	wzr, [x0], #1
  407094:	ldurb	w8, [x0, #-2]
  407098:	sub	x0, x0, #0x1
  40709c:	cmp	w8, #0x20
  4070a0:	b.eq	4070ac <ferror@plt+0x51bc>  // b.none
  4070a4:	cmp	w8, #0xa
  4070a8:	b.ne	407094 <ferror@plt+0x51a4>  // b.any
  4070ac:	bl	401ca0 <strdup@plt>
  4070b0:	mov	x23, x0
  4070b4:	add	x26, x21, x24, lsl #4
  4070b8:	add	x24, x24, #0x1
  4070bc:	str	x0, [x26, #8]
  4070c0:	mov	x0, sp
  4070c4:	mov	x1, x23
  4070c8:	str	w24, [x26]
  4070cc:	bl	401db0 <strcpy@plt>
  4070d0:	mov	x2, sp
  4070d4:	mov	w1, #0x8933                	// #35123
  4070d8:	mov	w0, w20
  4070dc:	str	w25, [sp, #16]
  4070e0:	bl	408be8 <argp_parse@@Base+0x18a0>
  4070e4:	tbnz	w0, #31, 4070f0 <ferror@plt+0x5200>
  4070e8:	ldr	w8, [sp, #16]
  4070ec:	str	w8, [x26]
  4070f0:	cbz	x23, 40715c <ferror@plt+0x526c>
  4070f4:	ldur	x8, [x29, #-8]
  4070f8:	sub	x9, x19, x22
  4070fc:	mov	w1, #0x3a                  	// #58
  407100:	mov	x0, x22
  407104:	add	x2, x9, x8
  407108:	bl	401dd0 <memchr@plt>
  40710c:	mov	x22, x0
  407110:	cbnz	x0, 40708c <ferror@plt+0x519c>
  407114:	b	407144 <ferror@plt+0x5254>
  407118:	mov	x21, xzr
  40711c:	b	407180 <ferror@plt+0x5290>
  407120:	bl	401ea0 <__errno_location@plt>
  407124:	ldr	w23, [x0]
  407128:	mov	x22, x0
  40712c:	mov	w0, w20
  407130:	bl	401cc0 <close@plt>
  407134:	mov	x0, x19
  407138:	bl	401d50 <free@plt>
  40713c:	b	40717c <ferror@plt+0x528c>
  407140:	mov	x24, xzr
  407144:	add	x8, x21, x24, lsl #4
  407148:	mov	x0, x19
  40714c:	str	wzr, [x8]
  407150:	str	xzr, [x8, #8]
  407154:	bl	401d50 <free@plt>
  407158:	b	407180 <ferror@plt+0x5290>
  40715c:	bl	401ea0 <__errno_location@plt>
  407160:	ldr	w23, [x0]
  407164:	mov	x22, x0
  407168:	mov	w0, w20
  40716c:	bl	401cc0 <close@plt>
  407170:	mov	x0, x19
  407174:	bl	401d50 <free@plt>
  407178:	mov	x21, xzr
  40717c:	str	w23, [x22]
  407180:	mov	x0, x21
  407184:	ldp	x20, x19, [sp, #112]
  407188:	ldp	x22, x21, [sp, #96]
  40718c:	ldp	x24, x23, [sp, #80]
  407190:	ldp	x26, x25, [sp, #64]
  407194:	ldp	x29, x30, [sp, #48]
  407198:	add	sp, sp, #0x80
  40719c:	ret
  4071a0:	sub	sp, sp, #0x50
  4071a4:	str	x19, [sp, #64]
  4071a8:	mov	x19, x1
  4071ac:	add	x2, x1, #0x10
  4071b0:	add	x3, x1, #0x30
  4071b4:	add	x4, x1, #0x40
  4071b8:	add	x5, x1, #0x90
  4071bc:	add	x6, x1, #0x88
  4071c0:	add	x7, x1, #0x18
  4071c4:	add	x8, x1, #0x38
  4071c8:	add	x9, x1, #0x48
  4071cc:	add	x10, x1, #0xb0
  4071d0:	add	x11, x1, #0x68
  4071d4:	add	x12, x1, #0xa8
  4071d8:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4071dc:	add	x1, x1, #0x1c1
  4071e0:	stp	x29, x30, [sp, #48]
  4071e4:	add	x29, sp, #0x30
  4071e8:	stp	x11, x12, [sp, #24]
  4071ec:	stp	x9, x10, [sp, #8]
  4071f0:	str	x8, [sp]
  4071f4:	bl	401e30 <__isoc99_sscanf@plt>
  4071f8:	str	xzr, [x19, #80]
  4071fc:	stp	xzr, xzr, [x19, #32]
  407200:	ldr	x19, [sp, #64]
  407204:	ldp	x29, x30, [sp, #48]
  407208:	cmp	w0, #0xb
  40720c:	cset	w0, eq  // eq = none
  407210:	add	sp, sp, #0x50
  407214:	ret
  407218:	sub	sp, sp, #0x60
  40721c:	str	x19, [sp, #80]
  407220:	mov	x19, x1
  407224:	add	x2, x1, #0x20
  407228:	add	x3, x1, #0x10
  40722c:	add	x4, x1, #0x30
  407230:	add	x5, x1, #0x40
  407234:	add	x6, x1, #0x90
  407238:	add	x7, x1, #0x88
  40723c:	add	x8, x1, #0x28
  407240:	add	x9, x1, #0x18
  407244:	add	x10, x1, #0x38
  407248:	add	x11, x1, #0x48
  40724c:	add	x12, x1, #0xb0
  407250:	add	x13, x1, #0x68
  407254:	add	x14, x1, #0xa8
  407258:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40725c:	add	x1, x1, #0x1ef
  407260:	stp	x29, x30, [sp, #64]
  407264:	add	x29, sp, #0x40
  407268:	stp	x13, x14, [sp, #40]
  40726c:	stp	x11, x12, [sp, #24]
  407270:	stp	x9, x10, [sp, #8]
  407274:	str	x8, [sp]
  407278:	bl	401e30 <__isoc99_sscanf@plt>
  40727c:	str	xzr, [x19, #80]
  407280:	ldr	x19, [sp, #80]
  407284:	ldp	x29, x30, [sp, #64]
  407288:	cmp	w0, #0xd
  40728c:	cset	w0, eq  // eq = none
  407290:	add	sp, sp, #0x60
  407294:	ret
  407298:	sub	sp, sp, #0x60
  40729c:	add	x2, x1, #0x20
  4072a0:	add	x3, x1, #0x10
  4072a4:	add	x4, x1, #0x30
  4072a8:	add	x5, x1, #0x40
  4072ac:	add	x6, x1, #0x90
  4072b0:	add	x7, x1, #0x88
  4072b4:	add	x8, x1, #0x58
  4072b8:	add	x9, x1, #0x50
  4072bc:	add	x10, x1, #0x28
  4072c0:	add	x11, x1, #0x18
  4072c4:	add	x12, x1, #0x38
  4072c8:	add	x13, x1, #0x48
  4072cc:	add	x14, x1, #0xb0
  4072d0:	add	x15, x1, #0x68
  4072d4:	add	x16, x1, #0xa8
  4072d8:	add	x17, x1, #0x60
  4072dc:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4072e0:	add	x1, x1, #0x227
  4072e4:	stp	x29, x30, [sp, #80]
  4072e8:	add	x29, sp, #0x50
  4072ec:	stp	x16, x17, [sp, #64]
  4072f0:	stp	x14, x15, [sp, #48]
  4072f4:	stp	x12, x13, [sp, #32]
  4072f8:	stp	x10, x11, [sp, #16]
  4072fc:	stp	x8, x9, [sp]
  407300:	bl	401e30 <__isoc99_sscanf@plt>
  407304:	ldp	x29, x30, [sp, #80]
  407308:	cmp	w0, #0x10
  40730c:	cset	w0, eq  // eq = none
  407310:	add	sp, sp, #0x60
  407314:	ret
  407318:	cmp	w0, #0x54
  40731c:	b.ne	407340 <ferror@plt+0x5450>  // b.any
  407320:	stp	x29, x30, [sp, #-16]!
  407324:	ldr	x8, [x2, #40]
  407328:	mov	x29, sp
  40732c:	ldr	x0, [x8]
  407330:	bl	406b00 <ferror@plt+0x4c10>
  407334:	mov	w0, wzr
  407338:	ldp	x29, x30, [sp], #16
  40733c:	ret
  407340:	mov	w0, #0x7                   	// #7
  407344:	ret

0000000000407348 <argp_parse@@Base>:
  407348:	stp	x29, x30, [sp, #-96]!
  40734c:	stp	x28, x27, [sp, #16]
  407350:	stp	x26, x25, [sp, #32]
  407354:	stp	x24, x23, [sp, #48]
  407358:	stp	x22, x21, [sp, #64]
  40735c:	stp	x20, x19, [sp, #80]
  407360:	mov	x29, sp
  407364:	sub	sp, sp, #0x180
  407368:	mov	x19, sp
  40736c:	mov	x28, x4
  407370:	mov	w24, w3
  407374:	mov	x21, x2
  407378:	mov	x25, x0
  40737c:	str	x5, [x19, #16]
  407380:	str	w1, [x19, #28]
  407384:	tbnz	w3, #0, 4073b4 <argp_parse@@Base+0x6c>
  407388:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40738c:	ldr	x9, [x8, #1128]
  407390:	cbnz	x9, 40739c <argp_parse@@Base+0x54>
  407394:	ldr	x9, [x21]
  407398:	str	x9, [x8, #1128]
  40739c:	adrp	x20, 422000 <argp_failure@@Base+0x17f34>
  4073a0:	ldr	x8, [x20, #1152]
  4073a4:	cbnz	x8, 4073b4 <argp_parse@@Base+0x6c>
  4073a8:	ldr	x0, [x21]
  4073ac:	bl	4082e8 <argp_parse@@Base+0xfa0>
  4073b0:	str	x0, [x20, #1152]
  4073b4:	add	x22, x19, #0x28
  4073b8:	tbnz	w24, #4, 407448 <argp_parse@@Base+0x100>
  4073bc:	mov	x10, sp
  4073c0:	sub	x8, x10, #0x80
  4073c4:	mov	sp, x8
  4073c8:	mov	x11, sp
  4073cc:	sub	x9, x11, #0x40
  4073d0:	mov	sp, x9
  4073d4:	movi	v0.2d, #0x0
  4073d8:	stur	xzr, [x11, #-16]
  4073dc:	stp	q0, q0, [x11, #-48]
  4073e0:	stur	q0, [x11, #-64]
  4073e4:	stur	x8, [x11, #-32]
  4073e8:	stp	q0, q0, [x10, #-32]
  4073ec:	stp	q0, q0, [x10, #-64]
  4073f0:	stp	q0, q0, [x10, #-96]
  4073f4:	stp	q0, q0, [x10, #-128]
  4073f8:	cbz	x25, 407400 <argp_parse@@Base+0xb8>
  4073fc:	str	x25, [x8], #32
  407400:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  407404:	ldr	x10, [x10, #1520]
  407408:	adrp	x11, 40f000 <argp_failure@@Base+0x4f34>
  40740c:	add	x11, x11, #0x290
  407410:	str	x11, [x8]
  407414:	cbnz	x10, 40742c <argp_parse@@Base+0xe4>
  407418:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40741c:	ldr	x10, [x10, #1336]
  407420:	cbnz	x10, 40742c <argp_parse@@Base+0xe4>
  407424:	mov	w10, #0x1                   	// #1
  407428:	b	40743c <argp_parse@@Base+0xf4>
  40742c:	adrp	x10, 40f000 <argp_failure@@Base+0x4f34>
  407430:	add	x10, x10, #0x2c8
  407434:	str	x10, [x8, #32]
  407438:	mov	w10, #0x2                   	// #2
  40743c:	lsl	x10, x10, #5
  407440:	mov	x25, x9
  407444:	str	xzr, [x8, x10]
  407448:	mov	w8, #0x1                   	// #1
  40744c:	movi	v0.2d, #0x0
  407450:	bic	w8, w8, w24, lsr #2
  407454:	stur	q0, [x22, #248]
  407458:	stur	q0, [x22, #232]
  40745c:	stur	q0, [x22, #216]
  407460:	stp	x8, xzr, [x29, #-80]
  407464:	stp	xzr, xzr, [x29, #-64]
  407468:	str	x21, [x19, #32]
  40746c:	cbz	x25, 4074a0 <argp_parse@@Base+0x158>
  407470:	sub	x1, x29, #0x50
  407474:	mov	x0, x25
  407478:	bl	407f74 <argp_parse@@Base+0xc2c>
  40747c:	ldp	x9, x10, [x29, #-64]
  407480:	ldp	x8, x11, [x29, #-80]
  407484:	mov	w12, #0x48                  	// #72
  407488:	mul	x9, x9, x12
  40748c:	lsl	x27, x10, #3
  407490:	lsl	x10, x11, #5
  407494:	add	x21, x9, #0x48
  407498:	add	x9, x10, #0x20
  40749c:	b	4074ac <argp_parse@@Base+0x164>
  4074a0:	mov	x27, xzr
  4074a4:	mov	w21, #0x48                  	// #72
  4074a8:	mov	w9, #0x20                  	// #32
  4074ac:	add	x23, x21, x27
  4074b0:	add	x20, x23, x9
  4074b4:	add	x8, x8, x20
  4074b8:	add	x0, x8, #0x1
  4074bc:	bl	401c00 <malloc@plt>
  4074c0:	str	x0, [x19, #248]
  4074c4:	cbz	x0, 407534 <argp_parse@@Base+0x1ec>
  4074c8:	ldur	q1, [x22, #216]
  4074cc:	ldur	q2, [x22, #232]
  4074d0:	ldur	q3, [x22, #248]
  4074d4:	str	x28, [x19, #8]
  4074d8:	add	x28, x0, x21
  4074dc:	mov	x26, x0
  4074e0:	add	x23, x0, x23
  4074e4:	add	x21, x0, x20
  4074e8:	movi	v0.2s, #0x1
  4074ec:	str	x0, [x19, #120]
  4074f0:	mov	x0, x28
  4074f4:	mov	w1, wzr
  4074f8:	mov	x2, x27
  4074fc:	str	x28, [x19, #136]
  407500:	stp	x21, x23, [x19, #48]
  407504:	str	d0, [x19, #64]
  407508:	stur	q1, [x19, #72]
  40750c:	stur	q2, [x19, #88]
  407510:	stur	q3, [x19, #104]
  407514:	bl	401c40 <memset@plt>
  407518:	add	x8, x19, #0x28
  40751c:	stp	x8, x21, [x29, #-48]
  407520:	stp	x23, x28, [x29, #-32]
  407524:	tbnz	w24, #3, 40753c <argp_parse@@Base+0x1f4>
  407528:	tbz	w24, #2, 407548 <argp_parse@@Base+0x200>
  40752c:	mov	w8, #0x2b                  	// #43
  407530:	b	407540 <argp_parse@@Base+0x1f8>
  407534:	mov	w24, #0xc                   	// #12
  407538:	b	407d28 <argp_parse@@Base+0x9e0>
  40753c:	mov	w8, #0x2d                  	// #45
  407540:	strb	w8, [x21], #1
  407544:	stur	x21, [x29, #-40]
  407548:	strb	wzr, [x21]
  40754c:	str	xzr, [x23]
  407550:	str	x25, [x19, #40]
  407554:	cbz	x25, 407584 <argp_parse@@Base+0x23c>
  407558:	sub	x4, x29, #0x30
  40755c:	mov	x0, x25
  407560:	mov	x1, xzr
  407564:	mov	w2, wzr
  407568:	mov	x3, x26
  40756c:	bl	408040 <argp_parse@@Base+0xcf8>
  407570:	ldr	x8, [x19, #40]
  407574:	ldr	x25, [x19, #120]
  407578:	mov	x26, x0
  40757c:	str	x0, [x19, #128]
  407580:	b	407590 <argp_parse@@Base+0x248>
  407584:	mov	x8, xzr
  407588:	mov	x25, x26
  40758c:	str	x26, [x19, #128]
  407590:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  407594:	adrp	x11, 422000 <argp_failure@@Base+0x17f34>
  407598:	ldr	w12, [x19, #28]
  40759c:	ldr	x20, [x19, #32]
  4075a0:	ldr	x10, [x10, #1136]
  4075a4:	ldr	x11, [x11, #1144]
  4075a8:	mov	w27, #0x6                   	// #6
  4075ac:	add	x9, x19, #0x28
  4075b0:	movi	v0.2d, #0x0
  4075b4:	movk	w27, #0x100, lsl #16
  4075b8:	cmp	x25, x26
  4075bc:	stur	q0, [x19, #152]
  4075c0:	str	x8, [x19, #152]
  4075c4:	mov	w8, #0x1                   	// #1
  4075c8:	add	x21, x9, #0x70
  4075cc:	stur	q0, [x19, #168]
  4075d0:	str	w12, [x19, #160]
  4075d4:	stur	q0, [x19, #184]
  4075d8:	stur	q0, [x19, #200]
  4075dc:	str	x20, [x19, #168]
  4075e0:	stp	wzr, w24, [x19, #176]
  4075e4:	stp	xzr, x10, [x19, #216]
  4075e8:	stp	x11, x9, [x19, #232]
  4075ec:	str	w8, [x19, #144]
  4075f0:	b.cs	4076ac <argp_parse@@Base+0x364>  // b.hs, b.nlast
  4075f4:	ldr	x8, [x19, #16]
  4075f8:	mov	w24, wzr
  4075fc:	sub	w23, w27, #0x3
  407600:	str	x8, [x25, #48]
  407604:	cmp	w24, #0x7
  407608:	b.eq	407610 <argp_parse@@Base+0x2c8>  // b.none
  40760c:	cbnz	w24, 407d28 <argp_parse@@Base+0x9e0>
  407610:	ldr	x8, [x25, #32]
  407614:	cbz	x8, 407628 <argp_parse@@Base+0x2e0>
  407618:	ldr	x8, [x8, #56]
  40761c:	ldr	w9, [x25, #40]
  407620:	ldr	x8, [x8, x9, lsl #3]
  407624:	str	x8, [x25, #48]
  407628:	ldr	x8, [x25]
  40762c:	cbz	x8, 407668 <argp_parse@@Base+0x320>
  407630:	ldr	x9, [x25, #64]
  407634:	mov	w0, w23
  407638:	mov	x1, xzr
  40763c:	mov	x2, x21
  407640:	str	x9, [x19, #208]
  407644:	ldr	q0, [x25, #48]
  407648:	stur	q0, [x22, #152]
  40764c:	ldr	w9, [x25, #24]
  407650:	str	w9, [x19, #184]
  407654:	blr	x8
  407658:	ldr	x8, [x19, #208]
  40765c:	mov	w24, w0
  407660:	str	x8, [x25, #64]
  407664:	b	407690 <argp_parse@@Base+0x348>
  407668:	ldr	x8, [x25, #8]
  40766c:	ldr	x8, [x8, #32]
  407670:	cbz	x8, 40768c <argp_parse@@Base+0x344>
  407674:	ldr	x8, [x8]
  407678:	cbz	x8, 40768c <argp_parse@@Base+0x344>
  40767c:	ldp	x8, x9, [x25, #48]
  407680:	str	x8, [x9]
  407684:	ldr	x8, [x25]
  407688:	cbnz	x8, 407630 <argp_parse@@Base+0x2e8>
  40768c:	mov	w24, #0x7                   	// #7
  407690:	ldr	x8, [x19, #128]
  407694:	add	x25, x25, #0x48
  407698:	cmp	x25, x8
  40769c:	b.cc	407604 <argp_parse@@Base+0x2bc>  // b.lo, b.ul, b.last
  4076a0:	cmp	w24, #0x7
  4076a4:	b.eq	4076ac <argp_parse@@Base+0x364>  // b.none
  4076a8:	cbnz	w24, 407d28 <argp_parse@@Base+0x9e0>
  4076ac:	ldr	w8, [x19, #180]
  4076b0:	tbnz	w8, #1, 4076c0 <argp_parse@@Base+0x378>
  4076b4:	mov	w8, #0x1                   	// #1
  4076b8:	str	w8, [x19, #68]
  4076bc:	b	4076e0 <argp_parse@@Base+0x398>
  4076c0:	str	wzr, [x19, #68]
  4076c4:	tbz	w8, #0, 4076e0 <argp_parse@@Base+0x398>
  4076c8:	ldr	x8, [x19, #168]
  4076cc:	ldr	w9, [x19, #160]
  4076d0:	sub	x8, x8, #0x8
  4076d4:	add	w9, w9, #0x1
  4076d8:	str	x8, [x19, #168]
  4076dc:	str	w9, [x19, #160]
  4076e0:	ldr	x8, [x19, #168]
  4076e4:	cmp	x8, x20
  4076e8:	b.eq	4076fc <argp_parse@@Base+0x3b4>  // b.none
  4076ec:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4076f0:	ldr	x8, [x8, #1152]
  4076f4:	str	x8, [x19, #216]
  4076f8:	b	40770c <argp_parse@@Base+0x3c4>
  4076fc:	ldr	x0, [x20]
  407700:	cbz	x0, 4076ec <argp_parse@@Base+0x3a4>
  407704:	bl	4082e8 <argp_parse@@Base+0xfa0>
  407708:	str	x0, [x19, #216]
  40770c:	add	x8, x19, #0x28
  407710:	mov	w26, #0xffffffff            	// #-1
  407714:	add	x23, x8, #0x18
  407718:	ldr	w8, [x19, #188]
  40771c:	cbz	w8, 407730 <argp_parse@@Base+0x3e8>
  407720:	ldr	w28, [x19, #176]
  407724:	cmp	w28, w8
  407728:	b.ge	4077c4 <argp_parse@@Base+0x47c>  // b.tcont
  40772c:	str	wzr, [x19, #188]
  407730:	ldr	w8, [x19, #144]
  407734:	ldr	w28, [x19, #176]
  407738:	cbz	w8, 4077c4 <argp_parse@@Base+0x47c>
  40773c:	ldr	w0, [x19, #160]
  407740:	ldr	x1, [x19, #168]
  407744:	ldrb	w8, [x19, #180]
  407748:	ldp	x2, x3, [x19, #48]
  40774c:	mov	x4, xzr
  407750:	mov	x5, x23
  407754:	str	w28, [x19, #64]
  407758:	str	w26, [x19, #72]
  40775c:	tbnz	w8, #6, 407768 <argp_parse@@Base+0x420>
  407760:	bl	408bbc <argp_parse@@Base+0x1874>
  407764:	b	40776c <argp_parse@@Base+0x424>
  407768:	bl	408bd8 <argp_parse@@Base+0x1890>
  40776c:	ldr	w28, [x19, #64]
  407770:	mov	w25, w0
  407774:	cmn	w0, #0x1
  407778:	str	w28, [x19, #176]
  40777c:	b.eq	407798 <argp_parse@@Base+0x450>  // b.none
  407780:	cmp	w25, #0x3f
  407784:	b.eq	407928 <argp_parse@@Base+0x5e0>  // b.none
  407788:	cmp	w25, #0x1
  40778c:	b.ne	407938 <argp_parse@@Base+0x5f0>  // b.any
  407790:	ldr	x25, [x19, #80]
  407794:	b	4077f0 <argp_parse@@Base+0x4a8>
  407798:	cmp	w28, #0x2
  40779c:	str	wzr, [x19, #144]
  4077a0:	b.lt	4077c4 <argp_parse@@Base+0x47c>  // b.tstop
  4077a4:	ldr	x8, [x19, #168]
  4077a8:	sub	w9, w28, #0x1
  4077ac:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4077b0:	add	x1, x1, #0x54e
  4077b4:	ldr	x0, [x8, w9, sxtw #3]
  4077b8:	bl	401d00 <strcmp@plt>
  4077bc:	cbnz	w0, 4077c4 <argp_parse@@Base+0x47c>
  4077c0:	str	w28, [x19, #188]
  4077c4:	ldr	w8, [x19, #160]
  4077c8:	cmp	w28, w8
  4077cc:	b.ge	407a68 <argp_parse@@Base+0x720>  // b.tcont
  4077d0:	ldrb	w8, [x19, #180]
  4077d4:	tbnz	w8, #2, 407a68 <argp_parse@@Base+0x720>
  4077d8:	ldr	x8, [x19, #168]
  4077dc:	add	w9, w28, #0x1
  4077e0:	str	w9, [x19, #176]
  4077e4:	ldr	x25, [x8, w28, sxtw #3]
  4077e8:	mov	w28, w9
  4077ec:	str	x25, [x19, #80]
  4077f0:	ldp	x9, x10, [x19, #120]
  4077f4:	sub	w8, w28, #0x1
  4077f8:	str	w8, [x19, #176]
  4077fc:	cmp	x9, x10
  407800:	b.cs	407a2c <argp_parse@@Base+0x6e4>  // b.hs, b.nlast
  407804:	add	x20, x9, #0x48
  407808:	add	w9, w8, #0x1
  40780c:	str	w9, [x19, #176]
  407810:	ldur	x9, [x20, #-72]
  407814:	cbz	x9, 407898 <argp_parse@@Base+0x550>
  407818:	ldur	x8, [x20, #-8]
  40781c:	mov	w0, wzr
  407820:	mov	x1, x25
  407824:	mov	x2, x21
  407828:	str	x8, [x19, #208]
  40782c:	ldur	q0, [x20, #-24]
  407830:	stur	q0, [x22, #152]
  407834:	ldur	w8, [x20, #-48]
  407838:	str	w8, [x19, #184]
  40783c:	blr	x9
  407840:	ldr	x8, [x19, #208]
  407844:	cmp	w0, #0x7
  407848:	stur	x8, [x20, #-8]
  40784c:	b.ne	4078d8 <argp_parse@@Base+0x590>  // b.any
  407850:	ldr	w9, [x19, #176]
  407854:	ldur	x8, [x20, #-72]
  407858:	sub	w9, w9, #0x1
  40785c:	str	w9, [x19, #176]
  407860:	cbz	x8, 40789c <argp_parse@@Base+0x554>
  407864:	ldur	q0, [x20, #-24]
  407868:	mov	w0, #0x6                   	// #6
  40786c:	movk	w0, #0x100, lsl #16
  407870:	mov	x1, xzr
  407874:	stur	q0, [x22, #152]
  407878:	ldur	w9, [x20, #-48]
  40787c:	mov	x2, x21
  407880:	str	w9, [x19, #184]
  407884:	blr	x8
  407888:	ldr	x8, [x19, #208]
  40788c:	mov	w24, w0
  407890:	stur	x8, [x20, #-8]
  407894:	b	4078a0 <argp_parse@@Base+0x558>
  407898:	str	w8, [x19, #176]
  40789c:	mov	w24, #0x7                   	// #7
  4078a0:	cmp	w24, #0x7
  4078a4:	b.ne	4078c0 <argp_parse@@Base+0x578>  // b.any
  4078a8:	ldr	x8, [x19, #128]
  4078ac:	cmp	x20, x8
  4078b0:	b.cs	4078c0 <argp_parse@@Base+0x578>  // b.hs, b.nlast
  4078b4:	ldr	w8, [x19, #176]
  4078b8:	add	x20, x20, #0x48
  4078bc:	b	407808 <argp_parse@@Base+0x4c0>
  4078c0:	mov	w8, #0x6                   	// #6
  4078c4:	movk	w8, #0x100, lsl #16
  4078c8:	cbz	w24, 4078e4 <argp_parse@@Base+0x59c>
  4078cc:	cmp	w24, #0x7
  4078d0:	b.ne	407a24 <argp_parse@@Base+0x6dc>  // b.any
  4078d4:	b	407a2c <argp_parse@@Base+0x6e4>
  4078d8:	mov	w24, w0
  4078dc:	mov	w8, wzr
  4078e0:	cbnz	w24, 4078cc <argp_parse@@Base+0x584>
  4078e4:	cmp	w8, w27
  4078e8:	b.ne	4078f8 <argp_parse@@Base+0x5b0>  // b.any
  4078ec:	ldr	w8, [x19, #160]
  4078f0:	str	w8, [x19, #176]
  4078f4:	b	4078fc <argp_parse@@Base+0x5b4>
  4078f8:	ldr	w8, [x19, #176]
  4078fc:	mov	w24, wzr
  407900:	subs	w8, w8, w28
  407904:	b.ge	407914 <argp_parse@@Base+0x5cc>  // b.tcont
  407908:	mov	w8, #0x1                   	// #1
  40790c:	str	w8, [x19, #144]
  407910:	b	407a24 <argp_parse@@Base+0x6dc>
  407914:	ldur	w9, [x20, #-48]
  407918:	add	w8, w8, w9
  40791c:	add	w8, w8, #0x1
  407920:	stur	w8, [x20, #-48]
  407924:	b	407a24 <argp_parse@@Base+0x6dc>
  407928:	ldr	w8, [x19, #72]
  40792c:	cmn	w8, #0x1
  407930:	b.eq	407998 <argp_parse@@Base+0x650>  // b.none
  407934:	b	407c50 <argp_parse@@Base+0x908>
  407938:	asr	w8, w25, #24
  40793c:	cbz	w8, 407998 <argp_parse@@Base+0x650>
  407940:	ldr	x9, [x19, #120]
  407944:	sxtw	x8, w8
  407948:	sub	x10, x8, #0x1
  40794c:	mov	w8, #0x48                  	// #72
  407950:	mul	x8, x10, x8
  407954:	ldr	x8, [x9, x8]
  407958:	cbz	x8, 407d4c <argp_parse@@Base+0xa04>
  40795c:	mov	w11, #0x48                  	// #72
  407960:	madd	x20, x10, x11, x9
  407964:	ldr	x1, [x19, #80]
  407968:	ldr	x9, [x20, #64]!
  40796c:	sbfx	w0, w25, #0, #24
  407970:	mov	x2, x21
  407974:	str	x9, [x19, #208]
  407978:	ldur	q0, [x20, #-16]
  40797c:	stur	q0, [x22, #152]
  407980:	ldur	w9, [x20, #-40]
  407984:	str	w9, [x19, #184]
  407988:	blr	x8
  40798c:	mov	w24, w0
  407990:	mov	w8, wzr
  407994:	b	407a14 <argp_parse@@Base+0x6cc>
  407998:	ldr	x0, [x19, #48]
  40799c:	mov	w1, w25
  4079a0:	bl	401d80 <strchr@plt>
  4079a4:	cbz	x0, 407a3c <argp_parse@@Base+0x6f4>
  4079a8:	ldp	x8, x9, [x19, #120]
  4079ac:	cmp	x8, x9
  4079b0:	b.cs	407a3c <argp_parse@@Base+0x6f4>  // b.hs, b.nlast
  4079b4:	add	x8, x8, #0x30
  4079b8:	ldur	x10, [x8, #-32]
  4079bc:	cmp	x10, x0
  4079c0:	b.hi	4079d8 <argp_parse@@Base+0x690>  // b.pmore
  4079c4:	add	x10, x8, #0x18
  4079c8:	add	x8, x8, #0x48
  4079cc:	cmp	x10, x9
  4079d0:	b.cc	4079b8 <argp_parse@@Base+0x670>  // b.lo, b.ul, b.last
  4079d4:	b	407a3c <argp_parse@@Base+0x6f4>
  4079d8:	ldur	x9, [x8, #-48]
  4079dc:	cbz	x9, 407a3c <argp_parse@@Base+0x6f4>
  4079e0:	mov	x20, x8
  4079e4:	ldr	x1, [x19, #80]
  4079e8:	ldr	x10, [x20, #16]!
  4079ec:	mov	w0, w25
  4079f0:	mov	x2, x21
  4079f4:	str	x10, [x19, #208]
  4079f8:	ldr	q0, [x8]
  4079fc:	stur	q0, [x22, #152]
  407a00:	ldur	w8, [x8, #-24]
  407a04:	str	w8, [x19, #184]
  407a08:	blr	x9
  407a0c:	mov	w24, w0
  407a10:	mov	w8, #0x1                   	// #1
  407a14:	ldr	x9, [x19, #208]
  407a18:	cmp	w24, #0x7
  407a1c:	str	x9, [x20]
  407a20:	b.eq	407a38 <argp_parse@@Base+0x6f0>  // b.none
  407a24:	cbz	w24, 407718 <argp_parse@@Base+0x3d0>
  407a28:	b	407b94 <argp_parse@@Base+0x84c>
  407a2c:	mov	w25, #0x1                   	// #1
  407a30:	mov	w8, #0x1                   	// #1
  407a34:	b	407a5c <argp_parse@@Base+0x714>
  407a38:	cbz	w8, 407d4c <argp_parse@@Base+0xa04>
  407a3c:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  407a40:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  407a44:	add	x1, x1, #0x551
  407a48:	add	x3, x3, #0x450
  407a4c:	mov	x0, x21
  407a50:	mov	w2, w25
  407a54:	bl	409fb8 <argp_error@@Base>
  407a58:	mov	w8, wzr
  407a5c:	cmn	w25, #0x1
  407a60:	b.eq	407a68 <argp_parse@@Base+0x720>  // b.none
  407a64:	tbz	w8, #0, 407c50 <argp_parse@@Base+0x908>
  407a68:	ldr	w8, [x19, #176]
  407a6c:	ldr	w9, [x19, #160]
  407a70:	cmp	w8, w9
  407a74:	b.ne	407af8 <argp_parse@@Base+0x7b0>  // b.any
  407a78:	ldp	x23, x8, [x19, #120]
  407a7c:	cmp	x23, x8
  407a80:	b.cs	407b08 <argp_parse@@Base+0x7c0>  // b.hs, b.nlast
  407a84:	mov	w24, wzr
  407a88:	sub	w20, w27, #0x4
  407a8c:	cmp	w24, #0x7
  407a90:	b.eq	407a98 <argp_parse@@Base+0x750>  // b.none
  407a94:	cbnz	w24, 407af0 <argp_parse@@Base+0x7a8>
  407a98:	ldr	w9, [x23, #24]
  407a9c:	cbnz	w9, 407ae4 <argp_parse@@Base+0x79c>
  407aa0:	ldr	x9, [x23]
  407aa4:	cbz	x9, 407ae0 <argp_parse@@Base+0x798>
  407aa8:	ldr	x8, [x23, #64]
  407aac:	mov	w0, w20
  407ab0:	mov	x1, xzr
  407ab4:	mov	x2, x21
  407ab8:	str	x8, [x19, #208]
  407abc:	ldr	q0, [x23, #48]
  407ac0:	stur	q0, [x22, #152]
  407ac4:	str	wzr, [x19, #184]
  407ac8:	blr	x9
  407acc:	ldr	x8, [x19, #208]
  407ad0:	mov	w24, w0
  407ad4:	str	x8, [x23, #64]
  407ad8:	ldr	x8, [x19, #128]
  407adc:	b	407ae4 <argp_parse@@Base+0x79c>
  407ae0:	mov	w24, #0x7                   	// #7
  407ae4:	add	x23, x23, #0x48
  407ae8:	cmp	x23, x8
  407aec:	b.cc	407a8c <argp_parse@@Base+0x744>  // b.lo, b.ul, b.last
  407af0:	ldr	x23, [x19, #120]
  407af4:	b	407b0c <argp_parse@@Base+0x7c4>
  407af8:	ldr	x9, [x19, #8]
  407afc:	cbz	x9, 407c30 <argp_parse@@Base+0x8e8>
  407b00:	str	w8, [x9]
  407b04:	b	407ba4 <argp_parse@@Base+0x85c>
  407b08:	mov	w24, wzr
  407b0c:	ldr	x26, [x19, #8]
  407b10:	sub	x25, x8, #0x48
  407b14:	cmp	x25, x23
  407b18:	b.cc	407b80 <argp_parse@@Base+0x838>  // b.lo, b.ul, b.last
  407b1c:	sub	w20, w27, #0x5
  407b20:	cmp	w24, #0x7
  407b24:	b.eq	407b2c <argp_parse@@Base+0x7e4>  // b.none
  407b28:	cbnz	w24, 407b88 <argp_parse@@Base+0x840>
  407b2c:	ldr	x8, [x25]
  407b30:	cbz	x8, 407b70 <argp_parse@@Base+0x828>
  407b34:	ldr	x9, [x25, #64]
  407b38:	mov	w0, w20
  407b3c:	mov	x1, xzr
  407b40:	mov	x2, x21
  407b44:	str	x9, [x19, #208]
  407b48:	ldr	q0, [x25, #48]
  407b4c:	stur	q0, [x22, #152]
  407b50:	ldr	w9, [x25, #24]
  407b54:	str	w9, [x19, #184]
  407b58:	blr	x8
  407b5c:	ldr	x8, [x19, #208]
  407b60:	mov	w24, w0
  407b64:	str	x8, [x25, #64]
  407b68:	ldr	x23, [x19, #120]
  407b6c:	b	407b74 <argp_parse@@Base+0x82c>
  407b70:	mov	w24, #0x7                   	// #7
  407b74:	sub	x25, x25, #0x48
  407b78:	cmp	x25, x23
  407b7c:	b.cs	407b20 <argp_parse@@Base+0x7d8>  // b.hs, b.nlast
  407b80:	cmp	w24, #0x7
  407b84:	csel	w24, wzr, w24, eq  // eq = none
  407b88:	cbz	x26, 407b94 <argp_parse@@Base+0x84c>
  407b8c:	ldr	w8, [x19, #176]
  407b90:	str	w8, [x26]
  407b94:	cbz	w24, 407ba4 <argp_parse@@Base+0x85c>
  407b98:	cmp	w24, #0x7
  407b9c:	b.eq	407c50 <argp_parse@@Base+0x908>  // b.none
  407ba0:	b	407c64 <argp_parse@@Base+0x91c>
  407ba4:	ldp	x23, x8, [x19, #120]
  407ba8:	sub	x25, x8, #0x48
  407bac:	cmp	x25, x23
  407bb0:	b.cs	407bbc <argp_parse@@Base+0x874>  // b.hs, b.nlast
  407bb4:	mov	w24, wzr
  407bb8:	b	407cc0 <argp_parse@@Base+0x978>
  407bbc:	mov	w24, wzr
  407bc0:	sub	w20, w27, #0x2
  407bc4:	cmp	w24, #0x7
  407bc8:	b.eq	407bd0 <argp_parse@@Base+0x888>  // b.none
  407bcc:	cbnz	w24, 407cc0 <argp_parse@@Base+0x978>
  407bd0:	ldr	x8, [x25]
  407bd4:	cbz	x8, 407c14 <argp_parse@@Base+0x8cc>
  407bd8:	ldr	x9, [x25, #64]
  407bdc:	mov	w0, w20
  407be0:	mov	x1, xzr
  407be4:	mov	x2, x21
  407be8:	str	x9, [x19, #208]
  407bec:	ldr	q0, [x25, #48]
  407bf0:	stur	q0, [x22, #152]
  407bf4:	ldr	w9, [x25, #24]
  407bf8:	str	w9, [x19, #184]
  407bfc:	blr	x8
  407c00:	ldr	x8, [x19, #208]
  407c04:	mov	w24, w0
  407c08:	str	x8, [x25, #64]
  407c0c:	ldr	x23, [x19, #120]
  407c10:	b	407c18 <argp_parse@@Base+0x8d0>
  407c14:	mov	w24, #0x7                   	// #7
  407c18:	sub	x25, x25, #0x48
  407c1c:	cmp	x25, x23
  407c20:	b.cs	407bc4 <argp_parse@@Base+0x87c>  // b.hs, b.nlast
  407c24:	cmp	w24, #0x7
  407c28:	csel	w24, wzr, w24, eq  // eq = none
  407c2c:	b	407cc0 <argp_parse@@Base+0x978>
  407c30:	ldrb	w8, [x19, #180]
  407c34:	tbnz	w8, #1, 407c50 <argp_parse@@Base+0x908>
  407c38:	ldr	x0, [x19, #224]
  407c3c:	cbz	x0, 407c50 <argp_parse@@Base+0x908>
  407c40:	ldr	x2, [x19, #216]
  407c44:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  407c48:	add	x1, x1, #0x566
  407c4c:	bl	401ed0 <fprintf@plt>
  407c50:	ldr	x1, [x19, #224]
  407c54:	mov	w2, #0x104                 	// #260
  407c58:	mov	x0, x21
  407c5c:	bl	409f20 <argp_state_help@@Base>
  407c60:	mov	w24, #0x7                   	// #7
  407c64:	ldp	x23, x8, [x19, #120]
  407c68:	cmp	x23, x8
  407c6c:	b.cs	407cc0 <argp_parse@@Base+0x978>  // b.hs, b.nlast
  407c70:	sub	w20, w27, #0x1
  407c74:	ldr	x9, [x23]
  407c78:	cbz	x9, 407cb0 <argp_parse@@Base+0x968>
  407c7c:	ldr	x8, [x23, #64]
  407c80:	mov	w0, w20
  407c84:	mov	x1, xzr
  407c88:	mov	x2, x21
  407c8c:	str	x8, [x19, #208]
  407c90:	ldr	q0, [x23, #48]
  407c94:	stur	q0, [x22, #152]
  407c98:	ldr	w8, [x23, #24]
  407c9c:	str	w8, [x19, #184]
  407ca0:	blr	x9
  407ca4:	ldr	x8, [x19, #208]
  407ca8:	str	x8, [x23, #64]
  407cac:	ldr	x8, [x19, #128]
  407cb0:	add	x23, x23, #0x48
  407cb4:	cmp	x23, x8
  407cb8:	b.cc	407c74 <argp_parse@@Base+0x92c>  // b.lo, b.ul, b.last
  407cbc:	ldr	x23, [x19, #120]
  407cc0:	ldr	x8, [x19, #128]
  407cc4:	sub	x20, x8, #0x48
  407cc8:	cmp	x20, x23
  407ccc:	b.cc	407d14 <argp_parse@@Base+0x9cc>  // b.lo, b.ul, b.last
  407cd0:	ldr	x8, [x20]
  407cd4:	cbz	x8, 407d0c <argp_parse@@Base+0x9c4>
  407cd8:	ldr	x9, [x20, #64]
  407cdc:	add	w0, w27, #0x1
  407ce0:	mov	x1, xzr
  407ce4:	mov	x2, x21
  407ce8:	str	x9, [x19, #208]
  407cec:	ldr	q0, [x20, #48]
  407cf0:	stur	q0, [x22, #152]
  407cf4:	ldr	w9, [x20, #24]
  407cf8:	str	w9, [x19, #184]
  407cfc:	blr	x8
  407d00:	ldr	x8, [x19, #208]
  407d04:	str	x8, [x20, #64]
  407d08:	ldr	x23, [x19, #120]
  407d0c:	sub	x20, x20, #0x48
  407d10:	b	407cc8 <argp_parse@@Base+0x980>
  407d14:	ldr	x0, [x19, #248]
  407d18:	cmp	w24, #0x7
  407d1c:	mov	w8, #0x16                  	// #22
  407d20:	csel	w24, w8, w24, eq  // eq = none
  407d24:	bl	401d50 <free@plt>
  407d28:	mov	w0, w24
  407d2c:	mov	sp, x29
  407d30:	ldp	x20, x19, [sp, #80]
  407d34:	ldp	x22, x21, [sp, #64]
  407d38:	ldp	x24, x23, [sp, #48]
  407d3c:	ldp	x26, x25, [sp, #32]
  407d40:	ldp	x28, x27, [sp, #16]
  407d44:	ldp	x29, x30, [sp], #96
  407d48:	ret
  407d4c:	ldr	x8, [x19, #56]
  407d50:	ldr	w9, [x8, #24]
  407d54:	cmp	w9, w25
  407d58:	b.eq	407d7c <argp_parse@@Base+0xa34>  // b.none
  407d5c:	ldr	x9, [x8]
  407d60:	cbz	x9, 407d7c <argp_parse@@Base+0xa34>
  407d64:	ldr	w10, [x8, #56]
  407d68:	add	x9, x8, #0x20
  407d6c:	mov	x8, x9
  407d70:	cmp	w10, w25
  407d74:	b.ne	407d5c <argp_parse@@Base+0xa14>  // b.any
  407d78:	mov	x8, x9
  407d7c:	ldr	x8, [x8]
  407d80:	adrp	x9, 40f000 <argp_failure@@Base+0x4f34>
  407d84:	add	x9, x9, #0x562
  407d88:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  407d8c:	cmp	x8, #0x0
  407d90:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  407d94:	csel	x2, x9, x8, eq  // eq = none
  407d98:	add	x1, x1, #0x559
  407d9c:	add	x3, x3, #0x450
  407da0:	mov	x0, x21
  407da4:	bl	409fb8 <argp_error@@Base>
  407da8:	b	407a58 <argp_parse@@Base+0x710>
  407dac:	cbz	x1, 407dd4 <argp_parse@@Base+0xa8c>
  407db0:	ldr	x9, [x1, #88]
  407db4:	ldp	x8, x9, [x9, #80]
  407db8:	cmp	x8, x9
  407dbc:	b.cs	407dd4 <argp_parse@@Base+0xa8c>  // b.hs, b.nlast
  407dc0:	ldr	x10, [x8, #8]
  407dc4:	cmp	x10, x0
  407dc8:	b.eq	407ddc <argp_parse@@Base+0xa94>  // b.none
  407dcc:	add	x8, x8, #0x48
  407dd0:	b	407db8 <argp_parse@@Base+0xa70>
  407dd4:	mov	x0, xzr
  407dd8:	ret
  407ddc:	ldr	x0, [x8, #48]
  407de0:	ret
  407de4:	stp	x29, x30, [sp, #-32]!
  407de8:	stp	x20, x19, [sp, #16]
  407dec:	mov	x19, x2
  407df0:	mov	x20, x1
  407df4:	mov	w8, w0
  407df8:	cmn	w0, #0x3
  407dfc:	mov	w0, #0x7                   	// #7
  407e00:	mov	x29, sp
  407e04:	b.gt	407e24 <argp_parse@@Base+0xadc>
  407e08:	cmn	w8, #0x4
  407e0c:	b.eq	407e48 <argp_parse@@Base+0xb00>  // b.none
  407e10:	cmn	w8, #0x3
  407e14:	b.ne	407ed4 <argp_parse@@Base+0xb8c>  // b.any
  407e18:	ldr	x1, [x19, #80]
  407e1c:	mov	w2, #0x201                 	// #513
  407e20:	b	407e3c <argp_parse@@Base+0xaf4>
  407e24:	cmn	w8, #0x2
  407e28:	b.eq	407e94 <argp_parse@@Base+0xb4c>  // b.none
  407e2c:	cmp	w8, #0x3f
  407e30:	b.ne	407ed4 <argp_parse@@Base+0xb8c>  // b.any
  407e34:	ldr	x1, [x19, #80]
  407e38:	mov	w2, #0x27a                 	// #634
  407e3c:	mov	x0, x19
  407e40:	bl	409f20 <argp_state_help@@Base>
  407e44:	b	407ed0 <argp_parse@@Base+0xb88>
  407e48:	adrp	x8, 40f000 <argp_failure@@Base+0x4f34>
  407e4c:	add	x8, x8, #0x510
  407e50:	cmp	x20, #0x0
  407e54:	csel	x0, x8, x20, eq  // eq = none
  407e58:	bl	401be0 <atoi@plt>
  407e5c:	adrp	x19, 422000 <argp_failure@@Base+0x17f34>
  407e60:	str	w0, [x19, #1328]
  407e64:	ldr	w8, [x19, #1328]
  407e68:	subs	w8, w8, #0x1
  407e6c:	str	w8, [x19, #1328]
  407e70:	b.lt	407ed0 <argp_parse@@Base+0xb88>  // b.tstop
  407e74:	mov	w0, #0x1                   	// #1
  407e78:	bl	401c50 <sleep@plt>
  407e7c:	ldr	w8, [x19, #1328]
  407e80:	sub	w9, w8, #0x1
  407e84:	cmp	w8, #0x0
  407e88:	str	w9, [x19, #1328]
  407e8c:	b.gt	407e74 <argp_parse@@Base+0xb2c>
  407e90:	b	407ed0 <argp_parse@@Base+0xb88>
  407e94:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  407e98:	mov	x0, x20
  407e9c:	str	x20, [x8, #1128]
  407ea0:	bl	4082e8 <argp_parse@@Base+0xfa0>
  407ea4:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  407ea8:	str	x0, [x19, #64]
  407eac:	str	x0, [x8, #1152]
  407eb0:	ldr	w8, [x19, #28]
  407eb4:	and	w8, w8, #0x3
  407eb8:	cmp	w8, #0x1
  407ebc:	b.ne	407ed0 <argp_parse@@Base+0xb88>  // b.any
  407ec0:	ldr	x8, [x19, #16]
  407ec4:	mov	w0, wzr
  407ec8:	str	x20, [x8]
  407ecc:	b	407ed4 <argp_parse@@Base+0xb8c>
  407ed0:	mov	w0, wzr
  407ed4:	ldp	x20, x19, [sp, #16]
  407ed8:	ldp	x29, x30, [sp], #32
  407edc:	ret
  407ee0:	stp	x29, x30, [sp, #-32]!
  407ee4:	cmp	w0, #0x56
  407ee8:	str	x19, [sp, #16]
  407eec:	mov	x29, sp
  407ef0:	b.ne	407f14 <argp_parse@@Base+0xbcc>  // b.any
  407ef4:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  407ef8:	ldr	x8, [x8, #1336]
  407efc:	mov	x19, x2
  407f00:	cbz	x8, 407f1c <argp_parse@@Base+0xbd4>
  407f04:	ldr	x0, [x19, #80]
  407f08:	mov	x1, x19
  407f0c:	blr	x8
  407f10:	b	407f54 <argp_parse@@Base+0xc0c>
  407f14:	mov	w0, #0x7                   	// #7
  407f18:	b	407f60 <argp_parse@@Base+0xc18>
  407f1c:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  407f20:	ldr	x2, [x8, #1520]
  407f24:	cbz	x2, 407f3c <argp_parse@@Base+0xbf4>
  407f28:	ldr	x0, [x19, #80]
  407f2c:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  407f30:	add	x1, x1, #0x5eb
  407f34:	bl	401ed0 <fprintf@plt>
  407f38:	b	407f54 <argp_parse@@Base+0xc0c>
  407f3c:	adrp	x1, 40c000 <argp_failure@@Base+0x1f34>
  407f40:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  407f44:	add	x1, x1, #0xf31
  407f48:	add	x2, x2, #0x52b
  407f4c:	mov	x0, x19
  407f50:	bl	409fb8 <argp_error@@Base>
  407f54:	ldrb	w8, [x19, #28]
  407f58:	tbz	w8, #5, 407f6c <argp_parse@@Base+0xc24>
  407f5c:	mov	w0, wzr
  407f60:	ldr	x19, [sp, #16]
  407f64:	ldp	x29, x30, [sp], #32
  407f68:	ret
  407f6c:	mov	w0, wzr
  407f70:	bl	401b20 <exit@plt>
  407f74:	stp	x29, x30, [sp, #-32]!
  407f78:	stp	x20, x19, [sp, #16]
  407f7c:	ldr	x11, [x0]
  407f80:	ldr	x8, [x0, #32]
  407f84:	mov	x19, x1
  407f88:	mov	x29, sp
  407f8c:	cbz	x11, 407fec <argp_parse@@Base+0xca4>
  407f90:	ldr	x12, [x19, #16]
  407f94:	mov	w10, wzr
  407f98:	mov	x9, xzr
  407f9c:	add	x11, x11, #0x28
  407fa0:	add	x12, x12, #0x1
  407fa4:	str	x12, [x19, #16]
  407fa8:	ldur	w12, [x11, #-32]
  407fac:	cbnz	w12, 407fc8 <argp_parse@@Base+0xc80>
  407fb0:	ldur	x12, [x11, #-40]
  407fb4:	cbnz	x12, 407fc8 <argp_parse@@Base+0xc80>
  407fb8:	ldur	x12, [x11, #-8]
  407fbc:	cbnz	x12, 407fc8 <argp_parse@@Base+0xc80>
  407fc0:	ldr	w12, [x11]
  407fc4:	cbz	w12, 407fd8 <argp_parse@@Base+0xc90>
  407fc8:	add	x11, x11, #0x30
  407fcc:	add	x9, x9, #0x1
  407fd0:	add	w10, w10, #0x3
  407fd4:	b	407fa8 <argp_parse@@Base+0xc60>
  407fd8:	ldr	x11, [x19]
  407fdc:	add	x11, x11, w10, uxtw
  407fe0:	mov	x10, x19
  407fe4:	str	x11, [x10], #8
  407fe8:	b	407ffc <argp_parse@@Base+0xcb4>
  407fec:	ldr	x9, [x0, #8]
  407ff0:	cbz	x9, 408008 <argp_parse@@Base+0xcc0>
  407ff4:	add	x10, x19, #0x10
  407ff8:	mov	w9, #0x1                   	// #1
  407ffc:	ldr	x11, [x10]
  408000:	add	x9, x11, x9
  408004:	str	x9, [x10]
  408008:	cbz	x8, 408034 <argp_parse@@Base+0xcec>
  40800c:	ldr	x0, [x8]
  408010:	cbz	x0, 408034 <argp_parse@@Base+0xcec>
  408014:	add	x20, x8, #0x20
  408018:	mov	x1, x19
  40801c:	bl	407f74 <argp_parse@@Base+0xc2c>
  408020:	ldr	x8, [x19, #24]
  408024:	add	x8, x8, #0x1
  408028:	str	x8, [x19, #24]
  40802c:	ldr	x0, [x20], #32
  408030:	cbnz	x0, 408018 <argp_parse@@Base+0xcd0>
  408034:	ldp	x20, x19, [sp, #16]
  408038:	ldp	x29, x30, [sp], #32
  40803c:	ret
  408040:	sub	sp, sp, #0x80
  408044:	stp	x29, x30, [sp, #32]
  408048:	stp	x28, x27, [sp, #48]
  40804c:	stp	x26, x25, [sp, #64]
  408050:	stp	x24, x23, [sp, #80]
  408054:	stp	x22, x21, [sp, #96]
  408058:	stp	x20, x19, [sp, #112]
  40805c:	ldr	x23, [x0]
  408060:	ldr	x10, [x0, #32]
  408064:	mov	x19, x4
  408068:	mov	x20, x3
  40806c:	add	x29, sp, #0x20
  408070:	cbz	x23, 4081e4 <argp_parse@@Base+0xe9c>
  408074:	mov	w28, #0x39000000            	// #956301312
  408078:	mov	w21, #0x1000000             	// #16777216
  40807c:	mov	x26, x23
  408080:	stp	x0, x1, [sp]
  408084:	stur	w2, [x29, #-12]
  408088:	stur	x10, [x29, #-8]
  40808c:	ldr	w24, [x26, #8]
  408090:	cbnz	w24, 4080ac <argp_parse@@Base+0xd64>
  408094:	ldr	x8, [x26]
  408098:	cbnz	x8, 4080ac <argp_parse@@Base+0xd64>
  40809c:	ldr	x8, [x26, #32]
  4080a0:	cbnz	x8, 4080ac <argp_parse@@Base+0xd64>
  4080a4:	ldr	w8, [x26, #40]
  4080a8:	cbz	w8, 4081d0 <argp_parse@@Base+0xe88>
  4080ac:	ldr	w8, [x26, #24]
  4080b0:	tst	w8, #0x4
  4080b4:	csel	x23, x26, x23, eq  // eq = none
  4080b8:	ldrb	w9, [x23, #24]
  4080bc:	tbnz	w9, #3, 4081c8 <argp_parse@@Base+0xe80>
  4080c0:	sub	w9, w24, #0x1
  4080c4:	cmp	w9, #0xfe
  4080c8:	b.hi	408130 <argp_parse@@Base+0xde8>  // b.pmore
  4080cc:	tbnz	w8, #3, 408130 <argp_parse@@Base+0xde8>
  4080d0:	bl	401d10 <__ctype_b_loc@plt>
  4080d4:	ldr	x8, [x0]
  4080d8:	ldrh	w8, [x8, x24, lsl #1]
  4080dc:	tbz	w8, #14, 408130 <argp_parse@@Base+0xde8>
  4080e0:	ldr	x8, [x19, #8]
  4080e4:	add	x9, x8, #0x1
  4080e8:	str	x9, [x19, #8]
  4080ec:	strb	w24, [x8]
  4080f0:	ldr	x8, [x23, #16]
  4080f4:	cbz	x8, 408128 <argp_parse@@Base+0xde0>
  4080f8:	ldr	x8, [x19, #8]
  4080fc:	add	x9, x8, #0x1
  408100:	str	x9, [x19, #8]
  408104:	mov	w9, #0x3a                  	// #58
  408108:	strb	w9, [x8]
  40810c:	ldrb	w8, [x23, #24]
  408110:	tbz	w8, #0, 408128 <argp_parse@@Base+0xde0>
  408114:	ldr	x8, [x19, #8]
  408118:	add	x9, x8, #0x1
  40811c:	str	x9, [x19, #8]
  408120:	mov	w9, #0x3a                  	// #58
  408124:	strb	w9, [x8]
  408128:	ldr	x8, [x19, #8]
  40812c:	strb	wzr, [x8]
  408130:	ldr	x24, [x26]
  408134:	cbz	x24, 4081c8 <argp_parse@@Base+0xe80>
  408138:	ldr	x25, [x19]
  40813c:	ldr	x22, [x25, #16]
  408140:	ldr	x0, [x22]
  408144:	cbz	x0, 40816c <argp_parse@@Base+0xe24>
  408148:	mov	x27, x22
  40814c:	mov	x1, x24
  408150:	bl	401d00 <strcmp@plt>
  408154:	cbz	w0, 408164 <argp_parse@@Base+0xe1c>
  408158:	ldr	x0, [x27, #32]!
  40815c:	cbnz	x0, 40814c <argp_parse@@Base+0xe04>
  408160:	b	40816c <argp_parse@@Base+0xe24>
  408164:	sub	x8, x27, x22
  408168:	tbz	x8, #36, 4081c8 <argp_parse@@Base+0xe80>
  40816c:	ldr	x8, [x19, #16]
  408170:	str	x24, [x8]
  408174:	ldr	x9, [x23, #16]
  408178:	cbz	x9, 40818c <argp_parse@@Base+0xe44>
  40817c:	ldrb	w9, [x23, #24]
  408180:	tst	w9, #0x1
  408184:	mov	w9, #0x1                   	// #1
  408188:	cinc	w9, w9, ne  // ne = any
  40818c:	str	w9, [x8, #8]
  408190:	str	xzr, [x8, #16]
  408194:	ldr	w9, [x26, #8]
  408198:	cbnz	w9, 4081a0 <argp_parse@@Base+0xe58>
  40819c:	ldr	w9, [x23, #8]
  4081a0:	ldr	w10, [x25, #80]
  4081a4:	add	x11, x8, #0x20
  4081a8:	sub	w10, w20, w10
  4081ac:	lsr	w10, w10, #3
  4081b0:	mul	w10, w10, w28
  4081b4:	bfxil	w10, w9, #0, #24
  4081b8:	add	w9, w10, w21
  4081bc:	str	w9, [x8, #24]
  4081c0:	str	x11, [x19, #16]
  4081c4:	str	xzr, [x8, #32]
  4081c8:	add	x26, x26, #0x30
  4081cc:	b	40808c <argp_parse@@Base+0xd44>
  4081d0:	ldp	x0, x1, [sp]
  4081d4:	ldur	x10, [x29, #-8]
  4081d8:	ldur	w2, [x29, #-12]
  4081dc:	ldr	x8, [x0, #8]
  4081e0:	b	4081ec <argp_parse@@Base+0xea4>
  4081e4:	ldr	x8, [x0, #8]
  4081e8:	cbz	x8, 408290 <argp_parse@@Base+0xf48>
  4081ec:	stp	x8, x0, [x20]
  4081f0:	ldr	x8, [x19, #8]
  4081f4:	str	wzr, [x20, #24]
  4081f8:	str	x1, [x20, #32]
  4081fc:	str	w2, [x20, #40]
  408200:	stp	xzr, xzr, [x20, #56]
  408204:	str	x8, [x20, #16]
  408208:	str	xzr, [x20, #48]
  40820c:	cbz	x10, 408234 <argp_parse@@Base+0xeec>
  408210:	mov	w8, #0xffffffff            	// #-1
  408214:	add	w8, w8, #0x1
  408218:	lsl	x9, x8, #5
  40821c:	ldr	x9, [x10, x9]
  408220:	cbnz	x9, 408214 <argp_parse@@Base+0xecc>
  408224:	ldr	x9, [x19, #24]
  408228:	add	x8, x9, w8, uxtw #3
  40822c:	str	x9, [x20, #56]
  408230:	str	x8, [x19, #24]
  408234:	add	x3, x20, #0x48
  408238:	cbz	x10, 40826c <argp_parse@@Base+0xf24>
  40823c:	ldr	x0, [x10]
  408240:	cbz	x0, 40826c <argp_parse@@Base+0xf24>
  408244:	mov	w2, wzr
  408248:	add	x21, x10, #0x20
  40824c:	mov	x1, x20
  408250:	mov	x4, x19
  408254:	add	w22, w2, #0x1
  408258:	bl	408040 <argp_parse@@Base+0xcf8>
  40825c:	mov	x3, x0
  408260:	ldr	x0, [x21], #32
  408264:	mov	w2, w22
  408268:	cbnz	x0, 40824c <argp_parse@@Base+0xf04>
  40826c:	ldp	x20, x19, [sp, #112]
  408270:	ldp	x22, x21, [sp, #96]
  408274:	ldp	x24, x23, [sp, #80]
  408278:	ldp	x26, x25, [sp, #64]
  40827c:	ldp	x28, x27, [sp, #48]
  408280:	ldp	x29, x30, [sp, #32]
  408284:	mov	x0, x3
  408288:	add	sp, sp, #0x80
  40828c:	ret
  408290:	mov	x3, x20
  408294:	mov	x20, xzr
  408298:	cbnz	x10, 40823c <argp_parse@@Base+0xef4>
  40829c:	b	40826c <argp_parse@@Base+0xf24>
  4082a0:	adrp	x9, 408000 <argp_parse@@Base+0xcb8>
  4082a4:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4082a8:	add	x9, x9, #0x2c4
  4082ac:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  4082b0:	adrp	x11, 422000 <argp_failure@@Base+0x17f34>
  4082b4:	str	x9, [x8, #1336]
  4082b8:	str	x0, [x10, #1344]
  4082bc:	str	x1, [x11, #1352]
  4082c0:	ret
  4082c4:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4082c8:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  4082cc:	ldr	x1, [x8, #1344]
  4082d0:	ldr	x4, [x9, #1352]
  4082d4:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  4082d8:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  4082dc:	add	x2, x2, #0x57e
  4082e0:	add	x3, x3, #0x58c
  4082e4:	b	40884c <argp_parse@@Base+0x1504>
  4082e8:	sub	x0, x0, #0x1
  4082ec:	ldrb	w10, [x0, #1]!
  4082f0:	cmp	w10, #0x2f
  4082f4:	b.eq	4082ec <argp_parse@@Base+0xfa4>  // b.none
  4082f8:	mov	w8, wzr
  4082fc:	mov	x9, x0
  408300:	and	w10, w10, #0xff
  408304:	cmp	w10, #0x2f
  408308:	b.eq	408320 <argp_parse@@Base+0xfd8>  // b.none
  40830c:	cbz	w10, 40832c <argp_parse@@Base+0xfe4>
  408310:	tst	w8, #0x1
  408314:	mov	w8, wzr
  408318:	csel	x0, x9, x0, ne  // ne = any
  40831c:	b	408324 <argp_parse@@Base+0xfdc>
  408320:	mov	w8, #0x1                   	// #1
  408324:	ldrb	w10, [x9, #1]!
  408328:	b	408300 <argp_parse@@Base+0xfb8>
  40832c:	ret
  408330:	stp	x29, x30, [sp, #-32]!
  408334:	str	x19, [sp, #16]
  408338:	mov	x29, sp
  40833c:	mov	x19, x0
  408340:	bl	401b00 <strlen@plt>
  408344:	mov	x8, x0
  408348:	sub	x9, x19, #0x1
  40834c:	mov	x0, x8
  408350:	cmp	x8, #0x2
  408354:	b.cc	408368 <argp_parse@@Base+0x1020>  // b.lo, b.ul, b.last
  408358:	ldrb	w8, [x9, x0]
  40835c:	cmp	w8, #0x2f
  408360:	sub	x8, x0, #0x1
  408364:	b.eq	40834c <argp_parse@@Base+0x1004>  // b.none
  408368:	ldr	x19, [sp, #16]
  40836c:	ldp	x29, x30, [sp], #32
  408370:	ret
  408374:	stp	x29, x30, [sp, #-32]!
  408378:	stp	x20, x19, [sp, #16]
  40837c:	mov	x29, sp
  408380:	cbz	x0, 408400 <argp_parse@@Base+0x10b8>
  408384:	mov	w1, #0x2f                  	// #47
  408388:	mov	x19, x0
  40838c:	bl	401cd0 <strrchr@plt>
  408390:	cmp	x0, #0x0
  408394:	csinc	x20, x19, x0, eq  // eq = none
  408398:	sub	x8, x20, x19
  40839c:	cmp	x8, #0x7
  4083a0:	b.lt	4083e4 <argp_parse@@Base+0x109c>  // b.tstop
  4083a4:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4083a8:	sub	x0, x20, #0x7
  4083ac:	add	x1, x1, #0x5ca
  4083b0:	mov	w2, #0x7                   	// #7
  4083b4:	bl	401c20 <strncmp@plt>
  4083b8:	cbnz	w0, 4083e4 <argp_parse@@Base+0x109c>
  4083bc:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4083c0:	add	x1, x1, #0x5d2
  4083c4:	mov	w2, #0x3                   	// #3
  4083c8:	mov	x0, x20
  4083cc:	bl	401c20 <strncmp@plt>
  4083d0:	mov	x19, x20
  4083d4:	cbnz	w0, 4083e4 <argp_parse@@Base+0x109c>
  4083d8:	add	x19, x20, #0x3
  4083dc:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4083e0:	str	x19, [x8, #1152]
  4083e4:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4083e8:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  4083ec:	str	x19, [x8, #1360]
  4083f0:	str	x19, [x9, #1128]
  4083f4:	ldp	x20, x19, [sp, #16]
  4083f8:	ldp	x29, x30, [sp], #32
  4083fc:	ret
  408400:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  408404:	ldr	x1, [x8, #1136]
  408408:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  40840c:	add	x0, x0, #0x592
  408410:	bl	401b10 <fputs@plt>
  408414:	bl	401cf0 <abort@plt>
  408418:	sub	sp, sp, #0xc0
  40841c:	stp	x29, x30, [sp, #128]
  408420:	stp	x24, x23, [sp, #144]
  408424:	stp	x22, x21, [sp, #160]
  408428:	stp	x20, x19, [sp, #176]
  40842c:	add	x29, sp, #0x80
  408430:	mov	x19, x1
  408434:	mov	x20, x0
  408438:	bl	401bb0 <fileno@plt>
  40843c:	mov	x1, sp
  408440:	bl	40cdb8 <argp_failure@@Base+0x2cec>
  408444:	tbnz	w0, #31, 408480 <argp_parse@@Base+0x1138>
  408448:	ldr	w8, [sp, #16]
  40844c:	and	w8, w8, #0xf000
  408450:	cmp	w8, #0x8, lsl #12
  408454:	b.ne	408480 <argp_parse@@Base+0x1138>  // b.any
  408458:	mov	x0, x20
  40845c:	bl	401da0 <ftello@plt>
  408460:	tbnz	x0, #63, 408480 <argp_parse@@Base+0x1138>
  408464:	ldr	x8, [sp, #48]
  408468:	subs	x8, x8, x0
  40846c:	b.le	408480 <argp_parse@@Base+0x1138>
  408470:	cmn	x8, #0x1
  408474:	b.eq	408564 <argp_parse@@Base+0x121c>  // b.none
  408478:	add	x22, x8, #0x1
  40847c:	b	408484 <argp_parse@@Base+0x113c>
  408480:	mov	w22, #0x2000                	// #8192
  408484:	mov	x0, x22
  408488:	bl	401c00 <malloc@plt>
  40848c:	cbz	x0, 4084e8 <argp_parse@@Base+0x11a0>
  408490:	mov	x24, xzr
  408494:	sub	x23, x22, x24
  408498:	mov	x21, x0
  40849c:	add	x0, x0, x24
  4084a0:	mov	w1, #0x1                   	// #1
  4084a4:	mov	x2, x23
  4084a8:	mov	x3, x20
  4084ac:	bl	401d30 <fread@plt>
  4084b0:	cmp	x0, x23
  4084b4:	add	x24, x0, x24
  4084b8:	b.ne	4084f0 <argp_parse@@Base+0x11a8>  // b.any
  4084bc:	cmn	x22, #0x1
  4084c0:	b.eq	408530 <argp_parse@@Base+0x11e8>  // b.none
  4084c4:	adds	x8, x22, x22, lsr #1
  4084c8:	csinv	x22, x8, xzr, cc  // cc = lo, ul, last
  4084cc:	mov	x0, x21
  4084d0:	mov	x1, x22
  4084d4:	bl	401c90 <realloc@plt>
  4084d8:	cbnz	x0, 408494 <argp_parse@@Base+0x114c>
  4084dc:	bl	401ea0 <__errno_location@plt>
  4084e0:	ldr	w23, [x0]
  4084e4:	b	408534 <argp_parse@@Base+0x11ec>
  4084e8:	mov	x21, xzr
  4084ec:	b	408548 <argp_parse@@Base+0x1200>
  4084f0:	bl	401ea0 <__errno_location@plt>
  4084f4:	ldr	w23, [x0]
  4084f8:	mov	x0, x20
  4084fc:	bl	401ef0 <ferror@plt>
  408500:	cbnz	w0, 408534 <argp_parse@@Base+0x11ec>
  408504:	sub	x8, x22, #0x1
  408508:	cmp	x24, x8
  40850c:	b.cs	408524 <argp_parse@@Base+0x11dc>  // b.hs, b.nlast
  408510:	add	x1, x24, #0x1
  408514:	mov	x0, x21
  408518:	bl	401c90 <realloc@plt>
  40851c:	cmp	x0, #0x0
  408520:	csel	x21, x21, x0, eq  // eq = none
  408524:	strb	wzr, [x21, x24]
  408528:	str	x24, [x19]
  40852c:	b	408548 <argp_parse@@Base+0x1200>
  408530:	mov	w23, #0xc                   	// #12
  408534:	mov	x0, x21
  408538:	bl	401d50 <free@plt>
  40853c:	bl	401ea0 <__errno_location@plt>
  408540:	mov	x21, xzr
  408544:	str	w23, [x0]
  408548:	mov	x0, x21
  40854c:	ldp	x20, x19, [sp, #176]
  408550:	ldp	x22, x21, [sp, #160]
  408554:	ldp	x24, x23, [sp, #144]
  408558:	ldp	x29, x30, [sp, #128]
  40855c:	add	sp, sp, #0xc0
  408560:	ret
  408564:	bl	401ea0 <__errno_location@plt>
  408568:	mov	w8, #0xc                   	// #12
  40856c:	mov	x21, xzr
  408570:	str	w8, [x0]
  408574:	b	408548 <argp_parse@@Base+0x1200>
  408578:	adrp	x2, 40e000 <argp_failure@@Base+0x3f34>
  40857c:	add	x2, x2, #0x3d3
  408580:	b	408584 <argp_parse@@Base+0x123c>
  408584:	stp	x29, x30, [sp, #-48]!
  408588:	stp	x20, x19, [sp, #32]
  40858c:	mov	x19, x1
  408590:	mov	x1, x2
  408594:	stp	x22, x21, [sp, #16]
  408598:	mov	x29, sp
  40859c:	bl	401bf0 <fopen@plt>
  4085a0:	cbz	x0, 4085e8 <argp_parse@@Base+0x12a0>
  4085a4:	mov	x1, x19
  4085a8:	mov	x21, x0
  4085ac:	bl	408418 <argp_parse@@Base+0x10d0>
  4085b0:	mov	x19, x0
  4085b4:	bl	401ea0 <__errno_location@plt>
  4085b8:	ldr	w22, [x0]
  4085bc:	mov	x20, x0
  4085c0:	mov	x0, x21
  4085c4:	bl	401bd0 <fclose@plt>
  4085c8:	cbz	w0, 4085ec <argp_parse@@Base+0x12a4>
  4085cc:	cbz	x19, 4085dc <argp_parse@@Base+0x1294>
  4085d0:	ldr	w22, [x20]
  4085d4:	mov	x0, x19
  4085d8:	bl	401d50 <free@plt>
  4085dc:	mov	x19, xzr
  4085e0:	str	w22, [x20]
  4085e4:	b	4085ec <argp_parse@@Base+0x12a4>
  4085e8:	mov	x19, xzr
  4085ec:	mov	x0, x19
  4085f0:	ldp	x20, x19, [sp, #32]
  4085f4:	ldp	x22, x21, [sp, #16]
  4085f8:	ldp	x29, x30, [sp], #48
  4085fc:	ret
  408600:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  408604:	add	x2, x2, #0x5d6
  408608:	b	408584 <argp_parse@@Base+0x123c>
  40860c:	sub	sp, sp, #0x50
  408610:	str	x21, [sp, #48]
  408614:	stp	x20, x19, [sp, #64]
  408618:	mov	x21, x5
  40861c:	mov	x20, x4
  408620:	mov	x4, x3
  408624:	mov	x3, x2
  408628:	mov	x19, x0
  40862c:	stp	x29, x30, [sp, #32]
  408630:	add	x29, sp, #0x20
  408634:	cbz	x1, 408650 <argp_parse@@Base+0x1308>
  408638:	mov	x2, x1
  40863c:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  408640:	add	x1, x1, #0x5e3
  408644:	mov	x0, x19
  408648:	bl	401ed0 <fprintf@plt>
  40864c:	b	408668 <argp_parse@@Base+0x1320>
  408650:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  408654:	add	x1, x1, #0x5ef
  408658:	mov	x0, x19
  40865c:	mov	x2, x3
  408660:	mov	x3, x4
  408664:	bl	401ed0 <fprintf@plt>
  408668:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40866c:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  408670:	add	x1, x1, #0x8e6
  408674:	add	x2, x2, #0x5f6
  408678:	mov	w3, #0x7df                 	// #2015
  40867c:	mov	x0, x19
  408680:	bl	401ed0 <fprintf@plt>
  408684:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  408688:	add	x0, x0, #0x5fa
  40868c:	mov	x1, x19
  408690:	bl	401b10 <fputs@plt>
  408694:	cmp	x21, #0x9
  408698:	b.hi	4086d8 <argp_parse@@Base+0x1390>  // b.pmore
  40869c:	adrp	x8, 40f000 <argp_failure@@Base+0x4f34>
  4086a0:	add	x8, x8, #0x5d9
  4086a4:	adr	x9, 4086b4 <argp_parse@@Base+0x136c>
  4086a8:	ldrb	w10, [x8, x21]
  4086ac:	add	x9, x9, x10, lsl #2
  4086b0:	br	x9
  4086b4:	ldr	x2, [x20]
  4086b8:	mov	x0, x19
  4086bc:	ldp	x20, x19, [sp, #64]
  4086c0:	ldr	x21, [sp, #48]
  4086c4:	ldp	x29, x30, [sp, #32]
  4086c8:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4086cc:	add	x1, x1, #0x6c5
  4086d0:	add	sp, sp, #0x50
  4086d4:	b	401ed0 <fprintf@plt>
  4086d8:	ldr	x8, [x20, #64]
  4086dc:	ldp	x2, x3, [x20]
  4086e0:	ldp	x4, x5, [x20, #16]
  4086e4:	ldp	x6, x7, [x20, #32]
  4086e8:	ldr	q0, [x20, #48]
  4086ec:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4086f0:	str	x8, [sp, #16]
  4086f4:	add	x1, x1, #0x804
  4086f8:	b	408828 <argp_parse@@Base+0x14e0>
  4086fc:	ldp	x2, x3, [x20]
  408700:	ldr	x4, [x20, #16]
  408704:	mov	x0, x19
  408708:	ldp	x20, x19, [sp, #64]
  40870c:	ldr	x21, [sp, #48]
  408710:	ldp	x29, x30, [sp, #32]
  408714:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  408718:	add	x1, x1, #0x6ec
  40871c:	add	sp, sp, #0x50
  408720:	b	401ed0 <fprintf@plt>
  408724:	ldp	x2, x3, [x20]
  408728:	mov	x0, x19
  40872c:	ldp	x20, x19, [sp, #64]
  408730:	ldr	x21, [sp, #48]
  408734:	ldp	x29, x30, [sp, #32]
  408738:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40873c:	add	x1, x1, #0x6d5
  408740:	add	sp, sp, #0x50
  408744:	b	401ed0 <fprintf@plt>
  408748:	ldp	x8, x9, [x20, #48]
  40874c:	ldp	x2, x3, [x20]
  408750:	ldp	x4, x5, [x20, #16]
  408754:	ldp	x6, x7, [x20, #32]
  408758:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40875c:	add	x1, x1, #0x7a0
  408760:	str	x9, [sp, #8]
  408764:	b	408800 <argp_parse@@Base+0x14b8>
  408768:	ldp	x2, x3, [x20]
  40876c:	ldp	x4, x5, [x20, #16]
  408770:	mov	x0, x19
  408774:	ldp	x20, x19, [sp, #64]
  408778:	ldr	x21, [sp, #48]
  40877c:	ldp	x29, x30, [sp, #32]
  408780:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  408784:	add	x1, x1, #0x708
  408788:	add	sp, sp, #0x50
  40878c:	b	401ed0 <fprintf@plt>
  408790:	ldp	x2, x3, [x20]
  408794:	ldp	x4, x5, [x20, #16]
  408798:	ldr	x6, [x20, #32]
  40879c:	mov	x0, x19
  4087a0:	ldp	x20, x19, [sp, #64]
  4087a4:	ldr	x21, [sp, #48]
  4087a8:	ldp	x29, x30, [sp, #32]
  4087ac:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4087b0:	add	x1, x1, #0x728
  4087b4:	add	sp, sp, #0x50
  4087b8:	b	401ed0 <fprintf@plt>
  4087bc:	ldp	x2, x3, [x20]
  4087c0:	ldp	x4, x5, [x20, #16]
  4087c4:	ldp	x6, x7, [x20, #32]
  4087c8:	mov	x0, x19
  4087cc:	ldp	x20, x19, [sp, #64]
  4087d0:	ldr	x21, [sp, #48]
  4087d4:	ldp	x29, x30, [sp, #32]
  4087d8:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4087dc:	add	x1, x1, #0x74c
  4087e0:	add	sp, sp, #0x50
  4087e4:	b	401ed0 <fprintf@plt>
  4087e8:	ldp	x2, x3, [x20]
  4087ec:	ldp	x4, x5, [x20, #16]
  4087f0:	ldp	x6, x7, [x20, #32]
  4087f4:	ldr	x8, [x20, #48]
  4087f8:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4087fc:	add	x1, x1, #0x774
  408800:	str	x8, [sp]
  408804:	b	40882c <argp_parse@@Base+0x14e4>
  408808:	ldp	x2, x3, [x20]
  40880c:	ldp	x4, x5, [x20, #16]
  408810:	ldp	x6, x7, [x20, #32]
  408814:	ldr	q0, [x20, #48]
  408818:	ldr	x8, [x20, #64]
  40881c:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  408820:	add	x1, x1, #0x7d0
  408824:	str	x8, [sp, #16]
  408828:	str	q0, [sp]
  40882c:	mov	x0, x19
  408830:	bl	401ed0 <fprintf@plt>
  408834:	ldp	x20, x19, [sp, #64]
  408838:	ldr	x21, [sp, #48]
  40883c:	ldp	x29, x30, [sp, #32]
  408840:	add	sp, sp, #0x50
  408844:	ret
  408848:	bl	401cf0 <abort@plt>
  40884c:	mov	x8, xzr
  408850:	ldr	x9, [x4, x8, lsl #3]
  408854:	add	x8, x8, #0x1
  408858:	cbnz	x9, 408850 <argp_parse@@Base+0x1508>
  40885c:	sub	x5, x8, #0x1
  408860:	b	40860c <argp_parse@@Base+0x12c4>
  408864:	sub	sp, sp, #0x60
  408868:	stp	x29, x30, [sp, #80]
  40886c:	ldr	w8, [x4, #24]
  408870:	mov	x5, xzr
  408874:	mov	x9, sp
  408878:	add	x29, sp, #0x50
  40887c:	tbz	w8, #31, 4088a4 <argp_parse@@Base+0x155c>
  408880:	add	w11, w8, #0x8
  408884:	cmn	w8, #0x8
  408888:	str	w11, [x4, #24]
  40888c:	b.gt	4088a0 <argp_parse@@Base+0x1558>
  408890:	ldr	x10, [x4, #8]
  408894:	add	x10, x10, w8, sxtw
  408898:	mov	w8, w11
  40889c:	b	4088b0 <argp_parse@@Base+0x1568>
  4088a0:	mov	w8, w11
  4088a4:	ldr	x10, [x4]
  4088a8:	add	x11, x10, #0x8
  4088ac:	str	x11, [x4]
  4088b0:	ldr	x10, [x10]
  4088b4:	str	x10, [x9, x5, lsl #3]
  4088b8:	cbz	x10, 4088c8 <argp_parse@@Base+0x1580>
  4088bc:	add	x5, x5, #0x1
  4088c0:	cmp	x5, #0xa
  4088c4:	b.ne	40887c <argp_parse@@Base+0x1534>  // b.any
  4088c8:	mov	x4, sp
  4088cc:	bl	40860c <argp_parse@@Base+0x12c4>
  4088d0:	ldp	x29, x30, [sp, #80]
  4088d4:	add	sp, sp, #0x60
  4088d8:	ret
  4088dc:	sub	sp, sp, #0xf0
  4088e0:	stp	x29, x30, [sp, #224]
  4088e4:	add	x29, sp, #0xe0
  4088e8:	mov	x8, #0xffffffffffffffe0    	// #-32
  4088ec:	mov	x9, sp
  4088f0:	sub	x10, x29, #0x60
  4088f4:	movk	x8, #0xff80, lsl #32
  4088f8:	add	x11, x29, #0x10
  4088fc:	add	x9, x9, #0x80
  408900:	add	x10, x10, #0x20
  408904:	stp	x9, x8, [x29, #-16]
  408908:	stp	x11, x10, [x29, #-32]
  40890c:	stp	x4, x5, [x29, #-96]
  408910:	stp	x6, x7, [x29, #-80]
  408914:	stp	q0, q1, [sp]
  408918:	ldp	q0, q1, [x29, #-32]
  40891c:	sub	x4, x29, #0x40
  408920:	stp	q2, q3, [sp, #32]
  408924:	stp	q4, q5, [sp, #64]
  408928:	stp	q6, q7, [sp, #96]
  40892c:	stp	q0, q1, [x29, #-64]
  408930:	bl	408864 <argp_parse@@Base+0x151c>
  408934:	ldp	x29, x30, [sp, #224]
  408938:	add	sp, sp, #0xf0
  40893c:	ret
  408940:	stp	x29, x30, [sp, #-16]!
  408944:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  408948:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40894c:	add	x0, x0, #0x840
  408950:	add	x1, x1, #0x855
  408954:	mov	x29, sp
  408958:	bl	401e80 <printf@plt>
  40895c:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  408960:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  408964:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  408968:	add	x0, x0, #0x86b
  40896c:	add	x1, x1, #0x57e
  408970:	add	x2, x2, #0x87f
  408974:	bl	401e80 <printf@plt>
  408978:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40897c:	ldr	x1, [x8, #1144]
  408980:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  408984:	add	x0, x0, #0x8a6
  408988:	ldp	x29, x30, [sp], #16
  40898c:	b	401b10 <fputs@plt>
  408990:	umulh	x8, x1, x0
  408994:	cbnz	x8, 4089a0 <argp_parse@@Base+0x1658>
  408998:	mul	x0, x1, x0
  40899c:	b	4089ac <argp_parse@@Base+0x1664>
  4089a0:	stp	x29, x30, [sp, #-16]!
  4089a4:	mov	x29, sp
  4089a8:	bl	408b84 <argp_parse@@Base+0x183c>
  4089ac:	stp	x29, x30, [sp, #-32]!
  4089b0:	str	x19, [sp, #16]
  4089b4:	mov	x29, sp
  4089b8:	mov	x19, x0
  4089bc:	bl	401c00 <malloc@plt>
  4089c0:	cbz	x19, 4089c8 <argp_parse@@Base+0x1680>
  4089c4:	cbz	x0, 4089d4 <argp_parse@@Base+0x168c>
  4089c8:	ldr	x19, [sp, #16]
  4089cc:	ldp	x29, x30, [sp], #32
  4089d0:	ret
  4089d4:	bl	408b84 <argp_parse@@Base+0x183c>
  4089d8:	umulh	x8, x2, x1
  4089dc:	cbnz	x8, 4089e8 <argp_parse@@Base+0x16a0>
  4089e0:	mul	x1, x2, x1
  4089e4:	b	4089f4 <argp_parse@@Base+0x16ac>
  4089e8:	stp	x29, x30, [sp, #-16]!
  4089ec:	mov	x29, sp
  4089f0:	bl	408b84 <argp_parse@@Base+0x183c>
  4089f4:	stp	x29, x30, [sp, #-32]!
  4089f8:	str	x19, [sp, #16]
  4089fc:	mov	x19, x1
  408a00:	mov	x29, sp
  408a04:	cbz	x0, 408a18 <argp_parse@@Base+0x16d0>
  408a08:	cbnz	x19, 408a18 <argp_parse@@Base+0x16d0>
  408a0c:	bl	401d50 <free@plt>
  408a10:	mov	x0, xzr
  408a14:	b	408a28 <argp_parse@@Base+0x16e0>
  408a18:	mov	x1, x19
  408a1c:	bl	401c90 <realloc@plt>
  408a20:	cbz	x19, 408a28 <argp_parse@@Base+0x16e0>
  408a24:	cbz	x0, 408a34 <argp_parse@@Base+0x16ec>
  408a28:	ldr	x19, [sp, #16]
  408a2c:	ldp	x29, x30, [sp], #32
  408a30:	ret
  408a34:	bl	408b84 <argp_parse@@Base+0x183c>
  408a38:	stp	x29, x30, [sp, #-16]!
  408a3c:	ldr	x9, [x1]
  408a40:	mov	x29, sp
  408a44:	cbz	x0, 408a64 <argp_parse@@Base+0x171c>
  408a48:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408a4c:	udiv	x8, x8, x2
  408a50:	cmp	x8, x9
  408a54:	b.ls	408a8c <argp_parse@@Base+0x1744>  // b.plast
  408a58:	add	x8, x9, x9, lsr #1
  408a5c:	add	x9, x8, #0x1
  408a60:	b	408a78 <argp_parse@@Base+0x1730>
  408a64:	cbnz	x9, 408a78 <argp_parse@@Base+0x1730>
  408a68:	mov	w8, #0x80                  	// #128
  408a6c:	udiv	x8, x8, x2
  408a70:	cmp	x2, #0x80
  408a74:	cinc	x9, x8, hi  // hi = pmore
  408a78:	mul	x8, x9, x2
  408a7c:	str	x9, [x1]
  408a80:	mov	x1, x8
  408a84:	ldp	x29, x30, [sp], #16
  408a88:	b	4089f4 <argp_parse@@Base+0x16ac>
  408a8c:	bl	408b84 <argp_parse@@Base+0x183c>
  408a90:	b	4089ac <argp_parse@@Base+0x1664>
  408a94:	stp	x29, x30, [sp, #-16]!
  408a98:	ldr	x8, [x1]
  408a9c:	mov	x29, sp
  408aa0:	cbz	x0, 408abc <argp_parse@@Base+0x1774>
  408aa4:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408aa8:	cmp	x8, x9
  408aac:	b.cs	408ad8 <argp_parse@@Base+0x1790>  // b.hs, b.nlast
  408ab0:	add	x8, x8, x8, lsr #1
  408ab4:	add	x8, x8, #0x1
  408ab8:	b	408ac8 <argp_parse@@Base+0x1780>
  408abc:	cmp	x8, #0x0
  408ac0:	mov	w9, #0x80                  	// #128
  408ac4:	csel	x8, x9, x8, eq  // eq = none
  408ac8:	str	x8, [x1]
  408acc:	mov	x1, x8
  408ad0:	ldp	x29, x30, [sp], #16
  408ad4:	b	4089f4 <argp_parse@@Base+0x16ac>
  408ad8:	bl	408b84 <argp_parse@@Base+0x183c>
  408adc:	stp	x29, x30, [sp, #-32]!
  408ae0:	str	x19, [sp, #16]
  408ae4:	mov	x29, sp
  408ae8:	mov	x19, x0
  408aec:	bl	4089ac <argp_parse@@Base+0x1664>
  408af0:	mov	x2, x19
  408af4:	ldr	x19, [sp, #16]
  408af8:	mov	w1, wzr
  408afc:	ldp	x29, x30, [sp], #32
  408b00:	b	401c40 <memset@plt>
  408b04:	stp	x29, x30, [sp, #-16]!
  408b08:	mov	x29, sp
  408b0c:	bl	401c70 <calloc@plt>
  408b10:	cbz	x0, 408b1c <argp_parse@@Base+0x17d4>
  408b14:	ldp	x29, x30, [sp], #16
  408b18:	ret
  408b1c:	bl	408b84 <argp_parse@@Base+0x183c>
  408b20:	stp	x29, x30, [sp, #-32]!
  408b24:	stp	x20, x19, [sp, #16]
  408b28:	mov	x20, x0
  408b2c:	mov	x0, x1
  408b30:	mov	x29, sp
  408b34:	mov	x19, x1
  408b38:	bl	4089ac <argp_parse@@Base+0x1664>
  408b3c:	mov	x1, x20
  408b40:	mov	x2, x19
  408b44:	ldp	x20, x19, [sp, #16]
  408b48:	ldp	x29, x30, [sp], #32
  408b4c:	b	401aa0 <memcpy@plt>
  408b50:	stp	x29, x30, [sp, #-32]!
  408b54:	stp	x20, x19, [sp, #16]
  408b58:	mov	x29, sp
  408b5c:	mov	x19, x0
  408b60:	bl	401b00 <strlen@plt>
  408b64:	add	x20, x0, #0x1
  408b68:	mov	x0, x20
  408b6c:	bl	4089ac <argp_parse@@Base+0x1664>
  408b70:	mov	x1, x19
  408b74:	mov	x2, x20
  408b78:	ldp	x20, x19, [sp, #16]
  408b7c:	ldp	x29, x30, [sp], #32
  408b80:	b	401aa0 <memcpy@plt>
  408b84:	stp	x29, x30, [sp, #-16]!
  408b88:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  408b8c:	ldr	w0, [x8, #1104]
  408b90:	adrp	x2, 40c000 <argp_failure@@Base+0x1f34>
  408b94:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  408b98:	add	x2, x2, #0xf31
  408b9c:	add	x3, x3, #0x915
  408ba0:	mov	w1, wzr
  408ba4:	mov	x29, sp
  408ba8:	bl	401b30 <error@plt>
  408bac:	bl	401cf0 <abort@plt>
  408bb0:	mov	w5, wzr
  408bb4:	mov	w6, wzr
  408bb8:	b	40c5cc <argp_failure@@Base+0x2500>
  408bbc:	mov	x6, x5
  408bc0:	mov	w5, wzr
  408bc4:	mov	w7, wzr
  408bc8:	b	40b9d4 <argp_failure@@Base+0x1908>
  408bcc:	mov	w5, #0x1                   	// #1
  408bd0:	mov	w6, wzr
  408bd4:	b	40c5cc <argp_failure@@Base+0x2500>
  408bd8:	mov	x6, x5
  408bdc:	mov	w5, #0x1                   	// #1
  408be0:	mov	w7, wzr
  408be4:	b	40b9d4 <argp_failure@@Base+0x1908>
  408be8:	sub	sp, sp, #0xe0
  408bec:	stp	x29, x30, [sp, #208]
  408bf0:	add	x29, sp, #0xd0
  408bf4:	mov	x9, #0xffffffffffffffd0    	// #-48
  408bf8:	mov	x10, sp
  408bfc:	sub	x11, x29, #0x50
  408c00:	movk	x9, #0xff80, lsl #32
  408c04:	add	x12, x29, #0x10
  408c08:	mov	x8, #0xffffffffffffffd0    	// #-48
  408c0c:	add	x10, x10, #0x80
  408c10:	add	x11, x11, #0x30
  408c14:	stp	x2, x3, [x29, #-80]
  408c18:	stp	x4, x5, [x29, #-64]
  408c1c:	stp	x6, x7, [x29, #-48]
  408c20:	stp	q1, q2, [sp, #16]
  408c24:	stp	q3, q4, [sp, #48]
  408c28:	str	q0, [sp]
  408c2c:	stp	q5, q6, [sp, #80]
  408c30:	str	q7, [sp, #112]
  408c34:	stp	x10, x9, [x29, #-16]
  408c38:	stp	x12, x11, [x29, #-32]
  408c3c:	tbz	w8, #31, 408c5c <argp_parse@@Base+0x1914>
  408c40:	add	w9, w8, #0x8
  408c44:	cmn	w8, #0x8
  408c48:	stur	w9, [x29, #-8]
  408c4c:	b.gt	408c5c <argp_parse@@Base+0x1914>
  408c50:	ldur	x9, [x29, #-24]
  408c54:	add	x8, x9, x8
  408c58:	b	408c68 <argp_parse@@Base+0x1920>
  408c5c:	ldur	x8, [x29, #-32]
  408c60:	add	x9, x8, #0x8
  408c64:	stur	x9, [x29, #-32]
  408c68:	ldr	x2, [x8]
  408c6c:	mov	w1, w1
  408c70:	bl	401ee0 <ioctl@plt>
  408c74:	ldp	x29, x30, [sp, #208]
  408c78:	add	sp, sp, #0xe0
  408c7c:	ret

0000000000408c80 <_obstack_begin@@Base>:
  408c80:	stp	x29, x30, [sp, #-16]!
  408c84:	ldrb	w8, [x0, #80]
  408c88:	mov	x29, sp
  408c8c:	stp	x3, x4, [x0, #56]
  408c90:	and	w8, w8, #0xfe
  408c94:	strb	w8, [x0, #80]
  408c98:	bl	408ca8 <_obstack_begin@@Base+0x28>
  408c9c:	mov	w0, #0x1                   	// #1
  408ca0:	ldp	x29, x30, [sp], #16
  408ca4:	ret
  408ca8:	stp	x29, x30, [sp, #-48]!
  408cac:	stp	x22, x21, [sp, #16]
  408cb0:	stp	x20, x19, [sp, #32]
  408cb4:	ldrb	w10, [x0, #80]
  408cb8:	cmp	x2, #0x0
  408cbc:	mov	w8, #0x10                  	// #16
  408cc0:	mov	w9, #0xfe0                 	// #4064
  408cc4:	csel	x21, x8, x2, eq  // eq = none
  408cc8:	cmp	x1, #0x0
  408ccc:	mov	x19, x0
  408cd0:	csel	x1, x9, x1, eq  // eq = none
  408cd4:	sub	x22, x21, #0x1
  408cd8:	mov	x29, sp
  408cdc:	str	x1, [x0]
  408ce0:	str	x22, [x0, #48]
  408ce4:	tbnz	w10, #0, 408cf8 <_obstack_begin@@Base+0x78>
  408ce8:	ldr	x8, [x19, #56]
  408cec:	mov	x0, x1
  408cf0:	blr	x8
  408cf4:	b	408d04 <_obstack_begin@@Base+0x84>
  408cf8:	ldr	x8, [x19, #56]
  408cfc:	ldr	x0, [x19, #72]
  408d00:	blr	x8
  408d04:	mov	x20, x0
  408d08:	str	x0, [x19, #8]
  408d0c:	cbnz	x0, 408d1c <_obstack_begin@@Base+0x9c>
  408d10:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  408d14:	ldr	x8, [x8, #1056]
  408d18:	blr	x8
  408d1c:	ldr	x10, [x19]
  408d20:	add	x8, x20, x22
  408d24:	neg	x9, x21
  408d28:	add	x8, x8, #0x10
  408d2c:	and	x8, x8, x9
  408d30:	stp	x8, x8, [x19, #16]
  408d34:	add	x8, x20, x10
  408d38:	str	x8, [x20]
  408d3c:	str	x8, [x19, #32]
  408d40:	str	xzr, [x20, #8]
  408d44:	ldrb	w8, [x19, #80]
  408d48:	and	w8, w8, #0xfffffff9
  408d4c:	strb	w8, [x19, #80]
  408d50:	ldp	x20, x19, [sp, #32]
  408d54:	ldp	x22, x21, [sp, #16]
  408d58:	ldp	x29, x30, [sp], #48
  408d5c:	ret

0000000000408d60 <_obstack_begin_1@@Base>:
  408d60:	stp	x29, x30, [sp, #-16]!
  408d64:	ldrb	w8, [x0, #80]
  408d68:	mov	x29, sp
  408d6c:	stp	x3, x4, [x0, #56]
  408d70:	str	x5, [x0, #72]
  408d74:	orr	w8, w8, #0x1
  408d78:	strb	w8, [x0, #80]
  408d7c:	bl	408ca8 <_obstack_begin@@Base+0x28>
  408d80:	mov	w0, #0x1                   	// #1
  408d84:	ldp	x29, x30, [sp], #16
  408d88:	ret

0000000000408d8c <_obstack_newchunk@@Base>:
  408d8c:	stp	x29, x30, [sp, #-80]!
  408d90:	str	x25, [sp, #16]
  408d94:	stp	x24, x23, [sp, #32]
  408d98:	stp	x22, x21, [sp, #48]
  408d9c:	stp	x20, x19, [sp, #64]
  408da0:	ldp	x9, x8, [x0, #16]
  408da4:	ldr	x10, [x0, #48]
  408da8:	ldp	x11, x21, [x0]
  408dac:	mov	x19, x0
  408db0:	sub	x20, x8, x9
  408db4:	adds	x8, x20, x1
  408db8:	lsr	x9, x20, #3
  408dbc:	cset	w12, cs  // cs = hs, nlast
  408dc0:	adds	x10, x8, x10
  408dc4:	add	x9, x9, #0x64
  408dc8:	cset	w8, cs  // cs = hs, nlast
  408dcc:	adds	x9, x9, x10
  408dd0:	csel	x9, x10, x9, cs  // cs = hs, nlast
  408dd4:	cmp	x9, x11
  408dd8:	csel	x22, x11, x9, cc  // cc = lo, ul, last
  408ddc:	mov	x29, sp
  408de0:	tbnz	w12, #0, 408e18 <_obstack_newchunk@@Base+0x8c>
  408de4:	tbnz	w8, #0, 408e18 <_obstack_newchunk@@Base+0x8c>
  408de8:	ldrb	w8, [x19, #80]
  408dec:	tbnz	w8, #0, 408e00 <_obstack_newchunk@@Base+0x74>
  408df0:	ldr	x8, [x19, #56]
  408df4:	mov	x0, x22
  408df8:	blr	x8
  408dfc:	b	408e10 <_obstack_newchunk@@Base+0x84>
  408e00:	ldr	x8, [x19, #56]
  408e04:	ldr	x0, [x19, #72]
  408e08:	mov	x1, x22
  408e0c:	blr	x8
  408e10:	mov	x23, x0
  408e14:	cbnz	x0, 408e28 <_obstack_newchunk@@Base+0x9c>
  408e18:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  408e1c:	ldr	x8, [x8, #1056]
  408e20:	blr	x8
  408e24:	mov	x23, xzr
  408e28:	add	x8, x23, x22
  408e2c:	str	x23, [x19, #8]
  408e30:	str	x21, [x23, #8]
  408e34:	str	x8, [x19, #32]
  408e38:	str	x8, [x23]
  408e3c:	ldr	x25, [x19, #48]
  408e40:	ldr	x24, [x19, #16]
  408e44:	mov	x2, x20
  408e48:	add	x8, x23, x25
  408e4c:	add	x8, x8, #0x10
  408e50:	bic	x22, x8, x25
  408e54:	mov	x0, x22
  408e58:	mov	x1, x24
  408e5c:	bl	401aa0 <memcpy@plt>
  408e60:	ldrb	w8, [x19, #80]
  408e64:	tbnz	w8, #1, 408eac <_obstack_newchunk@@Base+0x120>
  408e68:	add	x9, x21, x25
  408e6c:	mvn	x8, x25
  408e70:	add	x9, x9, #0x10
  408e74:	and	x8, x9, x8
  408e78:	cmp	x24, x8
  408e7c:	b.ne	408eac <_obstack_newchunk@@Base+0x120>  // b.any
  408e80:	ldr	x8, [x21, #8]
  408e84:	str	x8, [x23, #8]
  408e88:	ldrb	w8, [x19, #80]
  408e8c:	tbnz	w8, #0, 408ea0 <_obstack_newchunk@@Base+0x114>
  408e90:	ldr	x8, [x19, #64]
  408e94:	mov	x0, x21
  408e98:	blr	x8
  408e9c:	b	408eac <_obstack_newchunk@@Base+0x120>
  408ea0:	ldp	x8, x0, [x19, #64]
  408ea4:	mov	x1, x21
  408ea8:	blr	x8
  408eac:	ldrb	w8, [x19, #80]
  408eb0:	add	x9, x22, x20
  408eb4:	stp	x22, x9, [x19, #16]
  408eb8:	ldr	x25, [sp, #16]
  408ebc:	and	w8, w8, #0xfffffffd
  408ec0:	strb	w8, [x19, #80]
  408ec4:	ldp	x20, x19, [sp, #64]
  408ec8:	ldp	x22, x21, [sp, #48]
  408ecc:	ldp	x24, x23, [sp, #32]
  408ed0:	ldp	x29, x30, [sp], #80
  408ed4:	ret

0000000000408ed8 <_obstack_allocated_p@@Base>:
  408ed8:	ldr	x8, [x0, #8]
  408edc:	cbz	x8, 408efc <_obstack_allocated_p@@Base+0x24>
  408ee0:	cmp	x8, x1
  408ee4:	b.cs	408ef4 <_obstack_allocated_p@@Base+0x1c>  // b.hs, b.nlast
  408ee8:	ldr	x9, [x8]
  408eec:	cmp	x9, x1
  408ef0:	b.cs	408f04 <_obstack_allocated_p@@Base+0x2c>  // b.hs, b.nlast
  408ef4:	ldr	x8, [x8, #8]
  408ef8:	cbnz	x8, 408ee0 <_obstack_allocated_p@@Base+0x8>
  408efc:	mov	w0, wzr
  408f00:	ret
  408f04:	mov	w0, #0x1                   	// #1
  408f08:	ret

0000000000408f0c <_obstack_free@@Base>:
  408f0c:	stp	x29, x30, [sp, #-48]!
  408f10:	stp	x20, x19, [sp, #32]
  408f14:	ldr	x8, [x0, #8]
  408f18:	mov	x20, x1
  408f1c:	str	x21, [sp, #16]
  408f20:	mov	x29, sp
  408f24:	cbz	x8, 408f7c <_obstack_free@@Base+0x70>
  408f28:	mov	x19, x0
  408f2c:	cmp	x8, x20
  408f30:	b.cs	408f40 <_obstack_free@@Base+0x34>  // b.hs, b.nlast
  408f34:	ldr	x9, [x8]
  408f38:	cmp	x9, x20
  408f3c:	b.cs	408f84 <_obstack_free@@Base+0x78>  // b.hs, b.nlast
  408f40:	ldrb	w9, [x19, #80]
  408f44:	ldr	x21, [x8, #8]
  408f48:	tbnz	w9, #0, 408f5c <_obstack_free@@Base+0x50>
  408f4c:	ldr	x9, [x19, #64]
  408f50:	mov	x0, x8
  408f54:	blr	x9
  408f58:	b	408f68 <_obstack_free@@Base+0x5c>
  408f5c:	ldp	x9, x0, [x19, #64]
  408f60:	mov	x1, x8
  408f64:	blr	x9
  408f68:	ldrb	w8, [x19, #80]
  408f6c:	orr	w8, w8, #0x2
  408f70:	strb	w8, [x19, #80]
  408f74:	mov	x8, x21
  408f78:	cbnz	x21, 408f2c <_obstack_free@@Base+0x20>
  408f7c:	cbz	x20, 408f8c <_obstack_free@@Base+0x80>
  408f80:	bl	401cf0 <abort@plt>
  408f84:	stp	x20, x9, [x19, #24]
  408f88:	stp	x8, x20, [x19, #8]
  408f8c:	ldp	x20, x19, [sp, #32]
  408f90:	ldr	x21, [sp, #16]
  408f94:	ldp	x29, x30, [sp], #48
  408f98:	ret

0000000000408f9c <_obstack_memory_used@@Base>:
  408f9c:	ldr	x8, [x0, #8]
  408fa0:	cbz	x8, 408fbc <_obstack_memory_used@@Base+0x20>
  408fa4:	mov	x0, xzr
  408fa8:	sub	x10, x0, x8
  408fac:	ldp	x9, x8, [x8]
  408fb0:	add	x0, x10, x9
  408fb4:	cbnz	x8, 408fa8 <_obstack_memory_used@@Base+0xc>
  408fb8:	ret
  408fbc:	mov	x0, xzr
  408fc0:	ret
  408fc4:	stp	x29, x30, [sp, #-16]!
  408fc8:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  408fcc:	ldr	x0, [x8, #1136]
  408fd0:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  408fd4:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  408fd8:	add	x1, x1, #0x5eb
  408fdc:	add	x2, x2, #0x915
  408fe0:	mov	x29, sp
  408fe4:	bl	401ed0 <fprintf@plt>
  408fe8:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  408fec:	ldr	w0, [x8, #1104]
  408ff0:	bl	401b20 <exit@plt>

0000000000408ff4 <argp_help@@Base>:
  408ff4:	sub	sp, sp, #0x70
  408ff8:	mov	x4, x3
  408ffc:	mov	w3, w2
  409000:	mov	x2, x1
  409004:	movi	v0.2d, #0x0
  409008:	mov	x1, sp
  40900c:	stp	x29, x30, [sp, #96]
  409010:	add	x29, sp, #0x60
  409014:	str	xzr, [sp, #88]
  409018:	stur	q0, [sp, #72]
  40901c:	stur	q0, [sp, #56]
  409020:	stur	q0, [sp, #40]
  409024:	stur	q0, [sp, #24]
  409028:	stur	q0, [sp, #8]
  40902c:	str	x0, [sp]
  409030:	bl	409040 <argp_help@@Base+0x4c>
  409034:	ldp	x29, x30, [sp, #96]
  409038:	add	sp, sp, #0x70
  40903c:	ret
  409040:	stp	x29, x30, [sp, #-96]!
  409044:	stp	x28, x27, [sp, #16]
  409048:	stp	x26, x25, [sp, #32]
  40904c:	stp	x24, x23, [sp, #48]
  409050:	stp	x22, x21, [sp, #64]
  409054:	stp	x20, x19, [sp, #80]
  409058:	mov	x29, sp
  40905c:	sub	sp, sp, #0x80
  409060:	stp	x0, x4, [x29, #-88]
  409064:	cbz	x2, 409f00 <argp_help@@Base+0xf0c>
  409068:	mov	x0, x2
  40906c:	mov	w20, w3
  409070:	mov	x21, x2
  409074:	mov	x19, x1
  409078:	bl	401b40 <flockfile@plt>
  40907c:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  409080:	ldr	w8, [x8, #1100]
  409084:	mov	w25, w20
  409088:	stur	x19, [x29, #-72]
  40908c:	cbnz	w8, 409360 <argp_help@@Base+0x36c>
  409090:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  409094:	add	x0, x0, #0x9a7
  409098:	bl	401eb0 <getenv@plt>
  40909c:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4090a0:	add	x8, x8, #0x428
  4090a4:	ldp	q0, q1, [x8]
  4090a8:	ldr	x8, [x8, #32]
  4090ac:	stp	q0, q1, [x29, #-48]
  4090b0:	stur	x8, [x29, #-16]
  4090b4:	cbz	x0, 409360 <argp_help@@Base+0x36c>
  4090b8:	ldrb	w19, [x0]
  4090bc:	mov	x23, x0
  4090c0:	stur	x21, [x29, #-120]
  4090c4:	cbz	w19, 4092f8 <argp_help@@Base+0x304>
  4090c8:	bl	401d10 <__ctype_b_loc@plt>
  4090cc:	adrp	x21, 40f000 <argp_failure@@Base+0x4f34>
  4090d0:	mov	x24, x0
  4090d4:	add	x21, x21, #0xc98
  4090d8:	ldr	x22, [x24]
  4090dc:	and	x8, x19, #0xff
  4090e0:	ldrh	w8, [x22, x8, lsl #1]
  4090e4:	tbz	w8, #13, 4090f4 <argp_help@@Base+0x100>
  4090e8:	ldrb	w19, [x23, #1]!
  4090ec:	ldrh	w8, [x22, x19, lsl #1]
  4090f0:	tbnz	w8, #13, 4090e8 <argp_help@@Base+0xf4>
  4090f4:	tbz	w8, #10, 4092d4 <argp_help@@Base+0x2e0>
  4090f8:	mov	w20, w19
  4090fc:	mov	x9, x23
  409100:	and	x8, x20, #0xff
  409104:	ldrh	w8, [x22, x8, lsl #1]
  409108:	tbnz	w8, #3, 409120 <argp_help@@Base+0x12c>
  40910c:	and	w10, w20, #0xff
  409110:	cmp	w10, #0x5f
  409114:	b.eq	409120 <argp_help@@Base+0x12c>  // b.none
  409118:	cmp	w10, #0x2d
  40911c:	b.ne	409128 <argp_help@@Base+0x134>  // b.any
  409120:	ldrb	w20, [x9, #1]!
  409124:	b	409100 <argp_help@@Base+0x10c>
  409128:	mov	x26, x9
  40912c:	tbz	w8, #13, 409140 <argp_help@@Base+0x14c>
  409130:	mov	x26, x9
  409134:	ldrb	w20, [x26, #1]!
  409138:	ldrh	w8, [x22, x20, lsl #1]
  40913c:	tbnz	w8, #13, 409134 <argp_help@@Base+0x140>
  409140:	ands	w10, w20, #0xff
  409144:	sub	x27, x9, x23
  409148:	b.eq	409178 <argp_help@@Base+0x184>  // b.none
  40914c:	cmp	w10, #0x2c
  409150:	b.eq	409178 <argp_help@@Base+0x184>  // b.none
  409154:	cmp	w10, #0x3d
  409158:	b.ne	409168 <argp_help@@Base+0x174>  // b.any
  40915c:	ldrb	w20, [x26, #1]!
  409160:	ldrh	w8, [x22, x20, lsl #1]
  409164:	tbnz	w8, #13, 40915c <argp_help@@Base+0x168>
  409168:	tbnz	w8, #11, 4091bc <argp_help@@Base+0x1c8>
  40916c:	mov	w20, wzr
  409170:	mov	w19, wzr
  409174:	b	4091f4 <argp_help@@Base+0x200>
  409178:	and	w8, w19, #0xff
  40917c:	cmp	w8, #0x6e
  409180:	b.ne	4091b0 <argp_help@@Base+0x1bc>  // b.any
  409184:	ldrb	w8, [x23, #1]
  409188:	cmp	w8, #0x6f
  40918c:	b.ne	4091b0 <argp_help@@Base+0x1bc>  // b.any
  409190:	ldrb	w8, [x23, #2]
  409194:	cmp	w8, #0x2d
  409198:	b.ne	4091b0 <argp_help@@Base+0x1bc>  // b.any
  40919c:	mov	w19, wzr
  4091a0:	add	x23, x23, #0x3
  4091a4:	sub	x27, x27, #0x3
  4091a8:	mov	w20, #0x1                   	// #1
  4091ac:	b	4091f4 <argp_help@@Base+0x200>
  4091b0:	mov	w20, #0x1                   	// #1
  4091b4:	mov	w19, #0x1                   	// #1
  4091b8:	b	4091f4 <argp_help@@Base+0x200>
  4091bc:	mov	x0, x26
  4091c0:	bl	401be0 <atoi@plt>
  4091c4:	and	x8, x20, #0xff
  4091c8:	ldrh	w8, [x22, x8, lsl #1]
  4091cc:	mov	w19, w0
  4091d0:	tbz	w8, #11, 4091e0 <argp_help@@Base+0x1ec>
  4091d4:	ldrb	w8, [x26, #1]!
  4091d8:	ldrh	w8, [x22, x8, lsl #1]
  4091dc:	tbnz	w8, #11, 4091d4 <argp_help@@Base+0x1e0>
  4091e0:	tbz	w8, #13, 4091f0 <argp_help@@Base+0x1fc>
  4091e4:	ldrb	w8, [x26, #1]!
  4091e8:	ldrh	w8, [x22, x8, lsl #1]
  4091ec:	tbnz	w8, #13, 4091e4 <argp_help@@Base+0x1f0>
  4091f0:	mov	w20, wzr
  4091f4:	adrp	x22, 40f000 <argp_failure@@Base+0x4f34>
  4091f8:	mov	x28, x21
  4091fc:	add	x22, x22, #0xa56
  409200:	mov	x0, x22
  409204:	bl	401b00 <strlen@plt>
  409208:	cmp	x0, x27
  40920c:	b.ne	409224 <argp_help@@Base+0x230>  // b.any
  409210:	mov	x0, x23
  409214:	mov	x1, x22
  409218:	mov	x2, x27
  40921c:	bl	401c20 <strncmp@plt>
  409220:	cbz	w0, 409254 <argp_help@@Base+0x260>
  409224:	ldr	x22, [x28, #8]
  409228:	add	x28, x28, #0x18
  40922c:	cbnz	x22, 409200 <argp_help@@Base+0x20c>
  409230:	ldur	x0, [x29, #-72]
  409234:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  409238:	mov	w1, wzr
  40923c:	mov	w2, wzr
  409240:	add	x3, x3, #0xa13
  409244:	mov	w4, w27
  409248:	mov	x5, x23
  40924c:	bl	40a0cc <argp_failure@@Base>
  409250:	b	4092b4 <argp_help@@Base+0x2c0>
  409254:	cbz	w20, 409260 <argp_help@@Base+0x26c>
  409258:	ldur	w8, [x28, #-8]
  40925c:	cbz	w8, 40928c <argp_help@@Base+0x298>
  409260:	tbnz	w19, #31, 409274 <argp_help@@Base+0x280>
  409264:	ldr	x8, [x28]
  409268:	sub	x9, x29, #0x30
  40926c:	str	w19, [x9, x8]
  409270:	b	4092ac <argp_help@@Base+0x2b8>
  409274:	ldur	x0, [x29, #-72]
  409278:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  40927c:	mov	w1, wzr
  409280:	mov	w2, wzr
  409284:	add	x3, x3, #0x9e4
  409288:	b	4092a0 <argp_help@@Base+0x2ac>
  40928c:	ldur	x0, [x29, #-72]
  409290:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  409294:	mov	w1, wzr
  409298:	mov	w2, wzr
  40929c:	add	x3, x3, #0x9b5
  4092a0:	mov	w4, w27
  4092a4:	mov	x5, x23
  4092a8:	bl	40a0cc <argp_failure@@Base>
  4092ac:	ldur	x8, [x28, #-16]
  4092b0:	cbz	x8, 409230 <argp_help@@Base+0x23c>
  4092b4:	mov	x8, x26
  4092b8:	ldrb	w9, [x8], #1
  4092bc:	mov	w20, w25
  4092c0:	cmp	w9, #0x2c
  4092c4:	csel	x23, x8, x26, eq  // eq = none
  4092c8:	ldrb	w19, [x23]
  4092cc:	cbnz	w19, 4090d8 <argp_help@@Base+0xe4>
  4092d0:	b	4092f8 <argp_help@@Base+0x304>
  4092d4:	tst	w19, #0xff
  4092d8:	b.eq	4092f8 <argp_help@@Base+0x304>  // b.none
  4092dc:	ldur	x0, [x29, #-72]
  4092e0:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  4092e4:	add	x3, x3, #0xa39
  4092e8:	mov	w1, wzr
  4092ec:	mov	w2, wzr
  4092f0:	mov	x4, x23
  4092f4:	bl	40a0cc <argp_failure@@Base>
  4092f8:	ldur	w8, [x29, #-16]
  4092fc:	ldur	x21, [x29, #-120]
  409300:	ldur	x0, [x29, #-72]
  409304:	adrp	x5, 40f000 <argp_failure@@Base+0x4f34>
  409308:	adrp	x9, 40f000 <argp_failure@@Base+0x4f34>
  40930c:	add	x5, x5, #0xa56
  409310:	add	x9, x9, #0xc98
  409314:	sub	x10, x29, #0x30
  409318:	ldur	w11, [x9, #-8]
  40931c:	cbnz	w11, 409338 <argp_help@@Base+0x344>
  409320:	ldr	x11, [x9]
  409324:	cmp	x11, #0x20
  409328:	b.eq	409338 <argp_help@@Base+0x344>  // b.none
  40932c:	ldr	w11, [x10, x11]
  409330:	cmp	w11, w8
  409334:	b.ge	409d18 <argp_help@@Base+0xd24>  // b.tcont
  409338:	ldr	x5, [x9, #8]
  40933c:	add	x9, x9, #0x18
  409340:	cbnz	x5, 409318 <argp_help@@Base+0x324>
  409344:	ldp	q0, q1, [x29, #-48]
  409348:	ldur	w8, [x29, #-16]
  40934c:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  409350:	mov	w9, #0x1                   	// #1
  409354:	add	x10, x10, #0x428
  409358:	stp	q0, q1, [x10]
  40935c:	stp	w8, w9, [x10, #32]
  409360:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  409364:	ldrsw	x2, [x8, #1096]
  409368:	mov	x0, x21
  40936c:	mov	x1, xzr
  409370:	mov	x3, xzr
  409374:	bl	40c698 <argp_failure@@Base+0x25cc>
  409378:	cbz	x0, 4093f0 <argp_help@@Base+0x3fc>
  40937c:	mov	w8, #0xb                   	// #11
  409380:	mov	x23, x0
  409384:	tst	w20, w8
  409388:	b.eq	409414 <argp_help@@Base+0x420>  // b.none
  40938c:	ldur	x0, [x29, #-88]
  409390:	mov	x1, xzr
  409394:	bl	40a250 <argp_failure@@Base+0x184>
  409398:	adrp	x1, 40d000 <argp_failure@@Base+0x2f34>
  40939c:	add	x1, x1, #0xfe7
  4093a0:	mov	x27, x0
  4093a4:	bl	40a740 <argp_failure@@Base+0x674>
  4093a8:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4093ac:	add	x1, x1, #0x523
  4093b0:	mov	x0, x27
  4093b4:	bl	40a740 <argp_failure@@Base+0x674>
  4093b8:	ldr	w1, [x27, #8]
  4093bc:	cbz	w1, 409418 <argp_help@@Base+0x424>
  4093c0:	ldr	x0, [x27]
  4093c4:	mov	w8, wzr
  4093c8:	add	x9, x0, #0x30
  4093cc:	str	w8, [x9], #56
  4093d0:	add	w8, w8, #0x1
  4093d4:	cmp	w1, w8
  4093d8:	b.ne	4093cc <argp_help@@Base+0x3d8>  // b.any
  4093dc:	adrp	x3, 40a000 <argp_error@@Base+0x48>
  4093e0:	add	x3, x3, #0xfa8
  4093e4:	mov	w2, #0x38                  	// #56
  4093e8:	bl	401b80 <qsort@plt>
  4093ec:	b	409418 <argp_help@@Base+0x424>
  4093f0:	mov	x0, x21
  4093f4:	mov	sp, x29
  4093f8:	ldp	x20, x19, [sp, #80]
  4093fc:	ldp	x22, x21, [sp, #64]
  409400:	ldp	x24, x23, [sp, #48]
  409404:	ldp	x26, x25, [sp, #32]
  409408:	ldp	x28, x27, [sp, #16]
  40940c:	ldp	x29, x30, [sp], #96
  409410:	b	401c10 <funlockfile@plt>
  409414:	mov	x27, xzr
  409418:	tst	w20, #0x3
  40941c:	stur	x27, [x29, #-96]
  409420:	stur	x21, [x29, #-120]
  409424:	b.eq	409600 <argp_help@@Base+0x60c>  // b.none
  409428:	ldur	x0, [x29, #-88]
  40942c:	bl	40a7c8 <argp_failure@@Base+0x6fc>
  409430:	add	x9, x0, #0xf
  409434:	mov	x8, sp
  409438:	and	x9, x9, #0xfffffffffffffff0
  40943c:	sub	x19, x8, x9
  409440:	mov	x2, x0
  409444:	mov	sp, x19
  409448:	mov	x0, x19
  40944c:	mov	w1, wzr
  409450:	bl	401c40 <memset@plt>
  409454:	adrp	x28, 40f000 <argp_failure@@Base+0x4f34>
  409458:	adrp	x26, 40f000 <argp_failure@@Base+0x4f34>
  40945c:	adrp	x24, 40f000 <argp_failure@@Base+0x4f34>
  409460:	add	x28, x28, #0x941
  409464:	adrp	x21, 422000 <argp_failure@@Base+0x17f34>
  409468:	add	x26, x26, #0x93b
  40946c:	mov	w22, #0xa                   	// #10
  409470:	add	x24, x24, #0x948
  409474:	ldp	x9, x8, [x23, #48]
  409478:	ldr	x10, [x23, #32]
  40947c:	ldrsw	x27, [x21, #1092]
  409480:	sub	x8, x8, x9
  409484:	cmp	x8, x10
  409488:	b.ls	409494 <argp_help@@Base+0x4a0>  // b.plast
  40948c:	mov	x0, x23
  409490:	bl	40c75c <argp_failure@@Base+0x2690>
  409494:	ldur	x3, [x29, #-80]
  409498:	ldr	x20, [x23, #24]
  40949c:	mov	x0, x23
  4094a0:	mov	x1, x26
  4094a4:	mov	x2, x28
  4094a8:	str	x27, [x23, #24]
  4094ac:	stur	x19, [x29, #-48]
  4094b0:	bl	40cc54 <argp_failure@@Base+0x2b88>
  4094b4:	ldp	x9, x8, [x23, #48]
  4094b8:	ldr	x10, [x23, #32]
  4094bc:	ldrsw	x27, [x21, #1092]
  4094c0:	sub	x8, x8, x9
  4094c4:	cmp	x8, x10
  4094c8:	b.ls	4094d4 <argp_help@@Base+0x4e0>  // b.plast
  4094cc:	mov	x0, x23
  4094d0:	bl	40c75c <argp_failure@@Base+0x2690>
  4094d4:	ldr	x28, [x23, #8]
  4094d8:	str	x27, [x23, #8]
  4094dc:	tbnz	w25, #1, 4094f8 <argp_help@@Base+0x504>
  4094e0:	ldur	x0, [x29, #-96]
  4094e4:	mov	x1, x23
  4094e8:	mov	w27, w25
  4094ec:	bl	40a834 <argp_failure@@Base+0x768>
  4094f0:	orr	w25, w25, #0x2
  4094f4:	b	409550 <argp_help@@Base+0x55c>
  4094f8:	ldur	x8, [x29, #-96]
  4094fc:	ldr	w8, [x8, #8]
  409500:	cbz	w8, 409550 <argp_help@@Base+0x55c>
  409504:	ldp	x8, x9, [x23, #56]
  409508:	add	x10, x8, #0xc
  40950c:	cmp	x10, x9
  409510:	b.ls	409528 <argp_help@@Base+0x534>  // b.plast
  409514:	mov	w1, #0xc                   	// #12
  409518:	mov	x0, x23
  40951c:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409520:	cbz	w0, 409550 <argp_help@@Base+0x55c>
  409524:	ldr	x8, [x23, #56]
  409528:	adrp	x9, 40f000 <argp_failure@@Base+0x4f34>
  40952c:	add	x9, x9, #0x94f
  409530:	ldr	x9, [x9]
  409534:	mov	w10, #0x2e2e                	// #11822
  409538:	movk	w10, #0x5d2e, lsl #16
  40953c:	str	w10, [x8, #8]
  409540:	str	x9, [x8]
  409544:	ldr	x8, [x23, #56]
  409548:	add	x8, x8, #0xc
  40954c:	str	x8, [x23, #56]
  409550:	ldur	x0, [x29, #-88]
  409554:	ldur	x1, [x29, #-72]
  409558:	sub	x2, x29, #0x30
  40955c:	mov	w3, #0x1                   	// #1
  409560:	mov	x4, x23
  409564:	bl	40a9e4 <argp_failure@@Base+0x918>
  409568:	ldp	x10, x8, [x23, #48]
  40956c:	ldr	x9, [x23, #32]
  409570:	mov	w27, w0
  409574:	sxtw	x20, w20
  409578:	sub	x10, x8, x10
  40957c:	cmp	x10, x9
  409580:	b.ls	409598 <argp_help@@Base+0x5a4>  // b.plast
  409584:	mov	x0, x23
  409588:	bl	40c75c <argp_failure@@Base+0x2690>
  40958c:	ldp	x10, x8, [x23, #48]
  409590:	ldr	x9, [x23, #32]
  409594:	sub	x10, x8, x10
  409598:	str	x20, [x23, #24]
  40959c:	cmp	x10, x9
  4095a0:	sxtw	x20, w28
  4095a4:	b.ls	4095b4 <argp_help@@Base+0x5c0>  // b.plast
  4095a8:	mov	x0, x23
  4095ac:	bl	40c75c <argp_failure@@Base+0x2690>
  4095b0:	ldr	x8, [x23, #56]
  4095b4:	ldr	x9, [x23, #64]
  4095b8:	str	x20, [x23, #8]
  4095bc:	cmp	x8, x9
  4095c0:	b.cc	4095d8 <argp_help@@Base+0x5e4>  // b.lo, b.ul, b.last
  4095c4:	mov	w1, #0x1                   	// #1
  4095c8:	mov	x0, x23
  4095cc:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  4095d0:	cbz	w0, 4095e4 <argp_help@@Base+0x5f0>
  4095d4:	ldr	x8, [x23, #56]
  4095d8:	add	x9, x8, #0x1
  4095dc:	str	x9, [x23, #56]
  4095e0:	strb	w22, [x8]
  4095e4:	mov	x28, x24
  4095e8:	cbnz	w27, 409474 <argp_help@@Base+0x480>
  4095ec:	ldur	x21, [x29, #-120]
  4095f0:	ldur	x27, [x29, #-96]
  4095f4:	mov	w19, #0x1                   	// #1
  4095f8:	mov	w20, w25
  4095fc:	b	409604 <argp_help@@Base+0x610>
  409600:	mov	w19, wzr
  409604:	ldur	x24, [x29, #-72]
  409608:	tbnz	w20, #4, 409618 <argp_help@@Base+0x624>
  40960c:	tbnz	w20, #2, 40963c <argp_help@@Base+0x648>
  409610:	tbnz	w20, #3, 40965c <argp_help@@Base+0x668>
  409614:	b	409e68 <argp_help@@Base+0xe74>
  409618:	ldur	x0, [x29, #-88]
  40961c:	mov	w4, #0x1                   	// #1
  409620:	mov	x1, x24
  409624:	mov	w2, wzr
  409628:	mov	w3, wzr
  40962c:	mov	x5, x23
  409630:	bl	40abcc <argp_failure@@Base+0xb00>
  409634:	orr	w19, w0, w19
  409638:	tbz	w20, #2, 409610 <argp_help@@Base+0x61c>
  40963c:	ldur	x2, [x29, #-80]
  409640:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  409644:	add	x1, x1, #0x95c
  409648:	mov	x0, x23
  40964c:	mov	x3, x2
  409650:	bl	40cc54 <argp_failure@@Base+0x2b88>
  409654:	mov	w19, #0x1                   	// #1
  409658:	tbz	w20, #3, 409e68 <argp_help@@Base+0xe74>
  40965c:	ldr	w26, [x27, #8]
  409660:	cbz	w26, 409e68 <argp_help@@Base+0xe74>
  409664:	cbz	w19, 4096a8 <argp_help@@Base+0x6b4>
  409668:	ldp	x8, x9, [x23, #56]
  40966c:	cmp	x8, x9
  409670:	b.cc	409688 <argp_help@@Base+0x694>  // b.lo, b.ul, b.last
  409674:	mov	w1, #0x1                   	// #1
  409678:	mov	x0, x23
  40967c:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409680:	cbz	w0, 409698 <argp_help@@Base+0x6a4>
  409684:	ldr	x8, [x23, #56]
  409688:	add	x9, x8, #0x1
  40968c:	mov	w10, #0xa                   	// #10
  409690:	str	x9, [x23, #56]
  409694:	strb	w10, [x8]
  409698:	ldr	w26, [x27, #8]
  40969c:	stp	xzr, xzr, [x29, #-64]
  4096a0:	cbnz	w26, 4096ac <argp_help@@Base+0x6b8>
  4096a4:	b	409e60 <argp_help@@Base+0xe6c>
  4096a8:	stp	xzr, xzr, [x29, #-64]
  4096ac:	ldr	x27, [x27]
  4096b0:	add	x8, x23, #0x38
  4096b4:	stur	w20, [x29, #-124]
  4096b8:	stur	x8, [x29, #-80]
  4096bc:	ldp	x9, x8, [x23, #48]
  4096c0:	ldr	x10, [x23, #32]
  4096c4:	ldr	x28, [x27]
  4096c8:	ldr	x19, [x27, #16]
  4096cc:	sub	x8, x8, x9
  4096d0:	cmp	x8, x10
  4096d4:	b.ls	4096e0 <argp_help@@Base+0x6ec>  // b.plast
  4096d8:	mov	x0, x23
  4096dc:	bl	40c75c <argp_failure@@Base+0x2690>
  4096e0:	sub	x8, x29, #0x40
  4096e4:	ldr	x10, [x23, #8]
  4096e8:	str	xzr, [x23, #8]
  4096ec:	ldr	x9, [x23, #24]
  4096f0:	stur	x8, [x29, #-32]
  4096f4:	mov	w8, #0x1                   	// #1
  4096f8:	stp	x27, x23, [x29, #-48]
  4096fc:	stur	w8, [x29, #-24]
  409700:	stur	x24, [x29, #-16]
  409704:	ldrb	w8, [x28, #24]
  409708:	stp	x10, x9, [x29, #-112]
  40970c:	tbnz	w8, #3, 409738 <argp_help@@Base+0x744>
  409710:	ldr	w8, [x27, #8]
  409714:	cbz	w8, 409738 <argp_help@@Base+0x744>
  409718:	mov	x9, x28
  40971c:	ldr	x10, [x9]
  409720:	cbz	x10, 40972c <argp_help@@Base+0x738>
  409724:	ldrb	w10, [x9, #24]
  409728:	tbz	w10, #1, 409b6c <argp_help@@Base+0xb78>
  40972c:	subs	w8, w8, #0x1
  409730:	add	x9, x9, #0x30
  409734:	b.ne	40971c <argp_help@@Base+0x728>  // b.any
  409738:	mov	w22, wzr
  40973c:	ldp	x9, x8, [x23, #48]
  409740:	ldr	x10, [x23, #32]
  409744:	adrp	x11, 422000 <argp_failure@@Base+0x17f34>
  409748:	ldrsw	x20, [x11, #1072]
  40974c:	sub	x8, x8, x9
  409750:	cmp	x8, x10
  409754:	b.ls	409760 <argp_help@@Base+0x76c>  // b.plast
  409758:	mov	x0, x23
  40975c:	bl	40c75c <argp_failure@@Base+0x2690>
  409760:	str	x20, [x23, #24]
  409764:	ldr	w24, [x27, #8]
  409768:	cbz	w24, 409878 <argp_help@@Base+0x884>
  40976c:	add	x21, x28, #0x18
  409770:	ldr	w20, [x21]
  409774:	tbnz	w20, #3, 40986c <argp_help@@Base+0x878>
  409778:	ldur	w25, [x21, #-16]
  40977c:	sub	w8, w25, #0x1
  409780:	cmp	w8, #0xfe
  409784:	b.hi	40986c <argp_help@@Base+0x878>  // b.pmore
  409788:	bl	401d10 <__ctype_b_loc@plt>
  40978c:	ldr	x8, [x0]
  409790:	ldrh	w8, [x8, x25, lsl #1]
  409794:	tbz	w8, #14, 40986c <argp_help@@Base+0x878>
  409798:	ldrb	w8, [x19]
  40979c:	cmp	w25, w8
  4097a0:	b.ne	40986c <argp_help@@Base+0x878>  // b.any
  4097a4:	tbnz	w20, #1, 409868 <argp_help@@Base+0x874>
  4097a8:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4097ac:	ldr	w0, [x8, #1072]
  4097b0:	sub	x1, x29, #0x30
  4097b4:	bl	40b5ac <argp_failure@@Base+0x14e0>
  4097b8:	ldp	x8, x9, [x23, #56]
  4097bc:	cmp	x8, x9
  4097c0:	b.cc	4097dc <argp_help@@Base+0x7e8>  // b.lo, b.ul, b.last
  4097c4:	mov	w1, #0x1                   	// #1
  4097c8:	mov	x0, x23
  4097cc:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  4097d0:	cbz	w0, 4097f0 <argp_help@@Base+0x7fc>
  4097d4:	ldur	x8, [x29, #-80]
  4097d8:	ldr	x8, [x8]
  4097dc:	ldur	x10, [x29, #-80]
  4097e0:	add	x9, x8, #0x1
  4097e4:	str	x9, [x10]
  4097e8:	mov	w9, #0x2d                  	// #45
  4097ec:	strb	w9, [x8]
  4097f0:	ldp	x8, x9, [x23, #56]
  4097f4:	ldrb	w20, [x19]
  4097f8:	cmp	x8, x9
  4097fc:	b.cc	409818 <argp_help@@Base+0x824>  // b.lo, b.ul, b.last
  409800:	mov	w1, #0x1                   	// #1
  409804:	mov	x0, x23
  409808:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40980c:	cbz	w0, 409828 <argp_help@@Base+0x834>
  409810:	ldur	x8, [x29, #-80]
  409814:	ldr	x8, [x8]
  409818:	ldur	x10, [x29, #-80]
  40981c:	add	x9, x8, #0x1
  409820:	str	x9, [x10]
  409824:	strb	w20, [x8]
  409828:	cbz	w22, 40984c <argp_help@@Base+0x858>
  40982c:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  409830:	ldr	w8, [x8, #1064]
  409834:	cbnz	w8, 40984c <argp_help@@Base+0x858>
  409838:	ldr	x8, [x28, #16]
  40983c:	cbz	x8, 409868 <argp_help@@Base+0x874>
  409840:	mov	w8, #0x1                   	// #1
  409844:	stur	w8, [x29, #-52]
  409848:	b	409868 <argp_help@@Base+0x874>
  40984c:	adrp	x1, 40c000 <argp_failure@@Base+0x1f34>
  409850:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  409854:	mov	x0, x28
  409858:	add	x1, x1, #0xf30
  40985c:	add	x2, x2, #0xc6b
  409860:	mov	x3, x23
  409864:	bl	40b708 <argp_failure@@Base+0x163c>
  409868:	add	x19, x19, #0x1
  40986c:	subs	w24, w24, #0x1
  409870:	add	x21, x21, #0x30
  409874:	b.ne	409770 <argp_help@@Base+0x77c>  // b.any
  409878:	ldrb	w8, [x28, #24]
  40987c:	tbnz	w8, #3, 409918 <argp_help@@Base+0x924>
  409880:	ldp	x9, x8, [x23, #48]
  409884:	ldr	x10, [x23, #32]
  409888:	adrp	x11, 422000 <argp_failure@@Base+0x17f34>
  40988c:	ldrsw	x19, [x11, #1076]
  409890:	ldur	x24, [x29, #-72]
  409894:	sub	x8, x8, x9
  409898:	cmp	x8, x10
  40989c:	b.ls	4098a8 <argp_help@@Base+0x8b4>  // b.plast
  4098a0:	mov	x0, x23
  4098a4:	bl	40c75c <argp_failure@@Base+0x2690>
  4098a8:	str	x19, [x23, #24]
  4098ac:	ldr	w19, [x27, #8]
  4098b0:	cbz	w19, 4099dc <argp_help@@Base+0x9e8>
  4098b4:	mov	x20, x28
  4098b8:	ldr	x8, [x20]
  4098bc:	cbz	x8, 409908 <argp_help@@Base+0x914>
  4098c0:	ldrb	w8, [x20, #24]
  4098c4:	tbnz	w8, #1, 409908 <argp_help@@Base+0x914>
  4098c8:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  4098cc:	ldr	w0, [x8, #1076]
  4098d0:	sub	x1, x29, #0x30
  4098d4:	bl	40b5ac <argp_failure@@Base+0x14e0>
  4098d8:	ldr	x2, [x20]
  4098dc:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4098e0:	mov	x0, x23
  4098e4:	add	x1, x1, #0xc70
  4098e8:	bl	40cc54 <argp_failure@@Base+0x2b88>
  4098ec:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  4098f0:	adrp	x2, 40f000 <argp_failure@@Base+0x4f34>
  4098f4:	mov	x0, x28
  4098f8:	add	x1, x1, #0xc75
  4098fc:	add	x2, x2, #0xc79
  409900:	mov	x3, x23
  409904:	bl	40b708 <argp_failure@@Base+0x163c>
  409908:	subs	w19, w19, #0x1
  40990c:	add	x20, x20, #0x30
  409910:	b.ne	4098b8 <argp_help@@Base+0x8c4>  // b.any
  409914:	b	4099dc <argp_help@@Base+0x9e8>
  409918:	ldp	x9, x8, [x23, #48]
  40991c:	ldr	x10, [x23, #32]
  409920:	adrp	x11, 422000 <argp_failure@@Base+0x17f34>
  409924:	ldrsw	x19, [x11, #1080]
  409928:	ldur	x24, [x29, #-72]
  40992c:	sub	x8, x8, x9
  409930:	cmp	x8, x10
  409934:	b.ls	409940 <argp_help@@Base+0x94c>  // b.plast
  409938:	mov	x0, x23
  40993c:	bl	40c75c <argp_failure@@Base+0x2690>
  409940:	str	x19, [x23, #24]
  409944:	ldr	w20, [x27, #8]
  409948:	cbz	w20, 4099dc <argp_help@@Base+0x9e8>
  40994c:	mov	x21, x28
  409950:	ldr	x8, [x21]
  409954:	cbz	x8, 4099d0 <argp_help@@Base+0x9dc>
  409958:	ldrb	w8, [x8]
  40995c:	cbz	w8, 4099d0 <argp_help@@Base+0x9dc>
  409960:	ldrb	w8, [x21, #24]
  409964:	tbnz	w8, #1, 4099d0 <argp_help@@Base+0x9dc>
  409968:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40996c:	ldr	w0, [x8, #1080]
  409970:	sub	x1, x29, #0x30
  409974:	bl	40b5ac <argp_failure@@Base+0x14e0>
  409978:	ldr	x19, [x21]
  40997c:	mov	x0, x19
  409980:	bl	401b00 <strlen@plt>
  409984:	cbz	x0, 4099d0 <argp_help@@Base+0x9dc>
  409988:	mov	x22, x0
  40998c:	ldp	x0, x8, [x23, #56]
  409990:	add	x9, x0, x22
  409994:	cmp	x9, x8
  409998:	b.ls	4099b4 <argp_help@@Base+0x9c0>  // b.plast
  40999c:	mov	x0, x23
  4099a0:	mov	x1, x22
  4099a4:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  4099a8:	cbz	w0, 4099d0 <argp_help@@Base+0x9dc>
  4099ac:	ldur	x8, [x29, #-80]
  4099b0:	ldr	x0, [x8]
  4099b4:	mov	x1, x19
  4099b8:	mov	x2, x22
  4099bc:	bl	401aa0 <memcpy@plt>
  4099c0:	ldur	x9, [x29, #-80]
  4099c4:	ldr	x8, [x9]
  4099c8:	add	x8, x8, x22
  4099cc:	str	x8, [x9]
  4099d0:	subs	w20, w20, #0x1
  4099d4:	add	x21, x21, #0x30
  4099d8:	b.ne	409950 <argp_help@@Base+0x95c>  // b.any
  4099dc:	ldp	x9, x8, [x23, #48]
  4099e0:	ldr	x10, [x23, #32]
  4099e4:	sub	x8, x8, x9
  4099e8:	cmp	x8, x10
  4099ec:	b.ls	4099f8 <argp_help@@Base+0xa04>  // b.plast
  4099f0:	mov	x0, x23
  4099f4:	bl	40c75c <argp_failure@@Base+0x2690>
  4099f8:	str	xzr, [x23, #8]
  4099fc:	ldur	w8, [x29, #-24]
  409a00:	cbz	w8, 409a48 <argp_help@@Base+0xa54>
  409a04:	ldrb	w8, [x28, #24]
  409a08:	tbnz	w8, #3, 409a2c <argp_help@@Base+0xa38>
  409a0c:	ldr	w19, [x28, #8]
  409a10:	sub	w8, w19, #0x1
  409a14:	cmp	w8, #0xfe
  409a18:	b.hi	409a2c <argp_help@@Base+0xa38>  // b.pmore
  409a1c:	bl	401d10 <__ctype_b_loc@plt>
  409a20:	ldr	x8, [x0]
  409a24:	ldrh	w8, [x8, x19, lsl #1]
  409a28:	tbnz	w8, #14, 409c94 <argp_help@@Base+0xca0>
  409a2c:	ldr	x8, [x28]
  409a30:	cbnz	x8, 409c94 <argp_help@@Base+0xca0>
  409a34:	ldr	x0, [x28, #32]
  409a38:	ldr	x1, [x27, #40]
  409a3c:	sub	x2, x29, #0x30
  409a40:	bl	40b72c <argp_failure@@Base+0x1660>
  409a44:	b	409c90 <argp_help@@Base+0xc9c>
  409a48:	ldr	x22, [x27, #40]
  409a4c:	ldr	x19, [x28, #32]
  409a50:	ldr	x8, [x22, #40]
  409a54:	cbz	x8, 409a88 <argp_help@@Base+0xa94>
  409a58:	ldr	w28, [x28, #8]
  409a5c:	mov	x0, x22
  409a60:	mov	x1, x24
  409a64:	bl	407dac <argp_parse@@Base+0xa64>
  409a68:	ldr	x8, [x22, #40]
  409a6c:	mov	x2, x0
  409a70:	mov	w0, w28
  409a74:	mov	x1, x19
  409a78:	blr	x8
  409a7c:	mov	x28, x0
  409a80:	cbnz	x28, 409a90 <argp_help@@Base+0xa9c>
  409a84:	b	409c34 <argp_help@@Base+0xc40>
  409a88:	mov	x28, x19
  409a8c:	cbz	x28, 409c34 <argp_help@@Base+0xc40>
  409a90:	ldrb	w8, [x28]
  409a94:	cbz	w8, 409c24 <argp_help@@Base+0xc30>
  409a98:	ldp	x10, x9, [x23, #48]
  409a9c:	ldr	x8, [x23, #32]
  409aa0:	sub	x9, x9, x10
  409aa4:	cmp	x9, x8
  409aa8:	b.ls	409ac0 <argp_help@@Base+0xacc>  // b.plast
  409aac:	mov	x0, x23
  409ab0:	bl	40c75c <argp_failure@@Base+0x2690>
  409ab4:	ldp	x10, x9, [x23, #48]
  409ab8:	ldr	x8, [x23, #32]
  409abc:	sub	x9, x9, x10
  409ac0:	adrp	x11, 422000 <argp_failure@@Base+0x17f34>
  409ac4:	ldr	x10, [x23, #40]
  409ac8:	ldr	w1, [x11, #1084]
  409acc:	cmp	x10, #0x0
  409ad0:	sxtw	x22, w1
  409ad4:	csel	w20, w10, wzr, gt
  409ad8:	cmp	x9, x8
  409adc:	mov	x21, x22
  409ae0:	b.ls	409b04 <argp_help@@Base+0xb10>  // b.plast
  409ae4:	mov	x0, x23
  409ae8:	bl	40c75c <argp_failure@@Base+0x2690>
  409aec:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  409af0:	ldr	w1, [x8, #1084]
  409af4:	ldp	x10, x9, [x23, #48]
  409af8:	ldr	x8, [x23, #32]
  409afc:	sxtw	x21, w1
  409b00:	sub	x9, x9, x10
  409b04:	cmp	x9, x8
  409b08:	str	x22, [x23, #8]
  409b0c:	b.ls	409b20 <argp_help@@Base+0xb2c>  // b.plast
  409b10:	mov	x0, x23
  409b14:	bl	40c75c <argp_failure@@Base+0x2690>
  409b18:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  409b1c:	ldr	w1, [x8, #1084]
  409b20:	add	w8, w1, #0x3
  409b24:	cmp	w8, w20
  409b28:	str	x21, [x23, #24]
  409b2c:	b.cs	409b74 <argp_help@@Base+0xb80>  // b.hs, b.nlast
  409b30:	ldp	x8, x9, [x23, #56]
  409b34:	cmp	x8, x9
  409b38:	b.cc	409b54 <argp_help@@Base+0xb60>  // b.lo, b.ul, b.last
  409b3c:	mov	w1, #0x1                   	// #1
  409b40:	mov	x0, x23
  409b44:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409b48:	cbz	w0, 409bd0 <argp_help@@Base+0xbdc>
  409b4c:	ldur	x8, [x29, #-80]
  409b50:	ldr	x8, [x8]
  409b54:	ldur	x10, [x29, #-80]
  409b58:	add	x9, x8, #0x1
  409b5c:	str	x9, [x10]
  409b60:	mov	w9, #0xa                   	// #10
  409b64:	strb	w9, [x8]
  409b68:	b	409bd0 <argp_help@@Base+0xbdc>
  409b6c:	mov	w22, #0x1                   	// #1
  409b70:	b	40973c <argp_help@@Base+0x748>
  409b74:	cmp	w1, w20
  409b78:	b.ls	409b88 <argp_help@@Base+0xb94>  // b.plast
  409b7c:	mov	x0, x23
  409b80:	bl	40b938 <argp_failure@@Base+0x186c>
  409b84:	b	409bd0 <argp_help@@Base+0xbdc>
  409b88:	ldp	x8, x9, [x23, #56]
  409b8c:	add	x10, x8, #0x3
  409b90:	cmp	x10, x9
  409b94:	b.ls	409bb0 <argp_help@@Base+0xbbc>  // b.plast
  409b98:	mov	w1, #0x3                   	// #3
  409b9c:	mov	x0, x23
  409ba0:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409ba4:	cbz	w0, 409bd0 <argp_help@@Base+0xbdc>
  409ba8:	ldur	x8, [x29, #-80]
  409bac:	ldr	x8, [x8]
  409bb0:	mov	w9, #0x20                  	// #32
  409bb4:	strb	w9, [x8, #2]
  409bb8:	mov	w9, #0x2020                	// #8224
  409bbc:	strh	w9, [x8]
  409bc0:	ldur	x9, [x29, #-80]
  409bc4:	ldr	x8, [x9]
  409bc8:	add	x8, x8, #0x3
  409bcc:	str	x8, [x9]
  409bd0:	mov	x0, x28
  409bd4:	bl	401b00 <strlen@plt>
  409bd8:	cbz	x0, 409c24 <argp_help@@Base+0xc30>
  409bdc:	mov	x22, x0
  409be0:	ldp	x0, x8, [x23, #56]
  409be4:	add	x9, x0, x22
  409be8:	cmp	x9, x8
  409bec:	b.ls	409c08 <argp_help@@Base+0xc14>  // b.plast
  409bf0:	mov	x0, x23
  409bf4:	mov	x1, x22
  409bf8:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409bfc:	cbz	w0, 409c24 <argp_help@@Base+0xc30>
  409c00:	ldur	x8, [x29, #-80]
  409c04:	ldr	x0, [x8]
  409c08:	mov	x1, x28
  409c0c:	mov	x2, x22
  409c10:	bl	401aa0 <memcpy@plt>
  409c14:	ldur	x9, [x29, #-80]
  409c18:	ldr	x8, [x9]
  409c1c:	add	x8, x8, x22
  409c20:	str	x8, [x9]
  409c24:	cmp	x28, x19
  409c28:	b.eq	409c34 <argp_help@@Base+0xc40>  // b.none
  409c2c:	mov	x0, x28
  409c30:	bl	401d50 <free@plt>
  409c34:	ldp	x9, x8, [x23, #48]
  409c38:	ldr	x10, [x23, #32]
  409c3c:	sub	x9, x8, x9
  409c40:	cmp	x9, x10
  409c44:	b.ls	409c54 <argp_help@@Base+0xc60>  // b.plast
  409c48:	mov	x0, x23
  409c4c:	bl	40c75c <argp_failure@@Base+0x2690>
  409c50:	ldr	x8, [x23, #56]
  409c54:	ldr	x9, [x23, #64]
  409c58:	str	xzr, [x23, #8]
  409c5c:	cmp	x8, x9
  409c60:	b.cc	409c7c <argp_help@@Base+0xc88>  // b.lo, b.ul, b.last
  409c64:	mov	w1, #0x1                   	// #1
  409c68:	mov	x0, x23
  409c6c:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409c70:	cbz	w0, 409c90 <argp_help@@Base+0xc9c>
  409c74:	ldur	x8, [x29, #-80]
  409c78:	ldr	x8, [x8]
  409c7c:	ldur	x10, [x29, #-80]
  409c80:	add	x9, x8, #0x1
  409c84:	str	x9, [x10]
  409c88:	mov	w9, #0xa                   	// #10
  409c8c:	strb	w9, [x8]
  409c90:	stur	x27, [x29, #-64]
  409c94:	ldp	x10, x9, [x23, #48]
  409c98:	ldr	x8, [x23, #32]
  409c9c:	sub	x9, x9, x10
  409ca0:	ldur	x10, [x29, #-112]
  409ca4:	cmp	x9, x8
  409ca8:	sxtw	x19, w10
  409cac:	b.ls	409cc4 <argp_help@@Base+0xcd0>  // b.plast
  409cb0:	mov	x0, x23
  409cb4:	bl	40c75c <argp_failure@@Base+0x2690>
  409cb8:	ldp	x10, x9, [x23, #48]
  409cbc:	ldr	x8, [x23, #32]
  409cc0:	sub	x9, x9, x10
  409cc4:	cmp	x9, x8
  409cc8:	ldur	x8, [x29, #-104]
  409ccc:	str	x19, [x23, #8]
  409cd0:	sxtw	x19, w8
  409cd4:	b.ls	409ce0 <argp_help@@Base+0xcec>  // b.plast
  409cd8:	mov	x0, x23
  409cdc:	bl	40c75c <argp_failure@@Base+0x2690>
  409ce0:	subs	w26, w26, #0x1
  409ce4:	add	x27, x27, #0x38
  409ce8:	str	x19, [x23, #24]
  409cec:	b.ne	4096bc <argp_help@@Base+0x6c8>  // b.any
  409cf0:	ldur	w8, [x29, #-52]
  409cf4:	ldur	w20, [x29, #-124]
  409cf8:	ldur	x27, [x29, #-96]
  409cfc:	cbz	w8, 409e60 <argp_help@@Base+0xe6c>
  409d00:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  409d04:	ldr	w8, [x8, #1068]
  409d08:	cbz	w8, 409e60 <argp_help@@Base+0xe6c>
  409d0c:	cbz	x24, 409d38 <argp_help@@Base+0xd44>
  409d10:	ldr	x19, [x24]
  409d14:	b	409d3c <argp_help@@Base+0xd48>
  409d18:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  409d1c:	adrp	x4, 40f000 <argp_failure@@Base+0x4f34>
  409d20:	add	x3, x3, #0xac0
  409d24:	add	x4, x4, #0xab8
  409d28:	mov	w1, wzr
  409d2c:	mov	w2, wzr
  409d30:	bl	40a0cc <argp_failure@@Base>
  409d34:	b	409360 <argp_help@@Base+0x36c>
  409d38:	mov	x19, xzr
  409d3c:	ldr	x8, [x19, #40]
  409d40:	adrp	x21, 40f000 <argp_failure@@Base+0x4f34>
  409d44:	add	x21, x21, #0xbf7
  409d48:	cbz	x8, 409d80 <argp_help@@Base+0xd8c>
  409d4c:	mov	x0, x19
  409d50:	mov	x1, x24
  409d54:	bl	407dac <argp_parse@@Base+0xa64>
  409d58:	ldr	x8, [x19, #40]
  409d5c:	mov	x2, x0
  409d60:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  409d64:	mov	w0, #0x5                   	// #5
  409d68:	add	x1, x1, #0xbf7
  409d6c:	movk	w0, #0x200, lsl #16
  409d70:	blr	x8
  409d74:	mov	x19, x0
  409d78:	cbnz	x0, 409d84 <argp_help@@Base+0xd90>
  409d7c:	b	409e60 <argp_help@@Base+0xe6c>
  409d80:	mov	x19, x21
  409d84:	ldrb	w8, [x19]
  409d88:	cbz	w8, 409e50 <argp_help@@Base+0xe5c>
  409d8c:	ldp	x8, x9, [x23, #56]
  409d90:	cmp	x8, x9
  409d94:	b.cc	409db0 <argp_help@@Base+0xdbc>  // b.lo, b.ul, b.last
  409d98:	mov	w1, #0x1                   	// #1
  409d9c:	mov	x0, x23
  409da0:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409da4:	cbz	w0, 409dc4 <argp_help@@Base+0xdd0>
  409da8:	ldur	x8, [x29, #-80]
  409dac:	ldr	x8, [x8]
  409db0:	ldur	x11, [x29, #-80]
  409db4:	add	x9, x8, #0x1
  409db8:	mov	w10, #0xa                   	// #10
  409dbc:	str	x9, [x11]
  409dc0:	strb	w10, [x8]
  409dc4:	mov	x0, x19
  409dc8:	bl	401b00 <strlen@plt>
  409dcc:	cbz	x0, 409e18 <argp_help@@Base+0xe24>
  409dd0:	mov	x22, x0
  409dd4:	ldp	x0, x8, [x23, #56]
  409dd8:	add	x9, x0, x22
  409ddc:	cmp	x9, x8
  409de0:	b.ls	409dfc <argp_help@@Base+0xe08>  // b.plast
  409de4:	mov	x0, x23
  409de8:	mov	x1, x22
  409dec:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409df0:	cbz	w0, 409e18 <argp_help@@Base+0xe24>
  409df4:	ldur	x8, [x29, #-80]
  409df8:	ldr	x0, [x8]
  409dfc:	mov	x1, x19
  409e00:	mov	x2, x22
  409e04:	bl	401aa0 <memcpy@plt>
  409e08:	ldur	x9, [x29, #-80]
  409e0c:	ldr	x8, [x9]
  409e10:	add	x8, x8, x22
  409e14:	str	x8, [x9]
  409e18:	ldp	x8, x9, [x23, #56]
  409e1c:	cmp	x8, x9
  409e20:	b.cc	409e3c <argp_help@@Base+0xe48>  // b.lo, b.ul, b.last
  409e24:	mov	w1, #0x1                   	// #1
  409e28:	mov	x0, x23
  409e2c:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409e30:	cbz	w0, 409e50 <argp_help@@Base+0xe5c>
  409e34:	ldur	x8, [x29, #-80]
  409e38:	ldr	x8, [x8]
  409e3c:	ldur	x11, [x29, #-80]
  409e40:	add	x9, x8, #0x1
  409e44:	mov	w10, #0xa                   	// #10
  409e48:	str	x9, [x11]
  409e4c:	strb	w10, [x8]
  409e50:	cmp	x19, x21
  409e54:	b.eq	409e60 <argp_help@@Base+0xe6c>  // b.none
  409e58:	mov	x0, x19
  409e5c:	bl	401d50 <free@plt>
  409e60:	ldur	x21, [x29, #-120]
  409e64:	mov	w19, #0x1                   	// #1
  409e68:	tbz	w20, #5, 409e8c <argp_help@@Base+0xe98>
  409e6c:	ldur	x0, [x29, #-88]
  409e70:	mov	w2, #0x1                   	// #1
  409e74:	mov	x1, x24
  409e78:	mov	w3, w19
  409e7c:	mov	w4, wzr
  409e80:	mov	x5, x23
  409e84:	bl	40abcc <argp_failure@@Base+0xb00>
  409e88:	orr	w19, w0, w19
  409e8c:	tbz	w20, #6, 409ee4 <argp_help@@Base+0xef0>
  409e90:	adrp	x20, 422000 <argp_failure@@Base+0x17f34>
  409e94:	ldr	x8, [x20, #1512]
  409e98:	cbz	x8, 409ee4 <argp_help@@Base+0xef0>
  409e9c:	cbz	w19, 409ed0 <argp_help@@Base+0xedc>
  409ea0:	ldp	x8, x9, [x23, #56]
  409ea4:	cmp	x8, x9
  409ea8:	b.cc	409ec0 <argp_help@@Base+0xecc>  // b.lo, b.ul, b.last
  409eac:	mov	w1, #0x1                   	// #1
  409eb0:	mov	x0, x23
  409eb4:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  409eb8:	cbz	w0, 409ed0 <argp_help@@Base+0xedc>
  409ebc:	ldr	x8, [x23, #56]
  409ec0:	add	x9, x8, #0x1
  409ec4:	mov	w10, #0xa                   	// #10
  409ec8:	str	x9, [x23, #56]
  409ecc:	strb	w10, [x8]
  409ed0:	ldr	x2, [x20, #1512]
  409ed4:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  409ed8:	add	x1, x1, #0x993
  409edc:	mov	x0, x23
  409ee0:	bl	40cc54 <argp_failure@@Base+0x2b88>
  409ee4:	mov	x0, x21
  409ee8:	bl	401c10 <funlockfile@plt>
  409eec:	cbz	x27, 409ef8 <argp_help@@Base+0xf04>
  409ef0:	mov	x0, x27
  409ef4:	bl	40af58 <argp_failure@@Base+0xe8c>
  409ef8:	mov	x0, x23
  409efc:	bl	40c718 <argp_failure@@Base+0x264c>
  409f00:	mov	sp, x29
  409f04:	ldp	x20, x19, [sp, #80]
  409f08:	ldp	x22, x21, [sp, #64]
  409f0c:	ldp	x24, x23, [sp, #48]
  409f10:	ldp	x26, x25, [sp, #32]
  409f14:	ldp	x28, x27, [sp, #16]
  409f18:	ldp	x29, x30, [sp], #96
  409f1c:	ret

0000000000409f20 <argp_state_help@@Base>:
  409f20:	stp	x29, x30, [sp, #-32]!
  409f24:	stp	x20, x19, [sp, #16]
  409f28:	mov	w19, w2
  409f2c:	mov	x2, x1
  409f30:	mov	x29, sp
  409f34:	cbz	x0, 409f74 <argp_state_help@@Base+0x54>
  409f38:	cbz	x2, 409f98 <argp_state_help@@Base+0x78>
  409f3c:	ldr	w8, [x0, #28]
  409f40:	mov	x20, x0
  409f44:	tbnz	w8, #1, 409f98 <argp_state_help@@Base+0x78>
  409f48:	ldr	x0, [x20]
  409f4c:	ldr	x4, [x20, #64]
  409f50:	lsl	w8, w8, #1
  409f54:	and	w8, w8, #0x80
  409f58:	orr	w19, w8, w19
  409f5c:	mov	x1, x20
  409f60:	mov	w3, w19
  409f64:	bl	409040 <argp_help@@Base+0x4c>
  409f68:	ldrb	w8, [x20, #28]
  409f6c:	tbz	w8, #5, 409f90 <argp_state_help@@Base+0x70>
  409f70:	b	409f98 <argp_state_help@@Base+0x78>
  409f74:	cbz	x2, 409f98 <argp_state_help@@Base+0x78>
  409f78:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  409f7c:	ldr	x4, [x8, #1152]
  409f80:	mov	x0, xzr
  409f84:	mov	x1, xzr
  409f88:	mov	w3, w19
  409f8c:	bl	409040 <argp_help@@Base+0x4c>
  409f90:	tbnz	w19, #8, 409fa4 <argp_state_help@@Base+0x84>
  409f94:	tbnz	w19, #9, 409fb0 <argp_state_help@@Base+0x90>
  409f98:	ldp	x20, x19, [sp, #16]
  409f9c:	ldp	x29, x30, [sp], #32
  409fa0:	ret
  409fa4:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  409fa8:	ldr	w0, [x8, #1120]
  409fac:	bl	401b20 <exit@plt>
  409fb0:	mov	w0, wzr
  409fb4:	bl	401b20 <exit@plt>

0000000000409fb8 <argp_error@@Base>:
  409fb8:	sub	sp, sp, #0x120
  409fbc:	stp	x29, x30, [sp, #240]
  409fc0:	stp	x20, x19, [sp, #272]
  409fc4:	add	x29, sp, #0xf0
  409fc8:	mov	x20, x1
  409fcc:	mov	x19, x0
  409fd0:	stp	x28, x21, [sp, #256]
  409fd4:	stp	x2, x3, [x29, #-112]
  409fd8:	stp	x4, x5, [x29, #-96]
  409fdc:	stp	x6, x7, [x29, #-80]
  409fe0:	stp	q1, q2, [sp, #16]
  409fe4:	stp	q3, q4, [sp, #48]
  409fe8:	str	q0, [sp]
  409fec:	stp	q5, q6, [sp, #80]
  409ff0:	str	q7, [sp, #112]
  409ff4:	cbz	x0, 40a008 <argp_error@@Base+0x50>
  409ff8:	ldrb	w8, [x19, #28]
  409ffc:	tbnz	w8, #1, 40a0b8 <argp_error@@Base+0x100>
  40a000:	add	x8, x19, #0x48
  40a004:	b	40a010 <argp_error@@Base+0x58>
  40a008:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40a00c:	add	x8, x8, #0x470
  40a010:	ldr	x21, [x8]
  40a014:	cbz	x21, 40a0b8 <argp_error@@Base+0x100>
  40a018:	mov	x0, x21
  40a01c:	bl	401b40 <flockfile@plt>
  40a020:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a024:	mov	x9, sp
  40a028:	sub	x10, x29, #0x70
  40a02c:	adrp	x13, 422000 <argp_failure@@Base+0x17f34>
  40a030:	movk	x8, #0xff80, lsl #32
  40a034:	add	x11, x29, #0x30
  40a038:	add	x12, x19, #0x40
  40a03c:	add	x13, x13, #0x480
  40a040:	cmp	x19, #0x0
  40a044:	add	x9, x9, #0x80
  40a048:	add	x10, x10, #0x30
  40a04c:	stp	x9, x8, [x29, #-16]
  40a050:	stp	x11, x10, [x29, #-32]
  40a054:	csel	x8, x12, x13, ne  // ne = any
  40a058:	ldr	x0, [x8]
  40a05c:	mov	x1, x21
  40a060:	bl	401e50 <fputs_unlocked@plt>
  40a064:	mov	w0, #0x3a                  	// #58
  40a068:	mov	x1, x21
  40a06c:	bl	401bc0 <putc_unlocked@plt>
  40a070:	mov	w0, #0x20                  	// #32
  40a074:	mov	x1, x21
  40a078:	bl	401bc0 <putc_unlocked@plt>
  40a07c:	ldp	q0, q1, [x29, #-32]
  40a080:	sub	x2, x29, #0x40
  40a084:	mov	x0, x21
  40a088:	mov	x1, x20
  40a08c:	stp	q0, q1, [x29, #-64]
  40a090:	bl	401e70 <vfprintf@plt>
  40a094:	mov	w0, #0xa                   	// #10
  40a098:	mov	x1, x21
  40a09c:	bl	401bc0 <putc_unlocked@plt>
  40a0a0:	mov	w2, #0x104                 	// #260
  40a0a4:	mov	x0, x19
  40a0a8:	mov	x1, x21
  40a0ac:	bl	409f20 <argp_state_help@@Base>
  40a0b0:	mov	x0, x21
  40a0b4:	bl	401c10 <funlockfile@plt>
  40a0b8:	ldp	x20, x19, [sp, #272]
  40a0bc:	ldp	x28, x21, [sp, #256]
  40a0c0:	ldp	x29, x30, [sp, #240]
  40a0c4:	add	sp, sp, #0x120
  40a0c8:	ret

000000000040a0cc <argp_failure@@Base>:
  40a0cc:	sub	sp, sp, #0x1e0
  40a0d0:	stp	x24, x23, [sp, #432]
  40a0d4:	stp	x22, x21, [sp, #448]
  40a0d8:	stp	x20, x19, [sp, #464]
  40a0dc:	mov	x23, x3
  40a0e0:	mov	w21, w2
  40a0e4:	mov	w19, w1
  40a0e8:	mov	x20, x0
  40a0ec:	stp	x29, x30, [sp, #400]
  40a0f0:	str	x28, [sp, #416]
  40a0f4:	add	x29, sp, #0x190
  40a0f8:	stp	x4, x5, [sp, #136]
  40a0fc:	stp	x6, x7, [sp, #152]
  40a100:	stp	q0, q1, [sp]
  40a104:	stp	q2, q3, [sp, #32]
  40a108:	stp	q4, q5, [sp, #64]
  40a10c:	stp	q6, q7, [sp, #96]
  40a110:	cbz	x0, 40a124 <argp_failure@@Base+0x58>
  40a114:	ldrb	w8, [x20, #28]
  40a118:	tbnz	w8, #1, 40a22c <argp_failure@@Base+0x160>
  40a11c:	add	x8, x20, #0x48
  40a120:	b	40a12c <argp_failure@@Base+0x60>
  40a124:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40a128:	add	x8, x8, #0x470
  40a12c:	ldr	x22, [x8]
  40a130:	cbz	x22, 40a22c <argp_failure@@Base+0x160>
  40a134:	mov	x0, x22
  40a138:	bl	401b40 <flockfile@plt>
  40a13c:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  40a140:	add	x8, x20, #0x40
  40a144:	add	x9, x9, #0x480
  40a148:	cmp	x20, #0x0
  40a14c:	csel	x8, x8, x9, ne  // ne = any
  40a150:	ldr	x0, [x8]
  40a154:	mov	x1, x22
  40a158:	bl	401e50 <fputs_unlocked@plt>
  40a15c:	cbz	x23, 40a1b8 <argp_failure@@Base+0xec>
  40a160:	mov	x8, #0xffffffffffffffe0    	// #-32
  40a164:	mov	x10, sp
  40a168:	add	x11, sp, #0x88
  40a16c:	movk	x8, #0xff80, lsl #32
  40a170:	add	x9, x29, #0x50
  40a174:	add	x10, x10, #0x80
  40a178:	add	x11, x11, #0x20
  40a17c:	mov	w0, #0x3a                  	// #58
  40a180:	mov	x1, x22
  40a184:	add	x24, sp, #0xa8
  40a188:	stp	x10, x8, [sp, #184]
  40a18c:	stp	x9, x11, [sp, #168]
  40a190:	bl	401bc0 <putc_unlocked@plt>
  40a194:	mov	w0, #0x20                  	// #32
  40a198:	mov	x1, x22
  40a19c:	bl	401bc0 <putc_unlocked@plt>
  40a1a0:	ldp	q0, q1, [x24]
  40a1a4:	sub	x2, x29, #0x20
  40a1a8:	mov	x0, x22
  40a1ac:	mov	x1, x23
  40a1b0:	stp	q0, q1, [x29, #-32]
  40a1b4:	bl	401e70 <vfprintf@plt>
  40a1b8:	cbz	w21, 40a208 <argp_failure@@Base+0x13c>
  40a1bc:	mov	w0, #0x3a                  	// #58
  40a1c0:	mov	x1, x22
  40a1c4:	bl	401bc0 <putc_unlocked@plt>
  40a1c8:	mov	w0, #0x20                  	// #32
  40a1cc:	mov	x1, x22
  40a1d0:	bl	401bc0 <putc_unlocked@plt>
  40a1d4:	add	x1, sp, #0xa8
  40a1d8:	mov	w2, #0xc8                  	// #200
  40a1dc:	mov	w0, w21
  40a1e0:	bl	401c60 <strerror_r@plt>
  40a1e4:	cbnz	x0, 40a200 <argp_failure@@Base+0x134>
  40a1e8:	mov	w0, w21
  40a1ec:	bl	401cb0 <strerror@plt>
  40a1f0:	adrp	x8, 40f000 <argp_failure@@Base+0x4f34>
  40a1f4:	add	x8, x8, #0x926
  40a1f8:	cmp	x0, #0x0
  40a1fc:	csel	x0, x8, x0, eq  // eq = none
  40a200:	mov	x1, x22
  40a204:	bl	401b10 <fputs@plt>
  40a208:	mov	w0, #0xa                   	// #10
  40a20c:	mov	x1, x22
  40a210:	bl	401bc0 <putc_unlocked@plt>
  40a214:	mov	x0, x22
  40a218:	bl	401c10 <funlockfile@plt>
  40a21c:	cbz	w19, 40a22c <argp_failure@@Base+0x160>
  40a220:	cbz	x20, 40a248 <argp_failure@@Base+0x17c>
  40a224:	ldrb	w8, [x20, #28]
  40a228:	tbz	w8, #5, 40a248 <argp_failure@@Base+0x17c>
  40a22c:	ldp	x20, x19, [sp, #464]
  40a230:	ldp	x22, x21, [sp, #448]
  40a234:	ldp	x24, x23, [sp, #432]
  40a238:	ldr	x28, [sp, #416]
  40a23c:	ldp	x29, x30, [sp, #400]
  40a240:	add	sp, sp, #0x1e0
  40a244:	ret
  40a248:	mov	w0, w19
  40a24c:	bl	401b20 <exit@plt>
  40a250:	sub	sp, sp, #0xa0
  40a254:	stp	x29, x30, [sp, #64]
  40a258:	stp	x28, x27, [sp, #80]
  40a25c:	stp	x26, x25, [sp, #96]
  40a260:	stp	x24, x23, [sp, #112]
  40a264:	stp	x22, x21, [sp, #128]
  40a268:	stp	x20, x19, [sp, #144]
  40a26c:	ldr	x27, [x0, #32]
  40a270:	ldr	x24, [x0]
  40a274:	mov	x26, x0
  40a278:	mov	w0, #0x20                  	// #32
  40a27c:	add	x29, sp, #0x40
  40a280:	mov	x28, x1
  40a284:	bl	401c00 <malloc@plt>
  40a288:	cbz	x0, 40a700 <argp_failure@@Base+0x634>
  40a28c:	mov	x8, x0
  40a290:	mov	x21, x0
  40a294:	str	xzr, [x8, #24]!
  40a298:	stur	x8, [x29, #-16]
  40a29c:	stur	wzr, [x8, #-16]
  40a2a0:	cbz	x24, 40a43c <argp_failure@@Base+0x370>
  40a2a4:	ldrb	w8, [x24, #24]
  40a2a8:	tbnz	w8, #2, 40a720 <argp_failure@@Base+0x654>
  40a2ac:	mov	w22, wzr
  40a2b0:	mov	w19, wzr
  40a2b4:	add	x23, x24, #0x28
  40a2b8:	ldur	w25, [x23, #-32]
  40a2bc:	cbnz	w25, 40a2d8 <argp_failure@@Base+0x20c>
  40a2c0:	ldur	x8, [x23, #-40]
  40a2c4:	cbnz	x8, 40a2d8 <argp_failure@@Base+0x20c>
  40a2c8:	ldur	x8, [x23, #-8]
  40a2cc:	cbnz	x8, 40a2d8 <argp_failure@@Base+0x20c>
  40a2d0:	ldr	w8, [x23]
  40a2d4:	cbz	w8, 40a314 <argp_failure@@Base+0x248>
  40a2d8:	ldur	w8, [x23, #-16]
  40a2dc:	tbnz	w8, #2, 40a2e8 <argp_failure@@Base+0x21c>
  40a2e0:	add	w22, w22, #0x1
  40a2e4:	str	w22, [x21, #8]
  40a2e8:	sub	w9, w25, #0x1
  40a2ec:	cmp	w9, #0xfe
  40a2f0:	b.hi	40a30c <argp_failure@@Base+0x240>  // b.pmore
  40a2f4:	tbnz	w8, #3, 40a30c <argp_failure@@Base+0x240>
  40a2f8:	bl	401d10 <__ctype_b_loc@plt>
  40a2fc:	ldr	x8, [x0]
  40a300:	ldrh	w8, [x8, x25, lsl #1]
  40a304:	tbz	w8, #14, 40a30c <argp_failure@@Base+0x240>
  40a308:	add	w19, w19, #0x1
  40a30c:	add	x23, x23, #0x30
  40a310:	b	40a2b8 <argp_failure@@Base+0x1ec>
  40a314:	mov	w8, #0x38                  	// #56
  40a318:	umull	x0, w22, w8
  40a31c:	bl	401c00 <malloc@plt>
  40a320:	mov	x22, x0
  40a324:	str	x0, [x21]
  40a328:	add	w0, w19, #0x1
  40a32c:	bl	401c00 <malloc@plt>
  40a330:	str	x0, [x21, #16]
  40a334:	cbz	x22, 40a6e0 <argp_failure@@Base+0x614>
  40a338:	mov	x23, x0
  40a33c:	cbz	x0, 40a6e0 <argp_failure@@Base+0x614>
  40a340:	mov	w8, wzr
  40a344:	ldr	w9, [x24, #8]
  40a348:	cbnz	w9, 40a364 <argp_failure@@Base+0x298>
  40a34c:	ldr	x10, [x24]
  40a350:	cbnz	x10, 40a364 <argp_failure@@Base+0x298>
  40a354:	ldr	x10, [x24, #32]
  40a358:	cbnz	x10, 40a364 <argp_failure@@Base+0x298>
  40a35c:	ldr	w10, [x24, #40]
  40a360:	cbz	w10, 40a438 <argp_failure@@Base+0x36c>
  40a364:	str	x24, [x22]
  40a368:	str	wzr, [x22, #8]
  40a36c:	str	x23, [x22, #16]
  40a370:	ldr	w25, [x24, #40]
  40a374:	cbnz	w25, 40a390 <argp_failure@@Base+0x2c4>
  40a378:	ldr	x10, [x24]
  40a37c:	cbz	x10, 40a388 <argp_failure@@Base+0x2bc>
  40a380:	mov	w25, w8
  40a384:	b	40a390 <argp_failure@@Base+0x2c4>
  40a388:	cmp	w9, #0x0
  40a38c:	cinc	w25, w8, eq  // eq = none
  40a390:	mov	w9, wzr
  40a394:	str	w25, [x22, #24]
  40a398:	stp	x28, x26, [x22, #32]
  40a39c:	add	w8, w9, #0x1
  40a3a0:	str	w8, [x22, #8]
  40a3a4:	ldrb	w8, [x24, #24]
  40a3a8:	tbnz	w8, #3, 40a3f0 <argp_failure@@Base+0x324>
  40a3ac:	ldr	w19, [x24, #8]
  40a3b0:	sub	w8, w19, #0x1
  40a3b4:	cmp	w8, #0xfe
  40a3b8:	b.hi	40a3f0 <argp_failure@@Base+0x324>  // b.pmore
  40a3bc:	bl	401d10 <__ctype_b_loc@plt>
  40a3c0:	ldr	x8, [x0]
  40a3c4:	ldrh	w8, [x8, x19, lsl #1]
  40a3c8:	tbz	w8, #14, 40a3f0 <argp_failure@@Base+0x324>
  40a3cc:	ldr	x8, [x21, #16]
  40a3d0:	cmp	x8, x23
  40a3d4:	b.cs	40a3ec <argp_failure@@Base+0x320>  // b.hs, b.nlast
  40a3d8:	ldrb	w9, [x8], #1
  40a3dc:	cmp	w9, w19, uxtb
  40a3e0:	b.eq	40a3f0 <argp_failure@@Base+0x324>  // b.none
  40a3e4:	cmp	x23, x8
  40a3e8:	b.ne	40a3d8 <argp_failure@@Base+0x30c>  // b.any
  40a3ec:	strb	w19, [x23], #1
  40a3f0:	ldr	w9, [x24, #56]
  40a3f4:	add	x8, x24, #0x30
  40a3f8:	cbnz	w9, 40a414 <argp_failure@@Base+0x348>
  40a3fc:	ldr	x9, [x8]
  40a400:	cbnz	x9, 40a414 <argp_failure@@Base+0x348>
  40a404:	ldr	x9, [x24, #80]
  40a408:	cbnz	x9, 40a414 <argp_failure@@Base+0x348>
  40a40c:	ldr	w9, [x24, #88]
  40a410:	cbz	w9, 40a428 <argp_failure@@Base+0x35c>
  40a414:	ldrb	w9, [x24, #72]
  40a418:	tbz	w9, #2, 40a428 <argp_failure@@Base+0x35c>
  40a41c:	ldr	w9, [x22, #8]
  40a420:	mov	x24, x8
  40a424:	b	40a39c <argp_failure@@Base+0x2d0>
  40a428:	add	x22, x22, #0x38
  40a42c:	mov	x24, x8
  40a430:	mov	w8, w25
  40a434:	b	40a344 <argp_failure@@Base+0x278>
  40a438:	strb	wzr, [x23]
  40a43c:	cbz	x27, 40a69c <argp_failure@@Base+0x5d0>
  40a440:	ldr	x8, [x27]
  40a444:	cbz	x8, 40a69c <argp_failure@@Base+0x5d0>
  40a448:	stp	x28, x26, [sp]
  40a44c:	ldr	w19, [x27, #24]
  40a450:	cbz	w19, 40a45c <argp_failure@@Base+0x390>
  40a454:	ldr	x20, [x27, #16]
  40a458:	b	40a468 <argp_failure@@Base+0x39c>
  40a45c:	ldr	x20, [x27, #16]
  40a460:	mov	x1, x28
  40a464:	cbz	x20, 40a4b8 <argp_failure@@Base+0x3ec>
  40a468:	ldr	x22, [x26, #32]
  40a46c:	mov	w0, #0x30                  	// #48
  40a470:	bl	401c00 <malloc@plt>
  40a474:	mov	x1, x0
  40a478:	cbz	x0, 40a4b8 <argp_failure@@Base+0x3ec>
  40a47c:	sub	x8, x27, x22
  40a480:	lsr	x8, x8, #5
  40a484:	str	x20, [x1]
  40a488:	stp	w8, w19, [x1, #8]
  40a48c:	stp	x28, x26, [x1, #16]
  40a490:	cbz	x28, 40a4a0 <argp_failure@@Base+0x3d4>
  40a494:	ldr	w8, [x28, #32]
  40a498:	add	w8, w8, #0x1
  40a49c:	b	40a4a4 <argp_failure@@Base+0x3d8>
  40a4a0:	mov	w8, wzr
  40a4a4:	ldur	x10, [x29, #-16]
  40a4a8:	str	w8, [x1, #32]
  40a4ac:	ldr	x9, [x10]
  40a4b0:	str	x1, [x10]
  40a4b4:	str	x9, [x1, #40]
  40a4b8:	ldr	x0, [x27]
  40a4bc:	bl	40a250 <argp_failure@@Base+0x184>
  40a4c0:	ldur	x9, [x29, #-16]
  40a4c4:	mov	x22, x0
  40a4c8:	ldr	x10, [x9]
  40a4cc:	mov	x8, x9
  40a4d0:	add	x9, x10, #0x28
  40a4d4:	cbnz	x10, 40a4c8 <argp_failure@@Base+0x3fc>
  40a4d8:	ldr	x9, [x22, #24]
  40a4dc:	str	x9, [x8]
  40a4e0:	ldr	w23, [x22, #8]
  40a4e4:	str	xzr, [x22, #24]
  40a4e8:	cbz	w23, 40a68c <argp_failure@@Base+0x5c0>
  40a4ec:	ldr	w19, [x21, #8]
  40a4f0:	cbz	w19, 40a674 <argp_failure@@Base+0x5a8>
  40a4f4:	add	w9, w19, w23
  40a4f8:	mov	w8, #0x38                  	// #56
  40a4fc:	umull	x0, w9, w8
  40a500:	str	x27, [sp, #32]
  40a504:	str	w9, [sp, #20]
  40a508:	bl	401c00 <malloc@plt>
  40a50c:	ldr	x27, [x21, #16]
  40a510:	mov	x24, x0
  40a514:	mov	x0, x27
  40a518:	bl	401b00 <strlen@plt>
  40a51c:	ldr	x25, [x22, #16]
  40a520:	mov	x26, x0
  40a524:	mov	x0, x25
  40a528:	bl	401b00 <strlen@plt>
  40a52c:	add	x8, x0, w26, uxtw
  40a530:	add	x0, x8, #0x1
  40a534:	bl	401c00 <malloc@plt>
  40a538:	stur	x24, [x29, #-24]
  40a53c:	cbz	x24, 40a6c0 <argp_failure@@Base+0x5f4>
  40a540:	mov	x20, x0
  40a544:	cbz	x0, 40a6c0 <argp_failure@@Base+0x5f4>
  40a548:	ldur	x24, [x29, #-24]
  40a54c:	ldr	x1, [x21]
  40a550:	mov	w8, #0x38                  	// #56
  40a554:	mul	x28, x19, x8
  40a558:	mov	x0, x24
  40a55c:	mov	x2, x28
  40a560:	and	x26, x26, #0xffffffff
  40a564:	bl	401aa0 <memcpy@plt>
  40a568:	ldr	x1, [x22]
  40a56c:	mov	w8, #0x38                  	// #56
  40a570:	add	x0, x24, x28
  40a574:	mul	x2, x23, x8
  40a578:	str	x22, [sp, #24]
  40a57c:	bl	401aa0 <memcpy@plt>
  40a580:	mov	x0, x20
  40a584:	mov	x1, x27
  40a588:	mov	x2, x26
  40a58c:	bl	401aa0 <memcpy@plt>
  40a590:	mov	x28, x24
  40a594:	ldr	x8, [x28, #16]
  40a598:	subs	w19, w19, #0x1
  40a59c:	sub	x8, x8, x27
  40a5a0:	add	x8, x20, x8
  40a5a4:	str	x8, [x28, #16]
  40a5a8:	add	x28, x28, #0x38
  40a5ac:	b.ne	40a594 <argp_failure@@Base+0x4c8>  // b.any
  40a5b0:	add	x27, x20, x26
  40a5b4:	stur	x20, [x29, #-8]
  40a5b8:	ldr	w22, [x28, #8]
  40a5bc:	str	x27, [x28, #16]
  40a5c0:	cbz	w22, 40a630 <argp_failure@@Base+0x564>
  40a5c4:	ldr	x19, [x28]
  40a5c8:	ldrb	w8, [x19, #24]
  40a5cc:	tbnz	w8, #3, 40a624 <argp_failure@@Base+0x558>
  40a5d0:	ldr	w24, [x19, #8]
  40a5d4:	sub	w8, w24, #0x1
  40a5d8:	cmp	w8, #0xfe
  40a5dc:	b.hi	40a624 <argp_failure@@Base+0x558>  // b.pmore
  40a5e0:	ldrb	w20, [x25]
  40a5e4:	bl	401d10 <__ctype_b_loc@plt>
  40a5e8:	cmp	w24, w20
  40a5ec:	b.ne	40a624 <argp_failure@@Base+0x558>  // b.any
  40a5f0:	ldr	x8, [x0]
  40a5f4:	ldrh	w8, [x8, x24, lsl #1]
  40a5f8:	tbz	w8, #14, 40a624 <argp_failure@@Base+0x558>
  40a5fc:	ldur	x9, [x29, #-8]
  40a600:	mov	x8, x26
  40a604:	cbz	x26, 40a61c <argp_failure@@Base+0x550>
  40a608:	ldrb	w10, [x9], #1
  40a60c:	cmp	w10, w20
  40a610:	b.eq	40a620 <argp_failure@@Base+0x554>  // b.none
  40a614:	subs	x8, x8, #0x1
  40a618:	b.ne	40a608 <argp_failure@@Base+0x53c>  // b.any
  40a61c:	strb	w20, [x27], #1
  40a620:	add	x25, x25, #0x1
  40a624:	subs	w22, w22, #0x1
  40a628:	add	x19, x19, #0x30
  40a62c:	b.ne	40a5c8 <argp_failure@@Base+0x4fc>  // b.any
  40a630:	subs	w23, w23, #0x1
  40a634:	add	x28, x28, #0x38
  40a638:	b.ne	40a5b8 <argp_failure@@Base+0x4ec>  // b.any
  40a63c:	ldr	x0, [x21]
  40a640:	strb	wzr, [x27]
  40a644:	bl	401d50 <free@plt>
  40a648:	ldr	x0, [x21, #16]
  40a64c:	bl	401d50 <free@plt>
  40a650:	ldur	x8, [x29, #-24]
  40a654:	ldp	x28, x26, [sp]
  40a658:	ldp	x22, x27, [sp, #24]
  40a65c:	str	x8, [x21]
  40a660:	ldr	w8, [sp, #20]
  40a664:	str	w8, [x21, #8]
  40a668:	ldur	x8, [x29, #-8]
  40a66c:	str	x8, [x21, #16]
  40a670:	b	40a68c <argp_failure@@Base+0x5c0>
  40a674:	ldr	x8, [x22]
  40a678:	ldr	x9, [x22, #16]
  40a67c:	str	w23, [x21, #8]
  40a680:	str	wzr, [x22, #8]
  40a684:	str	x8, [x21]
  40a688:	str	x9, [x21, #16]
  40a68c:	mov	x0, x22
  40a690:	bl	40af58 <argp_failure@@Base+0xe8c>
  40a694:	ldr	x8, [x27, #32]!
  40a698:	cbnz	x8, 40a44c <argp_failure@@Base+0x380>
  40a69c:	mov	x0, x21
  40a6a0:	ldp	x20, x19, [sp, #144]
  40a6a4:	ldp	x22, x21, [sp, #128]
  40a6a8:	ldp	x24, x23, [sp, #112]
  40a6ac:	ldp	x26, x25, [sp, #96]
  40a6b0:	ldp	x28, x27, [sp, #80]
  40a6b4:	ldp	x29, x30, [sp, #64]
  40a6b8:	add	sp, sp, #0xa0
  40a6bc:	ret
  40a6c0:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  40a6c4:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40a6c8:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  40a6cc:	add	x0, x0, #0xb77
  40a6d0:	add	x1, x1, #0xaf8
  40a6d4:	add	x3, x3, #0xb90
  40a6d8:	mov	w2, #0x372                 	// #882
  40a6dc:	bl	401e90 <__assert_fail@plt>
  40a6e0:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  40a6e4:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40a6e8:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  40a6ec:	add	x0, x0, #0xb54
  40a6f0:	add	x1, x1, #0xaf8
  40a6f4:	add	x3, x3, #0xb04
  40a6f8:	mov	w2, #0x1d2                 	// #466
  40a6fc:	bl	401e90 <__assert_fail@plt>
  40a700:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  40a704:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40a708:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  40a70c:	add	x0, x0, #0xaf4
  40a710:	add	x1, x1, #0xaf8
  40a714:	add	x3, x3, #0xb04
  40a718:	mov	w2, #0x1ba                 	// #442
  40a71c:	bl	401e90 <__assert_fail@plt>
  40a720:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  40a724:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40a728:	adrp	x3, 40f000 <argp_failure@@Base+0x4f34>
  40a72c:	add	x0, x0, #0xb44
  40a730:	add	x1, x1, #0xaf8
  40a734:	add	x3, x3, #0xb04
  40a738:	mov	w2, #0x1c4                 	// #452
  40a73c:	bl	401e90 <__assert_fail@plt>
  40a740:	stp	x29, x30, [sp, #-64]!
  40a744:	stp	x22, x21, [sp, #32]
  40a748:	stp	x20, x19, [sp, #48]
  40a74c:	ldr	w21, [x0, #8]
  40a750:	str	x23, [sp, #16]
  40a754:	mov	x29, sp
  40a758:	cbz	w21, 40a7b4 <argp_failure@@Base+0x6e8>
  40a75c:	ldr	x20, [x0]
  40a760:	mov	x19, x1
  40a764:	ldr	w22, [x20, #8]
  40a768:	cbz	w22, 40a798 <argp_failure@@Base+0x6cc>
  40a76c:	ldr	x23, [x20]
  40a770:	ldr	x0, [x23]
  40a774:	cbz	x0, 40a78c <argp_failure@@Base+0x6c0>
  40a778:	ldrb	w8, [x23, #24]
  40a77c:	tbnz	w8, #1, 40a78c <argp_failure@@Base+0x6c0>
  40a780:	mov	x1, x19
  40a784:	bl	401d00 <strcmp@plt>
  40a788:	cbz	w0, 40a7a8 <argp_failure@@Base+0x6dc>
  40a78c:	sub	w22, w22, #0x1
  40a790:	add	x23, x23, #0x30
  40a794:	cbnz	w22, 40a770 <argp_failure@@Base+0x6a4>
  40a798:	sub	w21, w21, #0x1
  40a79c:	add	x20, x20, #0x38
  40a7a0:	cbnz	w21, 40a764 <argp_failure@@Base+0x698>
  40a7a4:	b	40a7b4 <argp_failure@@Base+0x6e8>
  40a7a8:	cbz	x20, 40a7b4 <argp_failure@@Base+0x6e8>
  40a7ac:	mov	w8, #0xffffffff            	// #-1
  40a7b0:	str	w8, [x20, #24]
  40a7b4:	ldp	x20, x19, [sp, #48]
  40a7b8:	ldp	x22, x21, [sp, #32]
  40a7bc:	ldr	x23, [sp, #16]
  40a7c0:	ldp	x29, x30, [sp], #64
  40a7c4:	ret
  40a7c8:	stp	x29, x30, [sp, #-32]!
  40a7cc:	stp	x20, x19, [sp, #16]
  40a7d0:	mov	x8, x0
  40a7d4:	ldr	x0, [x0, #16]
  40a7d8:	ldr	x20, [x8, #32]
  40a7dc:	mov	x29, sp
  40a7e0:	cbz	x0, 40a7fc <argp_failure@@Base+0x730>
  40a7e4:	mov	w1, #0xa                   	// #10
  40a7e8:	bl	401d80 <strchr@plt>
  40a7ec:	cmp	x0, #0x0
  40a7f0:	cset	w19, ne  // ne = any
  40a7f4:	cbnz	x20, 40a804 <argp_failure@@Base+0x738>
  40a7f8:	b	40a824 <argp_failure@@Base+0x758>
  40a7fc:	mov	x19, xzr
  40a800:	cbz	x20, 40a824 <argp_failure@@Base+0x758>
  40a804:	ldr	x8, [x20]
  40a808:	cbz	x8, 40a824 <argp_failure@@Base+0x758>
  40a80c:	add	x20, x20, #0x20
  40a810:	mov	x0, x8
  40a814:	bl	40a7c8 <argp_failure@@Base+0x6fc>
  40a818:	ldr	x8, [x20], #32
  40a81c:	add	x19, x0, x19
  40a820:	cbnz	x8, 40a810 <argp_failure@@Base+0x744>
  40a824:	mov	x0, x19
  40a828:	ldp	x20, x19, [sp, #16]
  40a82c:	ldp	x29, x30, [sp], #32
  40a830:	ret
  40a834:	stp	x29, x30, [sp, #-96]!
  40a838:	stp	x26, x25, [sp, #32]
  40a83c:	stp	x24, x23, [sp, #48]
  40a840:	stp	x22, x21, [sp, #64]
  40a844:	stp	x20, x19, [sp, #80]
  40a848:	ldr	w24, [x0, #8]
  40a84c:	str	x27, [sp, #16]
  40a850:	mov	x29, sp
  40a854:	cbz	w24, 40a9c4 <argp_failure@@Base+0x8f8>
  40a858:	mov	x20, x0
  40a85c:	ldr	x0, [x0, #16]
  40a860:	mov	x19, x1
  40a864:	bl	401b00 <strlen@plt>
  40a868:	add	x9, x0, #0x10
  40a86c:	mov	x8, sp
  40a870:	and	x9, x9, #0xfffffffffffffff0
  40a874:	sub	x21, x8, x9
  40a878:	mov	sp, x21
  40a87c:	str	x21, [x29, #24]
  40a880:	ldr	x22, [x20]
  40a884:	adrp	x23, 40b000 <argp_failure@@Base+0xf34>
  40a888:	add	x23, x23, #0x438
  40a88c:	ldr	x8, [x22, #40]
  40a890:	add	x3, x29, #0x18
  40a894:	mov	x0, x22
  40a898:	mov	x1, x23
  40a89c:	ldr	x2, [x8, #48]
  40a8a0:	bl	40b310 <argp_failure@@Base+0x1244>
  40a8a4:	subs	w24, w24, #0x1
  40a8a8:	add	x22, x22, #0x38
  40a8ac:	b.ne	40a88c <argp_failure@@Base+0x7c0>  // b.any
  40a8b0:	ldr	x8, [x29, #24]
  40a8b4:	cmp	x8, x21
  40a8b8:	b.ls	40a8dc <argp_failure@@Base+0x810>  // b.plast
  40a8bc:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40a8c0:	add	x9, x8, #0x1
  40a8c4:	add	x1, x1, #0xbbc
  40a8c8:	mov	x0, x19
  40a8cc:	mov	x2, x21
  40a8d0:	str	x9, [x29, #24]
  40a8d4:	strb	wzr, [x8]
  40a8d8:	bl	40cc54 <argp_failure@@Base+0x2b88>
  40a8dc:	ldr	w23, [x20, #8]
  40a8e0:	cbz	w23, 40a9c4 <argp_failure@@Base+0x8f8>
  40a8e4:	ldr	x21, [x20]
  40a8e8:	adrp	x22, 40b000 <argp_failure@@Base+0xf34>
  40a8ec:	add	x22, x22, #0x474
  40a8f0:	ldr	x8, [x21, #40]
  40a8f4:	mov	x0, x21
  40a8f8:	mov	x1, x22
  40a8fc:	mov	x3, x19
  40a900:	ldr	x2, [x8, #48]
  40a904:	bl	40b310 <argp_failure@@Base+0x1244>
  40a908:	subs	w23, w23, #0x1
  40a90c:	add	x21, x21, #0x38
  40a910:	b.ne	40a8f0 <argp_failure@@Base+0x824>  // b.any
  40a914:	ldr	w23, [x20, #8]
  40a918:	cbz	w23, 40a9c4 <argp_failure@@Base+0x8f8>
  40a91c:	ldr	x24, [x20]
  40a920:	adrp	x20, 40f000 <argp_failure@@Base+0x4f34>
  40a924:	adrp	x21, 40f000 <argp_failure@@Base+0x4f34>
  40a928:	adrp	x22, 40f000 <argp_failure@@Base+0x4f34>
  40a92c:	add	x20, x20, #0xbef
  40a930:	add	x21, x21, #0xbe4
  40a934:	add	x22, x22, #0xbd7
  40a938:	ldr	w25, [x24, #8]
  40a93c:	cbz	w25, 40a9b8 <argp_failure@@Base+0x8ec>
  40a940:	ldr	x26, [x24]
  40a944:	mov	x27, x26
  40a948:	ldr	x2, [x27]
  40a94c:	cbz	x2, 40a9ac <argp_failure@@Base+0x8e0>
  40a950:	ldr	w8, [x27, #24]
  40a954:	tst	w8, #0x4
  40a958:	csel	x26, x27, x26, eq  // eq = none
  40a95c:	tbnz	w8, #1, 40a9ac <argp_failure@@Base+0x8e0>
  40a960:	ldr	w9, [x26, #24]
  40a964:	ldr	x3, [x27, #16]
  40a968:	orr	w9, w9, w8
  40a96c:	cbnz	x3, 40a974 <argp_failure@@Base+0x8a8>
  40a970:	ldr	x3, [x26, #16]
  40a974:	and	w10, w9, #0x10
  40a978:	and	w8, w8, #0x8
  40a97c:	orr	w8, w10, w8
  40a980:	cbnz	w8, 40a9ac <argp_failure@@Base+0x8e0>
  40a984:	mov	x0, x19
  40a988:	cbz	x3, 40a998 <argp_failure@@Base+0x8cc>
  40a98c:	tbnz	w9, #0, 40a9a4 <argp_failure@@Base+0x8d8>
  40a990:	mov	x1, x21
  40a994:	b	40a9a8 <argp_failure@@Base+0x8dc>
  40a998:	mov	x1, x20
  40a99c:	bl	40cc54 <argp_failure@@Base+0x2b88>
  40a9a0:	b	40a9ac <argp_failure@@Base+0x8e0>
  40a9a4:	mov	x1, x22
  40a9a8:	bl	40cc54 <argp_failure@@Base+0x2b88>
  40a9ac:	subs	w25, w25, #0x1
  40a9b0:	add	x27, x27, #0x30
  40a9b4:	b.ne	40a948 <argp_failure@@Base+0x87c>  // b.any
  40a9b8:	subs	w23, w23, #0x1
  40a9bc:	add	x24, x24, #0x38
  40a9c0:	b.ne	40a938 <argp_failure@@Base+0x86c>  // b.any
  40a9c4:	mov	sp, x29
  40a9c8:	ldp	x20, x19, [sp, #80]
  40a9cc:	ldp	x22, x21, [sp, #64]
  40a9d0:	ldp	x24, x23, [sp, #48]
  40a9d4:	ldp	x26, x25, [sp, #32]
  40a9d8:	ldr	x27, [sp, #16]
  40a9dc:	ldp	x29, x30, [sp], #96
  40a9e0:	ret
  40a9e4:	sub	sp, sp, #0x70
  40a9e8:	stp	x29, x30, [sp, #16]
  40a9ec:	stp	x28, x27, [sp, #32]
  40a9f0:	stp	x26, x25, [sp, #48]
  40a9f4:	stp	x24, x23, [sp, #64]
  40a9f8:	stp	x22, x21, [sp, #80]
  40a9fc:	stp	x20, x19, [sp, #96]
  40aa00:	ldr	x28, [x2]
  40aa04:	ldp	x26, x8, [x0, #32]
  40aa08:	ldr	x24, [x0, #16]
  40aa0c:	mov	x20, x4
  40aa10:	mov	w19, w3
  40aa14:	mov	x21, x2
  40aa18:	mov	x22, x1
  40aa1c:	add	x29, sp, #0x10
  40aa20:	cbz	x8, 40aa50 <argp_failure@@Base+0x984>
  40aa24:	mov	x1, x22
  40aa28:	mov	x23, x0
  40aa2c:	bl	407dac <argp_parse@@Base+0xa64>
  40aa30:	ldr	x8, [x23, #40]
  40aa34:	mov	x2, x0
  40aa38:	mov	w0, #0x6                   	// #6
  40aa3c:	movk	w0, #0x200, lsl #16
  40aa40:	mov	x1, x24
  40aa44:	blr	x8
  40aa48:	mov	x25, x0
  40aa4c:	b	40aa54 <argp_failure@@Base+0x988>
  40aa50:	mov	x25, x24
  40aa54:	str	x28, [sp, #8]
  40aa58:	cbz	x25, 40aaa8 <argp_failure@@Base+0x9dc>
  40aa5c:	mov	w1, #0xa                   	// #10
  40aa60:	mov	x0, x25
  40aa64:	bl	401e10 <strchrnul@plt>
  40aa68:	ldrb	w8, [x0]
  40aa6c:	mov	x23, x0
  40aa70:	str	x26, [sp]
  40aa74:	cbz	w8, 40aab8 <argp_failure@@Base+0x9ec>
  40aa78:	ldrb	w27, [x28]
  40aa7c:	cbz	w27, 40aac4 <argp_failure@@Base+0x9f8>
  40aa80:	mov	w28, wzr
  40aa84:	add	x26, x23, #0x1
  40aa88:	mov	w1, #0xa                   	// #10
  40aa8c:	mov	x0, x26
  40aa90:	bl	401e10 <strchrnul@plt>
  40aa94:	add	w28, w28, #0x1
  40aa98:	cmp	w28, w27
  40aa9c:	mov	x23, x0
  40aaa0:	b.cc	40aa84 <argp_failure@@Base+0x9b8>  // b.lo, b.ul, b.last
  40aaa4:	b	40aac8 <argp_failure@@Base+0x9fc>
  40aaa8:	mov	x23, xzr
  40aaac:	mov	w28, wzr
  40aab0:	cbnz	x26, 40ab3c <argp_failure@@Base+0xa70>
  40aab4:	b	40ab70 <argp_failure@@Base+0xaa4>
  40aab8:	mov	w28, wzr
  40aabc:	mov	x26, x25
  40aac0:	b	40aad8 <argp_failure@@Base+0xa0c>
  40aac4:	mov	x26, x25
  40aac8:	ldr	x8, [x21]
  40aacc:	mov	w28, #0x1                   	// #1
  40aad0:	add	x8, x8, #0x1
  40aad4:	str	x8, [x21]
  40aad8:	sub	x27, x23, x26
  40aadc:	add	x1, x27, #0x1
  40aae0:	mov	x0, x20
  40aae4:	bl	40b4fc <argp_failure@@Base+0x1430>
  40aae8:	ldp	x0, x8, [x20, #56]
  40aaec:	add	x9, x0, x27
  40aaf0:	cmp	x9, x8
  40aaf4:	b.ls	40ab0c <argp_failure@@Base+0xa40>  // b.plast
  40aaf8:	mov	x0, x20
  40aafc:	mov	x1, x27
  40ab00:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40ab04:	cbz	w0, 40ab24 <argp_failure@@Base+0xa58>
  40ab08:	ldr	x0, [x20, #56]
  40ab0c:	mov	x1, x26
  40ab10:	mov	x2, x27
  40ab14:	bl	401aa0 <memcpy@plt>
  40ab18:	ldr	x8, [x20, #56]
  40ab1c:	add	x8, x8, x27
  40ab20:	str	x8, [x20, #56]
  40ab24:	cmp	x25, x24
  40ab28:	b.eq	40ab34 <argp_failure@@Base+0xa68>  // b.none
  40ab2c:	mov	x0, x25
  40ab30:	bl	401d50 <free@plt>
  40ab34:	ldr	x26, [sp]
  40ab38:	cbz	x26, 40ab70 <argp_failure@@Base+0xaa4>
  40ab3c:	ldr	x8, [x26]
  40ab40:	cbz	x8, 40ab70 <argp_failure@@Base+0xaa4>
  40ab44:	add	x24, x26, #0x20
  40ab48:	mov	x0, x8
  40ab4c:	mov	x1, x22
  40ab50:	mov	x2, x21
  40ab54:	mov	w3, w19
  40ab58:	mov	x4, x20
  40ab5c:	bl	40a9e4 <argp_failure@@Base+0x918>
  40ab60:	ldr	x8, [x24], #32
  40ab64:	cmp	w0, #0x0
  40ab68:	cset	w19, eq  // eq = none
  40ab6c:	cbnz	x8, 40ab48 <argp_failure@@Base+0xa7c>
  40ab70:	cbz	w28, 40aba4 <argp_failure@@Base+0xad8>
  40ab74:	cbz	w19, 40aba4 <argp_failure@@Base+0xad8>
  40ab78:	ldr	x10, [sp, #8]
  40ab7c:	ldrb	w9, [x23]
  40ab80:	ldrb	w8, [x10]
  40ab84:	cbz	w9, 40ab98 <argp_failure@@Base+0xacc>
  40ab88:	add	w8, w8, #0x1
  40ab8c:	mov	w19, wzr
  40ab90:	strb	w8, [x10]
  40ab94:	b	40aba4 <argp_failure@@Base+0xad8>
  40ab98:	cbz	w8, 40aba0 <argp_failure@@Base+0xad4>
  40ab9c:	strb	wzr, [x10]
  40aba0:	mov	w19, #0x1                   	// #1
  40aba4:	cmp	w19, #0x0
  40aba8:	ldp	x20, x19, [sp, #96]
  40abac:	ldp	x22, x21, [sp, #80]
  40abb0:	ldp	x24, x23, [sp, #64]
  40abb4:	ldp	x26, x25, [sp, #48]
  40abb8:	ldp	x28, x27, [sp, #32]
  40abbc:	ldp	x29, x30, [sp, #16]
  40abc0:	cset	w0, eq  // eq = none
  40abc4:	add	sp, sp, #0x70
  40abc8:	ret
  40abcc:	sub	sp, sp, #0x70
  40abd0:	stp	x29, x30, [sp, #16]
  40abd4:	stp	x28, x27, [sp, #32]
  40abd8:	stp	x26, x25, [sp, #48]
  40abdc:	stp	x24, x23, [sp, #64]
  40abe0:	stp	x22, x21, [sp, #80]
  40abe4:	stp	x20, x19, [sp, #96]
  40abe8:	ldp	x25, x28, [x0, #24]
  40abec:	mov	x19, x5
  40abf0:	mov	w20, w4
  40abf4:	mov	w21, w3
  40abf8:	mov	w22, w2
  40abfc:	mov	x24, x0
  40ac00:	mov	x23, x1
  40ac04:	add	x29, sp, #0x10
  40ac08:	cbz	x25, 40ac64 <argp_failure@@Base+0xb98>
  40ac0c:	mov	w1, #0xb                   	// #11
  40ac10:	mov	x0, x25
  40ac14:	bl	401d80 <strchr@plt>
  40ac18:	cbz	x0, 40ac34 <argp_failure@@Base+0xb68>
  40ac1c:	cbz	w22, 40ac44 <argp_failure@@Base+0xb78>
  40ac20:	ldrb	w8, [x0, #1]!
  40ac24:	mov	x26, xzr
  40ac28:	cmp	w8, #0x0
  40ac2c:	csel	x25, xzr, x0, eq  // eq = none
  40ac30:	b	40ac68 <argp_failure@@Base+0xb9c>
  40ac34:	cmp	w22, #0x0
  40ac38:	mov	x26, xzr
  40ac3c:	csel	x25, xzr, x25, ne  // ne = any
  40ac40:	b	40ac68 <argp_failure@@Base+0xb9c>
  40ac44:	subs	x1, x0, x25
  40ac48:	b.eq	40ac60 <argp_failure@@Base+0xb94>  // b.none
  40ac4c:	mov	x0, x25
  40ac50:	bl	401d70 <strndup@plt>
  40ac54:	mov	x25, x0
  40ac58:	mov	w26, #0x1                   	// #1
  40ac5c:	b	40ac68 <argp_failure@@Base+0xb9c>
  40ac60:	mov	x25, xzr
  40ac64:	mov	x26, xzr
  40ac68:	ldr	x8, [x24, #40]
  40ac6c:	mov	w27, #0x1                   	// #1
  40ac70:	movk	w27, #0x200, lsl #16
  40ac74:	cbz	x8, 40acac <argp_failure@@Base+0xbe0>
  40ac78:	mov	x0, x24
  40ac7c:	mov	x1, x23
  40ac80:	bl	407dac <argp_parse@@Base+0xa64>
  40ac84:	ldr	x8, [x24, #40]
  40ac88:	cmp	w22, #0x0
  40ac8c:	mov	x2, x0
  40ac90:	cinc	w0, w27, ne  // ne = any
  40ac94:	mov	x1, x25
  40ac98:	str	x2, [sp, #8]
  40ac9c:	blr	x8
  40aca0:	mov	x27, x0
  40aca4:	cbnz	x27, 40acb8 <argp_failure@@Base+0xbec>
  40aca8:	b	40adbc <argp_failure@@Base+0xcf0>
  40acac:	str	xzr, [sp, #8]
  40acb0:	mov	x27, x25
  40acb4:	cbz	x27, 40adbc <argp_failure@@Base+0xcf0>
  40acb8:	cbz	w21, 40acec <argp_failure@@Base+0xc20>
  40acbc:	ldp	x8, x9, [x19, #56]
  40acc0:	cmp	x8, x9
  40acc4:	b.cc	40acdc <argp_failure@@Base+0xc10>  // b.lo, b.ul, b.last
  40acc8:	mov	w1, #0x1                   	// #1
  40accc:	mov	x0, x19
  40acd0:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40acd4:	cbz	w0, 40acec <argp_failure@@Base+0xc20>
  40acd8:	ldr	x8, [x19, #56]
  40acdc:	add	x9, x8, #0x1
  40ace0:	mov	w10, #0xa                   	// #10
  40ace4:	str	x9, [x19, #56]
  40ace8:	strb	w10, [x8]
  40acec:	mov	x0, x27
  40acf0:	str	x26, [sp]
  40acf4:	mov	x26, x28
  40acf8:	bl	401b00 <strlen@plt>
  40acfc:	cbz	x0, 40ad40 <argp_failure@@Base+0xc74>
  40ad00:	mov	x28, x0
  40ad04:	ldp	x0, x8, [x19, #56]
  40ad08:	add	x9, x0, x28
  40ad0c:	cmp	x9, x8
  40ad10:	b.ls	40ad28 <argp_failure@@Base+0xc5c>  // b.plast
  40ad14:	mov	x0, x19
  40ad18:	mov	x1, x28
  40ad1c:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40ad20:	cbz	w0, 40ad40 <argp_failure@@Base+0xc74>
  40ad24:	ldr	x0, [x19, #56]
  40ad28:	mov	x1, x27
  40ad2c:	mov	x2, x28
  40ad30:	bl	401aa0 <memcpy@plt>
  40ad34:	ldr	x8, [x19, #56]
  40ad38:	add	x8, x8, x28
  40ad3c:	str	x8, [x19, #56]
  40ad40:	ldp	x9, x8, [x19, #48]
  40ad44:	ldr	x10, [x19, #32]
  40ad48:	sub	x8, x8, x9
  40ad4c:	cmp	x8, x10
  40ad50:	b.ls	40ad5c <argp_failure@@Base+0xc90>  // b.plast
  40ad54:	mov	x0, x19
  40ad58:	bl	40c75c <argp_failure@@Base+0x2690>
  40ad5c:	ldr	x8, [x19, #40]
  40ad60:	ldr	x9, [x19, #8]
  40ad64:	mov	x28, x26
  40ad68:	ldr	x26, [sp]
  40ad6c:	bic	x8, x8, x8, asr #63
  40ad70:	cmp	x8, x9
  40ad74:	b.ls	40ada8 <argp_failure@@Base+0xcdc>  // b.plast
  40ad78:	ldp	x8, x9, [x19, #56]
  40ad7c:	cmp	x8, x9
  40ad80:	b.cc	40ad98 <argp_failure@@Base+0xccc>  // b.lo, b.ul, b.last
  40ad84:	mov	w1, #0x1                   	// #1
  40ad88:	mov	x0, x19
  40ad8c:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40ad90:	cbz	w0, 40ada8 <argp_failure@@Base+0xcdc>
  40ad94:	ldr	x8, [x19, #56]
  40ad98:	add	x9, x8, #0x1
  40ad9c:	mov	w10, #0xa                   	// #10
  40ada0:	str	x9, [x19, #56]
  40ada4:	strb	w10, [x8]
  40ada8:	cmp	x27, x25
  40adac:	b.eq	40adb8 <argp_failure@@Base+0xcec>  // b.none
  40adb0:	mov	x0, x27
  40adb4:	bl	401d50 <free@plt>
  40adb8:	mov	w27, #0x1                   	// #1
  40adbc:	cbz	x25, 40adcc <argp_failure@@Base+0xd00>
  40adc0:	cbz	x26, 40adcc <argp_failure@@Base+0xd00>
  40adc4:	mov	x0, x25
  40adc8:	bl	401d50 <free@plt>
  40adcc:	cbz	w22, 40aeec <argp_failure@@Base+0xe20>
  40add0:	ldr	x8, [x24, #40]
  40add4:	cbz	x8, 40aeec <argp_failure@@Base+0xe20>
  40add8:	ldr	x2, [sp, #8]
  40addc:	mov	w9, #0x1                   	// #1
  40ade0:	movk	w9, #0x200, lsl #16
  40ade4:	add	w0, w9, #0x3
  40ade8:	mov	x1, xzr
  40adec:	blr	x8
  40adf0:	cbz	x0, 40aeec <argp_failure@@Base+0xe20>
  40adf4:	mov	x24, x0
  40adf8:	orr	w8, w27, w21
  40adfc:	cbz	w8, 40ae30 <argp_failure@@Base+0xd64>
  40ae00:	ldp	x8, x9, [x19, #56]
  40ae04:	cmp	x8, x9
  40ae08:	b.cc	40ae20 <argp_failure@@Base+0xd54>  // b.lo, b.ul, b.last
  40ae0c:	mov	w1, #0x1                   	// #1
  40ae10:	mov	x0, x19
  40ae14:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40ae18:	cbz	w0, 40ae30 <argp_failure@@Base+0xd64>
  40ae1c:	ldr	x8, [x19, #56]
  40ae20:	add	x9, x8, #0x1
  40ae24:	mov	w10, #0xa                   	// #10
  40ae28:	str	x9, [x19, #56]
  40ae2c:	strb	w10, [x8]
  40ae30:	mov	x0, x24
  40ae34:	bl	401b00 <strlen@plt>
  40ae38:	cbz	x0, 40ae7c <argp_failure@@Base+0xdb0>
  40ae3c:	mov	x25, x0
  40ae40:	ldp	x0, x8, [x19, #56]
  40ae44:	add	x9, x0, x25
  40ae48:	cmp	x9, x8
  40ae4c:	b.ls	40ae64 <argp_failure@@Base+0xd98>  // b.plast
  40ae50:	mov	x0, x19
  40ae54:	mov	x1, x25
  40ae58:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40ae5c:	cbz	w0, 40ae7c <argp_failure@@Base+0xdb0>
  40ae60:	ldr	x0, [x19, #56]
  40ae64:	mov	x1, x24
  40ae68:	mov	x2, x25
  40ae6c:	bl	401aa0 <memcpy@plt>
  40ae70:	ldr	x8, [x19, #56]
  40ae74:	add	x8, x8, x25
  40ae78:	str	x8, [x19, #56]
  40ae7c:	mov	x0, x24
  40ae80:	bl	401d50 <free@plt>
  40ae84:	ldp	x9, x8, [x19, #48]
  40ae88:	ldr	x10, [x19, #32]
  40ae8c:	sub	x8, x8, x9
  40ae90:	cmp	x8, x10
  40ae94:	b.ls	40aea0 <argp_failure@@Base+0xdd4>  // b.plast
  40ae98:	mov	x0, x19
  40ae9c:	bl	40c75c <argp_failure@@Base+0x2690>
  40aea0:	ldr	x8, [x19, #40]
  40aea4:	ldr	x9, [x19, #8]
  40aea8:	bic	x8, x8, x8, asr #63
  40aeac:	cmp	x8, x9
  40aeb0:	b.ls	40aee8 <argp_failure@@Base+0xe1c>  // b.plast
  40aeb4:	ldp	x8, x9, [x19, #56]
  40aeb8:	cmp	x8, x9
  40aebc:	b.cc	40aed8 <argp_failure@@Base+0xe0c>  // b.lo, b.ul, b.last
  40aec0:	mov	w1, #0x1                   	// #1
  40aec4:	mov	x0, x19
  40aec8:	mov	w27, #0x1                   	// #1
  40aecc:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40aed0:	cbz	w0, 40aeec <argp_failure@@Base+0xe20>
  40aed4:	ldr	x8, [x19, #56]
  40aed8:	add	x9, x8, #0x1
  40aedc:	mov	w10, #0xa                   	// #10
  40aee0:	str	x9, [x19, #56]
  40aee4:	strb	w10, [x8]
  40aee8:	mov	w27, #0x1                   	// #1
  40aeec:	cbz	x28, 40af34 <argp_failure@@Base+0xe68>
  40aef0:	ldr	x8, [x28]
  40aef4:	cbz	x8, 40af34 <argp_failure@@Base+0xe68>
  40aef8:	add	x24, x28, #0x20
  40aefc:	cbz	w20, 40af04 <argp_failure@@Base+0xe38>
  40af00:	cbnz	w27, 40af34 <argp_failure@@Base+0xe68>
  40af04:	orr	w9, w27, w21
  40af08:	cmp	w9, #0x0
  40af0c:	cset	w3, ne  // ne = any
  40af10:	mov	x0, x8
  40af14:	mov	x1, x23
  40af18:	mov	w2, w22
  40af1c:	mov	w4, w20
  40af20:	mov	x5, x19
  40af24:	bl	40abcc <argp_failure@@Base+0xb00>
  40af28:	ldr	x8, [x24], #32
  40af2c:	orr	w27, w0, w27
  40af30:	cbnz	x8, 40aefc <argp_failure@@Base+0xe30>
  40af34:	mov	w0, w27
  40af38:	ldp	x20, x19, [sp, #96]
  40af3c:	ldp	x22, x21, [sp, #80]
  40af40:	ldp	x24, x23, [sp, #64]
  40af44:	ldp	x26, x25, [sp, #48]
  40af48:	ldp	x28, x27, [sp, #32]
  40af4c:	ldp	x29, x30, [sp, #16]
  40af50:	add	sp, sp, #0x70
  40af54:	ret
  40af58:	stp	x29, x30, [sp, #-32]!
  40af5c:	stp	x20, x19, [sp, #16]
  40af60:	mov	x19, x0
  40af64:	ldr	x0, [x0, #24]
  40af68:	mov	x29, sp
  40af6c:	cbz	x0, 40af80 <argp_failure@@Base+0xeb4>
  40af70:	ldr	x20, [x0, #40]
  40af74:	bl	401d50 <free@plt>
  40af78:	mov	x0, x20
  40af7c:	cbnz	x20, 40af70 <argp_failure@@Base+0xea4>
  40af80:	ldr	w8, [x19, #8]
  40af84:	cbz	w8, 40af98 <argp_failure@@Base+0xecc>
  40af88:	ldr	x0, [x19]
  40af8c:	bl	401d50 <free@plt>
  40af90:	ldr	x0, [x19, #16]
  40af94:	bl	401d50 <free@plt>
  40af98:	mov	x0, x19
  40af9c:	ldp	x20, x19, [sp, #16]
  40afa0:	ldp	x29, x30, [sp], #32
  40afa4:	b	401d50 <free@plt>
  40afa8:	sub	sp, sp, #0x50
  40afac:	stp	x29, x30, [sp, #16]
  40afb0:	stp	x24, x23, [sp, #32]
  40afb4:	stp	x22, x21, [sp, #48]
  40afb8:	stp	x20, x19, [sp, #64]
  40afbc:	ldr	x8, [x0, #32]
  40afc0:	ldr	x9, [x1, #32]
  40afc4:	ldr	w11, [x0, #24]
  40afc8:	ldr	w10, [x1, #24]
  40afcc:	mov	x19, x1
  40afd0:	mov	x20, x0
  40afd4:	cmp	x8, x9
  40afd8:	add	x29, sp, #0x10
  40afdc:	b.eq	40b090 <argp_failure@@Base+0xfc4>  // b.none
  40afe0:	cbz	x8, 40b004 <argp_failure@@Base+0xf38>
  40afe4:	cbz	x9, 40b024 <argp_failure@@Base+0xf58>
  40afe8:	ldr	w10, [x8, #32]
  40afec:	ldr	w11, [x9, #32]
  40aff0:	cmp	w10, w11
  40aff4:	b.le	40b04c <argp_failure@@Base+0xf80>
  40aff8:	ldr	x8, [x8, #16]
  40affc:	ldr	w10, [x8, #32]
  40b000:	b	40aff0 <argp_failure@@Base+0xf24>
  40b004:	mov	x8, x9
  40b008:	ldr	x9, [x9, #16]
  40b00c:	cbnz	x9, 40b004 <argp_failure@@Base+0xf38>
  40b010:	ldr	w8, [x8, #12]
  40b014:	subs	w0, w11, w8
  40b018:	b.ne	40b1a0 <argp_failure@@Base+0x10d4>  // b.any
  40b01c:	mov	w0, #0xffffffff            	// #-1
  40b020:	b	40b264 <argp_failure@@Base+0x1198>
  40b024:	mov	x9, x8
  40b028:	ldr	x8, [x8, #16]
  40b02c:	cbnz	x8, 40b024 <argp_failure@@Base+0xf58>
  40b030:	ldr	w8, [x9, #12]
  40b034:	subs	w0, w8, w10
  40b038:	b.ne	40b1f8 <argp_failure@@Base+0x112c>  // b.any
  40b03c:	mov	w0, #0x1                   	// #1
  40b040:	b	40b264 <argp_failure@@Base+0x1198>
  40b044:	ldr	x9, [x9, #16]
  40b048:	ldr	w11, [x9, #32]
  40b04c:	cmp	w11, w10
  40b050:	b.gt	40b044 <argp_failure@@Base+0xf78>
  40b054:	mov	x11, x9
  40b058:	mov	x10, x8
  40b05c:	ldr	x8, [x8, #16]
  40b060:	ldr	x9, [x9, #16]
  40b064:	cmp	x8, x9
  40b068:	b.ne	40b054 <argp_failure@@Base+0xf88>  // b.any
  40b06c:	ldr	w8, [x10, #12]
  40b070:	ldr	w9, [x11, #12]
  40b074:	subs	w0, w8, w9
  40b078:	b.ne	40b170 <argp_failure@@Base+0x10a4>  // b.any
  40b07c:	ldr	w8, [x11, #8]
  40b080:	ldr	w9, [x10, #8]
  40b084:	sub	w0, w8, w9
  40b088:	cbnz	w0, 40b264 <argp_failure@@Base+0x1198>
  40b08c:	b	40b188 <argp_failure@@Base+0x10bc>
  40b090:	subs	w0, w11, w10
  40b094:	b.ne	40b158 <argp_failure@@Base+0x108c>  // b.any
  40b098:	ldr	x8, [x20, #40]
  40b09c:	adrp	x22, 40b000 <argp_failure@@Base+0xf34>
  40b0a0:	add	x22, x22, #0x3ec
  40b0a4:	mov	x0, x20
  40b0a8:	ldr	x2, [x8, #48]
  40b0ac:	mov	x1, x22
  40b0b0:	mov	x3, xzr
  40b0b4:	bl	40b310 <argp_failure@@Base+0x1244>
  40b0b8:	ldr	x8, [x19, #40]
  40b0bc:	mov	w21, w0
  40b0c0:	mov	x0, x19
  40b0c4:	mov	x1, x22
  40b0c8:	ldr	x2, [x8, #48]
  40b0cc:	mov	x3, xzr
  40b0d0:	bl	40b310 <argp_failure@@Base+0x1244>
  40b0d4:	ldr	x10, [x20]
  40b0d8:	ldr	x9, [x19]
  40b0dc:	ldr	w11, [x20, #8]
  40b0e0:	mov	w22, w0
  40b0e4:	ldr	w8, [x10, #24]
  40b0e8:	ldr	w24, [x9, #24]
  40b0ec:	cbz	w11, 40b10c <argp_failure@@Base+0x1040>
  40b0f0:	ldr	x12, [x10]
  40b0f4:	cbz	x12, 40b100 <argp_failure@@Base+0x1034>
  40b0f8:	ldrb	w13, [x10, #24]
  40b0fc:	tbz	w13, #1, 40b110 <argp_failure@@Base+0x1044>
  40b100:	subs	w11, w11, #0x1
  40b104:	add	x10, x10, #0x30
  40b108:	b.ne	40b0f0 <argp_failure@@Base+0x1024>  // b.any
  40b10c:	mov	x12, xzr
  40b110:	str	x12, [sp, #8]
  40b114:	ldr	w10, [x19, #8]
  40b118:	cbz	w10, 40b138 <argp_failure@@Base+0x106c>
  40b11c:	ldr	x11, [x9]
  40b120:	cbz	x11, 40b12c <argp_failure@@Base+0x1060>
  40b124:	ldrb	w12, [x9, #24]
  40b128:	tbz	w12, #1, 40b13c <argp_failure@@Base+0x1070>
  40b12c:	subs	w10, w10, #0x1
  40b130:	add	x9, x9, #0x30
  40b134:	b.ne	40b11c <argp_failure@@Base+0x1050>  // b.any
  40b138:	mov	x11, xzr
  40b13c:	str	x11, [sp]
  40b140:	tbnz	w8, #3, 40b1b8 <argp_failure@@Base+0x10ec>
  40b144:	mov	w23, wzr
  40b148:	tbz	w24, #3, 40b1c8 <argp_failure@@Base+0x10fc>
  40b14c:	mov	x0, sp
  40b150:	bl	40b27c <argp_failure@@Base+0x11b0>
  40b154:	b	40b1cc <argp_failure@@Base+0x1100>
  40b158:	tst	w10, w11
  40b15c:	b.lt	40b264 <argp_failure@@Base+0x1198>  // b.tstop
  40b160:	orr	w8, w10, w11
  40b164:	tbz	w8, #31, 40b264 <argp_failure@@Base+0x1198>
  40b168:	sub	w0, w10, w11
  40b16c:	b	40b264 <argp_failure@@Base+0x1198>
  40b170:	tst	w9, w8
  40b174:	b.lt	40b184 <argp_failure@@Base+0x10b8>  // b.tstop
  40b178:	orr	w10, w9, w8
  40b17c:	tbz	w10, #31, 40b184 <argp_failure@@Base+0x10b8>
  40b180:	sub	w0, w9, w8
  40b184:	cbnz	w0, 40b264 <argp_failure@@Base+0x1198>
  40b188:	ldr	w8, [x20, #48]
  40b18c:	ldr	w9, [x19, #48]
  40b190:	cmp	w8, w9
  40b194:	mov	w8, #0xffffffff            	// #-1
  40b198:	cneg	w0, w8, cs  // cs = hs, nlast
  40b19c:	b	40b264 <argp_failure@@Base+0x1198>
  40b1a0:	tst	w8, w11
  40b1a4:	b.lt	40b264 <argp_failure@@Base+0x1198>  // b.tstop
  40b1a8:	orr	w9, w8, w11
  40b1ac:	tbz	w9, #31, 40b264 <argp_failure@@Base+0x1198>
  40b1b0:	sub	w0, w8, w11
  40b1b4:	b	40b264 <argp_failure@@Base+0x1198>
  40b1b8:	add	x0, sp, #0x8
  40b1bc:	bl	40b27c <argp_failure@@Base+0x11b0>
  40b1c0:	mov	w23, w0
  40b1c4:	tbnz	w24, #3, 40b14c <argp_failure@@Base+0x1080>
  40b1c8:	mov	w0, wzr
  40b1cc:	subs	w0, w23, w0
  40b1d0:	b.ne	40b264 <argp_failure@@Base+0x1198>  // b.any
  40b1d4:	ldp	x1, x0, [sp]
  40b1d8:	orr	w8, w22, w21
  40b1dc:	tst	w8, #0xff
  40b1e0:	b.ne	40b210 <argp_failure@@Base+0x1144>  // b.any
  40b1e4:	cbz	x0, 40b210 <argp_failure@@Base+0x1144>
  40b1e8:	cbz	x1, 40b210 <argp_failure@@Base+0x1144>
  40b1ec:	bl	401c80 <strcasecmp@plt>
  40b1f0:	cbnz	w0, 40b264 <argp_failure@@Base+0x1198>
  40b1f4:	b	40b188 <argp_failure@@Base+0x10bc>
  40b1f8:	tst	w8, w10
  40b1fc:	b.lt	40b264 <argp_failure@@Base+0x1198>  // b.tstop
  40b200:	orr	w9, w8, w10
  40b204:	tbz	w9, #31, 40b264 <argp_failure@@Base+0x1198>
  40b208:	sub	w0, w10, w8
  40b20c:	b	40b264 <argp_failure@@Base+0x1198>
  40b210:	tst	w21, #0xff
  40b214:	b.ne	40b220 <argp_failure@@Base+0x1154>  // b.any
  40b218:	cbz	x0, 40b220 <argp_failure@@Base+0x1154>
  40b21c:	ldrb	w21, [x0]
  40b220:	tst	w22, #0xff
  40b224:	b.ne	40b238 <argp_failure@@Base+0x116c>  // b.any
  40b228:	cbz	x1, 40b234 <argp_failure@@Base+0x1168>
  40b22c:	ldrb	w22, [x1]
  40b230:	b	40b238 <argp_failure@@Base+0x116c>
  40b234:	mov	w22, wzr
  40b238:	bl	401ba0 <__ctype_tolower_loc@plt>
  40b23c:	ldr	x8, [x0]
  40b240:	and	x9, x21, #0xff
  40b244:	and	x10, x22, #0xff
  40b248:	ldr	w9, [x8, x9, lsl #2]
  40b24c:	ldr	w8, [x8, x10, lsl #2]
  40b250:	subs	w0, w9, w8
  40b254:	b.ne	40b264 <argp_failure@@Base+0x1198>  // b.any
  40b258:	and	w8, w22, #0xff
  40b25c:	subs	w0, w8, w21, uxtb
  40b260:	b.eq	40b188 <argp_failure@@Base+0x10bc>  // b.none
  40b264:	ldp	x20, x19, [sp, #64]
  40b268:	ldp	x22, x21, [sp, #48]
  40b26c:	ldp	x24, x23, [sp, #32]
  40b270:	ldp	x29, x30, [sp, #16]
  40b274:	add	sp, sp, #0x50
  40b278:	ret
  40b27c:	stp	x29, x30, [sp, #-32]!
  40b280:	stp	x20, x19, [sp, #16]
  40b284:	ldr	x20, [x0]
  40b288:	mov	x29, sp
  40b28c:	cbz	x20, 40b2fc <argp_failure@@Base+0x1230>
  40b290:	mov	x19, x0
  40b294:	bl	401d10 <__ctype_b_loc@plt>
  40b298:	ldr	x9, [x0]
  40b29c:	ldrb	w10, [x20]
  40b2a0:	ldrh	w8, [x9, x10, lsl #1]
  40b2a4:	tbz	w8, #13, 40b2c4 <argp_failure@@Base+0x11f8>
  40b2a8:	add	x8, x20, #0x1
  40b2ac:	str	x8, [x19]
  40b2b0:	ldr	x9, [x0]
  40b2b4:	ldrb	w10, [x8], #1
  40b2b8:	ldrh	w11, [x9, x10, lsl #1]
  40b2bc:	tbnz	w11, #13, 40b2ac <argp_failure@@Base+0x11e0>
  40b2c0:	sub	x20, x8, #0x1
  40b2c4:	cmp	w10, #0x2d
  40b2c8:	cset	w8, ne  // ne = any
  40b2cc:	cbz	w10, 40b300 <argp_failure@@Base+0x1234>
  40b2d0:	ldrh	w9, [x9, w10, uxtw #1]
  40b2d4:	tbnz	w9, #3, 40b300 <argp_failure@@Base+0x1234>
  40b2d8:	add	x9, x20, #0x1
  40b2dc:	str	x9, [x19]
  40b2e0:	ldrb	w10, [x9]
  40b2e4:	cbz	x10, 40b300 <argp_failure@@Base+0x1234>
  40b2e8:	ldr	x11, [x0]
  40b2ec:	add	x9, x9, #0x1
  40b2f0:	ldrh	w10, [x11, x10, lsl #1]
  40b2f4:	tbz	w10, #3, 40b2dc <argp_failure@@Base+0x1210>
  40b2f8:	b	40b300 <argp_failure@@Base+0x1234>
  40b2fc:	mov	w8, #0x1                   	// #1
  40b300:	ldp	x20, x19, [sp, #16]
  40b304:	mov	w0, w8
  40b308:	ldp	x29, x30, [sp], #32
  40b30c:	ret
  40b310:	stp	x29, x30, [sp, #-96]!
  40b314:	stp	x26, x25, [sp, #32]
  40b318:	stp	x24, x23, [sp, #48]
  40b31c:	stp	x22, x21, [sp, #64]
  40b320:	stp	x20, x19, [sp, #80]
  40b324:	ldr	w8, [x0, #8]
  40b328:	str	x27, [sp, #16]
  40b32c:	mov	x29, sp
  40b330:	cbz	w8, 40b3cc <argp_failure@@Base+0x1300>
  40b334:	ldr	x22, [x0]
  40b338:	ldr	x24, [x0, #16]
  40b33c:	mov	x19, x3
  40b340:	mov	x20, x2
  40b344:	mov	x21, x1
  40b348:	sub	w25, w8, #0x1
  40b34c:	mov	x23, x22
  40b350:	ldr	w26, [x23, #24]
  40b354:	tbnz	w26, #3, 40b3a8 <argp_failure@@Base+0x12dc>
  40b358:	ldr	w27, [x23, #8]
  40b35c:	sub	w8, w27, #0x1
  40b360:	cmp	w8, #0xfe
  40b364:	b.hi	40b3a8 <argp_failure@@Base+0x12dc>  // b.pmore
  40b368:	bl	401d10 <__ctype_b_loc@plt>
  40b36c:	ldr	x8, [x0]
  40b370:	ldrh	w8, [x8, x27, lsl #1]
  40b374:	tbz	w8, #14, 40b3a8 <argp_failure@@Base+0x12dc>
  40b378:	ldrb	w8, [x24]
  40b37c:	cmp	w27, w8
  40b380:	b.ne	40b3a8 <argp_failure@@Base+0x12dc>  // b.any
  40b384:	tst	w26, #0x4
  40b388:	csel	x22, x23, x22, eq  // eq = none
  40b38c:	tbnz	w26, #1, 40b3c0 <argp_failure@@Base+0x12f4>
  40b390:	mov	x0, x23
  40b394:	mov	x1, x22
  40b398:	mov	x2, x20
  40b39c:	mov	x3, x19
  40b3a0:	blr	x21
  40b3a4:	b	40b3c4 <argp_failure@@Base+0x12f8>
  40b3a8:	mov	w0, wzr
  40b3ac:	subs	w25, w25, #0x1
  40b3b0:	b.cc	40b3d0 <argp_failure@@Base+0x1304>  // b.lo, b.ul, b.last
  40b3b4:	add	x23, x23, #0x30
  40b3b8:	cbz	w0, 40b350 <argp_failure@@Base+0x1284>
  40b3bc:	b	40b3d0 <argp_failure@@Base+0x1304>
  40b3c0:	mov	w0, wzr
  40b3c4:	add	x24, x24, #0x1
  40b3c8:	b	40b3ac <argp_failure@@Base+0x12e0>
  40b3cc:	mov	w0, wzr
  40b3d0:	ldp	x20, x19, [sp, #80]
  40b3d4:	ldp	x22, x21, [sp, #64]
  40b3d8:	ldp	x24, x23, [sp, #48]
  40b3dc:	ldp	x26, x25, [sp, #32]
  40b3e0:	ldr	x27, [sp, #16]
  40b3e4:	ldp	x29, x30, [sp], #96
  40b3e8:	ret
  40b3ec:	stp	x29, x30, [sp, #-32]!
  40b3f0:	ldrb	w8, [x0, #24]
  40b3f4:	str	x19, [sp, #16]
  40b3f8:	mov	x29, sp
  40b3fc:	tbnz	w8, #3, 40b428 <argp_failure@@Base+0x135c>
  40b400:	ldr	w19, [x0, #8]
  40b404:	sub	w8, w19, #0x1
  40b408:	cmp	w8, #0xfe
  40b40c:	b.hi	40b428 <argp_failure@@Base+0x135c>  // b.pmore
  40b410:	bl	401d10 <__ctype_b_loc@plt>
  40b414:	ldr	x8, [x0]
  40b418:	ldrh	w8, [x8, x19, lsl #1]
  40b41c:	lsl	w8, w8, #17
  40b420:	and	w0, w19, w8, asr #31
  40b424:	b	40b42c <argp_failure@@Base+0x1360>
  40b428:	mov	w0, wzr
  40b42c:	ldr	x19, [sp, #16]
  40b430:	ldp	x29, x30, [sp], #32
  40b434:	ret
  40b438:	ldr	x8, [x0, #16]
  40b43c:	cbnz	x8, 40b46c <argp_failure@@Base+0x13a0>
  40b440:	ldr	x8, [x1, #16]
  40b444:	cbnz	x8, 40b46c <argp_failure@@Base+0x13a0>
  40b448:	ldr	w8, [x0, #24]
  40b44c:	ldr	w9, [x1, #24]
  40b450:	orr	w8, w9, w8
  40b454:	tbnz	w8, #4, 40b46c <argp_failure@@Base+0x13a0>
  40b458:	ldr	x8, [x3]
  40b45c:	ldr	w9, [x0, #8]
  40b460:	add	x10, x8, #0x1
  40b464:	str	x10, [x3]
  40b468:	strb	w9, [x8]
  40b46c:	mov	w0, wzr
  40b470:	ret
  40b474:	stp	x29, x30, [sp, #-48]!
  40b478:	stp	x20, x19, [sp, #32]
  40b47c:	ldr	w8, [x0, #24]
  40b480:	ldr	w9, [x1, #24]
  40b484:	ldr	x20, [x0, #16]
  40b488:	str	x21, [sp, #16]
  40b48c:	mov	x19, x3
  40b490:	mov	x21, x0
  40b494:	orr	w8, w9, w8
  40b498:	mov	x29, sp
  40b49c:	cbnz	x20, 40b4a4 <argp_failure@@Base+0x13d8>
  40b4a0:	ldr	x20, [x1, #16]
  40b4a4:	tbnz	w8, #4, 40b4e8 <argp_failure@@Base+0x141c>
  40b4a8:	cbz	x20, 40b4e8 <argp_failure@@Base+0x141c>
  40b4ac:	tbnz	w8, #0, 40b4d0 <argp_failure@@Base+0x1404>
  40b4b0:	mov	x0, x20
  40b4b4:	bl	401b00 <strlen@plt>
  40b4b8:	add	x1, x0, #0x6
  40b4bc:	mov	x0, x19
  40b4c0:	bl	40b4fc <argp_failure@@Base+0x1430>
  40b4c4:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40b4c8:	add	x1, x1, #0xbce
  40b4cc:	b	40b4d8 <argp_failure@@Base+0x140c>
  40b4d0:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40b4d4:	add	x1, x1, #0xbc3
  40b4d8:	ldr	w2, [x21, #8]
  40b4dc:	mov	x0, x19
  40b4e0:	mov	x3, x20
  40b4e4:	bl	40cc54 <argp_failure@@Base+0x2b88>
  40b4e8:	ldp	x20, x19, [sp, #32]
  40b4ec:	ldr	x21, [sp, #16]
  40b4f0:	mov	w0, wzr
  40b4f4:	ldp	x29, x30, [sp], #48
  40b4f8:	ret
  40b4fc:	stp	x29, x30, [sp, #-32]!
  40b500:	stp	x20, x19, [sp, #16]
  40b504:	ldp	x9, x8, [x0, #48]
  40b508:	ldr	x10, [x0, #32]
  40b50c:	mov	x19, x0
  40b510:	mov	x20, x1
  40b514:	sub	x9, x8, x9
  40b518:	cmp	x9, x10
  40b51c:	mov	x29, sp
  40b520:	b.ls	40b530 <argp_failure@@Base+0x1464>  // b.plast
  40b524:	mov	x0, x19
  40b528:	bl	40c75c <argp_failure@@Base+0x2690>
  40b52c:	ldr	x8, [x19, #56]
  40b530:	ldr	x9, [x19, #40]
  40b534:	ldr	x10, [x19, #16]
  40b538:	bic	x11, x9, x9, asr #63
  40b53c:	ldr	x9, [x19, #64]
  40b540:	add	x11, x11, x20
  40b544:	cmp	x11, x10
  40b548:	b.cs	40b574 <argp_failure@@Base+0x14a8>  // b.hs, b.nlast
  40b54c:	cmp	x8, x9
  40b550:	b.cc	40b568 <argp_failure@@Base+0x149c>  // b.lo, b.ul, b.last
  40b554:	mov	w1, #0x1                   	// #1
  40b558:	mov	x0, x19
  40b55c:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40b560:	cbz	w0, 40b5a0 <argp_failure@@Base+0x14d4>
  40b564:	ldr	x8, [x19, #56]
  40b568:	add	x9, x8, #0x1
  40b56c:	mov	w10, #0x20                  	// #32
  40b570:	b	40b598 <argp_failure@@Base+0x14cc>
  40b574:	cmp	x8, x9
  40b578:	b.cc	40b590 <argp_failure@@Base+0x14c4>  // b.lo, b.ul, b.last
  40b57c:	mov	w1, #0x1                   	// #1
  40b580:	mov	x0, x19
  40b584:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40b588:	cbz	w0, 40b5a0 <argp_failure@@Base+0x14d4>
  40b58c:	ldr	x8, [x19, #56]
  40b590:	add	x9, x8, #0x1
  40b594:	mov	w10, #0xa                   	// #10
  40b598:	str	x9, [x19, #56]
  40b59c:	strb	w10, [x8]
  40b5a0:	ldp	x20, x19, [sp, #16]
  40b5a4:	ldp	x29, x30, [sp], #32
  40b5a8:	ret
  40b5ac:	stp	x29, x30, [sp, #-64]!
  40b5b0:	stp	x22, x21, [sp, #32]
  40b5b4:	stp	x20, x19, [sp, #48]
  40b5b8:	ldr	w8, [x1, #24]
  40b5bc:	mov	x19, x1
  40b5c0:	mov	w20, w0
  40b5c4:	str	x23, [sp, #16]
  40b5c8:	mov	x29, sp
  40b5cc:	cbz	w8, 40b6b0 <argp_failure@@Base+0x15e4>
  40b5d0:	ldr	x9, [x19, #16]
  40b5d4:	ldr	x8, [x19]
  40b5d8:	ldr	x23, [x9]
  40b5dc:	ldr	x22, [x8, #32]
  40b5e0:	cbz	x23, 40b630 <argp_failure@@Base+0x1564>
  40b5e4:	ldr	w9, [x9, #8]
  40b5e8:	cbz	w9, 40b630 <argp_failure@@Base+0x1564>
  40b5ec:	ldr	w8, [x8, #24]
  40b5f0:	ldr	w9, [x23, #24]
  40b5f4:	cmp	w8, w9
  40b5f8:	b.eq	40b630 <argp_failure@@Base+0x1564>  // b.none
  40b5fc:	ldr	x21, [x19, #8]
  40b600:	ldp	x8, x9, [x21, #56]
  40b604:	cmp	x8, x9
  40b608:	b.cc	40b620 <argp_failure@@Base+0x1554>  // b.lo, b.ul, b.last
  40b60c:	mov	w1, #0x1                   	// #1
  40b610:	mov	x0, x21
  40b614:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40b618:	cbz	w0, 40b630 <argp_failure@@Base+0x1564>
  40b61c:	ldr	x8, [x21, #56]
  40b620:	add	x9, x8, #0x1
  40b624:	mov	w10, #0xa                   	// #10
  40b628:	str	x9, [x21, #56]
  40b62c:	strb	w10, [x8]
  40b630:	cbz	x22, 40b6a8 <argp_failure@@Base+0x15dc>
  40b634:	ldr	x0, [x22]
  40b638:	cbz	x0, 40b6a8 <argp_failure@@Base+0x15dc>
  40b63c:	ldrb	w8, [x0]
  40b640:	cbz	w8, 40b6a8 <argp_failure@@Base+0x15dc>
  40b644:	cbz	x23, 40b670 <argp_failure@@Base+0x15a4>
  40b648:	ldr	x8, [x23, #32]
  40b64c:	cmp	x8, x22
  40b650:	b.eq	40b6a8 <argp_failure@@Base+0x15dc>  // b.none
  40b654:	cbz	x8, 40b668 <argp_failure@@Base+0x159c>
  40b658:	ldr	x8, [x8, #16]
  40b65c:	cmp	x8, x22
  40b660:	b.eq	40b668 <argp_failure@@Base+0x159c>  // b.none
  40b664:	cbnz	x8, 40b658 <argp_failure@@Base+0x158c>
  40b668:	cmp	x8, x22
  40b66c:	b.eq	40b6a8 <argp_failure@@Base+0x15dc>  // b.none
  40b670:	ldr	x8, [x19, #8]
  40b674:	ldr	x1, [x22, #24]
  40b678:	mov	x2, x19
  40b67c:	ldrsw	x23, [x8, #24]
  40b680:	bl	40b72c <argp_failure@@Base+0x1660>
  40b684:	ldr	x21, [x19, #8]
  40b688:	ldp	x9, x8, [x21, #48]
  40b68c:	ldr	x10, [x21, #32]
  40b690:	sub	x8, x8, x9
  40b694:	cmp	x8, x10
  40b698:	b.ls	40b6a4 <argp_failure@@Base+0x15d8>  // b.plast
  40b69c:	mov	x0, x21
  40b6a0:	bl	40c75c <argp_failure@@Base+0x2690>
  40b6a4:	str	x23, [x21, #24]
  40b6a8:	str	wzr, [x19, #24]
  40b6ac:	b	40b6ec <argp_failure@@Base+0x1620>
  40b6b0:	ldr	x21, [x19, #8]
  40b6b4:	ldp	x8, x9, [x21, #56]
  40b6b8:	add	x10, x8, #0x2
  40b6bc:	cmp	x10, x9
  40b6c0:	b.ls	40b6d8 <argp_failure@@Base+0x160c>  // b.plast
  40b6c4:	mov	w1, #0x2                   	// #2
  40b6c8:	mov	x0, x21
  40b6cc:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40b6d0:	cbz	w0, 40b6ec <argp_failure@@Base+0x1620>
  40b6d4:	ldr	x8, [x21, #56]
  40b6d8:	mov	w9, #0x202c                	// #8236
  40b6dc:	strh	w9, [x8]
  40b6e0:	ldr	x8, [x21, #56]
  40b6e4:	add	x8, x8, #0x2
  40b6e8:	str	x8, [x21, #56]
  40b6ec:	ldr	x0, [x19, #8]
  40b6f0:	mov	w1, w20
  40b6f4:	ldp	x20, x19, [sp, #48]
  40b6f8:	ldp	x22, x21, [sp, #32]
  40b6fc:	ldr	x23, [sp, #16]
  40b700:	ldp	x29, x30, [sp], #64
  40b704:	b	40b938 <argp_failure@@Base+0x186c>
  40b708:	mov	x8, x2
  40b70c:	ldr	x2, [x0, #16]
  40b710:	cbz	x2, 40b728 <argp_failure@@Base+0x165c>
  40b714:	ldr	w9, [x0, #24]
  40b718:	mov	x0, x3
  40b71c:	tst	w9, #0x1
  40b720:	csel	x1, x1, x8, eq  // eq = none
  40b724:	b	40cc54 <argp_failure@@Base+0x2b88>
  40b728:	ret
  40b72c:	stp	x29, x30, [sp, #-80]!
  40b730:	stp	x24, x23, [sp, #32]
  40b734:	stp	x22, x21, [sp, #48]
  40b738:	stp	x20, x19, [sp, #64]
  40b73c:	ldr	x8, [x1, #40]
  40b740:	mov	x20, x2
  40b744:	mov	x19, x0
  40b748:	mov	x21, x0
  40b74c:	str	x25, [sp, #16]
  40b750:	mov	x29, sp
  40b754:	cbz	x8, 40b784 <argp_failure@@Base+0x16b8>
  40b758:	mov	x22, x1
  40b75c:	ldr	x1, [x20, #32]
  40b760:	mov	x0, x22
  40b764:	bl	407dac <argp_parse@@Base+0xa64>
  40b768:	ldr	x8, [x22, #40]
  40b76c:	mov	x2, x0
  40b770:	mov	w0, #0x3                   	// #3
  40b774:	movk	w0, #0x200, lsl #16
  40b778:	mov	x1, x19
  40b77c:	blr	x8
  40b780:	mov	x21, x0
  40b784:	cbz	x21, 40b8fc <argp_failure@@Base+0x1830>
  40b788:	ldrb	w8, [x21]
  40b78c:	cbz	w8, 40b8f0 <argp_failure@@Base+0x1824>
  40b790:	ldr	x8, [x20, #16]
  40b794:	ldr	x8, [x8]
  40b798:	cbz	x8, 40b7d0 <argp_failure@@Base+0x1704>
  40b79c:	ldr	x22, [x20, #8]
  40b7a0:	ldp	x8, x9, [x22, #56]
  40b7a4:	cmp	x8, x9
  40b7a8:	b.cc	40b7c0 <argp_failure@@Base+0x16f4>  // b.lo, b.ul, b.last
  40b7ac:	mov	w1, #0x1                   	// #1
  40b7b0:	mov	x0, x22
  40b7b4:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40b7b8:	cbz	w0, 40b7d0 <argp_failure@@Base+0x1704>
  40b7bc:	ldr	x8, [x22, #56]
  40b7c0:	add	x9, x8, #0x1
  40b7c4:	mov	w10, #0xa                   	// #10
  40b7c8:	str	x9, [x22, #56]
  40b7cc:	strb	w10, [x8]
  40b7d0:	adrp	x25, 422000 <argp_failure@@Base+0x17f34>
  40b7d4:	ldr	x0, [x20, #8]
  40b7d8:	ldr	w1, [x25, #1088]
  40b7dc:	bl	40b938 <argp_failure@@Base+0x186c>
  40b7e0:	ldr	x22, [x20, #8]
  40b7e4:	ldrsw	x24, [x25, #1088]
  40b7e8:	ldp	x10, x9, [x22, #48]
  40b7ec:	ldr	x8, [x22, #32]
  40b7f0:	sub	x9, x9, x10
  40b7f4:	cmp	x9, x8
  40b7f8:	b.ls	40b81c <argp_failure@@Base+0x1750>  // b.plast
  40b7fc:	mov	x0, x22
  40b800:	bl	40c75c <argp_failure@@Base+0x2690>
  40b804:	ldr	x23, [x20, #8]
  40b808:	ldrsw	x25, [x25, #1088]
  40b80c:	ldp	x10, x9, [x23, #48]
  40b810:	ldr	x8, [x23, #32]
  40b814:	sub	x9, x9, x10
  40b818:	b	40b824 <argp_failure@@Base+0x1758>
  40b81c:	mov	x25, x24
  40b820:	mov	x23, x22
  40b824:	cmp	x9, x8
  40b828:	str	x24, [x22, #8]
  40b82c:	mov	x22, x23
  40b830:	b.ls	40b840 <argp_failure@@Base+0x1774>  // b.plast
  40b834:	mov	x0, x23
  40b838:	bl	40c75c <argp_failure@@Base+0x2690>
  40b83c:	ldr	x22, [x20, #8]
  40b840:	mov	x0, x21
  40b844:	str	x25, [x23, #24]
  40b848:	bl	401b00 <strlen@plt>
  40b84c:	cbz	x0, 40b890 <argp_failure@@Base+0x17c4>
  40b850:	mov	x23, x0
  40b854:	ldp	x0, x8, [x22, #56]
  40b858:	add	x9, x0, x23
  40b85c:	cmp	x9, x8
  40b860:	b.ls	40b878 <argp_failure@@Base+0x17ac>  // b.plast
  40b864:	mov	x0, x22
  40b868:	mov	x1, x23
  40b86c:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40b870:	cbz	w0, 40b890 <argp_failure@@Base+0x17c4>
  40b874:	ldr	x0, [x22, #56]
  40b878:	mov	x1, x21
  40b87c:	mov	x2, x23
  40b880:	bl	401aa0 <memcpy@plt>
  40b884:	ldr	x8, [x22, #56]
  40b888:	add	x8, x8, x23
  40b88c:	str	x8, [x22, #56]
  40b890:	ldr	x23, [x20, #8]
  40b894:	ldp	x9, x8, [x23, #48]
  40b898:	ldr	x10, [x23, #32]
  40b89c:	mov	x22, x23
  40b8a0:	sub	x9, x8, x9
  40b8a4:	cmp	x9, x10
  40b8a8:	b.ls	40b8bc <argp_failure@@Base+0x17f0>  // b.plast
  40b8ac:	mov	x0, x23
  40b8b0:	bl	40c75c <argp_failure@@Base+0x2690>
  40b8b4:	ldr	x22, [x20, #8]
  40b8b8:	ldr	x8, [x22, #56]
  40b8bc:	str	xzr, [x23, #8]
  40b8c0:	ldr	x9, [x22, #64]
  40b8c4:	cmp	x8, x9
  40b8c8:	b.cc	40b8e0 <argp_failure@@Base+0x1814>  // b.lo, b.ul, b.last
  40b8cc:	mov	w1, #0x1                   	// #1
  40b8d0:	mov	x0, x22
  40b8d4:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40b8d8:	cbz	w0, 40b8f0 <argp_failure@@Base+0x1824>
  40b8dc:	ldr	x8, [x22, #56]
  40b8e0:	add	x9, x8, #0x1
  40b8e4:	mov	w10, #0xa                   	// #10
  40b8e8:	str	x9, [x22, #56]
  40b8ec:	strb	w10, [x8]
  40b8f0:	ldr	x8, [x20, #16]
  40b8f4:	mov	w9, #0x1                   	// #1
  40b8f8:	str	w9, [x8, #8]
  40b8fc:	cmp	x21, x19
  40b900:	b.eq	40b920 <argp_failure@@Base+0x1854>  // b.none
  40b904:	mov	x0, x21
  40b908:	ldp	x20, x19, [sp, #64]
  40b90c:	ldp	x22, x21, [sp, #48]
  40b910:	ldp	x24, x23, [sp, #32]
  40b914:	ldr	x25, [sp, #16]
  40b918:	ldp	x29, x30, [sp], #80
  40b91c:	b	401d50 <free@plt>
  40b920:	ldp	x20, x19, [sp, #64]
  40b924:	ldp	x22, x21, [sp, #48]
  40b928:	ldp	x24, x23, [sp, #32]
  40b92c:	ldr	x25, [sp, #16]
  40b930:	ldp	x29, x30, [sp], #80
  40b934:	ret
  40b938:	stp	x29, x30, [sp, #-48]!
  40b93c:	str	x21, [sp, #16]
  40b940:	stp	x20, x19, [sp, #32]
  40b944:	ldp	x9, x8, [x0, #48]
  40b948:	ldr	x10, [x0, #32]
  40b94c:	mov	x19, x0
  40b950:	mov	w20, w1
  40b954:	sub	x8, x8, x9
  40b958:	cmp	x8, x10
  40b95c:	mov	x29, sp
  40b960:	b.ls	40b96c <argp_failure@@Base+0x18a0>  // b.plast
  40b964:	mov	x0, x19
  40b968:	bl	40c75c <argp_failure@@Base+0x2690>
  40b96c:	ldr	x8, [x19, #40]
  40b970:	cmp	x8, #0x0
  40b974:	csel	w8, w8, wzr, gt
  40b978:	sub	w8, w20, w8
  40b97c:	cmp	w8, #0x1
  40b980:	b.lt	40b9c4 <argp_failure@@Base+0x18f8>  // b.tstop
  40b984:	add	w20, w8, #0x1
  40b988:	mov	w21, #0x20                  	// #32
  40b98c:	ldp	x8, x9, [x19, #56]
  40b990:	cmp	x8, x9
  40b994:	b.cc	40b9ac <argp_failure@@Base+0x18e0>  // b.lo, b.ul, b.last
  40b998:	mov	w1, #0x1                   	// #1
  40b99c:	mov	x0, x19
  40b9a0:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40b9a4:	cbz	w0, 40b9b8 <argp_failure@@Base+0x18ec>
  40b9a8:	ldr	x8, [x19, #56]
  40b9ac:	add	x9, x8, #0x1
  40b9b0:	str	x9, [x19, #56]
  40b9b4:	strb	w21, [x8]
  40b9b8:	sub	w20, w20, #0x1
  40b9bc:	cmp	w20, #0x1
  40b9c0:	b.gt	40b98c <argp_failure@@Base+0x18c0>
  40b9c4:	ldp	x20, x19, [sp, #32]
  40b9c8:	ldr	x21, [sp, #16]
  40b9cc:	ldp	x29, x30, [sp], #48
  40b9d0:	ret
  40b9d4:	sub	sp, sp, #0xb0
  40b9d8:	cmp	w0, #0x1
  40b9dc:	stp	x29, x30, [sp, #80]
  40b9e0:	stp	x28, x27, [sp, #96]
  40b9e4:	stp	x26, x25, [sp, #112]
  40b9e8:	stp	x24, x23, [sp, #128]
  40b9ec:	stp	x22, x21, [sp, #144]
  40b9f0:	stp	x20, x19, [sp, #160]
  40b9f4:	add	x29, sp, #0x50
  40b9f8:	b.lt	40be40 <argp_failure@@Base+0x1d74>  // b.tstop
  40b9fc:	ldp	w22, w21, [x6]
  40ba00:	mov	x19, x6
  40ba04:	mov	w26, w5
  40ba08:	mov	x28, x4
  40ba0c:	mov	x27, x3
  40ba10:	mov	x25, x2
  40ba14:	mov	w23, w0
  40ba18:	mov	x24, x1
  40ba1c:	str	xzr, [x6, #16]
  40ba20:	cbz	w22, 40ba48 <argp_failure@@Base+0x197c>
  40ba24:	ldr	w8, [x19, #24]
  40ba28:	cbz	w8, 40ba50 <argp_failure@@Base+0x1984>
  40ba2c:	ldrb	w8, [x25]
  40ba30:	cmp	w8, #0x2d
  40ba34:	b.eq	40ba40 <argp_failure@@Base+0x1974>  // b.none
  40ba38:	cmp	w8, #0x2b
  40ba3c:	b.ne	40bac4 <argp_failure@@Base+0x19f8>  // b.any
  40ba40:	add	x25, x25, #0x1
  40ba44:	b	40bac4 <argp_failure@@Base+0x19f8>
  40ba48:	mov	w22, #0x1                   	// #1
  40ba4c:	str	w22, [x19]
  40ba50:	stp	w22, w22, [x19, #48]
  40ba54:	str	xzr, [x19, #32]
  40ba58:	cbz	w7, 40ba64 <argp_failure@@Base+0x1998>
  40ba5c:	mov	w8, #0x1                   	// #1
  40ba60:	b	40ba78 <argp_failure@@Base+0x19ac>
  40ba64:	adrp	x0, 40f000 <argp_failure@@Base+0x4f34>
  40ba68:	add	x0, x0, #0xf4a
  40ba6c:	bl	401eb0 <getenv@plt>
  40ba70:	cmp	x0, #0x0
  40ba74:	cset	w8, ne  // ne = any
  40ba78:	str	w8, [x19, #44]
  40ba7c:	ldrb	w9, [x25]
  40ba80:	cmp	w9, #0x2b
  40ba84:	b.eq	40ba9c <argp_failure@@Base+0x19d0>  // b.none
  40ba88:	cmp	w9, #0x2d
  40ba8c:	b.ne	40baa8 <argp_failure@@Base+0x19dc>  // b.any
  40ba90:	mov	w8, #0x2                   	// #2
  40ba94:	str	w8, [x19, #40]
  40ba98:	b	40baa0 <argp_failure@@Base+0x19d4>
  40ba9c:	str	wzr, [x19, #40]
  40baa0:	add	x25, x25, #0x1
  40baa4:	b	40babc <argp_failure@@Base+0x19f0>
  40baa8:	cbz	w8, 40bab4 <argp_failure@@Base+0x19e8>
  40baac:	str	wzr, [x19, #40]
  40bab0:	b	40babc <argp_failure@@Base+0x19f0>
  40bab4:	mov	w8, #0x1                   	// #1
  40bab8:	str	w8, [x19, #40]
  40babc:	mov	w8, #0x1                   	// #1
  40bac0:	str	w8, [x19, #24]
  40bac4:	ldrb	w8, [x25]
  40bac8:	ldr	x20, [x19, #32]
  40bacc:	cmp	w8, #0x3a
  40bad0:	csel	w21, wzr, w21, eq  // eq = none
  40bad4:	cbz	x20, 40bb28 <argp_failure@@Base+0x1a5c>
  40bad8:	ldrb	w8, [x20]
  40badc:	cbz	w8, 40bb28 <argp_failure@@Base+0x1a5c>
  40bae0:	stur	w26, [x29, #-36]
  40bae4:	str	w21, [sp, #40]
  40bae8:	cbz	x27, 40bf24 <argp_failure@@Base+0x1e58>
  40baec:	ldr	x8, [x24, w22, sxtw #3]
  40baf0:	ldrb	w1, [x8, #1]
  40baf4:	cmp	w1, #0x2d
  40baf8:	b.eq	40bb08 <argp_failure@@Base+0x1a3c>  // b.none
  40bafc:	cbz	w26, 40bf24 <argp_failure@@Base+0x1e58>
  40bb00:	ldrb	w8, [x8, #2]
  40bb04:	cbz	w8, 40bf18 <argp_failure@@Base+0x1e4c>
  40bb08:	stp	x25, x28, [sp, #8]
  40bb0c:	mov	x28, x20
  40bb10:	ldrb	w8, [x28]
  40bb14:	cbz	w8, 40bb80 <argp_failure@@Base+0x1ab4>
  40bb18:	cmp	w8, #0x3d
  40bb1c:	b.eq	40bb80 <argp_failure@@Base+0x1ab4>  // b.none
  40bb20:	add	x28, x28, #0x1
  40bb24:	b	40bb10 <argp_failure@@Base+0x1a44>
  40bb28:	ldr	w20, [x19, #52]
  40bb2c:	cmp	w20, w22
  40bb30:	b.le	40bb3c <argp_failure@@Base+0x1a70>
  40bb34:	mov	w20, w22
  40bb38:	str	w22, [x19, #52]
  40bb3c:	ldr	w8, [x19, #48]
  40bb40:	cmp	w8, w22
  40bb44:	b.le	40bb50 <argp_failure@@Base+0x1a84>
  40bb48:	mov	w8, w22
  40bb4c:	str	w22, [x19, #48]
  40bb50:	ldr	w9, [x19, #40]
  40bb54:	cmp	w9, #0x1
  40bb58:	b.ne	40bce8 <argp_failure@@Base+0x1c1c>  // b.any
  40bb5c:	cmp	w8, w20
  40bb60:	b.eq	40bc98 <argp_failure@@Base+0x1bcc>  // b.none
  40bb64:	cmp	w20, w22
  40bb68:	b.eq	40bc98 <argp_failure@@Base+0x1bcc>  // b.none
  40bb6c:	mov	x0, x24
  40bb70:	mov	x1, x19
  40bb74:	bl	40c510 <argp_failure@@Base+0x2444>
  40bb78:	ldr	w22, [x19]
  40bb7c:	b	40bca4 <argp_failure@@Base+0x1bd8>
  40bb80:	ldr	x22, [x27]
  40bb84:	str	x24, [sp, #24]
  40bb88:	cbz	x22, 40bd88 <argp_failure@@Base+0x1cbc>
  40bb8c:	sub	x8, x28, x20
  40bb90:	mov	w21, wzr
  40bb94:	mov	w24, wzr
  40bb98:	mov	x26, xzr
  40bb9c:	mov	x25, x27
  40bba0:	stp	x8, xzr, [x29, #-32]
  40bba4:	and	x27, x8, #0xffffffff
  40bba8:	mov	w8, #0xffffffff            	// #-1
  40bbac:	str	w8, [sp, #36]
  40bbb0:	str	x25, [sp]
  40bbb4:	mov	x0, x22
  40bbb8:	mov	x1, x20
  40bbbc:	mov	x2, x27
  40bbc0:	bl	401c20 <strncmp@plt>
  40bbc4:	cbz	w0, 40bbdc <argp_failure@@Base+0x1b10>
  40bbc8:	ldr	x22, [x25, #32]!
  40bbcc:	cbz	x22, 40bd78 <argp_failure@@Base+0x1cac>
  40bbd0:	ldr	x20, [x19, #32]
  40bbd4:	add	w21, w21, #0x1
  40bbd8:	b	40bbb4 <argp_failure@@Base+0x1ae8>
  40bbdc:	mov	x0, x22
  40bbe0:	bl	401b00 <strlen@plt>
  40bbe4:	ldur	x8, [x29, #-32]
  40bbe8:	cmp	w8, w0
  40bbec:	b.eq	40be68 <argp_failure@@Base+0x1d9c>  // b.none
  40bbf0:	ldur	x8, [x29, #-24]
  40bbf4:	cbz	x8, 40bc48 <argp_failure@@Base+0x1b7c>
  40bbf8:	cbnz	w24, 40bbc8 <argp_failure@@Base+0x1afc>
  40bbfc:	ldur	w8, [x29, #-36]
  40bc00:	cbnz	w8, 40bc54 <argp_failure@@Base+0x1b88>
  40bc04:	ldur	x8, [x29, #-24]
  40bc08:	ldr	w9, [x25, #8]
  40bc0c:	ldr	w8, [x8, #8]
  40bc10:	cmp	w8, w9
  40bc14:	b.ne	40bc54 <argp_failure@@Base+0x1b88>  // b.any
  40bc18:	ldur	x8, [x29, #-24]
  40bc1c:	ldr	x9, [x25, #16]
  40bc20:	ldr	x8, [x8, #16]
  40bc24:	cmp	x8, x9
  40bc28:	b.ne	40bc54 <argp_failure@@Base+0x1b88>  // b.any
  40bc2c:	ldur	x8, [x29, #-24]
  40bc30:	ldr	w9, [x25, #24]
  40bc34:	ldr	w8, [x8, #24]
  40bc38:	cmp	w8, w9
  40bc3c:	b.ne	40bc54 <argp_failure@@Base+0x1b88>  // b.any
  40bc40:	mov	w24, wzr
  40bc44:	b	40bbc8 <argp_failure@@Base+0x1afc>
  40bc48:	stur	x25, [x29, #-24]
  40bc4c:	str	w21, [sp, #36]
  40bc50:	b	40bbc8 <argp_failure@@Base+0x1afc>
  40bc54:	mov	w0, #0x10                  	// #16
  40bc58:	bl	401c00 <malloc@plt>
  40bc5c:	cbz	x0, 40bc70 <argp_failure@@Base+0x1ba4>
  40bc60:	mov	w24, wzr
  40bc64:	stp	x25, x26, [x0]
  40bc68:	mov	x26, x0
  40bc6c:	b	40bbc8 <argp_failure@@Base+0x1afc>
  40bc70:	cbz	x26, 40bc90 <argp_failure@@Base+0x1bc4>
  40bc74:	ldr	x20, [x26, #8]
  40bc78:	mov	x0, x26
  40bc7c:	bl	401d50 <free@plt>
  40bc80:	mov	w24, #0x1                   	// #1
  40bc84:	mov	x26, x20
  40bc88:	cbnz	x20, 40bc74 <argp_failure@@Base+0x1ba8>
  40bc8c:	b	40bbc8 <argp_failure@@Base+0x1afc>
  40bc90:	mov	w24, #0x1                   	// #1
  40bc94:	b	40bbc8 <argp_failure@@Base+0x1afc>
  40bc98:	cmp	w20, w22
  40bc9c:	b.eq	40bca4 <argp_failure@@Base+0x1bd8>  // b.none
  40bca0:	str	w22, [x19, #48]
  40bca4:	cmp	w22, w23
  40bca8:	b.ge	40bce0 <argp_failure@@Base+0x1c14>  // b.tcont
  40bcac:	add	x8, x24, w22, sxtw #3
  40bcb0:	ldr	x9, [x8]
  40bcb4:	ldrb	w10, [x9]
  40bcb8:	cmp	w10, #0x2d
  40bcbc:	b.ne	40bcc8 <argp_failure@@Base+0x1bfc>  // b.any
  40bcc0:	ldrb	w9, [x9, #1]
  40bcc4:	cbnz	w9, 40bce0 <argp_failure@@Base+0x1c14>
  40bcc8:	add	w22, w22, #0x1
  40bccc:	cmp	w23, w22
  40bcd0:	add	x8, x8, #0x8
  40bcd4:	str	w22, [x19]
  40bcd8:	b.ne	40bcb0 <argp_failure@@Base+0x1be4>  // b.any
  40bcdc:	mov	w22, w23
  40bce0:	mov	w20, w22
  40bce4:	str	w22, [x19, #52]
  40bce8:	cmp	w22, w23
  40bcec:	b.eq	40be30 <argp_failure@@Base+0x1d64>  // b.none
  40bcf0:	ldr	x0, [x24, w22, sxtw #3]
  40bcf4:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40bcf8:	add	x1, x1, #0x54e
  40bcfc:	bl	401d00 <strcmp@plt>
  40bd00:	cbz	w0, 40bd4c <argp_failure@@Base+0x1c80>
  40bd04:	cmp	w22, w23
  40bd08:	b.eq	40be30 <argp_failure@@Base+0x1d64>  // b.none
  40bd0c:	sxtw	x8, w22
  40bd10:	ldr	x8, [x24, x8, lsl #3]
  40bd14:	ldrb	w9, [x8]
  40bd18:	cmp	w9, #0x2d
  40bd1c:	b.ne	40bdfc <argp_failure@@Base+0x1d30>  // b.any
  40bd20:	mov	x9, x8
  40bd24:	ldrb	w10, [x9, #1]!
  40bd28:	cbz	w10, 40bdfc <argp_failure@@Base+0x1d30>
  40bd2c:	cmp	x27, #0x0
  40bd30:	cset	w8, ne  // ne = any
  40bd34:	cmp	w10, #0x2d
  40bd38:	cset	w10, eq  // eq = none
  40bd3c:	and	w8, w8, w10
  40bd40:	add	x20, x9, x8
  40bd44:	str	x20, [x19, #32]
  40bd48:	b	40bae0 <argp_failure@@Base+0x1a14>
  40bd4c:	ldr	w9, [x19, #48]
  40bd50:	add	w8, w22, #0x1
  40bd54:	str	w8, [x19]
  40bd58:	cmp	w9, w20
  40bd5c:	b.eq	40be18 <argp_failure@@Base+0x1d4c>  // b.none
  40bd60:	cmp	w20, w8
  40bd64:	b.eq	40be18 <argp_failure@@Base+0x1d4c>  // b.none
  40bd68:	mov	x0, x24
  40bd6c:	mov	x1, x19
  40bd70:	bl	40c510 <argp_failure@@Base+0x2444>
  40bd74:	b	40be24 <argp_failure@@Base+0x1d58>
  40bd78:	ldr	x27, [sp]
  40bd7c:	ldp	w8, w21, [sp, #36]
  40bd80:	cbz	x26, 40bd9c <argp_failure@@Base+0x1cd0>
  40bd84:	b	40bdac <argp_failure@@Base+0x1ce0>
  40bd88:	mov	x26, xzr
  40bd8c:	mov	w24, wzr
  40bd90:	stur	xzr, [x29, #-24]
  40bd94:	mov	w8, #0xffffffff            	// #-1
  40bd98:	cbnz	x26, 40bdac <argp_failure@@Base+0x1ce0>
  40bd9c:	cbnz	w24, 40bdac <argp_failure@@Base+0x1ce0>
  40bda0:	ldur	x25, [x29, #-24]
  40bda4:	mov	w21, w8
  40bda8:	b	40be6c <argp_failure@@Base+0x1da0>
  40bdac:	cbz	w21, 40bdb4 <argp_failure@@Base+0x1ce8>
  40bdb0:	cbnz	x26, 40c260 <argp_failure@@Base+0x2194>
  40bdb4:	cbz	w21, 40bdbc <argp_failure@@Base+0x1cf0>
  40bdb8:	cbnz	w24, 40c2e0 <argp_failure@@Base+0x2214>
  40bdbc:	ldr	x20, [x19, #32]
  40bdc0:	mov	x0, x20
  40bdc4:	bl	401b00 <strlen@plt>
  40bdc8:	ldr	w8, [x19]
  40bdcc:	add	x9, x20, x0
  40bdd0:	str	x9, [x19, #32]
  40bdd4:	str	wzr, [x19, #8]
  40bdd8:	add	w8, w8, #0x1
  40bddc:	str	w8, [x19]
  40bde0:	cbz	x26, 40bfa4 <argp_failure@@Base+0x1ed8>
  40bde4:	ldr	x19, [x26, #8]
  40bde8:	mov	x0, x26
  40bdec:	bl	401d50 <free@plt>
  40bdf0:	mov	x26, x19
  40bdf4:	cbnz	x19, 40bde4 <argp_failure@@Base+0x1d18>
  40bdf8:	b	40bfa4 <argp_failure@@Base+0x1ed8>
  40bdfc:	ldr	w9, [x19, #40]
  40be00:	cbz	w9, 40be40 <argp_failure@@Base+0x1d74>
  40be04:	add	w9, w22, #0x1
  40be08:	str	x8, [x19, #16]
  40be0c:	str	w9, [x19]
  40be10:	mov	w27, #0x1                   	// #1
  40be14:	b	40be44 <argp_failure@@Base+0x1d78>
  40be18:	cmp	w9, w20
  40be1c:	b.ne	40be24 <argp_failure@@Base+0x1d58>  // b.any
  40be20:	str	w8, [x19, #48]
  40be24:	str	w23, [x19, #52]
  40be28:	str	w23, [x19]
  40be2c:	mov	w20, w23
  40be30:	ldr	w8, [x19, #48]
  40be34:	cmp	w8, w20
  40be38:	b.eq	40be40 <argp_failure@@Base+0x1d74>  // b.none
  40be3c:	str	w8, [x19]
  40be40:	mov	w27, #0xffffffff            	// #-1
  40be44:	mov	w0, w27
  40be48:	ldp	x20, x19, [sp, #160]
  40be4c:	ldp	x22, x21, [sp, #144]
  40be50:	ldp	x24, x23, [sp, #128]
  40be54:	ldp	x26, x25, [sp, #112]
  40be58:	ldp	x28, x27, [sp, #96]
  40be5c:	ldp	x29, x30, [sp, #80]
  40be60:	add	sp, sp, #0xb0
  40be64:	ret
  40be68:	ldr	x27, [sp]
  40be6c:	ldr	x24, [sp, #24]
  40be70:	cbz	x26, 40be88 <argp_failure@@Base+0x1dbc>
  40be74:	ldr	x20, [x26, #8]
  40be78:	mov	x0, x26
  40be7c:	bl	401d50 <free@plt>
  40be80:	mov	x26, x20
  40be84:	cbnz	x20, 40be74 <argp_failure@@Base+0x1da8>
  40be88:	cbz	x25, 40beb8 <argp_failure@@Base+0x1dec>
  40be8c:	ldrsw	x8, [x19]
  40be90:	add	x9, x8, #0x1
  40be94:	str	w9, [x19]
  40be98:	ldrb	w11, [x28]
  40be9c:	ldr	w10, [x25, #8]
  40bea0:	cbz	w11, 40bfd0 <argp_failure@@Base+0x1f04>
  40bea4:	cbz	w10, 40c028 <argp_failure@@Base+0x1f5c>
  40bea8:	ldr	x22, [sp, #16]
  40beac:	add	x8, x28, #0x1
  40beb0:	str	x8, [x19, #16]
  40beb4:	b	40bff4 <argp_failure@@Base+0x1f28>
  40beb8:	ldur	w8, [x29, #-36]
  40bebc:	cbz	w8, 40bef0 <argp_failure@@Base+0x1e24>
  40bec0:	ldrsw	x22, [x19]
  40bec4:	ldr	x8, [x24, x22, lsl #3]
  40bec8:	ldrb	w8, [x8, #1]
  40becc:	cmp	w8, #0x2d
  40bed0:	b.eq	40bef0 <argp_failure@@Base+0x1e24>  // b.none
  40bed4:	ldr	x20, [x19, #32]
  40bed8:	ldr	x0, [sp, #8]
  40bedc:	ldrb	w1, [x20]
  40bee0:	bl	401d80 <strchr@plt>
  40bee4:	cbz	x0, 40bef0 <argp_failure@@Base+0x1e24>
  40bee8:	ldp	x25, x28, [sp, #8]
  40beec:	b	40bf24 <argp_failure@@Base+0x1e58>
  40bef0:	ldr	w8, [sp, #40]
  40bef4:	cbnz	w8, 40c344 <argp_failure@@Base+0x2278>
  40bef8:	ldr	w8, [x19]
  40befc:	adrp	x9, 40f000 <argp_failure@@Base+0x4f34>
  40bf00:	add	x9, x9, #0x6c4
  40bf04:	str	wzr, [x19, #8]
  40bf08:	add	w8, w8, #0x1
  40bf0c:	str	x9, [x19, #32]
  40bf10:	str	w8, [x19]
  40bf14:	b	40bfa4 <argp_failure@@Base+0x1ed8>
  40bf18:	mov	x0, x25
  40bf1c:	bl	401d80 <strchr@plt>
  40bf20:	cbz	x0, 40bb08 <argp_failure@@Base+0x1a3c>
  40bf24:	mov	x21, x27
  40bf28:	add	x26, x20, #0x1
  40bf2c:	str	x26, [x19, #32]
  40bf30:	ldrb	w27, [x20]
  40bf34:	mov	x0, x25
  40bf38:	mov	w1, w27
  40bf3c:	bl	401d80 <strchr@plt>
  40bf40:	ldrb	w8, [x20, #1]
  40bf44:	cbnz	w8, 40bf50 <argp_failure@@Base+0x1e84>
  40bf48:	add	w22, w22, #0x1
  40bf4c:	str	w22, [x19]
  40bf50:	orr	w8, w27, #0x1
  40bf54:	cmp	w8, #0x3b
  40bf58:	b.eq	40bf98 <argp_failure@@Base+0x1ecc>  // b.none
  40bf5c:	cbz	x0, 40bf98 <argp_failure@@Base+0x1ecc>
  40bf60:	ldrb	w9, [x0]
  40bf64:	ldrb	w8, [x0, #1]
  40bf68:	cmp	w9, #0x57
  40bf6c:	b.ne	40bfac <argp_failure@@Base+0x1ee0>  // b.any
  40bf70:	cmp	w8, #0x3b
  40bf74:	b.ne	40bfac <argp_failure@@Base+0x1ee0>  // b.any
  40bf78:	stp	x25, x28, [sp, #8]
  40bf7c:	cbz	x21, 40c254 <argp_failure@@Base+0x2188>
  40bf80:	ldrb	w8, [x26]
  40bf84:	cbz	w8, 40c068 <argp_failure@@Base+0x1f9c>
  40bf88:	add	w9, w22, #0x1
  40bf8c:	str	x26, [x19, #16]
  40bf90:	str	w9, [x19]
  40bf94:	b	40c0b0 <argp_failure@@Base+0x1fe4>
  40bf98:	ldr	w8, [sp, #40]
  40bf9c:	cbnz	w8, 40c080 <argp_failure@@Base+0x1fb4>
  40bfa0:	str	w27, [x19, #8]
  40bfa4:	mov	w27, #0x3f                  	// #63
  40bfa8:	b	40be44 <argp_failure@@Base+0x1d78>
  40bfac:	cmp	w8, #0x3a
  40bfb0:	b.ne	40be44 <argp_failure@@Base+0x1d78>  // b.any
  40bfb4:	ldrb	w9, [x0, #2]
  40bfb8:	ldrb	w8, [x26]
  40bfbc:	cmp	w9, #0x3a
  40bfc0:	b.ne	40c050 <argp_failure@@Base+0x1f84>  // b.any
  40bfc4:	cbnz	w8, 40c054 <argp_failure@@Base+0x1f88>
  40bfc8:	str	xzr, [x19, #16]
  40bfcc:	b	40c060 <argp_failure@@Base+0x1f94>
  40bfd0:	ldr	x22, [sp, #16]
  40bfd4:	cmp	w10, #0x1
  40bfd8:	b.ne	40bff4 <argp_failure@@Base+0x1f28>  // b.any
  40bfdc:	cmp	w9, w23
  40bfe0:	b.ge	40c1bc <argp_failure@@Base+0x20f0>  // b.tcont
  40bfe4:	add	w8, w8, #0x2
  40bfe8:	str	w8, [x19]
  40bfec:	ldr	x8, [x24, x9, lsl #3]
  40bff0:	b	40beb0 <argp_failure@@Base+0x1de4>
  40bff4:	ldr	x20, [x19, #32]
  40bff8:	mov	x0, x20
  40bffc:	bl	401b00 <strlen@plt>
  40c000:	add	x8, x20, x0
  40c004:	str	x8, [x19, #32]
  40c008:	cbz	x22, 40c010 <argp_failure@@Base+0x1f44>
  40c00c:	str	w21, [x22]
  40c010:	ldr	x8, [x25, #16]
  40c014:	ldr	w27, [x25, #24]
  40c018:	cbz	x8, 40be44 <argp_failure@@Base+0x1d78>
  40c01c:	str	w27, [x8]
  40c020:	mov	w27, wzr
  40c024:	b	40be44 <argp_failure@@Base+0x1d78>
  40c028:	ldr	w9, [sp, #40]
  40c02c:	cbnz	w9, 40c3dc <argp_failure@@Base+0x2310>
  40c030:	ldr	x20, [x19, #32]
  40c034:	mov	x0, x20
  40c038:	bl	401b00 <strlen@plt>
  40c03c:	add	x8, x20, x0
  40c040:	str	x8, [x19, #32]
  40c044:	ldr	w8, [x25, #24]
  40c048:	str	w8, [x19, #8]
  40c04c:	b	40bfa4 <argp_failure@@Base+0x1ed8>
  40c050:	cbz	w8, 40c1f8 <argp_failure@@Base+0x212c>
  40c054:	add	w8, w22, #0x1
  40c058:	str	x26, [x19, #16]
  40c05c:	str	w8, [x19]
  40c060:	str	xzr, [x19, #32]
  40c064:	b	40be44 <argp_failure@@Base+0x1d78>
  40c068:	cmp	w22, w23
  40c06c:	b.ne	40c0a0 <argp_failure@@Base+0x1fd4>  // b.any
  40c070:	ldr	w8, [sp, #40]
  40c074:	cbnz	w8, 40c468 <argp_failure@@Base+0x239c>
  40c078:	str	w27, [x19, #8]
  40c07c:	b	40c1e0 <argp_failure@@Base+0x2114>
  40c080:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c084:	ldr	x0, [x8, #1136]
  40c088:	ldr	x2, [x24]
  40c08c:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c090:	add	x1, x1, #0xe8d
  40c094:	mov	w3, w27
  40c098:	bl	401ed0 <fprintf@plt>
  40c09c:	b	40bfa0 <argp_failure@@Base+0x1ed4>
  40c0a0:	add	w9, w22, #0x1
  40c0a4:	str	w9, [x19]
  40c0a8:	ldr	x26, [x24, w22, sxtw #3]
  40c0ac:	str	x26, [x19, #16]
  40c0b0:	mov	x25, x26
  40c0b4:	mov	x8, x21
  40c0b8:	str	x26, [x19, #32]
  40c0bc:	ldrb	w28, [x25]
  40c0c0:	cbz	w28, 40c0d4 <argp_failure@@Base+0x2008>
  40c0c4:	cmp	w28, #0x3d
  40c0c8:	b.eq	40c0d4 <argp_failure@@Base+0x2008>  // b.none
  40c0cc:	add	x25, x25, #0x1
  40c0d0:	b	40c0bc <argp_failure@@Base+0x1ff0>
  40c0d4:	ldr	x22, [x8]
  40c0d8:	cbz	x22, 40c254 <argp_failure@@Base+0x2188>
  40c0dc:	sub	x27, x25, x26
  40c0e0:	mov	x21, x8
  40c0e4:	str	x24, [sp, #24]
  40c0e8:	mov	w24, wzr
  40c0ec:	mov	x20, xzr
  40c0f0:	and	x8, x27, #0xffffffff
  40c0f4:	str	w9, [sp]
  40c0f8:	str	wzr, [sp, #36]
  40c0fc:	stur	wzr, [x29, #-32]
  40c100:	stur	x8, [x29, #-24]
  40c104:	mov	x0, x22
  40c108:	mov	x1, x26
  40c10c:	mov	x2, x27
  40c110:	bl	401c20 <strncmp@plt>
  40c114:	cbnz	w0, 40c17c <argp_failure@@Base+0x20b0>
  40c118:	mov	x0, x22
  40c11c:	bl	401b00 <strlen@plt>
  40c120:	ldur	x8, [x29, #-24]
  40c124:	cmp	x8, x0
  40c128:	b.eq	40c220 <argp_failure@@Base+0x2154>  // b.none
  40c12c:	cbz	x20, 40c174 <argp_failure@@Base+0x20a8>
  40c130:	ldur	w8, [x29, #-36]
  40c134:	cbnz	w8, 40c168 <argp_failure@@Base+0x209c>
  40c138:	ldr	w8, [x20, #8]
  40c13c:	ldr	w9, [x21, #8]
  40c140:	cmp	w8, w9
  40c144:	b.ne	40c168 <argp_failure@@Base+0x209c>  // b.any
  40c148:	ldr	x8, [x20, #16]
  40c14c:	ldr	x9, [x21, #16]
  40c150:	cmp	x8, x9
  40c154:	b.ne	40c168 <argp_failure@@Base+0x209c>  // b.any
  40c158:	ldr	w8, [x20, #24]
  40c15c:	ldr	w9, [x21, #24]
  40c160:	cmp	w8, w9
  40c164:	b.eq	40c17c <argp_failure@@Base+0x20b0>  // b.none
  40c168:	mov	w8, #0x1                   	// #1
  40c16c:	stur	w8, [x29, #-32]
  40c170:	b	40c17c <argp_failure@@Base+0x20b0>
  40c174:	mov	x20, x21
  40c178:	str	w24, [sp, #36]
  40c17c:	ldr	x22, [x21, #32]!
  40c180:	add	w24, w24, #0x1
  40c184:	cbnz	x22, 40c104 <argp_failure@@Base+0x2038>
  40c188:	ldr	w22, [sp]
  40c18c:	ldur	w8, [x29, #-32]
  40c190:	cbz	w8, 40c230 <argp_failure@@Base+0x2164>
  40c194:	ldr	x9, [sp, #24]
  40c198:	ldr	w8, [sp, #40]
  40c19c:	cbnz	w8, 40c428 <argp_failure@@Base+0x235c>
  40c1a0:	mov	x0, x26
  40c1a4:	bl	401b00 <strlen@plt>
  40c1a8:	add	x8, x26, x0
  40c1ac:	add	w9, w22, #0x1
  40c1b0:	str	x8, [x19, #32]
  40c1b4:	str	w9, [x19]
  40c1b8:	b	40bfa4 <argp_failure@@Base+0x1ed8>
  40c1bc:	ldr	w8, [sp, #40]
  40c1c0:	cbnz	w8, 40c488 <argp_failure@@Base+0x23bc>
  40c1c4:	ldr	x20, [x19, #32]
  40c1c8:	mov	x0, x20
  40c1cc:	bl	401b00 <strlen@plt>
  40c1d0:	add	x8, x20, x0
  40c1d4:	str	x8, [x19, #32]
  40c1d8:	ldr	w8, [x25, #24]
  40c1dc:	str	w8, [x19, #8]
  40c1e0:	ldr	x8, [sp, #8]
  40c1e4:	mov	w9, #0x3f                  	// #63
  40c1e8:	ldrb	w8, [x8]
  40c1ec:	cmp	w8, #0x3a
  40c1f0:	csel	w27, w8, w9, eq  // eq = none
  40c1f4:	b	40be44 <argp_failure@@Base+0x1d78>
  40c1f8:	cmp	w22, w23
  40c1fc:	b.ne	40c330 <argp_failure@@Base+0x2264>  // b.any
  40c200:	ldr	w8, [sp, #40]
  40c204:	cbnz	w8, 40c4a8 <argp_failure@@Base+0x23dc>
  40c208:	str	w27, [x19, #8]
  40c20c:	ldrb	w8, [x25]
  40c210:	mov	w9, #0x3f                  	// #63
  40c214:	cmp	w8, #0x3a
  40c218:	csel	w27, w8, w9, eq  // eq = none
  40c21c:	b	40c060 <argp_failure@@Base+0x1f94>
  40c220:	ldr	x9, [sp, #24]
  40c224:	ldr	w22, [sp]
  40c228:	mov	x20, x21
  40c22c:	b	40c23c <argp_failure@@Base+0x2170>
  40c230:	ldr	x9, [sp, #24]
  40c234:	ldr	w24, [sp, #36]
  40c238:	cbz	x20, 40c254 <argp_failure@@Base+0x2188>
  40c23c:	ldr	w8, [x20, #8]
  40c240:	cbz	w28, 40c308 <argp_failure@@Base+0x223c>
  40c244:	cbz	w8, 40c378 <argp_failure@@Base+0x22ac>
  40c248:	add	x8, x25, #0x1
  40c24c:	str	x8, [x19, #16]
  40c250:	b	40c398 <argp_failure@@Base+0x22cc>
  40c254:	str	xzr, [x19, #32]
  40c258:	mov	w27, #0x57                  	// #87
  40c25c:	b	40be44 <argp_failure@@Base+0x1d78>
  40c260:	ldur	x20, [x29, #-24]
  40c264:	ldr	x9, [sp, #24]
  40c268:	adrp	x21, 422000 <argp_failure@@Base+0x17f34>
  40c26c:	ldr	x0, [x21, #1136]
  40c270:	stp	x20, x26, [x29, #-16]
  40c274:	ldrsw	x8, [x19]
  40c278:	ldr	x2, [x9]
  40c27c:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c280:	add	x1, x1, #0xd78
  40c284:	ldr	x3, [x9, x8, lsl #3]
  40c288:	bl	401ed0 <fprintf@plt>
  40c28c:	ldr	x0, [x21, #1136]
  40c290:	ldr	x2, [x20]
  40c294:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c298:	add	x1, x1, #0xda5
  40c29c:	bl	401ed0 <fprintf@plt>
  40c2a0:	ldur	x22, [x29, #-8]
  40c2a4:	cbz	x22, 40c2cc <argp_failure@@Base+0x2200>
  40c2a8:	adrp	x20, 40f000 <argp_failure@@Base+0x4f34>
  40c2ac:	add	x20, x20, #0xda5
  40c2b0:	ldr	x8, [x22]
  40c2b4:	ldr	x0, [x21, #1136]
  40c2b8:	mov	x1, x20
  40c2bc:	ldr	x2, [x8]
  40c2c0:	bl	401ed0 <fprintf@plt>
  40c2c4:	ldr	x22, [x22, #8]
  40c2c8:	cbnz	x22, 40c2b0 <argp_failure@@Base+0x21e4>
  40c2cc:	ldr	x1, [x21, #1136]
  40c2d0:	mov	w0, #0xa                   	// #10
  40c2d4:	bl	401b70 <fputc@plt>
  40c2d8:	mov	x26, xzr
  40c2dc:	b	40bdbc <argp_failure@@Base+0x1cf0>
  40c2e0:	adrp	x9, 422000 <argp_failure@@Base+0x17f34>
  40c2e4:	ldrsw	x8, [x19]
  40c2e8:	ldr	x0, [x9, #1136]
  40c2ec:	ldr	x9, [sp, #24]
  40c2f0:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c2f4:	add	x1, x1, #0xdad
  40c2f8:	ldr	x2, [x9]
  40c2fc:	ldr	x3, [x9, x8, lsl #3]
  40c300:	bl	401ed0 <fprintf@plt>
  40c304:	b	40bdbc <argp_failure@@Base+0x1cf0>
  40c308:	cmp	w8, #0x1
  40c30c:	b.ne	40c394 <argp_failure@@Base+0x22c8>  // b.any
  40c310:	ldr	x21, [sp, #16]
  40c314:	cmp	w22, w23
  40c318:	b.ge	40c40c <argp_failure@@Base+0x2340>  // b.tcont
  40c31c:	add	w8, w22, #0x1
  40c320:	str	w8, [x19]
  40c324:	ldr	x8, [x9, w22, sxtw #3]
  40c328:	str	x8, [x19, #16]
  40c32c:	b	40c39c <argp_failure@@Base+0x22d0>
  40c330:	add	w8, w22, #0x1
  40c334:	str	w8, [x19]
  40c338:	ldr	x8, [x24, w22, sxtw #3]
  40c33c:	str	x8, [x19, #16]
  40c340:	b	40c060 <argp_failure@@Base+0x1f94>
  40c344:	ldrsw	x8, [x19]
  40c348:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40c34c:	ldr	x0, [x10, #1136]
  40c350:	ldr	x2, [x24]
  40c354:	ldr	x8, [x24, x8, lsl #3]
  40c358:	ldrb	w9, [x8, #1]
  40c35c:	cmp	w9, #0x2d
  40c360:	b.ne	40c3c4 <argp_failure@@Base+0x22f8>  // b.any
  40c364:	ldr	x3, [x19, #32]
  40c368:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c36c:	add	x1, x1, #0xe4d
  40c370:	bl	401ed0 <fprintf@plt>
  40c374:	b	40bef8 <argp_failure@@Base+0x1e2c>
  40c378:	ldr	w8, [sp, #40]
  40c37c:	cbnz	w8, 40c4c8 <argp_failure@@Base+0x23fc>
  40c380:	mov	x0, x26
  40c384:	bl	401b00 <strlen@plt>
  40c388:	add	x8, x26, x0
  40c38c:	str	x8, [x19, #32]
  40c390:	b	40bfa4 <argp_failure@@Base+0x1ed8>
  40c394:	str	xzr, [x19, #16]
  40c398:	ldr	x21, [sp, #16]
  40c39c:	mov	x0, x26
  40c3a0:	bl	401b00 <strlen@plt>
  40c3a4:	add	x8, x26, x0
  40c3a8:	str	x8, [x19, #32]
  40c3ac:	cbz	x21, 40c3b4 <argp_failure@@Base+0x22e8>
  40c3b0:	str	w24, [x21]
  40c3b4:	ldr	x8, [x20, #16]
  40c3b8:	ldr	w27, [x20, #24]
  40c3bc:	cbnz	x8, 40c01c <argp_failure@@Base+0x1f50>
  40c3c0:	b	40be44 <argp_failure@@Base+0x1d78>
  40c3c4:	ldrb	w3, [x8]
  40c3c8:	ldr	x4, [x19, #32]
  40c3cc:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c3d0:	add	x1, x1, #0xe6d
  40c3d4:	bl	401ed0 <fprintf@plt>
  40c3d8:	b	40bef8 <argp_failure@@Base+0x1e2c>
  40c3dc:	ldr	x8, [x24, x8, lsl #3]
  40c3e0:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40c3e4:	ldr	x0, [x10, #1136]
  40c3e8:	ldr	x2, [x24]
  40c3ec:	ldrb	w9, [x8, #1]
  40c3f0:	cmp	w9, #0x2d
  40c3f4:	b.ne	40c450 <argp_failure@@Base+0x2384>  // b.any
  40c3f8:	ldr	x3, [x25]
  40c3fc:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c400:	add	x1, x1, #0xdcb
  40c404:	bl	401ed0 <fprintf@plt>
  40c408:	b	40c030 <argp_failure@@Base+0x1f64>
  40c40c:	ldr	w8, [sp, #40]
  40c410:	cbnz	w8, 40c4ec <argp_failure@@Base+0x2420>
  40c414:	mov	x0, x26
  40c418:	bl	401b00 <strlen@plt>
  40c41c:	add	x8, x26, x0
  40c420:	str	x8, [x19, #32]
  40c424:	b	40c1e0 <argp_failure@@Base+0x2114>
  40c428:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c42c:	ldr	x0, [x8, #1136]
  40c430:	ldr	x2, [x9]
  40c434:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c438:	add	x1, x1, #0xed2
  40c43c:	mov	x3, x26
  40c440:	bl	401ed0 <fprintf@plt>
  40c444:	ldr	x26, [x19, #32]
  40c448:	ldr	w22, [x19]
  40c44c:	b	40c1a0 <argp_failure@@Base+0x20d4>
  40c450:	ldrb	w3, [x8]
  40c454:	ldr	x4, [x25]
  40c458:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c45c:	add	x1, x1, #0xdf8
  40c460:	bl	401ed0 <fprintf@plt>
  40c464:	b	40c030 <argp_failure@@Base+0x1f64>
  40c468:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c46c:	ldr	x0, [x8, #1136]
  40c470:	ldr	x2, [x24]
  40c474:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c478:	add	x1, x1, #0xea9
  40c47c:	mov	w3, w27
  40c480:	bl	401ed0 <fprintf@plt>
  40c484:	b	40c078 <argp_failure@@Base+0x1fac>
  40c488:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c48c:	ldr	x2, [x24]
  40c490:	ldr	x0, [x8, #1136]
  40c494:	ldr	x3, [x25]
  40c498:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c49c:	add	x1, x1, #0xe25
  40c4a0:	bl	401ed0 <fprintf@plt>
  40c4a4:	b	40c1c4 <argp_failure@@Base+0x20f8>
  40c4a8:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c4ac:	ldr	x0, [x8, #1136]
  40c4b0:	ldr	x2, [x24]
  40c4b4:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c4b8:	add	x1, x1, #0xea9
  40c4bc:	mov	w3, w27
  40c4c0:	bl	401ed0 <fprintf@plt>
  40c4c4:	b	40c208 <argp_failure@@Base+0x213c>
  40c4c8:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c4cc:	ldr	x2, [x9]
  40c4d0:	ldr	x0, [x8, #1136]
  40c4d4:	ldr	x3, [x20]
  40c4d8:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c4dc:	add	x1, x1, #0xef3
  40c4e0:	bl	401ed0 <fprintf@plt>
  40c4e4:	ldr	x26, [x19, #32]
  40c4e8:	b	40c380 <argp_failure@@Base+0x22b4>
  40c4ec:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c4f0:	ldr	x2, [x9]
  40c4f4:	ldr	x0, [x8, #1136]
  40c4f8:	ldr	x3, [x20]
  40c4fc:	adrp	x1, 40f000 <argp_failure@@Base+0x4f34>
  40c500:	add	x1, x1, #0xf21
  40c504:	bl	401ed0 <fprintf@plt>
  40c508:	ldr	x26, [x19, #32]
  40c50c:	b	40c414 <argp_failure@@Base+0x2348>
  40c510:	ldp	w9, w11, [x1, #48]
  40c514:	ldr	w8, [x1]
  40c518:	sxtw	x10, w11
  40c51c:	cmp	w8, w11
  40c520:	b.le	40c5bc <argp_failure@@Base+0x24f0>
  40c524:	cmp	w9, w11
  40c528:	b.ge	40c5bc <argp_failure@@Base+0x24f0>  // b.tcont
  40c52c:	add	x11, x0, x10, lsl #3
  40c530:	mov	w12, w9
  40c534:	mov	w13, w8
  40c538:	sub	w14, w13, w10
  40c53c:	sub	w15, w10, w12
  40c540:	cmp	w14, w15
  40c544:	b.le	40c57c <argp_failure@@Base+0x24b0>
  40c548:	cmp	w15, #0x1
  40c54c:	sub	w13, w13, w15
  40c550:	b.lt	40c5ac <argp_failure@@Base+0x24e0>  // b.tstop
  40c554:	mov	w14, w15
  40c558:	add	x15, x0, w13, sxtw #3
  40c55c:	add	x16, x0, w12, sxtw #3
  40c560:	ldr	x17, [x15]
  40c564:	ldr	x18, [x16]
  40c568:	subs	x14, x14, #0x1
  40c56c:	str	x17, [x16], #8
  40c570:	str	x18, [x15], #8
  40c574:	b.ne	40c560 <argp_failure@@Base+0x2494>  // b.any
  40c578:	b	40c5ac <argp_failure@@Base+0x24e0>
  40c57c:	cmp	w14, #0x1
  40c580:	b.lt	40c5a8 <argp_failure@@Base+0x24dc>  // b.tstop
  40c584:	sub	w15, w13, w10
  40c588:	add	x16, x0, w12, sxtw #3
  40c58c:	mov	x17, x11
  40c590:	ldr	x18, [x17]
  40c594:	ldr	x2, [x16]
  40c598:	subs	x15, x15, #0x1
  40c59c:	str	x18, [x16], #8
  40c5a0:	str	x2, [x17], #8
  40c5a4:	b.ne	40c590 <argp_failure@@Base+0x24c4>  // b.any
  40c5a8:	add	w12, w12, w14
  40c5ac:	cmp	w13, w10
  40c5b0:	b.le	40c5bc <argp_failure@@Base+0x24f0>
  40c5b4:	cmp	w10, w12
  40c5b8:	b.gt	40c538 <argp_failure@@Base+0x246c>
  40c5bc:	sub	w9, w9, w10
  40c5c0:	add	w9, w9, w8
  40c5c4:	stp	w9, w8, [x1, #48]
  40c5c8:	ret
  40c5cc:	stp	x29, x30, [sp, #-32]!
  40c5d0:	stp	x20, x19, [sp, #16]
  40c5d4:	adrp	x20, 422000 <argp_failure@@Base+0x17f34>
  40c5d8:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c5dc:	ldr	w9, [x20, #1108]
  40c5e0:	ldr	w8, [x8, #1112]
  40c5e4:	adrp	x19, 422000 <argp_failure@@Base+0x17f34>
  40c5e8:	add	x19, x19, #0x558
  40c5ec:	mov	w7, w6
  40c5f0:	mov	x6, x19
  40c5f4:	mov	x29, sp
  40c5f8:	stp	w9, w8, [x19]
  40c5fc:	bl	40b9d4 <argp_failure@@Base+0x1908>
  40c600:	ldr	w8, [x19]
  40c604:	ldr	x9, [x19, #16]
  40c608:	ldr	w11, [x19, #8]
  40c60c:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40c610:	str	w8, [x20, #1108]
  40c614:	ldp	x20, x19, [sp, #16]
  40c618:	adrp	x12, 422000 <argp_failure@@Base+0x17f34>
  40c61c:	str	x9, [x10, #1528]
  40c620:	str	w11, [x12, #1116]
  40c624:	ldp	x29, x30, [sp], #32
  40c628:	ret
  40c62c:	stp	x29, x30, [sp, #-32]!
  40c630:	stp	x20, x19, [sp, #16]
  40c634:	adrp	x20, 422000 <argp_failure@@Base+0x17f34>
  40c638:	adrp	x8, 422000 <argp_failure@@Base+0x17f34>
  40c63c:	ldr	w9, [x20, #1108]
  40c640:	ldr	w8, [x8, #1112]
  40c644:	adrp	x19, 422000 <argp_failure@@Base+0x17f34>
  40c648:	add	x19, x19, #0x558
  40c64c:	mov	w7, #0x1                   	// #1
  40c650:	mov	x3, xzr
  40c654:	mov	x4, xzr
  40c658:	mov	w5, wzr
  40c65c:	mov	x6, x19
  40c660:	mov	x29, sp
  40c664:	stp	w9, w8, [x19]
  40c668:	bl	40b9d4 <argp_failure@@Base+0x1908>
  40c66c:	ldr	w8, [x19]
  40c670:	ldr	x9, [x19, #16]
  40c674:	ldr	w11, [x19, #8]
  40c678:	adrp	x10, 422000 <argp_failure@@Base+0x17f34>
  40c67c:	str	w8, [x20, #1108]
  40c680:	ldp	x20, x19, [sp, #16]
  40c684:	adrp	x12, 422000 <argp_failure@@Base+0x17f34>
  40c688:	str	x9, [x10, #1528]
  40c68c:	str	w11, [x12, #1116]
  40c690:	ldp	x29, x30, [sp], #32
  40c694:	ret
  40c698:	stp	x29, x30, [sp, #-64]!
  40c69c:	str	x23, [sp, #16]
  40c6a0:	mov	x23, x0
  40c6a4:	mov	w0, #0x48                  	// #72
  40c6a8:	stp	x22, x21, [sp, #32]
  40c6ac:	stp	x20, x19, [sp, #48]
  40c6b0:	mov	x29, sp
  40c6b4:	mov	x20, x3
  40c6b8:	mov	x21, x2
  40c6bc:	mov	x22, x1
  40c6c0:	bl	401c00 <malloc@plt>
  40c6c4:	mov	x19, x0
  40c6c8:	cbz	x0, 40c700 <argp_failure@@Base+0x2634>
  40c6cc:	mov	w0, #0xc8                  	// #200
  40c6d0:	stp	x23, x22, [x19]
  40c6d4:	stp	x21, x20, [x19, #16]
  40c6d8:	stp	xzr, xzr, [x19, #32]
  40c6dc:	bl	401c00 <malloc@plt>
  40c6e0:	str	x0, [x19, #48]
  40c6e4:	cbz	x0, 40c6f4 <argp_failure@@Base+0x2628>
  40c6e8:	add	x8, x0, #0xc8
  40c6ec:	stp	x0, x8, [x19, #56]
  40c6f0:	b	40c700 <argp_failure@@Base+0x2634>
  40c6f4:	mov	x0, x19
  40c6f8:	bl	401d50 <free@plt>
  40c6fc:	mov	x19, xzr
  40c700:	mov	x0, x19
  40c704:	ldp	x20, x19, [sp, #48]
  40c708:	ldp	x22, x21, [sp, #32]
  40c70c:	ldr	x23, [sp, #16]
  40c710:	ldp	x29, x30, [sp], #64
  40c714:	ret
  40c718:	stp	x29, x30, [sp, #-32]!
  40c71c:	str	x19, [sp, #16]
  40c720:	mov	x29, sp
  40c724:	mov	x19, x0
  40c728:	bl	40c75c <argp_failure@@Base+0x2690>
  40c72c:	ldp	x0, x8, [x19, #48]
  40c730:	subs	x2, x8, x0
  40c734:	b.ls	40c748 <argp_failure@@Base+0x267c>  // b.plast
  40c738:	ldr	x3, [x19]
  40c73c:	mov	w1, #0x1                   	// #1
  40c740:	bl	401ae0 <fwrite_unlocked@plt>
  40c744:	ldr	x0, [x19, #48]
  40c748:	bl	401d50 <free@plt>
  40c74c:	mov	x0, x19
  40c750:	ldr	x19, [sp, #16]
  40c754:	ldp	x29, x30, [sp], #32
  40c758:	b	401d50 <free@plt>
  40c75c:	stp	x29, x30, [sp, #-96]!
  40c760:	stp	x28, x27, [sp, #16]
  40c764:	stp	x26, x25, [sp, #32]
  40c768:	stp	x24, x23, [sp, #48]
  40c76c:	stp	x22, x21, [sp, #64]
  40c770:	stp	x20, x19, [sp, #80]
  40c774:	ldr	x8, [x0, #32]
  40c778:	ldp	x9, x27, [x0, #48]
  40c77c:	mov	x19, x0
  40c780:	mov	x29, sp
  40c784:	add	x21, x9, x8
  40c788:	cmp	x21, x27
  40c78c:	b.cs	40cb54 <argp_failure@@Base+0x2a88>  // b.hs, b.nlast
  40c790:	ldr	x23, [x19, #40]
  40c794:	cbnz	x23, 40c808 <argp_failure@@Base+0x273c>
  40c798:	ldr	x23, [x19, #8]
  40c79c:	cbz	x23, 40c808 <argp_failure@@Base+0x273c>
  40c7a0:	ldr	x8, [x19, #64]
  40c7a4:	add	x9, x27, x23
  40c7a8:	mov	x20, x23
  40c7ac:	cmp	x9, x8
  40c7b0:	b.cs	40c7ec <argp_failure@@Base+0x2720>  // b.hs, b.nlast
  40c7b4:	add	x20, x21, x23
  40c7b8:	sub	x2, x27, x21
  40c7bc:	mov	x0, x20
  40c7c0:	mov	x1, x21
  40c7c4:	bl	401ab0 <memmove@plt>
  40c7c8:	ldr	x8, [x19, #56]
  40c7cc:	mov	w1, #0x20                  	// #32
  40c7d0:	mov	x0, x21
  40c7d4:	mov	x2, x23
  40c7d8:	add	x8, x8, x23
  40c7dc:	str	x8, [x19, #56]
  40c7e0:	bl	401c40 <memset@plt>
  40c7e4:	mov	x21, x20
  40c7e8:	b	40c800 <argp_failure@@Base+0x2734>
  40c7ec:	ldr	x1, [x19]
  40c7f0:	mov	w0, #0x20                  	// #32
  40c7f4:	bl	401bc0 <putc_unlocked@plt>
  40c7f8:	subs	x20, x20, #0x1
  40c7fc:	b.ne	40c7ec <argp_failure@@Base+0x2720>  // b.any
  40c800:	ldr	x27, [x19, #56]
  40c804:	str	x23, [x19, #40]
  40c808:	sub	x26, x27, x21
  40c80c:	mov	w1, #0xa                   	// #10
  40c810:	mov	x0, x21
  40c814:	mov	x2, x26
  40c818:	bl	401dd0 <memchr@plt>
  40c81c:	mov	x24, x0
  40c820:	tbnz	x23, #63, 40c840 <argp_failure@@Base+0x2774>
  40c824:	cbz	x24, 40c84c <argp_failure@@Base+0x2780>
  40c828:	ldr	x20, [x19, #16]
  40c82c:	sub	x8, x24, x21
  40c830:	add	x8, x8, x23
  40c834:	cmp	x8, x20
  40c838:	b.ge	40c860 <argp_failure@@Base+0x2794>  // b.tcont
  40c83c:	b	40c9bc <argp_failure@@Base+0x28f0>
  40c840:	mov	x23, xzr
  40c844:	str	xzr, [x19, #40]
  40c848:	cbnz	x24, 40c828 <argp_failure@@Base+0x275c>
  40c84c:	ldr	x20, [x19, #16]
  40c850:	add	x8, x23, x26
  40c854:	mov	x24, x27
  40c858:	cmp	x8, x20
  40c85c:	b.cc	40cb38 <argp_failure@@Base+0x2a6c>  // b.lo, b.ul, b.last
  40c860:	ldr	x28, [x19, #24]
  40c864:	tbnz	x28, #63, 40c8a0 <argp_failure@@Base+0x27d4>
  40c868:	subs	x25, x20, x23
  40c86c:	add	x20, x21, x25
  40c870:	b.mi	40c8ec <argp_failure@@Base+0x2820>  // b.first
  40c874:	bl	401d10 <__ctype_b_loc@plt>
  40c878:	ldr	x8, [x0]
  40c87c:	mov	x22, x20
  40c880:	ldrb	w9, [x22]
  40c884:	ldrh	w9, [x8, x9, lsl #1]
  40c888:	tbnz	w9, #0, 40c8f8 <argp_failure@@Base+0x282c>
  40c88c:	sub	x22, x22, #0x1
  40c890:	cmp	x22, x21
  40c894:	b.cs	40c880 <argp_failure@@Base+0x27b4>  // b.hs, b.nlast
  40c898:	mov	w8, wzr
  40c89c:	b	40c8fc <argp_failure@@Base+0x2830>
  40c8a0:	cmp	x24, x27
  40c8a4:	sub	x22, x20, #0x1
  40c8a8:	b.cs	40cb40 <argp_failure@@Base+0x2a74>  // b.hs, b.nlast
  40c8ac:	sub	x8, x22, x23
  40c8b0:	add	x0, x21, x8
  40c8b4:	sub	x2, x27, x24
  40c8b8:	mov	x1, x24
  40c8bc:	bl	401ab0 <memmove@plt>
  40c8c0:	ldr	x8, [x19, #40]
  40c8c4:	ldr	x9, [x19, #56]
  40c8c8:	mov	x23, xzr
  40c8cc:	str	xzr, [x19, #40]
  40c8d0:	sub	x8, x22, x8
  40c8d4:	add	x8, x21, x8
  40c8d8:	sub	x8, x24, x8
  40c8dc:	add	x27, x9, x8
  40c8e0:	str	x27, [x19, #56]
  40c8e4:	add	x20, x21, x20
  40c8e8:	b	40cb28 <argp_failure@@Base+0x2a5c>
  40c8ec:	mov	w8, wzr
  40c8f0:	mov	x22, x20
  40c8f4:	b	40c8fc <argp_failure@@Base+0x2830>
  40c8f8:	mov	w8, #0x1                   	// #1
  40c8fc:	add	x23, x22, #0x1
  40c900:	cmp	x23, x21
  40c904:	b.ls	40c93c <argp_failure@@Base+0x2870>  // b.plast
  40c908:	cbz	w8, 40c934 <argp_failure@@Base+0x2868>
  40c90c:	sub	x8, x22, #0x1
  40c910:	mov	x22, x8
  40c914:	cmp	x8, x21
  40c918:	b.cc	40c934 <argp_failure@@Base+0x2868>  // b.lo, b.ul, b.last
  40c91c:	bl	401d10 <__ctype_b_loc@plt>
  40c920:	mov	x8, x22
  40c924:	ldr	x9, [x0]
  40c928:	ldrb	w10, [x8], #-1
  40c92c:	ldrh	w9, [x9, x10, lsl #1]
  40c930:	tbnz	w9, #0, 40c910 <argp_failure@@Base+0x2844>
  40c934:	add	x20, x22, #0x1
  40c938:	b	40c990 <argp_failure@@Base+0x28c4>
  40c93c:	cmp	x20, x24
  40c940:	b.cs	40c970 <argp_failure@@Base+0x28a4>  // b.hs, b.nlast
  40c944:	add	x8, x21, x25
  40c948:	add	x8, x8, #0x1
  40c94c:	mov	x20, x8
  40c950:	cmp	x8, x24
  40c954:	b.cs	40c970 <argp_failure@@Base+0x28a4>  // b.hs, b.nlast
  40c958:	bl	401d10 <__ctype_b_loc@plt>
  40c95c:	mov	x8, x20
  40c960:	ldr	x9, [x0]
  40c964:	ldrb	w10, [x8], #1
  40c968:	ldrh	w9, [x9, x10, lsl #1]
  40c96c:	tbz	w9, #0, 40c94c <argp_failure@@Base+0x2880>
  40c970:	cmp	x20, x24
  40c974:	b.eq	40c9bc <argp_failure@@Base+0x28f0>  // b.none
  40c978:	bl	401d10 <__ctype_b_loc@plt>
  40c97c:	ldr	x8, [x0]
  40c980:	mov	x23, x20
  40c984:	ldrb	w9, [x23, #1]!
  40c988:	ldrh	w9, [x8, x9, lsl #1]
  40c98c:	tbnz	w9, #0, 40c984 <argp_failure@@Base+0x28b8>
  40c990:	add	x8, x27, #0x1
  40c994:	cmp	x23, x8
  40c998:	b.eq	40c9cc <argp_failure@@Base+0x2900>  // b.none
  40c99c:	cmp	x27, x23
  40c9a0:	b.ls	40ca2c <argp_failure@@Base+0x2960>  // b.plast
  40c9a4:	mvn	x8, x20
  40c9a8:	add	x8, x8, x23
  40c9ac:	cmp	x8, x28
  40c9b0:	b.ge	40ca2c <argp_failure@@Base+0x2960>  // b.tcont
  40c9b4:	ldr	x8, [x19, #64]
  40c9b8:	b	40c9e4 <argp_failure@@Base+0x2918>
  40c9bc:	mov	x23, xzr
  40c9c0:	add	x20, x24, #0x1
  40c9c4:	str	xzr, [x19, #40]
  40c9c8:	b	40cb28 <argp_failure@@Base+0x2a5c>
  40c9cc:	cmp	x27, x23
  40c9d0:	b.ls	40ca2c <argp_failure@@Base+0x2960>  // b.plast
  40c9d4:	ldr	x8, [x19, #64]
  40c9d8:	sub	x9, x8, x20
  40c9dc:	cmp	x9, x28
  40c9e0:	b.gt	40ca2c <argp_failure@@Base+0x2960>
  40c9e4:	sub	x8, x8, x27
  40c9e8:	add	x9, x28, #0x1
  40c9ec:	cmp	x8, x9
  40c9f0:	b.le	40ca38 <argp_failure@@Base+0x296c>
  40c9f4:	sub	x22, x27, x23
  40c9f8:	add	x24, x20, #0x1
  40c9fc:	add	x0, x24, x28
  40ca00:	mov	x1, x23
  40ca04:	mov	x2, x22
  40ca08:	bl	401ab0 <memmove@plt>
  40ca0c:	ldr	x8, [x19, #24]
  40ca10:	mov	w9, #0xa                   	// #10
  40ca14:	strb	w9, [x20]
  40ca18:	mov	x20, x24
  40ca1c:	add	x23, x24, x8
  40ca20:	add	x8, x23, x22
  40ca24:	sub	x26, x8, x21
  40ca28:	b	40ca68 <argp_failure@@Base+0x299c>
  40ca2c:	mov	w8, #0xa                   	// #10
  40ca30:	strb	w8, [x20], #1
  40ca34:	b	40ca68 <argp_failure@@Base+0x299c>
  40ca38:	ldr	x0, [x19, #48]
  40ca3c:	subs	x2, x20, x0
  40ca40:	b.ls	40ca50 <argp_failure@@Base+0x2984>  // b.plast
  40ca44:	ldr	x3, [x19]
  40ca48:	mov	w1, #0x1                   	// #1
  40ca4c:	bl	401ae0 <fwrite_unlocked@plt>
  40ca50:	ldr	x1, [x19]
  40ca54:	mov	w0, #0xa                   	// #10
  40ca58:	bl	401bc0 <putc_unlocked@plt>
  40ca5c:	ldr	x20, [x19, #48]
  40ca60:	sub	x26, x27, x20
  40ca64:	mov	x21, x20
  40ca68:	ldr	x8, [x19, #24]
  40ca6c:	sub	x9, x23, x20
  40ca70:	mov	w10, #0x20                  	// #32
  40ca74:	cmp	x9, x8
  40ca78:	b.ge	40cac8 <argp_failure@@Base+0x29fc>  // b.tcont
  40ca7c:	add	x9, x21, x26
  40ca80:	add	x9, x9, #0x1
  40ca84:	cmp	x23, x9
  40ca88:	b.ne	40ca9c <argp_failure@@Base+0x29d0>  // b.any
  40ca8c:	ldr	x9, [x19, #64]
  40ca90:	sub	x9, x9, x23
  40ca94:	cmp	x9, x8
  40ca98:	b.ge	40cac8 <argp_failure@@Base+0x29fc>  // b.tcont
  40ca9c:	cmp	x8, #0x1
  40caa0:	b.lt	40caec <argp_failure@@Base+0x2a20>  // b.tstop
  40caa4:	mov	x22, xzr
  40caa8:	ldr	x1, [x19]
  40caac:	mov	w0, #0x20                  	// #32
  40cab0:	bl	401bc0 <putc_unlocked@plt>
  40cab4:	ldr	x8, [x19, #24]
  40cab8:	add	x22, x22, #0x1
  40cabc:	cmp	x8, x22
  40cac0:	b.gt	40caa8 <argp_failure@@Base+0x29dc>
  40cac4:	b	40caec <argp_failure@@Base+0x2a20>
  40cac8:	cmp	x8, #0x1
  40cacc:	b.lt	40caec <argp_failure@@Base+0x2a20>  // b.tstop
  40cad0:	mov	x9, xzr
  40cad4:	strb	w10, [x20, x9]
  40cad8:	ldr	x8, [x19, #24]
  40cadc:	add	x9, x9, #0x1
  40cae0:	cmp	x8, x9
  40cae4:	b.gt	40cad4 <argp_failure@@Base+0x2a08>
  40cae8:	add	x20, x20, x9
  40caec:	cmp	x20, x23
  40caf0:	b.cs	40cb0c <argp_failure@@Base+0x2a40>  // b.hs, b.nlast
  40caf4:	add	x8, x21, x26
  40caf8:	sub	x2, x8, x23
  40cafc:	mov	x0, x20
  40cb00:	mov	x1, x23
  40cb04:	bl	401ab0 <memmove@plt>
  40cb08:	ldr	x8, [x19, #24]
  40cb0c:	sub	x9, x26, x23
  40cb10:	cmp	x8, #0x0
  40cb14:	add	x9, x9, x21
  40cb18:	csinv	x23, x8, xzr, ne  // ne = any
  40cb1c:	add	x27, x20, x9
  40cb20:	str	x27, [x19, #56]
  40cb24:	str	x23, [x19, #40]
  40cb28:	cmp	x20, x27
  40cb2c:	mov	x21, x20
  40cb30:	b.cc	40c794 <argp_failure@@Base+0x26c8>  // b.lo, b.ul, b.last
  40cb34:	b	40cb54 <argp_failure@@Base+0x2a88>
  40cb38:	str	x8, [x19, #40]
  40cb3c:	b	40cb54 <argp_failure@@Base+0x2a88>
  40cb40:	add	x8, x23, x26
  40cb44:	str	x8, [x19, #40]
  40cb48:	sub	x8, x22, x8
  40cb4c:	add	x27, x27, x8
  40cb50:	str	x27, [x19, #56]
  40cb54:	ldr	x8, [x19, #48]
  40cb58:	sub	x8, x27, x8
  40cb5c:	str	x8, [x19, #32]
  40cb60:	ldp	x20, x19, [sp, #80]
  40cb64:	ldp	x22, x21, [sp, #64]
  40cb68:	ldp	x24, x23, [sp, #48]
  40cb6c:	ldp	x26, x25, [sp, #32]
  40cb70:	ldp	x28, x27, [sp, #16]
  40cb74:	ldp	x29, x30, [sp], #96
  40cb78:	ret
  40cb7c:	stp	x29, x30, [sp, #-32]!
  40cb80:	stp	x20, x19, [sp, #16]
  40cb84:	ldp	x9, x8, [x0, #56]
  40cb88:	mov	x29, sp
  40cb8c:	sub	x8, x8, x9
  40cb90:	cmp	x8, x1
  40cb94:	b.cs	40cc04 <argp_failure@@Base+0x2b38>  // b.hs, b.nlast
  40cb98:	mov	x20, x1
  40cb9c:	mov	x19, x0
  40cba0:	bl	40c75c <argp_failure@@Base+0x2690>
  40cba4:	ldp	x0, x8, [x19, #48]
  40cba8:	ldr	x3, [x19]
  40cbac:	mov	w1, #0x1                   	// #1
  40cbb0:	sub	x2, x8, x0
  40cbb4:	bl	401ae0 <fwrite_unlocked@plt>
  40cbb8:	mov	x8, x0
  40cbbc:	ldp	x0, x9, [x19, #48]
  40cbc0:	sub	x10, x9, x0
  40cbc4:	cmp	x8, x10
  40cbc8:	b.ne	40cc0c <argp_failure@@Base+0x2b40>  // b.any
  40cbcc:	ldr	x8, [x19, #64]
  40cbd0:	str	x0, [x19, #56]
  40cbd4:	str	xzr, [x19, #32]
  40cbd8:	sub	x8, x8, x0
  40cbdc:	cmp	x8, x20
  40cbe0:	b.cs	40cc04 <argp_failure@@Base+0x2b38>  // b.hs, b.nlast
  40cbe4:	adds	x20, x8, x20
  40cbe8:	b.cs	40cc34 <argp_failure@@Base+0x2b68>  // b.hs, b.nlast
  40cbec:	mov	x1, x20
  40cbf0:	bl	401c90 <realloc@plt>
  40cbf4:	cbz	x0, 40cc34 <argp_failure@@Base+0x2b68>
  40cbf8:	add	x8, x0, x20
  40cbfc:	stp	x0, x0, [x19, #48]
  40cc00:	str	x8, [x19, #64]
  40cc04:	mov	w0, #0x1                   	// #1
  40cc08:	b	40cc48 <argp_failure@@Base+0x2b7c>
  40cc0c:	ldr	x10, [x19, #32]
  40cc10:	sub	x9, x9, x8
  40cc14:	add	x1, x0, x8
  40cc18:	sub	x2, x9, x0
  40cc1c:	sub	x8, x10, x8
  40cc20:	str	x9, [x19, #56]
  40cc24:	str	x8, [x19, #32]
  40cc28:	bl	401ab0 <memmove@plt>
  40cc2c:	mov	w0, wzr
  40cc30:	b	40cc48 <argp_failure@@Base+0x2b7c>
  40cc34:	bl	401ea0 <__errno_location@plt>
  40cc38:	mov	x8, x0
  40cc3c:	mov	w0, wzr
  40cc40:	mov	w9, #0xc                   	// #12
  40cc44:	str	w9, [x8]
  40cc48:	ldp	x20, x19, [sp, #16]
  40cc4c:	ldp	x29, x30, [sp], #32
  40cc50:	ret
  40cc54:	sub	sp, sp, #0x140
  40cc58:	stp	x29, x30, [sp, #240]
  40cc5c:	add	x29, sp, #0xf0
  40cc60:	stp	x22, x21, [sp, #288]
  40cc64:	mov	x22, #0xffffffffffffffd0    	// #-48
  40cc68:	mov	x8, sp
  40cc6c:	sub	x9, x29, #0x70
  40cc70:	stp	x28, x25, [sp, #256]
  40cc74:	stp	x24, x23, [sp, #272]
  40cc78:	stp	x20, x19, [sp, #304]
  40cc7c:	mov	x20, x1
  40cc80:	mov	x19, x0
  40cc84:	mov	w1, #0x96                  	// #150
  40cc88:	movk	x22, #0xff80, lsl #32
  40cc8c:	add	x23, x29, #0x50
  40cc90:	add	x24, x8, #0x80
  40cc94:	add	x25, x9, #0x30
  40cc98:	stp	x2, x3, [x29, #-112]
  40cc9c:	stp	x4, x5, [x29, #-96]
  40cca0:	stp	x6, x7, [x29, #-80]
  40cca4:	stp	q1, q2, [sp, #16]
  40cca8:	stp	q3, q4, [sp, #48]
  40ccac:	str	q0, [sp]
  40ccb0:	stp	q5, q6, [sp, #80]
  40ccb4:	str	q7, [sp, #112]
  40ccb8:	mov	x0, x19
  40ccbc:	bl	40cb7c <argp_failure@@Base+0x2ab0>
  40ccc0:	cbz	w0, 40cd10 <argp_failure@@Base+0x2c44>
  40ccc4:	stp	x24, x22, [x29, #-16]
  40ccc8:	stp	x23, x25, [x29, #-32]
  40cccc:	ldp	x0, x8, [x19, #56]
  40ccd0:	ldp	q0, q1, [x29, #-32]
  40ccd4:	sub	x3, x29, #0x40
  40ccd8:	mov	x2, x20
  40ccdc:	sub	x21, x8, x0
  40cce0:	mov	x1, x21
  40cce4:	stp	q0, q1, [x29, #-64]
  40cce8:	bl	401e40 <vsnprintf@plt>
  40ccec:	add	w8, w0, #0x1
  40ccf0:	cmp	x21, w0, sxtw
  40ccf4:	sxtw	x1, w8
  40ccf8:	b.ls	40ccb8 <argp_failure@@Base+0x2bec>  // b.plast
  40ccfc:	ldr	x8, [x19, #56]
  40cd00:	sxtw	x0, w0
  40cd04:	add	x8, x8, x0
  40cd08:	str	x8, [x19, #56]
  40cd0c:	b	40cd14 <argp_failure@@Base+0x2c48>
  40cd10:	mov	x0, #0xffffffffffffffff    	// #-1
  40cd14:	ldp	x20, x19, [sp, #304]
  40cd18:	ldp	x22, x21, [sp, #288]
  40cd1c:	ldp	x24, x23, [sp, #272]
  40cd20:	ldp	x28, x25, [sp, #256]
  40cd24:	ldp	x29, x30, [sp, #240]
  40cd28:	add	sp, sp, #0x140
  40cd2c:	ret
  40cd30:	stp	x29, x30, [sp, #-64]!
  40cd34:	mov	x29, sp
  40cd38:	stp	x19, x20, [sp, #16]
  40cd3c:	adrp	x20, 420000 <argp_failure@@Base+0x15f34>
  40cd40:	add	x20, x20, #0xdf0
  40cd44:	stp	x21, x22, [sp, #32]
  40cd48:	adrp	x21, 420000 <argp_failure@@Base+0x15f34>
  40cd4c:	add	x21, x21, #0xde8
  40cd50:	sub	x20, x20, x21
  40cd54:	mov	w22, w0
  40cd58:	stp	x23, x24, [sp, #48]
  40cd5c:	mov	x23, x1
  40cd60:	mov	x24, x2
  40cd64:	bl	401a60 <memcpy@plt-0x40>
  40cd68:	cmp	xzr, x20, asr #3
  40cd6c:	b.eq	40cd98 <argp_failure@@Base+0x2ccc>  // b.none
  40cd70:	asr	x20, x20, #3
  40cd74:	mov	x19, #0x0                   	// #0
  40cd78:	ldr	x3, [x21, x19, lsl #3]
  40cd7c:	mov	x2, x24
  40cd80:	add	x19, x19, #0x1
  40cd84:	mov	x1, x23
  40cd88:	mov	w0, w22
  40cd8c:	blr	x3
  40cd90:	cmp	x20, x19
  40cd94:	b.ne	40cd78 <argp_failure@@Base+0x2cac>  // b.any
  40cd98:	ldp	x19, x20, [sp, #16]
  40cd9c:	ldp	x21, x22, [sp, #32]
  40cda0:	ldp	x23, x24, [sp, #48]
  40cda4:	ldp	x29, x30, [sp], #64
  40cda8:	ret
  40cdac:	nop
  40cdb0:	ret
  40cdb4:	nop
  40cdb8:	mov	x2, x1
  40cdbc:	mov	w1, w0
  40cdc0:	mov	w0, #0x0                   	// #0
  40cdc4:	b	401df0 <__fxstat@plt>

Disassembly of section .fini:

000000000040cdc8 <.fini>:
  40cdc8:	stp	x29, x30, [sp, #-16]!
  40cdcc:	mov	x29, sp
  40cdd0:	ldp	x29, x30, [sp], #16
  40cdd4:	ret
