Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Jul 12 14:53:08 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : top_level
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.080       -0.223                      9               259796        0.059        0.000                      0               259796        1.100        0.000                       0                 91931  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_1  {0.000 3.200}        6.400           156.239         
  clk_out2_clk_wiz_1  {0.000 6.696}        13.392          74.673          
  clkfbout_clk_wiz_1  {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_1       -0.080       -0.223                      9                37799        0.059        0.000                      0                37799        2.432        0.000                       0                 13879  
  clk_out2_clk_wiz_1        0.061        0.000                      0               221417        0.061        0.000                      0               221417        5.928        0.000                       0                 78048  
  clkfbout_clk_wiz_1                                                                                                                                                   43.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        4.683        0.000                      0                  290        0.263        0.000                      0                  290  
**async_default**   clk_out2_clk_wiz_1  clk_out2_clk_wiz_1       11.678        0.000                      0                  290        0.264        0.000                      0                  290  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            9  Failing Endpoints,  Worst Slack       -0.080ns,  Total Violation       -0.223ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         f  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 0.868ns (14.261%)  route 5.219ns (85.739%))
  Logic Levels:           15  (LUT6=15)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 4.700 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.188ns
    Clock Pessimism Removal (CPR):    -0.781ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.611    -2.188    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk_out1
    SLICE_X69Y141        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.223    -1.965 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=43, routed)          0.570    -1.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]
    SLICE_X70Y140        LUT6 (Prop_lut6_I1_O)        0.043    -1.352 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36/O
                         net (fo=1, routed)           0.437    -0.915    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_36_n_0
    SLICE_X68Y140        LUT6 (Prop_lut6_I5_O)        0.043    -0.872 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_27/O
                         net (fo=1, routed)           0.240    -0.632    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X66Y140        LUT6 (Prop_lut6_I2_O)        0.043    -0.589 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_14/O
                         net (fo=1, routed)           0.256    -0.333    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][7]_0
    SLICE_X66Y142        LUT6 (Prop_lut6_I1_O)        0.043    -0.290 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10/O
                         net (fo=13, routed)          0.374     0.084    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_10_n_0
    SLICE_X66Y144        LUT6 (Prop_lut6_I0_O)        0.043     0.127 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][2]_i_6/O
                         net (fo=3, routed)           0.268     0.395    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][15]_5
    SLICE_X64Y145        LUT6 (Prop_lut6_I5_O)        0.043     0.438 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19/O
                         net (fo=1, routed)           0.436     0.874    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_19_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I3_O)        0.043     0.917 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12/O
                         net (fo=1, routed)           0.328     1.245    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_12_n_0
    SLICE_X67Y146        LUT6 (Prop_lut6_I1_O)        0.043     1.288 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_8/O
                         net (fo=1, routed)           0.150     1.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][7]
    SLICE_X67Y146        LUT6 (Prop_lut6_I3_O)        0.043     1.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_3/O
                         net (fo=14, routed)          0.411     1.891    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]_1
    SLICE_X71Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.934 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_33/O
                         net (fo=1, routed)           0.479     2.414    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][11]_0
    SLICE_X70Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.457 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23/O
                         net (fo=1, routed)           0.364     2.821    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_23_n_0
    SLICE_X73Y147        LUT6 (Prop_lut6_I3_O)        0.043     2.864 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_11/O
                         net (fo=1, routed)           0.243     3.107    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][10]
    SLICE_X72Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.150 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][18]_i_2/O
                         net (fo=9, routed)           0.126     3.276    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[1]_3
    SLICE_X72Y147        LUT6 (Prop_lut6_I4_O)        0.043     3.319 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/dout[0]_i_3__0/O
                         net (fo=26, routed)          0.336     3.655    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[0]
    SLICE_X74Y149        LUT6 (Prop_lut6_I0_O)        0.043     3.698 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[4].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][19]_i_1__1/O
                         net (fo=2, routed)           0.201     3.899    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][25]_0[19]
    SLICE_X73Y150        FDRE                                         f  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.302     4.700    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk_out1
    SLICE_X73Y150        FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]/C
                         clock pessimism             -0.781     3.919    
                         clock uncertainty           -0.090     3.829    
    SLICE_X73Y150        FDRE (Setup_fdre_C_D)       -0.010     3.819    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.819    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 -0.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.RetGen[6].fsm.data_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.881%)  route 0.145ns (55.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.795    -0.541    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X18Y149        FDRE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.RetGen[6].fsm.data_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.423 r  nic_instance/accessMemory_arbiter/multipleRequesters.RetGen[6].fsm.data_reg_reg[26]/Q
                         net (fo=1, routed)           0.145    -0.278    nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/multipleRequesters.RetGen[6].fsm.data_reg_reg[63][26]
    SLICE_X18Y150        FDRE                                         r  nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.968    -0.650    nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X18Y150        FDRE                                         r  nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/C
                         clock pessimism              0.254    -0.396    
    SLICE_X18Y150        FDRE (Hold_fdre_C_D)         0.059    -0.337    nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.RetGen[6].fsm.data_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.881%)  route 0.145ns (55.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.795    -0.541    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X18Y149        FDRE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.RetGen[6].fsm.data_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.423 f  nic_instance/accessMemory_arbiter/multipleRequesters.RetGen[6].fsm.data_reg_reg[26]/Q
                         net (fo=1, routed)           0.145    -0.278    nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/multipleRequesters.RetGen[6].fsm.data_reg_reg[63][26]
    SLICE_X18Y150        FDRE                                         f  nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.968    -0.650    nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X18Y150        FDRE                                         r  nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]/C
                         clock pessimism              0.254    -0.396    
    SLICE_X18Y150        FDRE (Hold_fdre_C_D)         0.059    -0.337    nic_instance/acquireMutex_instance/data_path.accessMemory_call_group_0.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.667%)  route 0.238ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.738    -0.598    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X27Y190        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_fdre_C_Q)         0.091    -0.507 r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.238    -0.269    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/ADDRD1
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.961    -0.657    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/WCLK
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.072    -0.585    
    SLICE_X26Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.329    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.667%)  route 0.238ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.738    -0.598    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X27Y190        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_fdre_C_Q)         0.091    -0.507 f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.238    -0.269    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/ADDRD1
    SLICE_X26Y189        RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.961    -0.657    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/WCLK
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.072    -0.585    
    SLICE_X26Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.329    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.667%)  route 0.238ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.738    -0.598    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X27Y190        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_fdre_C_Q)         0.091    -0.507 r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.238    -0.269    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/ADDRD1
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.961    -0.657    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/WCLK
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.072    -0.585    
    SLICE_X26Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.329    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.667%)  route 0.238ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.738    -0.598    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X27Y190        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_fdre_C_Q)         0.091    -0.507 f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.238    -0.269    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/ADDRD1
    SLICE_X26Y189        RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.961    -0.657    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/WCLK
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.072    -0.585    
    SLICE_X26Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.329    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.667%)  route 0.238ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.738    -0.598    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X27Y190        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_fdre_C_Q)         0.091    -0.507 r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.238    -0.269    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/ADDRD1
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.961    -0.657    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/WCLK
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.072    -0.585    
    SLICE_X26Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.329    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.667%)  route 0.238ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.738    -0.598    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X27Y190        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_fdre_C_Q)         0.091    -0.507 f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.238    -0.269    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/ADDRD1
    SLICE_X26Y189        RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.961    -0.657    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/WCLK
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.072    -0.585    
    SLICE_X26Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.329    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.667%)  route 0.238ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.738    -0.598    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X27Y190        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_fdre_C_Q)         0.091    -0.507 r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.238    -0.269    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/ADDRD1
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.961    -0.657    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/WCLK
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.072    -0.585    
    SLICE_X26Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.329    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.091ns (27.667%)  route 0.238ns (72.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.738    -0.598    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
    SLICE_X27Y190        FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y190        FDRE (Prop_fdre_C_Q)         0.091    -0.507 f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.238    -0.269    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/ADDRD1
    SLICE_X26Y189        RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.961    -0.657    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/WCLK
    SLICE_X26Y189        RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.072    -0.585    
    SLICE_X26Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.329    nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.400       4.305      RAMB36_X5Y32     mac_rx_instance/rx_fifo_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.400       206.960    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X2Y183     nic_instance/ReceiveEngineDaemon_instance/data_path.ApIntNot_group_9.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X36Y182    nic_instance/transmitEngineDaemon_instance/data_path.W_count_1731_delayed_14_0_1775_inst_block.W_count_1731_delayed_14_0_1775_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.602ns  (logic 0.266ns (1.956%)  route 13.336ns (98.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 11.993 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 r  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.336    11.029    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/lopt_503
    SLICE_X127Y455       LUT4 (Prop_lut4_I1_O)        0.043    11.072 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero_glue_rst/O
                         net (fo=1, routed)           0.000    11.072    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero_glue_rst
    SLICE_X127Y455       FDSE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.604    11.993    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X127Y455       FDSE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero/C
                         clock pessimism             -0.796    11.197    
                         clock uncertainty           -0.098    11.099    
    SLICE_X127Y455       FDSE (Setup_fdse_C_D)        0.034    11.133    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero
  -------------------------------------------------------------------
                         required time                         11.133    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.602ns  (logic 0.266ns (1.956%)  route 13.336ns (98.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 11.993 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 f  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.336    11.029    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/lopt_503
    SLICE_X127Y455       LUT4 (Prop_lut4_I1_O)        0.043    11.072 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero_glue_rst/O
                         net (fo=1, routed)           0.000    11.072    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero_glue_rst
    SLICE_X127Y455       FDSE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.604    11.993    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X127Y455       FDSE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero/C
                         clock pessimism             -0.796    11.197    
                         clock uncertainty           -0.098    11.099    
    SLICE_X127Y455       FDSE (Setup_fdse_C_D)        0.034    11.133    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpsqrt64_bit_wise_instance/data_path.operator_short_sqrt_56_11848_block.call_stmt_13038_call/short_sqrt_56_CP_1892.short_sqrt_56_cp_element_group_70.gj_short_sqrt_56_cp_element_group_70/placegen[2].placeBlock.pI/non_zero
  -------------------------------------------------------------------
                         required time                         11.133    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.327ns  (logic 0.266ns (1.996%)  route 13.061ns (98.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.699ns = ( 11.693 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 r  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.061    10.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/lopt_189
    SLICE_X54Y333        LUT6 (Prop_lut6_I0_O)        0.043    10.798 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77_dpot1/O
                         net (fo=1, routed)           0.000    10.798    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77_dpot1
    SLICE_X54Y333        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.304    11.693    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X54Y333        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/C
                         clock pessimism             -0.796    10.897    
                         clock uncertainty           -0.098    10.799    
    SLICE_X54Y333        FDRE (Setup_fdre_C_D)        0.064    10.863    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.327ns  (logic 0.266ns (1.996%)  route 13.061ns (98.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.699ns = ( 11.693 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 f  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.061    10.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/lopt_189
    SLICE_X54Y333        LUT6 (Prop_lut6_I0_O)        0.043    10.798 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77_dpot1/O
                         net (fo=1, routed)           0.000    10.798    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77_dpot1
    SLICE_X54Y333        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.304    11.693    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X54Y333        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/C
                         clock pessimism             -0.796    10.897    
                         clock uncertainty           -0.098    10.799    
    SLICE_X54Y333        FDRE (Setup_fdre_C_D)        0.064    10.863    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.327ns  (logic 0.266ns (1.996%)  route 13.061ns (98.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.699ns = ( 11.693 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 r  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.061    10.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/lopt_189
    SLICE_X54Y333        LUT6 (Prop_lut6_I0_O)        0.043    10.798 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77_dpot1/O
                         net (fo=1, routed)           0.000    10.798    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77_dpot1
    SLICE_X54Y333        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.304    11.693    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X54Y333        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/C
                         clock pessimism             -0.796    10.897    
                         clock uncertainty           -0.098    10.799    
    SLICE_X54Y333        FDRE (Setup_fdre_C_D)        0.064    10.863    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.327ns  (logic 0.266ns (1.996%)  route 13.061ns (98.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.699ns = ( 11.693 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 f  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.061    10.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/lopt_189
    SLICE_X54Y333        LUT6 (Prop_lut6_I0_O)        0.043    10.798 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77_dpot1/O
                         net (fo=1, routed)           0.000    10.798    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77_dpot1
    SLICE_X54Y333        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.304    11.693    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X54Y333        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77/C
                         clock pessimism             -0.796    10.897    
                         clock uncertainty           -0.098    10.799    
    SLICE_X54Y333        FDRE (Setup_fdre_C_D)        0.064    10.863    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_locals_reg_77
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.523ns  (logic 0.266ns (1.967%)  route 13.257ns (98.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.891 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 r  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.257    10.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/lopt_103
    SLICE_X74Y403        LUT6 (Prop_lut6_I0_O)        0.043    10.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero_glue_rst/O
                         net (fo=1, routed)           0.000    10.993    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero_glue_rst
    SLICE_X74Y403        FDSE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.502    11.891    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/clk
    SLICE_X74Y403        FDSE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero/C
                         clock pessimism             -0.796    11.095    
                         clock uncertainty           -0.098    10.997    
    SLICE_X74Y403        FDSE (Setup_fdse_C_D)        0.064    11.061    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.523ns  (logic 0.266ns (1.967%)  route 13.257ns (98.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 11.891 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 f  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.257    10.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/lopt_103
    SLICE_X74Y403        LUT6 (Prop_lut6_I0_O)        0.043    10.993 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero_glue_rst/O
                         net (fo=1, routed)           0.000    10.993    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero_glue_rst
    SLICE_X74Y403        FDSE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.502    11.891    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/clk
    SLICE_X74Y403        FDSE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero/C
                         clock pessimism             -0.796    11.095    
                         clock uncertainty           -0.098    10.997    
    SLICE_X74Y403        FDSE (Setup_fdse_C_D)        0.064    11.061    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/regs_inst/fp_registers_daemon_instance/fp_registers_daemon_CP_126.fp_registers_daemon_cp_element_group_159.gj_fp_registers_daemon_cp_element_group_159/placegen[2].placeBlock.pI/non_zero
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 0.266ns (2.005%)  route 13.002ns (97.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 11.682 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 r  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.002    10.695    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/lopt_189
    SLICE_X57Y325        LUT6 (Prop_lut6_I0_O)        0.043    10.738 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28_dpot1/O
                         net (fo=1, routed)           0.000    10.738    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28_dpot1
    SLICE_X57Y325        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.293    11.682    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X57Y325        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28/C
                         clock pessimism             -0.796    10.886    
                         clock uncertainty           -0.098    10.788    
    SLICE_X57Y325        FDRE (Setup_fdre_C_D)        0.034    10.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 reset_sync_pre_buf_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.268ns  (logic 0.266ns (2.005%)  route 13.002ns (97.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 11.682 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.530ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.269    -2.530    clock
    SLICE_X65Y249        FDRE                                         r  reset_sync_pre_buf_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.223    -2.307 f  reset_sync_pre_buf_reg__0/Q
                         net (fo=4423, routed)       13.002    10.695    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/lopt_189
    SLICE_X57Y325        LUT6 (Prop_lut6_I0_O)        0.043    10.738 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28_dpot1/O
                         net (fo=1, routed)           0.000    10.738    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28_dpot1
    SLICE_X57Y325        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.293    11.682    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X57Y325        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28/C
                         clock pessimism             -0.796    10.886    
                         clock uncertainty           -0.098    10.788    
    SLICE_X57Y325        FDRE (Setup_fdre_C_D)        0.034    10.822    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_ins_reg_28
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.297ns (69.013%)  route 0.133ns (30.987%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.796    -0.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X66Y448        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y448        FDRE (Prop_fdre_C_Q)         0.118    -0.422 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_43/Q
                         net (fo=3, routed)           0.133    -0.289    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.normalize_64_call_group_4.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data[43]
    SLICE_X67Y448        LUT6 (Prop_lut6_I2_O)        0.028    -0.261 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut<31>/O
                         net (fo=1, routed)           0.000    -0.261    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_lut[31]
    SLICE_X67Y448        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085    -0.176 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<29>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.176    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[32]
    SLICE_X67Y449        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.151 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<33>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.150    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy[36]
    SLICE_X67Y450        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.109 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/comb_block/Madd_TwoOperand.TwoOpIntIntInt.result_var_cy<37>_CARRY4/O[0]
                         net (fo=3, routed)           0.000    -0.109    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/result[37]
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.163    -0.455    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X67Y450        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37/C
                         clock pessimism              0.214    -0.241    
    SLICE_X67Y450        FDRE (Hold_fdre_C_D)         0.070    -0.171    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/data_path.operator_short_divide_53_pipelined_optimised_11222_block.call_stmt_12431_call/data_path.ApIntAdd_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.queue_array_0_37
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 6.696 }
Period(ns):         13.392
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         13.392      11.367     RAMB36_X5Y99     bram/bbGen[0].bb/mem_array_reg_5_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.392      199.968    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.696       5.928      SLICE_X42Y196    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.InportGroup_1.CORE_BUS_REQUEST_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.696       5.928      SLICE_X40Y192    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.InportGroup_1.CORE_BUS_REQUEST_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clocking1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         45.000      43.591     BUFGCTRL_X0Y18   clocking1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.330ns (23.904%)  route 1.051ns (76.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 5.053 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.994ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.805    -1.994    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X17Y140        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.204    -1.790 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.126    -1.205 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.591    -0.613    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X22Y132        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.655     5.053    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y132        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.706     4.347    
                         clock uncertainty           -0.090     4.257    
    SLICE_X22Y132        FDPE (Recov_fdpe_C_PRE)     -0.187     4.070    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.070    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.330ns (23.904%)  route 1.051ns (76.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 5.053 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.994ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.805    -1.994    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X17Y140        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.204    -1.790 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.126    -1.205 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.591    -0.613    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X22Y132        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.655     5.053    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y132        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.706     4.347    
                         clock uncertainty           -0.090     4.257    
    SLICE_X22Y132        FDPE (Recov_fdpe_C_PRE)     -0.187     4.070    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.070    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.330ns (23.904%)  route 1.051ns (76.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 5.053 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.994ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.805    -1.994    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X17Y140        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.204    -1.790 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.331    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X17Y140        LUT2 (Prop_lut2_I1_O)        0.126    -1.205 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.591    -0.613    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X22Y132        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.655     5.053    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y132        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.706     4.347    
                         clock uncertainty           -0.090     4.257    
    SLICE_X22Y132        FDPE (Recov_fdpe_C_PRE)     -0.187     4.070    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.070    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.259ns (18.406%)  route 1.148ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 4.704 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.684ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.442    -2.357    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y192        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.098 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.148    -0.950    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X60Y195        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.306     4.704    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X60Y195        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.684     4.020    
                         clock uncertainty           -0.090     3.930    
    SLICE_X60Y195        FDCE (Recov_fdce_C_CLR)     -0.187     3.743    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.259ns (18.406%)  route 1.148ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 4.704 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.684ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.442    -2.357    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y192        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.098 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.148    -0.950    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X60Y195        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.306     4.704    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y195        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.684     4.020    
                         clock uncertainty           -0.090     3.930    
    SLICE_X60Y195        FDCE (Recov_fdce_C_CLR)     -0.154     3.776    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.259ns (18.406%)  route 1.148ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 4.704 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.684ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.442    -2.357    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y192        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.098 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.148    -0.950    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X60Y195        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.306     4.704    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y195        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.684     4.020    
                         clock uncertainty           -0.090     3.930    
    SLICE_X60Y195        FDCE (Recov_fdce_C_CLR)     -0.154     3.776    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.259ns (18.406%)  route 1.148ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 4.704 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.684ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.442    -2.357    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y192        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.098 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.148    -0.950    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X60Y195        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.306     4.704    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y195        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism             -0.684     4.020    
                         clock uncertainty           -0.090     3.930    
    SLICE_X60Y195        FDCE (Recov_fdce_C_CLR)     -0.154     3.776    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.259ns (18.406%)  route 1.148ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 4.704 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.684ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.442    -2.357    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y192        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.098 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.148    -0.950    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X60Y195        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.306     4.704    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X60Y195        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                         clock pessimism             -0.684     4.020    
                         clock uncertainty           -0.090     3.930    
    SLICE_X60Y195        FDCE (Recov_fdce_C_CLR)     -0.154     3.776    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.259ns (18.914%)  route 1.110ns (81.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 4.764 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.442    -2.357    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y192        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.098 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.110    -0.987    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y196        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.366     4.764    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y196        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.708     4.056    
                         clock uncertainty           -0.090     3.966    
    SLICE_X59Y196        FDCE (Recov_fdce_C_CLR)     -0.212     3.754    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.259ns (18.914%)  route 1.110ns (81.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 4.764 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.442    -2.357    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y192        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.259    -2.098 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.110    -0.987    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y196        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.366     4.764    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y196        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                         clock pessimism             -0.708     4.056    
                         clock uncertainty           -0.090     3.966    
    SLICE_X59Y196        FDCE (Recov_fdce_C_CLR)     -0.212     3.754    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  4.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.090%)  route 0.109ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.790    -0.546    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y136        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDPE (Prop_fdpe_C_Q)         0.118    -0.428 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.109    -0.319    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y137        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.035    -0.583    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y137        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.051    -0.532    
    SLICE_X18Y137        FDCE (Remov_fdce_C_CLR)     -0.050    -0.582    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.090%)  route 0.109ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.790    -0.546    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y136        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDPE (Prop_fdpe_C_Q)         0.118    -0.428 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.109    -0.319    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y137        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.035    -0.583    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y137        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.051    -0.532    
    SLICE_X18Y137        FDCE (Remov_fdce_C_CLR)     -0.050    -0.582    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.090%)  route 0.109ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.790    -0.546    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y136        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDPE (Prop_fdpe_C_Q)         0.118    -0.428 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.109    -0.319    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y137        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.035    -0.583    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y137        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.051    -0.532    
    SLICE_X18Y137        FDCE (Remov_fdce_C_CLR)     -0.050    -0.582    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.090%)  route 0.109ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.790    -0.546    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y136        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDPE (Prop_fdpe_C_Q)         0.118    -0.428 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.109    -0.319    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y137        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.035    -0.583    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y137        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.051    -0.532    
    SLICE_X18Y137        FDCE (Remov_fdce_C_CLR)     -0.050    -0.582    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.090%)  route 0.109ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.790    -0.546    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y136        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDPE (Prop_fdpe_C_Q)         0.118    -0.428 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.109    -0.319    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y137        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.035    -0.583    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y137        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.051    -0.532    
    SLICE_X18Y137        FDCE (Remov_fdce_C_CLR)     -0.050    -0.582    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.090%)  route 0.109ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.790    -0.546    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y136        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDPE (Prop_fdpe_C_Q)         0.118    -0.428 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.109    -0.319    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X18Y137        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.035    -0.583    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X18Y137        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.051    -0.532    
    SLICE_X18Y137        FDCE (Remov_fdce_C_CLR)     -0.050    -0.582    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.387%)  route 0.112ns (48.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y132        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDPE (Prop_fdpe_C_Q)         0.118    -0.431 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.112    -0.319    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y132        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.027    -0.591    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y132        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.074    -0.517    
    SLICE_X25Y132        FDCE (Remov_fdce_C_CLR)     -0.069    -0.586    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.387%)  route 0.112ns (48.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y132        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDPE (Prop_fdpe_C_Q)         0.118    -0.431 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.112    -0.319    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y132        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.027    -0.591    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y132        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.074    -0.517    
    SLICE_X25Y132        FDCE (Remov_fdce_C_CLR)     -0.069    -0.586    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.387%)  route 0.112ns (48.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y132        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDPE (Prop_fdpe_C_Q)         0.118    -0.431 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.112    -0.319    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y132        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.027    -0.591    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y132        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.074    -0.517    
    SLICE_X25Y132        FDCE (Remov_fdce_C_CLR)     -0.069    -0.586    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.387%)  route 0.112ns (48.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y132        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDPE (Prop_fdpe_C_Q)         0.118    -0.431 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.112    -0.319    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y132        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=13877, routed)       1.027    -0.591    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y132        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.074    -0.517    
    SLICE_X25Y132        FDCE (Remov_fdce_C_CLR)     -0.069    -0.586    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.330ns (23.385%)  route 1.081ns (76.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 12.044 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.800    -1.999    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X28Y141        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDRE (Prop_fdre_C_Q)         0.204    -1.795 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.336    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X28Y141        LUT2 (Prop_lut2_I1_O)        0.126    -1.210 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.622    -0.588    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y138        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.655    12.044    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.678    11.366    
                         clock uncertainty           -0.098    11.268    
    SLICE_X28Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    11.090    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.090    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                 11.678    

Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.330ns (23.385%)  route 1.081ns (76.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 12.044 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.800    -1.999    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X28Y141        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDRE (Prop_fdre_C_Q)         0.204    -1.795 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.336    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X28Y141        LUT2 (Prop_lut2_I1_O)        0.126    -1.210 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.622    -0.588    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y138        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.655    12.044    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.678    11.366    
                         clock uncertainty           -0.098    11.268    
    SLICE_X28Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    11.090    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.090    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                 11.678    

Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.330ns (23.385%)  route 1.081ns (76.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 12.044 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.800    -1.999    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X28Y141        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDRE (Prop_fdre_C_Q)         0.204    -1.795 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.336    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X28Y141        LUT2 (Prop_lut2_I1_O)        0.126    -1.210 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.622    -0.588    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X28Y138        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.655    12.044    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.678    11.366    
                         clock uncertainty           -0.098    11.268    
    SLICE_X28Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    11.090    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.090    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                 11.678    

Slack (MET) :             11.703ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.259ns (19.604%)  route 1.062ns (80.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 12.050 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.809    -1.990    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y140        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y140        FDPE (Prop_fdpe_C_Q)         0.259    -1.731 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.062    -0.669    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X16Y139        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.661    12.050    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X16Y139        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.706    11.344    
                         clock uncertainty           -0.098    11.246    
    SLICE_X16Y139        FDCE (Recov_fdce_C_CLR)     -0.212    11.034    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                 11.703    

Slack (MET) :             11.703ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.259ns (19.604%)  route 1.062ns (80.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 12.050 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.809    -1.990    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y140        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y140        FDPE (Prop_fdpe_C_Q)         0.259    -1.731 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.062    -0.669    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X16Y139        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.661    12.050    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X16Y139        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.706    11.344    
                         clock uncertainty           -0.098    11.246    
    SLICE_X16Y139        FDCE (Recov_fdce_C_CLR)     -0.212    11.034    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                 11.703    

Slack (MET) :             11.703ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.259ns (19.604%)  route 1.062ns (80.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 12.050 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.809    -1.990    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y140        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y140        FDPE (Prop_fdpe_C_Q)         0.259    -1.731 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.062    -0.669    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X16Y139        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.661    12.050    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X16Y139        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.706    11.344    
                         clock uncertainty           -0.098    11.246    
    SLICE_X16Y139        FDCE (Recov_fdce_C_CLR)     -0.212    11.034    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                 11.703    

Slack (MET) :             11.703ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.259ns (19.604%)  route 1.062ns (80.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 12.050 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.809    -1.990    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y140        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y140        FDPE (Prop_fdpe_C_Q)         0.259    -1.731 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.062    -0.669    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X16Y139        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.661    12.050    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X16Y139        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.706    11.344    
                         clock uncertainty           -0.098    11.246    
    SLICE_X16Y139        FDCE (Recov_fdce_C_CLR)     -0.212    11.034    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                 11.703    

Slack (MET) :             11.703ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.259ns (19.604%)  route 1.062ns (80.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 12.050 - 13.392 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.809    -1.990    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y140        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y140        FDPE (Prop_fdpe_C_Q)         0.259    -1.731 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.062    -0.669    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X16Y139        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.661    12.050    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X16Y139        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                         clock pessimism             -0.706    11.344    
                         clock uncertainty           -0.098    11.246    
    SLICE_X16Y139        FDCE (Recov_fdce_C_CLR)     -0.212    11.034    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                 11.703    

Slack (MET) :             11.712ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.223ns (16.905%)  route 1.096ns (83.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 11.824 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.574    -2.225    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y192        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y192        FDPE (Prop_fdpe_C_Q)         0.223    -2.002 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.096    -0.906    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y192        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.435    11.824    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y192        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.708    11.116    
                         clock uncertainty           -0.098    11.018    
    SLICE_X31Y192        FDCE (Recov_fdce_C_CLR)     -0.212    10.806    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                 11.712    

Slack (MET) :             11.712ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.392ns  (clk_out2_clk_wiz_1 rise@13.392ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.223ns (16.905%)  route 1.096ns (83.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 11.824 - 13.392 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.574    -2.225    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y192        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y192        FDPE (Prop_fdpe_C_Q)         0.223    -2.002 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.096    -0.906    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X31Y192        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     13.392    13.392 r  
    H19                                               0.000    13.392 r  clk_p (IN)
                         net (fo=0)                   0.000    13.392    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    14.119 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    15.105    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     8.311 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    10.306    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.389 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.435    11.824    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y192        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.708    11.116    
                         clock uncertainty           -0.098    11.018    
    SLICE_X31Y192        FDCE (Recov_fdce_C_CLR)     -0.212    10.806    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                 11.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.253%)  route 0.148ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.449 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.148    -0.300    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y134        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.029    -0.589    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X24Y134        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.074    -0.515    
    SLICE_X24Y134        FDCE (Remov_fdce_C_CLR)     -0.050    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.253%)  route 0.148ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.449 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.148    -0.300    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y134        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.029    -0.589    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X24Y134        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.074    -0.515    
    SLICE_X24Y134        FDCE (Remov_fdce_C_CLR)     -0.050    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.253%)  route 0.148ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.449 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.148    -0.300    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y134        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.029    -0.589    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X24Y134        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.074    -0.515    
    SLICE_X24Y134        FDCE (Remov_fdce_C_CLR)     -0.050    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.253%)  route 0.148ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.449 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.148    -0.300    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y134        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.029    -0.589    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X24Y134        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.074    -0.515    
    SLICE_X24Y134        FDCE (Remov_fdce_C_CLR)     -0.050    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.253%)  route 0.148ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.449 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.148    -0.300    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y134        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.029    -0.589    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X24Y134        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.074    -0.515    
    SLICE_X24Y134        FDCE (Remov_fdce_C_CLR)     -0.050    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.253%)  route 0.148ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.449 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.148    -0.300    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X24Y134        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.029    -0.589    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X24Y134        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.074    -0.515    
    SLICE_X24Y134        FDCE (Remov_fdce_C_CLR)     -0.050    -0.565    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.367%)  route 0.111ns (52.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.787    -0.549    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y138        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDPE (Prop_fdpe_C_Q)         0.100    -0.449 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.111    -0.338    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X28Y137        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       1.030    -0.588    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y137        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.051    -0.537    
    SLICE_X28Y137        FDCE (Remov_fdce_C_CLR)     -0.069    -0.606    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.267%)  route 0.155ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.705    -0.631    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y192        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y192        FDPE (Prop_fdpe_C_Q)         0.100    -0.531 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.155    -0.376    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y192        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.928    -0.690    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y192        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.094    -0.596    
    SLICE_X36Y192        FDCE (Remov_fdce_C_CLR)     -0.050    -0.646    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.267%)  route 0.155ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.705    -0.631    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y192        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y192        FDPE (Prop_fdpe_C_Q)         0.100    -0.531 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.155    -0.376    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y192        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.928    -0.690    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y192        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.094    -0.596    
    SLICE_X36Y192        FDCE (Remov_fdce_C_CLR)     -0.050    -0.646    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.696ns period=13.392ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.267%)  route 0.155ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.705    -0.631    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y192        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y192        FDPE (Prop_fdpe_C_Q)         0.100    -0.531 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.155    -0.376    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y192        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=78046, routed)       0.928    -0.690    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y192        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.094    -0.596    
    SLICE_X36Y192        FDCE (Remov_fdce_C_CLR)     -0.050    -0.646    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.270    





