{
  "Top": "forward",
  "RtlTop": "forward",
  "RtlPrefix": "",
  "RtlSubPrefix": "forward_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "v69": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v69_address0",
          "name": "v69_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v69_ce0",
          "name": "v69_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v69_d0",
          "name": "v69_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v69_q0",
          "name": "v69_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v69_we0",
          "name": "v69_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v69_address1",
          "name": "v69_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v69_ce1",
          "name": "v69_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v69_d1",
          "name": "v69_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v69_q1",
          "name": "v69_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v69_we1",
          "name": "v69_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v70": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v70_address0",
          "name": "v70_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v70_ce0",
          "name": "v70_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v70_d0",
          "name": "v70_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v70_q0",
          "name": "v70_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v70_we0",
          "name": "v70_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v70_address1",
          "name": "v70_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v70_ce1",
          "name": "v70_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v70_d1",
          "name": "v70_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v70_q1",
          "name": "v70_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v70_we1",
          "name": "v70_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v71": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v71_address0",
          "name": "v71_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v71_ce0",
          "name": "v71_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v71_d0",
          "name": "v71_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v71_q0",
          "name": "v71_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v71_we0",
          "name": "v71_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v71_address1",
          "name": "v71_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v71_ce1",
          "name": "v71_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v71_d1",
          "name": "v71_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v71_q1",
          "name": "v71_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v71_we1",
          "name": "v71_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v72": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v72_address0",
          "name": "v72_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v72_ce0",
          "name": "v72_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v72_d0",
          "name": "v72_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v72_q0",
          "name": "v72_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v72_we0",
          "name": "v72_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v72_address1",
          "name": "v72_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v72_ce1",
          "name": "v72_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v72_d1",
          "name": "v72_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v72_q1",
          "name": "v72_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v72_we1",
          "name": "v72_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -flow=impl"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "forward"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "935732",
    "Latency": "935769"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "forward",
    "Version": "1.0",
    "DisplayName": "Forward",
    "Revision": "2113606490",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_forward_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/DepthwiseSeparableConvBlock.cpp"],
    "Vhdl": [
      "impl\/vhdl\/forward_ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1.vhd",
      "impl\/vhdl\/forward_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/forward_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/forward_fifo_w32_d100352_A.vhd",
      "impl\/vhdl\/forward_fifo_w32_d103968_A.vhd",
      "impl\/vhdl\/forward_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/forward_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/forward_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/forward_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/forward_mac_muladd_12s_7ns_8s_17_4_1.vhd",
      "impl\/vhdl\/forward_mul_4ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/forward_node0.vhd",
      "impl\/vhdl\/forward_node1.vhd",
      "impl\/vhdl\/forward_node2.vhd",
      "impl\/vhdl\/forward_node3.vhd",
      "impl\/vhdl\/forward_node3_v43_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_node3_v44_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_node4.vhd",
      "impl\/vhdl\/forward_node4_Pipeline_loop15_loop16_loop17.vhd",
      "impl\/vhdl\/forward_node4_Pipeline_loop18_loop19_loop20.vhd",
      "impl\/vhdl\/forward_node4_v60_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/forward_start_for_node0_U0.vhd",
      "impl\/vhdl\/forward_start_for_node1_U0.vhd",
      "impl\/vhdl\/forward.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/forward_ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1.v",
      "impl\/verilog\/forward_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/forward_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/forward_fifo_w32_d100352_A.v",
      "impl\/verilog\/forward_fifo_w32_d103968_A.v",
      "impl\/verilog\/forward_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/forward_flow_control_loop_pipe.v",
      "impl\/verilog\/forward_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/forward_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/forward_hls_deadlock_detection_unit.v",
      "impl\/verilog\/forward_hls_deadlock_detector.vh",
      "impl\/verilog\/forward_hls_deadlock_report_unit.vh",
      "impl\/verilog\/forward_mac_muladd_12s_7ns_8s_17_4_1.v",
      "impl\/verilog\/forward_mul_4ns_8ns_11_1_1.v",
      "impl\/verilog\/forward_node0.v",
      "impl\/verilog\/forward_node1.v",
      "impl\/verilog\/forward_node2.v",
      "impl\/verilog\/forward_node3.v",
      "impl\/verilog\/forward_node3_v43_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_node3_v44_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_node4.v",
      "impl\/verilog\/forward_node4_Pipeline_loop15_loop16_loop17.v",
      "impl\/verilog\/forward_node4_Pipeline_loop18_loop19_loop20.v",
      "impl\/verilog\/forward_node4_v60_RAM_AUTO_1R1W.v",
      "impl\/verilog\/forward_start_for_node0_U0.v",
      "impl\/verilog\/forward_start_for_node1_U0.v",
      "impl\/verilog\/forward.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/forward_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/forward_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/forward.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "forward_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name forward_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "forward_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name forward_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "v69_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"v69_address0": "DATA"},
      "ports": ["v69_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v69"
        }]
    },
    "v69_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v69_d0": "DATA"},
      "ports": ["v69_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v69"
        }]
    },
    "v69_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v69_q0": "DATA"},
      "ports": ["v69_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v69"
        }]
    },
    "v69_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"v69_address1": "DATA"},
      "ports": ["v69_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v69"
        }]
    },
    "v69_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v69_d1": "DATA"},
      "ports": ["v69_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v69"
        }]
    },
    "v69_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v69_q1": "DATA"},
      "ports": ["v69_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v69"
        }]
    },
    "v70_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"v70_address0": "DATA"},
      "ports": ["v70_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v70"
        }]
    },
    "v70_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v70_d0": "DATA"},
      "ports": ["v70_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v70"
        }]
    },
    "v70_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v70_q0": "DATA"},
      "ports": ["v70_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v70"
        }]
    },
    "v70_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"v70_address1": "DATA"},
      "ports": ["v70_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v70"
        }]
    },
    "v70_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v70_d1": "DATA"},
      "ports": ["v70_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v70"
        }]
    },
    "v70_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v70_q1": "DATA"},
      "ports": ["v70_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v70"
        }]
    },
    "v71_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"v71_address0": "DATA"},
      "ports": ["v71_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v71"
        }]
    },
    "v71_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v71_d0": "DATA"},
      "ports": ["v71_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v71"
        }]
    },
    "v71_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v71_q0": "DATA"},
      "ports": ["v71_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v71"
        }]
    },
    "v71_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"v71_address1": "DATA"},
      "ports": ["v71_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v71"
        }]
    },
    "v71_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v71_d1": "DATA"},
      "ports": ["v71_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v71"
        }]
    },
    "v71_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v71_q1": "DATA"},
      "ports": ["v71_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v71"
        }]
    },
    "v72_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"v72_address0": "DATA"},
      "ports": ["v72_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v72"
        }]
    },
    "v72_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v72_d0": "DATA"},
      "ports": ["v72_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v72"
        }]
    },
    "v72_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v72_q0": "DATA"},
      "ports": ["v72_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v72"
        }]
    },
    "v72_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"v72_address1": "DATA"},
      "ports": ["v72_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v72"
        }]
    },
    "v72_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v72_d1": "DATA"},
      "ports": ["v72_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v72"
        }]
    },
    "v72_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v72_q1": "DATA"},
      "ports": ["v72_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v72"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "v69_address0": {
      "dir": "out",
      "width": "17"
    },
    "v69_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v69_d0": {
      "dir": "out",
      "width": "32"
    },
    "v69_q0": {
      "dir": "in",
      "width": "32"
    },
    "v69_we0": {
      "dir": "out",
      "width": "1"
    },
    "v69_address1": {
      "dir": "out",
      "width": "17"
    },
    "v69_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v69_d1": {
      "dir": "out",
      "width": "32"
    },
    "v69_q1": {
      "dir": "in",
      "width": "32"
    },
    "v69_we1": {
      "dir": "out",
      "width": "1"
    },
    "v70_address0": {
      "dir": "out",
      "width": "6"
    },
    "v70_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v70_d0": {
      "dir": "out",
      "width": "32"
    },
    "v70_q0": {
      "dir": "in",
      "width": "32"
    },
    "v70_we0": {
      "dir": "out",
      "width": "1"
    },
    "v70_address1": {
      "dir": "out",
      "width": "6"
    },
    "v70_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v70_d1": {
      "dir": "out",
      "width": "32"
    },
    "v70_q1": {
      "dir": "in",
      "width": "32"
    },
    "v70_we1": {
      "dir": "out",
      "width": "1"
    },
    "v71_address0": {
      "dir": "out",
      "width": "7"
    },
    "v71_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v71_d0": {
      "dir": "out",
      "width": "32"
    },
    "v71_q0": {
      "dir": "in",
      "width": "32"
    },
    "v71_we0": {
      "dir": "out",
      "width": "1"
    },
    "v71_address1": {
      "dir": "out",
      "width": "7"
    },
    "v71_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v71_d1": {
      "dir": "out",
      "width": "32"
    },
    "v71_q1": {
      "dir": "in",
      "width": "32"
    },
    "v71_we1": {
      "dir": "out",
      "width": "1"
    },
    "v72_address0": {
      "dir": "out",
      "width": "17"
    },
    "v72_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v72_d0": {
      "dir": "out",
      "width": "32"
    },
    "v72_q0": {
      "dir": "in",
      "width": "32"
    },
    "v72_we0": {
      "dir": "out",
      "width": "1"
    },
    "v72_address1": {
      "dir": "out",
      "width": "17"
    },
    "v72_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v72_d1": {
      "dir": "out",
      "width": "32"
    },
    "v72_q1": {
      "dir": "in",
      "width": "32"
    },
    "v72_we1": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "forward",
      "Instances": [
        {
          "ModuleName": "node4",
          "InstanceName": "node4_U0",
          "Instances": [
            {
              "ModuleName": "node4_Pipeline_loop15_loop16_loop17",
              "InstanceName": "grp_node4_Pipeline_loop15_loop16_loop17_fu_28"
            },
            {
              "ModuleName": "node4_Pipeline_loop18_loop19_loop20",
              "InstanceName": "grp_node4_Pipeline_loop18_loop19_loop20_fu_34"
            }
          ]
        },
        {
          "ModuleName": "node3",
          "InstanceName": "node3_U0"
        },
        {
          "ModuleName": "node2",
          "InstanceName": "node2_U0"
        },
        {
          "ModuleName": "node1",
          "InstanceName": "node1_U0"
        },
        {
          "ModuleName": "node0",
          "InstanceName": "node0_U0"
        }
      ]
    },
    "Info": {
      "node4_Pipeline_loop15_loop16_loop17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node4_Pipeline_loop18_loop19_loop20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "node0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "node4_Pipeline_loop15_loop16_loop17": {
        "Latency": {
          "LatencyBest": "103974",
          "LatencyAvg": "103974",
          "LatencyWorst": "103974",
          "PipelineII": "103974",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.692"
        },
        "Loops": [{
            "Name": "loop15_loop16_loop17",
            "TripCount": "103968",
            "Latency": "103972",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "145",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "342",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node4_Pipeline_loop18_loop19_loop20": {
        "Latency": {
          "LatencyBest": "103977",
          "LatencyAvg": "103977",
          "LatencyWorst": "103977",
          "PipelineII": "103977",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.692"
        },
        "Loops": [{
            "Name": "loop18_loop19_loop20",
            "TripCount": "103968",
            "Latency": "103975",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "269",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "526",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node4": {
        "Latency": {
          "LatencyBest": "207954",
          "LatencyAvg": "207954",
          "LatencyWorst": "207954",
          "PipelineII": "207954",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.692"
        },
        "Area": {
          "BRAM_18K": "203",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "4",
          "DSP": "2",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "421",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "979",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node3": {
        "Latency": {
          "LatencyBest": "935731",
          "LatencyAvg": "935731",
          "LatencyWorst": "935731",
          "PipelineII": "935731",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.419"
        },
        "Loops": [{
            "Name": "loop10_loop11_loop12_loop13_loop14",
            "TripCount": "935712",
            "Latency": "935729",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "BRAM_18K": "203",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "4",
          "DSP": "7",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "1327",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1343",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node2": {
        "Latency": {
          "LatencyBest": "802830",
          "LatencyAvg": "802830",
          "LatencyWorst": "802830",
          "PipelineII": "802830",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.268"
        },
        "Loops": [{
            "Name": "loop6_loop7_loop8_loop9",
            "TripCount": "802816",
            "Latency": "802828",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "5",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "871",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "845",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node1": {
        "Latency": {
          "LatencyBest": "100368",
          "LatencyAvg": "100368",
          "LatencyWorst": "100368",
          "PipelineII": "100368",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Loops": [{
            "Name": "loop3_loop4_loop5",
            "TripCount": "100352",
            "Latency": "100366",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "670",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "476",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "node0": {
        "Latency": {
          "LatencyBest": "100355",
          "LatencyAvg": "100355",
          "LatencyWorst": "100355",
          "PipelineII": "100355",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.690"
        },
        "Loops": [{
            "Name": "loop0_loop1_loop2",
            "TripCount": "100352",
            "Latency": "100353",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "120",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "376",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "forward": {
        "Latency": {
          "LatencyBest": "935769",
          "LatencyAvg": "935769",
          "LatencyWorst": "935769",
          "PipelineII": "935732",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.419"
        },
        "Area": {
          "BRAM_18K": "410",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "9",
          "DSP": "19",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "3792",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "4374",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-17 17:50:26 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
