Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\colli\OneDrive\Fall23\371\Labs\lab4\Part2\iclk.qsys --block-symbol-file --output-directory=C:\Users\colli\OneDrive\Fall23\371\Labs\lab4\Part2\iclk --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Part2/iclk.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 20.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\colli\OneDrive\Fall23\371\Labs\lab4\Part2\iclk.qsys --synthesis=VHDL --output-directory=C:\Users\colli\OneDrive\Fall23\371\Labs\lab4\Part2\iclk\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Part2/iclk.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 20.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: iclk: Generating iclk "iclk" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "iclk" instantiated altera_int_osc "int_osc_0"
Info: iclk: Done "iclk" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
