#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_02891b08 .scope module, "bic" "bic" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 4 "in"
    .port_info 3 /INPUT 1 "rst"
L_028a9298 .functor AND 1, L_028ede68, L_028edc58, C4<1>, C4<1>;
L_028a92e0 .functor OR 1, L_028edec0, L_028ed940, C4<0>, C4<0>;
L_028ee510 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v028ada30_0 .net/2u *"_s0", 3 0, L_028ee510;  1 drivers
L_028ee588 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v028ad7c8_0 .net/2u *"_s10", 3 0, L_028ee588;  1 drivers
v028ade50_0 .net *"_s12", 0 0, L_028ede68;  1 drivers
L_028ee5b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v028addf8_0 .net/2u *"_s14", 3 0, L_028ee5b0;  1 drivers
v028adbe8_0 .net *"_s16", 0 0, L_028edc58;  1 drivers
v028adc40_0 .net *"_s18", 0 0, L_028a9298;  1 drivers
v028adea8_0 .net *"_s2", 0 0, L_028eda48;  1 drivers
L_028ee5d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v028adc98_0 .net/2u *"_s20", 0 0, L_028ee5d8;  1 drivers
L_028ee600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v028adf00_0 .net/2u *"_s22", 0 0, L_028ee600;  1 drivers
v028adb38_0 .net *"_s26", 31 0, L_028ed520;  1 drivers
L_028ee628 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v028adf58_0 .net *"_s29", 27 0, L_028ee628;  1 drivers
L_028ee650 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v028adae0_0 .net/2u *"_s30", 31 0, L_028ee650;  1 drivers
v028adb90_0 .net *"_s32", 0 0, L_028edec0;  1 drivers
v028adcf0_0 .net *"_s35", 0 0, L_028ed940;  1 drivers
v028add48_0 .net *"_s36", 0 0, L_028a92e0;  1 drivers
L_028ee678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v028adda0_0 .net/2u *"_s38", 0 0, L_028ee678;  1 drivers
L_028ee538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0288dbb0_0 .net/2u *"_s4", 0 0, L_028ee538;  1 drivers
L_028ee560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v028eb668_0 .net/2u *"_s6", 0 0, L_028ee560;  1 drivers
v028eb718_0 .net "bitClk", 0 0, L_028ed6d8;  1 drivers
v028eb6c0_0 .net "bitCounterOut", 3 0, L_028ede10;  1 drivers
v028eb980_0 .net "bitRst", 0 0, L_028ed578;  1 drivers
o028b94f4 .functor BUFZ 1, C4<z>; HiZ drive
v028eb770_0 .net "en", 0 0, o028b94f4;  0 drivers
o028b950c .functor BUFZ 4, C4<zzzz>; HiZ drive
v028eb5b8_0 .net "in", 3 0, o028b950c;  0 drivers
v028eb7c8_0 .net "out", 0 0, L_028edd60;  1 drivers
o028b953c .functor BUFZ 1, C4<z>; HiZ drive
v028ebb90_0 .net "rst", 0 0, o028b953c;  0 drivers
L_028eda48 .cmp/eq 4, o028b950c, L_028ee510;
L_028ed6d8 .functor MUXZ 1, L_028ee560, L_028ee538, L_028eda48, C4<>;
L_028ede68 .cmp/eq 4, L_028ede10, L_028ee588;
L_028edc58 .cmp/eq 4, o028b950c, L_028ee5b0;
L_028edd60 .functor MUXZ 1, L_028ee600, L_028ee5d8, L_028a9298, C4<>;
L_028ed520 .concat [ 4 28 0 0], L_028ede10, L_028ee628;
L_028edec0 .cmp/eq 32, L_028ed520, L_028ee650;
L_028ed940 .reduce/nor o028b94f4;
L_028ed578 .functor MUXZ 1, o028b953c, L_028ee678, L_028a92e0, C4<>;
S_02891808 .scope module, "bitCounter" "up_counter" 2 11, 3 1 0, S_02891b08;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v028ad140_0 .net "clk", 0 0, L_028ed6d8;  alias, 1 drivers
v028ad6c0_0 .net "out", 3 0, L_028ede10;  alias, 1 drivers
v028ad980_0 .net "q0_bar", 0 0, L_028a91c0;  1 drivers
v028ad508_0 .net "q1_bar", 0 0, L_028a9208;  1 drivers
v028ad560_0 .net "q2_bar", 0 0, L_028a9058;  1 drivers
v028ad718_0 .net "q3_bar", 0 0, L_028a9448;  1 drivers
v028ad9d8_0 .net "rst", 0 0, L_028ed578;  alias, 1 drivers
L_028ede10 .concat8 [ 1 1 1 1], v028ada88_0, v028ad038_0, v028ad2f8_0, v028ad4b0_0;
S_02897338 .scope module, "dff0" "dflipflop" 3 5, 4 7 0, S_02891808;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028a91c0 .functor NOT 1, v028ada88_0, C4<0>, C4<0>, C4<0>;
v028acfe0_0 .net "D", 0 0, L_028a91c0;  alias, 1 drivers
v028ad610_0 .net "clk", 0 0, L_028ed6d8;  alias, 1 drivers
v028ada88_0 .var "q", 0 0;
v028ad770_0 .net "qBar", 0 0, L_028a91c0;  alias, 1 drivers
v028ad248_0 .net "rst", 0 0, L_028ed578;  alias, 1 drivers
E_028b6308/0 .event negedge, v028ad248_0;
E_028b6308/1 .event posedge, v028ad610_0;
E_028b6308 .event/or E_028b6308/0, E_028b6308/1;
S_02897408 .scope module, "dff1" "dflipflop" 3 6, 4 7 0, S_02891808;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028a9208 .functor NOT 1, v028ad038_0, C4<0>, C4<0>, C4<0>;
v028ad400_0 .net "D", 0 0, L_028a9208;  alias, 1 drivers
v028ad2a0_0 .net "clk", 0 0, L_028a91c0;  alias, 1 drivers
v028ad038_0 .var "q", 0 0;
v028ad5b8_0 .net "qBar", 0 0, L_028a9208;  alias, 1 drivers
v028ad090_0 .net "rst", 0 0, L_028ed578;  alias, 1 drivers
E_028b63d0/0 .event negedge, v028ad248_0;
E_028b63d0/1 .event posedge, v028acfe0_0;
E_028b63d0 .event/or E_028b63d0/0, E_028b63d0/1;
S_01453a08 .scope module, "dff2" "dflipflop" 3 7, 4 7 0, S_02891808;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028a9058 .functor NOT 1, v028ad2f8_0, C4<0>, C4<0>, C4<0>;
v028ad0e8_0 .net "D", 0 0, L_028a9058;  alias, 1 drivers
v028ad878_0 .net "clk", 0 0, L_028a9208;  alias, 1 drivers
v028ad2f8_0 .var "q", 0 0;
v028ad820_0 .net "qBar", 0 0, L_028a9058;  alias, 1 drivers
v028ad350_0 .net "rst", 0 0, L_028ed578;  alias, 1 drivers
E_028b6830/0 .event negedge, v028ad248_0;
E_028b6830/1 .event posedge, v028ad400_0;
E_028b6830 .event/or E_028b6830/0, E_028b6830/1;
S_01453ad8 .scope module, "dff3" "dflipflop" 3 8, 4 7 0, S_02891808;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028a9448 .functor NOT 1, v028ad4b0_0, C4<0>, C4<0>, C4<0>;
v028ad3a8_0 .net "D", 0 0, L_028a9448;  alias, 1 drivers
v028ad458_0 .net "clk", 0 0, L_028a9058;  alias, 1 drivers
v028ad4b0_0 .var "q", 0 0;
v028ad928_0 .net "qBar", 0 0, L_028a9448;  alias, 1 drivers
v028ad668_0 .net "rst", 0 0, L_028ed578;  alias, 1 drivers
E_028b6628/0 .event negedge, v028ad248_0;
E_028b6628/1 .event posedge, v028ad0e8_0;
E_028b6628 .event/or E_028b6628/0, E_028b6628/1;
S_02891738 .scope module, "testbench" "testbench" 5 8;
 .timescale 0 0;
v028ee128_0 .net "character_sent", 0 0, v028ebcf0_0;  1 drivers
v028ee338_0 .net "data_in", 7 0, v028eb8d0_0;  1 drivers
v028ed838_0 .net "data_out", 0 0, v028ecb90_0;  1 drivers
v028ed788_0 .net "load", 0 0, v028eb9d8_0;  1 drivers
v028ed890_0 .net "majorClk", 0 0, v028ebe50_0;  1 drivers
v028ed8e8_0 .net "minorClk", 0 0, v028ebf58_0;  1 drivers
v028ed680_0 .net "rst", 0 0, v028ebbe8_0;  1 drivers
v028edba8_0 .net "transmit_enable", 0 0, v028ebda0_0;  1 drivers
S_0289a690 .scope module, "tester" "tester" 5 18, 5 26 0, S_02891738;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_out"
    .port_info 1 /INPUT 1 "character_sent"
    .port_info 2 /OUTPUT 8 "data_in"
    .port_info 3 /OUTPUT 1 "load"
    .port_info 4 /OUTPUT 1 "transmit_enable"
    .port_info 5 /OUTPUT 1 "minorClk"
    .port_info 6 /OUTPUT 1 "majorClk"
    .port_info 7 /OUTPUT 1 "rst"
P_028b6858 .param/l "stimDelay" 0 5 32, +C4<00000000000000000000000000010100>;
v028eb878_0 .net "character_sent", 0 0, v028ebcf0_0;  alias, 1 drivers
v028eb610_0 .var "data0", 7 0;
v028ebc98_0 .var "data1", 7 0;
v028eb820_0 .var "data2", 7 0;
v028eba30_0 .var "data3", 7 0;
v028eb8d0_0 .var "data_in", 7 0;
v028ebae0_0 .net "data_out", 0 0, v028ecb90_0;  alias, 1 drivers
v028eb928_0 .var/i "i", 31 0;
v028eb4b0_0 .var/i "j", 31 0;
v028eb9d8_0 .var "load", 0 0;
v028ebe50_0 .var "majorClk", 0 0;
v028ebf58_0 .var "minorClk", 0 0;
v028ebbe8_0 .var "rst", 0 0;
v028ebda0_0 .var "transmit_enable", 0 0;
S_0289a760 .scope module, "transmitter" "transmitter" 5 17, 6 1 0, S_02891738;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "data_out"
    .port_info 1 /OUTPUT 1 "character_sent"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 1 "transmit_enable"
    .port_info 5 /INPUT 1 "minorClk"
    .port_info 6 /INPUT 1 "majorClk"
    .port_info 7 /INPUT 1 "rst"
v028ee3e8_0 .net "character_sent", 0 0, v028ebcf0_0;  alias, 1 drivers
v028ee0d0_0 .net "counter", 3 0, L_028a9370;  1 drivers
v028ee440_0 .net "data_in", 7 0, v028eb8d0_0;  alias, 1 drivers
v028edfc8_0 .net "data_out", 0 0, v028ecb90_0;  alias, 1 drivers
v028ee230_0 .net "load", 0 0, v028eb9d8_0;  alias, 1 drivers
v028ee288_0 .net "majorClk", 0 0, v028ebe50_0;  alias, 1 drivers
v028ee020_0 .net "minorClk", 0 0, v028ebf58_0;  alias, 1 drivers
v028ee390_0 .net "rst", 0 0, v028ebbe8_0;  alias, 1 drivers
v028ee078_0 .net "transmit_enable", 0 0, v028ebda0_0;  alias, 1 drivers
S_02898ae8 .scope module, "bic" "bic_tr" 6 28, 2 22 0, S_0289a760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
P_028a9250 .param/l "OP_COUNTING" 0 2 33, +C4<00000000000000000000000000000001>;
P_028a9270 .param/l "OP_NOP" 0 2 32, +C4<00000000000000000000000000000000>;
L_028a94d8 .functor BUFZ 1, v028ebda0_0, C4<0>, C4<0>, C4<0>;
v028eba88_0 .net "clk", 0 0, v028ebe50_0;  alias, 1 drivers
v028ebb38_0 .var "counter", 3 0;
v028ebc40_0 .net "en", 0 0, v028ebda0_0;  alias, 1 drivers
v028ebcf0_0 .var "out", 0 0;
v028ebd48_0 .net "rst", 0 0, v028ebbe8_0;  alias, 1 drivers
v028ebdf8_0 .net "state", 0 0, L_028a94d8;  1 drivers
E_028b68a8 .event posedge, v028ebe50_0;
S_01455698 .scope module, "bsc" "bsc" 6 21, 7 1 0, S_0289a760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "minorClk"
    .port_info 3 /INPUT 1 "rst"
L_028a9370 .functor BUFZ 4, L_028edc00, C4<0000>, C4<0000>, C4<0000>;
L_028ee6a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v028ec878_0 .net/2u *"_s2", 0 0, L_028ee6a0;  1 drivers
v028ec820_0 .net "clockCounterOut", 3 0, L_028edc00;  1 drivers
v028ec980_0 .net "clockRst", 0 0, L_028edf18;  1 drivers
v028ec718_0 .net "en", 0 0, v028ebda0_0;  alias, 1 drivers
v028ec668_0 .net "minorClk", 0 0, v028ebf58_0;  alias, 1 drivers
v028ec9d8_0 .net "out", 3 0, L_028a9370;  alias, 1 drivers
v028ec6c0_0 .net "rst", 0 0, v028ebbe8_0;  alias, 1 drivers
L_028edf18 .functor MUXZ 1, L_028ee6a0, v028ebbe8_0, v028ebda0_0, C4<>;
S_01455768 .scope module, "clockCounter" "up_counter" 7 7, 3 1 0, S_01455698;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v028ec928_0 .net "clk", 0 0, v028ebf58_0;  alias, 1 drivers
v028ec4b0_0 .net "out", 3 0, L_028edc00;  alias, 1 drivers
v028ec508_0 .net "q0_bar", 0 0, L_028a9490;  1 drivers
v028ec7c8_0 .net "q1_bar", 0 0, L_028a90a0;  1 drivers
v028ec560_0 .net "q2_bar", 0 0, L_028a90e8;  1 drivers
v028ec5b8_0 .net "q3_bar", 0 0, L_028a9328;  1 drivers
v028ec610_0 .net "rst", 0 0, L_028edf18;  alias, 1 drivers
L_028edc00 .concat8 [ 1 1 1 1], v028ebf00_0, v028ec008_0, v028ec320_0, v028ebfb0_0;
S_02898718 .scope module, "dff0" "dflipflop" 3 5, 4 7 0, S_01455768;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028a9490 .functor NOT 1, v028ebf00_0, C4<0>, C4<0>, C4<0>;
v028ebea8_0 .net "D", 0 0, L_028a9490;  alias, 1 drivers
v028eb508_0 .net "clk", 0 0, v028ebf58_0;  alias, 1 drivers
v028ebf00_0 .var "q", 0 0;
v028eb560_0 .net "qBar", 0 0, L_028a9490;  alias, 1 drivers
v028ec0b8_0 .net "rst", 0 0, L_028edf18;  alias, 1 drivers
E_028b6970/0 .event negedge, v028ec0b8_0;
E_028b6970/1 .event posedge, v028ebf58_0;
E_028b6970 .event/or E_028b6970/0, E_028b6970/1;
S_028987e8 .scope module, "dff1" "dflipflop" 3 6, 4 7 0, S_01455768;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028a90a0 .functor NOT 1, v028ec008_0, C4<0>, C4<0>, C4<0>;
v028ec110_0 .net "D", 0 0, L_028a90a0;  alias, 1 drivers
v028ec168_0 .net "clk", 0 0, L_028a9490;  alias, 1 drivers
v028ec008_0 .var "q", 0 0;
v028ec1c0_0 .net "qBar", 0 0, L_028a90a0;  alias, 1 drivers
v028ec218_0 .net "rst", 0 0, L_028edf18;  alias, 1 drivers
E_028b6740/0 .event negedge, v028ec0b8_0;
E_028b6740/1 .event posedge, v028ebea8_0;
E_028b6740 .event/or E_028b6740/0, E_028b6740/1;
S_0145cfe0 .scope module, "dff2" "dflipflop" 3 7, 4 7 0, S_01455768;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028a90e8 .functor NOT 1, v028ec320_0, C4<0>, C4<0>, C4<0>;
v028ec270_0 .net "D", 0 0, L_028a90e8;  alias, 1 drivers
v028ec060_0 .net "clk", 0 0, L_028a90a0;  alias, 1 drivers
v028ec320_0 .var "q", 0 0;
v028ec2c8_0 .net "qBar", 0 0, L_028a90e8;  alias, 1 drivers
v028ec378_0 .net "rst", 0 0, L_028edf18;  alias, 1 drivers
E_028b6790/0 .event negedge, v028ec0b8_0;
E_028b6790/1 .event posedge, v028ec110_0;
E_028b6790 .event/or E_028b6790/0, E_028b6790/1;
S_0145d0b0 .scope module, "dff3" "dflipflop" 3 8, 4 7 0, S_01455768;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_028a9328 .functor NOT 1, v028ebfb0_0, C4<0>, C4<0>, C4<0>;
v028ec3d0_0 .net "D", 0 0, L_028a9328;  alias, 1 drivers
v028ec428_0 .net "clk", 0 0, L_028a90e8;  alias, 1 drivers
v028ebfb0_0 .var "q", 0 0;
v028ec8d0_0 .net "qBar", 0 0, L_028a9328;  alias, 1 drivers
v028ecbe8_0 .net "rst", 0 0, L_028edf18;  alias, 1 drivers
E_028b67b8/0 .event negedge, v028ec0b8_0;
E_028b67b8/1 .event posedge, v028ec270_0;
E_028b67b8 .event/or E_028b67b8/0, E_028b67b8/1;
S_0145eba0 .scope module, "pts" "parallel_to_serial" 6 11, 8 1 0, S_0289a760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /INPUT 4 "counter"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
P_028a9640 .param/l "OP_COUNTING" 0 8 13, C4<01>;
P_028a9660 .param/l "OP_NOP" 0 8 12, C4<00>;
v028eca30_0 .net "clk", 0 0, v028ebe50_0;  alias, 1 drivers
v028ec770_0 .var "count", 3 0;
v028eca88_0 .net "counter", 3 0, L_028a9370;  alias, 1 drivers
v028ecb38_0 .net "data_in", 7 0, v028eb8d0_0;  alias, 1 drivers
v028ecb90_0 .var "data_out", 0 0;
v028ecae0_0 .net "load", 0 0, v028eb9d8_0;  alias, 1 drivers
v028ee2e0_0 .net "rst", 0 0, v028ebbe8_0;  alias, 1 drivers
v028ee180_0 .var "state", 1 0;
v028ee1d8_0 .var "temp", 9 0;
    .scope S_02897338;
T_0 ;
    %wait E_028b6308;
    %load/vec4 v028ad248_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ada88_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v028acfe0_0;
    %store/vec4 v028ada88_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_02897408;
T_1 ;
    %wait E_028b63d0;
    %load/vec4 v028ad090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ad038_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v028ad400_0;
    %store/vec4 v028ad038_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_01453a08;
T_2 ;
    %wait E_028b6830;
    %load/vec4 v028ad350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ad2f8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v028ad0e8_0;
    %store/vec4 v028ad2f8_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01453ad8;
T_3 ;
    %wait E_028b6628;
    %load/vec4 v028ad668_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ad4b0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v028ad3a8_0;
    %store/vec4 v028ad4b0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0145eba0;
T_4 ;
    %wait E_028b68a8;
    %load/vec4 v028ee2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 512, 0, 10;
    %assign/vec4 v028ee1d8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v028ecb90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v028ee180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028ec770_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v028ee180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v028ecae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v028ecb38_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v028ee1d8_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v028ee180_0, 0;
T_4.5 ;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v028ee1d8_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v028ecb90_0, 0;
    %load/vec4 v028ee1d8_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v028ee1d8_0, 0;
    %load/vec4 v028ec770_0;
    %addi 1, 0, 4;
    %assign/vec4 v028ec770_0, 0;
    %load/vec4 v028ec770_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v028ee180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028ec770_0, 0;
T_4.7 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_02898718;
T_5 ;
    %wait E_028b6970;
    %load/vec4 v028ec0b8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf00_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v028ebea8_0;
    %store/vec4 v028ebf00_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_028987e8;
T_6 ;
    %wait E_028b6740;
    %load/vec4 v028ec218_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ec008_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v028ec110_0;
    %store/vec4 v028ec008_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0145cfe0;
T_7 ;
    %wait E_028b6790;
    %load/vec4 v028ec378_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ec320_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v028ec270_0;
    %store/vec4 v028ec320_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0145d0b0;
T_8 ;
    %wait E_028b67b8;
    %load/vec4 v028ecbe8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebfb0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v028ec3d0_0;
    %store/vec4 v028ebfb0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_02898ae8;
T_9 ;
    %wait E_028b68a8;
    %load/vec4 v028ebd48_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028ebb38_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v028ebcf0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v028ebcf0_0, 0;
    %load/vec4 v028ebdf8_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028ebb38_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v028ebb38_0;
    %addi 1, 0, 4;
    %assign/vec4 v028ebb38_0, 0;
    %load/vec4 v028ebb38_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v028ebcf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v028ebb38_0, 0;
T_9.5 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0289a690;
T_10 ;
    %pushi/vec4 116, 0, 8;
    %store/vec4 v028eb610_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0289a690;
T_11 ;
    %pushi/vec4 101, 0, 8;
    %store/vec4 v028ebc98_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0289a690;
T_12 ;
    %pushi/vec4 115, 0, 8;
    %store/vec4 v028eb820_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0289a690;
T_13 ;
    %pushi/vec4 116, 0, 8;
    %store/vec4 v028eba30_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0289a690;
T_14 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebda0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
T_14.0 ;
    %load/vec4 v028eb928_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebbe8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.2 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.4 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebbe8_0, 0, 1;
    %load/vec4 v028eb928_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028eb9d8_0, 0, 1;
    %load/vec4 v028eb610_0;
    %store/vec4 v028eb8d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.6 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.7, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.8 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.8;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028eb9d8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
T_14.10 ;
    %load/vec4 v028eb928_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.12 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.13, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.12;
T_14.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.14 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.15, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.14;
T_14.15 ;
    %load/vec4 v028eb928_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
    %jmp T_14.10;
T_14.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028eb9d8_0, 0, 1;
    %load/vec4 v028ebc98_0;
    %store/vec4 v028eb8d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.16 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.17, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.16;
T_14.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.18 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.19, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.18;
T_14.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028eb9d8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
T_14.20 ;
    %load/vec4 v028eb928_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.21, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.22 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.23, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.22;
T_14.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.24 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.25, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.24;
T_14.25 ;
    %load/vec4 v028eb928_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
    %jmp T_14.20;
T_14.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028eb9d8_0, 0, 1;
    %load/vec4 v028eb820_0;
    %store/vec4 v028eb8d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.26 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.27, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.26;
T_14.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.28 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.29, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.28;
T_14.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028eb9d8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
T_14.30 ;
    %load/vec4 v028eb928_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.31, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.32 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.33, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.32;
T_14.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.34 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.35, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.34;
T_14.35 ;
    %load/vec4 v028eb928_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
    %jmp T_14.30;
T_14.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028eb9d8_0, 0, 1;
    %load/vec4 v028eba30_0;
    %store/vec4 v028eb8d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.36 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.37, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.36;
T_14.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.38 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.39, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.38;
T_14.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028eb9d8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
T_14.40 ;
    %load/vec4 v028eb928_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_14.41, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.42 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.43, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.42;
T_14.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebe50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
T_14.44 ;
    %load/vec4 v028eb4b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.45, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v028ebf58_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v028eb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb4b0_0, 0, 32;
    %jmp T_14.44;
T_14.45 ;
    %load/vec4 v028eb928_0;
    %addi 1, 0, 32;
    %store/vec4 v028eb928_0, 0, 32;
    %jmp T_14.40;
T_14.41 ;
    %end;
    .thread T_14;
    .scope S_02891738;
T_15 ;
    %vpi_call 5 21 "$dumpfile", "transmitter.vcd" {0 0 0};
    %vpi_call 5 22 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./bic.v";
    "./up_counter.v";
    "./dflipflop.v";
    "transmitter_testbench.v";
    "./transmitter.v";
    "./bsc.v";
    "./parallel_to_serial.v";
