{:input (genetic.crossover/dumb-crossover 842357628 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif"))) (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10 , \\wire1_:missing , \\wire2_:missing_11 , \\wire:missing_edge , wire4_8, wire14_8);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  wire \\wire10_:missing ;\n  output wire14_8;\n  wire wire14_8;\n  wire \\wire15_:missing_29_30 ;\n  wire wire16_8;\n  wire \\wire16_:missing ;\n  wire wire17_8_33;\n  wire \\wire17_:missing ;\n  wire wire18_8;\n  wire wire19_10;\n  wire wire19_12;\n  wire \\wire19_21_:missing ;\n  wire wire19_23;\n  wire wire19_24;\n  wire wire19_25;\n  wire wire19_8_9;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire \\wire21_:missing ;\n  wire \\wire22_:missing_24 ;\n  wire \\wire22_:missing_25 ;\n  wire \\wire23_:missing_9 ;\n  wire wire27_32;\n  wire wire28;\n  input \\wire2_:missing_11 ;\n  wire \\wire2_:missing_11 ;\n  output wire4_8;\n  wire wire4_8;\n  wire wire7_11;\n  wire wire8_9;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_7_26 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { wire7_11, \\wire:missing_7_26  };\n  assign wire19_10 = 2'h1 >> wire19_23;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire21_:missing  = 4'h6 >> { \\wire19_21_:missing , \\wire19_21_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire22_:missing_25 , \\wire22_:missing_24  };\n  assign wire19_23 = 4'h6 >> { wire19_23, \\wire23_:missing_9  };\n  assign \\wire:missing_8  = 4'h6 >> { wire19_8_9, wire8_9 };\n  assign wire8_9 = 4'h8 >> { wire19_8_9, \\wire:missing_edge  };\n  assign \\wire10_:missing  = 4'h8 >> { \\wire0_:missing_10 , wire19_10 };\n  assign \\wire16_:missing  = 2'h1 >> wire16_8;\n  assign \\wire17_:missing  = 2'h1 >> wire17_8_33;\n  assign \\wire:missing_edge  = 2'h1 >> wire18_8;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire15_:missing_29_30  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_33  = wire17_8_33;\n  assign wire27_32 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire15_:missing_29_30 ;\n  assign \\wire:missing_edge  = \\wire15_:missing_29_30 ;\n  assign wire28 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire27_32;\n  assign \\wire:missing_7_26  = \\wire:missing_edge ;\n  assign \\wire22_:missing_25  = wire19_25;\n  assign \\wire22_:missing_24  = wire19_24;\n  assign \\wire:missing_edge  = wire19_12;\n  assign wire7_11 = \\wire2_:missing_11 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:3.1-70.10\" *)\nmodule postsynth(\\wire0_:missing_10 , \\wire1_:missing , \\wire2_:missing_11 , \\wire:missing_edge , wire4_8, wire14_8);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:5.9-5.27\" *)\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:8.10-8.18\" *)\n  output wire14_8;\n  wire wire14_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:10.8-10.30\" *)\n  wire \\wire15_:missing_29_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:17.8-17.17\" *)\n  wire wire19_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:23.9-23.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:29.8-29.17\" *)\n  wire wire27_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:30.8-30.14\" *)\n  wire wire28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:31.9-31.27\" *)\n  input \\wire2_:missing_11 ;\n  wire \\wire2_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:33.10-33.17\" *)\n  output wire4_8;\n  wire wire4_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:35.8-35.16\" *)\n  (* unused_bits = \"0\" *)\n  wire wire7_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:38.8-38.26\" *)\n  wire \\wire:missing_7_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/5357A3.v:40.10-40.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_8 = 1'hx;\n  assign \\wire15_:missing_29_30  = 1'h1;\n  assign wire19_12 = 1'h0;\n  assign wire27_32 = 1'h0;\n  assign wire28 = 1'h0;\n  assign wire4_8 = 1'hx;\n  assign wire7_11 = \\wire2_:missing_11 ;\n  assign \\wire:missing_7_26  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:07:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4/src/top.v'.\nSBY  1:07:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] Copy '/tmp/fuzzmount2DDF5D8C/5357A3.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4/src/5357A3.v'.\nSBY  1:07:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] Copy '/tmp/fuzzmount2DDF5D8C/5357A3.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4/src/5357A3.post.v'.\nSBY  1:07:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] engine_0: abc pdr\nSBY  1:07:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:07:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/5357A3.v:46$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/5357A3.v:46$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:07:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/5357A3.v:53$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/5357A3.v:53$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:07:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/5357A3.v:42$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/5357A3.v:42$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:07:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: Warning: Wire presynth.\\wire4_8 is used but has no driver.\nSBY  1:07:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: Warning: Wire presynth.\\wire14_8 is used but has no driver.\nSBY  1:07:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  1:07:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  1:07:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] base: finished (returncode=0)\nSBY  1:07:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:07:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] aig: Warning: Wire presynth.\\wire4_8 is used but has no driver.\nSBY  1:07:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] aig: Warning: Wire presynth.\\wire14_8 is used but has no driver.\nSBY  1:07:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  1:07:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] aig: finished (returncode=0)\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] engine_0: Warning: The network has no constraints.\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] engine_0: finished (returncode=0)\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] engine_0: Status returned by engine: FAIL\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4'.\nSBY  1:07:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu4m4wtz4] DONE (FAIL, rc=2)\n", :err ""}}}