{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683337901299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683337901305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 09:51:41 2023 " "Processing started: Sat May 06 09:51:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683337901305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337901305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AUTO_Buy -c AUTO_Buy " "Command: quartus_map --read_settings_files=on --write_settings_files=off AUTO_Buy -c AUTO_Buy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337901305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683337901709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683337901709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/sel_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/sel_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_drive " "Found entity 1: sel_drive" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_drive " "Found entity 1: seg_drive" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909576 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "machine_driver.v(159) " "Verilog HDL information at machine_driver.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/machine_driver.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683337909578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/machine_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/machine_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine_drive " "Found entity 1: machine_drive" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/machine_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_drive " "Found entity 1: led_drive" {  } { { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/lanterns.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/lanterns.v" { { "Info" "ISGN_ENTITY_NAME" "1 lanterns " "Found entity 1: lanterns" {  } { { "../src/lanterns.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/lanterns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/key_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/key_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_drive " "Found entity 1: key_drive" {  } { { "../src/key_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/key_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/freq_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/freq_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_select " "Found entity 1: freq_select" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/freq_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_drive " "Found entity 1: beep_drive" {  } { { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/auto_buy_fpga/src/auto_buy.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/auto_buy_fpga/src/auto_buy.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_Buy " "Found entity 1: AUTO_Buy" {  } { { "../src/AUTO_Buy.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337909594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AUTO_Buy " "Elaborating entity \"AUTO_Buy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683337909641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_drive sel_drive:inst_sel_drive " "Elaborating entity \"sel_drive\" for hierarchy \"sel_drive:inst_sel_drive\"" {  } { { "../src/AUTO_Buy.v" "inst_sel_drive" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337909668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 sel_driver.v(37) " "Verilog HDL assignment warning at sel_driver.v(37): truncated value with size 32 to match size of target (21)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909669 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state sel_driver.v(57) " "Verilog HDL Always Construct warning at sel_driver.v(57): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683337909670 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_out sel_driver.v(101) " "Verilog HDL Always Construct warning at sel_driver.v(101): variable \"price_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683337909670 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need sel_driver.v(109) " "Verilog HDL Always Construct warning at sel_driver.v(109): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683337909670 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need sel_driver.v(117) " "Verilog HDL Always Construct warning at sel_driver.v(117): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683337909670 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put sel_driver.v(125) " "Verilog HDL Always Construct warning at sel_driver.v(125): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683337909670 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put sel_driver.v(133) " "Verilog HDL Always Construct warning at sel_driver.v(133): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683337909670 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state5 sel_driver.v(57) " "Inferred latch for \"next_state.state5\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909671 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state4 sel_driver.v(57) " "Inferred latch for \"next_state.state4\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909671 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state3 sel_driver.v(57) " "Inferred latch for \"next_state.state3\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909671 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state2 sel_driver.v(57) " "Inferred latch for \"next_state.state2\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909671 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state1 sel_driver.v(57) " "Inferred latch for \"next_state.state1\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909671 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state0 sel_driver.v(57) " "Inferred latch for \"next_state.state0\" at sel_driver.v(57)" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337909671 "|AUTO_Buy|sel_drive:inst_sel_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drive seg_drive:inst_seg_drive " "Elaborating entity \"seg_drive\" for hierarchy \"seg_drive:inst_seg_drive\"" {  } { { "../src/AUTO_Buy.v" "inst_seg_drive" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337909679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(16) " "Verilog HDL assignment warning at seg_driver.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909679 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(17) " "Verilog HDL assignment warning at seg_driver.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909679 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(19) " "Verilog HDL assignment warning at seg_driver.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909680 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(20) " "Verilog HDL assignment warning at seg_driver.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909680 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(22) " "Verilog HDL assignment warning at seg_driver.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909680 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(23) " "Verilog HDL assignment warning at seg_driver.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909680 "|AUTO_Buy|seg_drive:inst_seg_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_drive machine_drive:inst_machine_drive " "Elaborating entity \"machine_drive\" for hierarchy \"machine_drive:inst_machine_drive\"" {  } { { "../src/AUTO_Buy.v" "inst_machine_drive" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337909687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 machine_driver.v(72) " "Verilog HDL assignment warning at machine_driver.v(72): truncated value with size 32 to match size of target (2)" {  } { { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/machine_driver.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909687 "|AUTO_Buy|machine_drive:inst_machine_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_drive led_drive:inst_led " "Elaborating entity \"led_drive\" for hierarchy \"led_drive:inst_led\"" {  } { { "../src/AUTO_Buy.v" "inst_led" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337909699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_select freq_select:inst_freq_select " "Elaborating entity \"freq_select\" for hierarchy \"freq_select:inst_freq_select\"" {  } { { "../src/AUTO_Buy.v" "inst_freq_select" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337909709 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "freq_select.v(220) " "Verilog HDL Case Statement warning at freq_select.v(220): case item expression covers a value already covered by a previous case item" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/freq_select.v" 220 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683337909712 "|AUTO_Buy|freq_select:inst_freq_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 freq_select.v(311) " "Verilog HDL assignment warning at freq_select.v(311): truncated value with size 20 to match size of target (19)" {  } { { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/freq_select.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909714 "|AUTO_Buy|freq_select:inst_freq_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lanterns lanterns:inst_lanterns " "Elaborating entity \"lanterns\" for hierarchy \"lanterns:inst_lanterns\"" {  } { { "../src/AUTO_Buy.v" "inst_lanterns" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337909724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_drive beep_drive:inst_beep_drive " "Elaborating entity \"beep_drive\" for hierarchy \"beep_drive:inst_beep_drive\"" {  } { { "../src/AUTO_Buy.v" "inst_beep_drive" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337909729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:inst_key_debounce_key0 " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:inst_key_debounce_key0\"" {  } { { "../src/AUTO_Buy.v" "inst_key_debounce_key0" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337909739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(30) " "Verilog HDL assignment warning at key_debounce.v(30): truncated value with size 32 to match size of target (20)" {  } { { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/key_debounce.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683337909739 "|AUTO_Buy|key_debounce:inst_key_debounce_key0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led_value\[4\] " "Net \"led_value\[4\]\" is missing source, defaulting to GND" {  } { { "../src/AUTO_Buy.v" "led_value\[4\]" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683337909766 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683337909766 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led_value\[4\] " "Net \"led_value\[4\]\" is missing source, defaulting to GND" {  } { { "../src/AUTO_Buy.v" "led_value\[4\]" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683337909766 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683337909766 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led_value\[4\] " "Net \"led_value\[4\]\" is missing source, defaulting to GND" {  } { { "../src/AUTO_Buy.v" "led_value\[4\]" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/AUTO_Buy.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683337909767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683337909767 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod5\"" {  } { { "../src/seg_driver.v" "Mod5" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod0\"" {  } { { "../src/seg_driver.v" "Mod0" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div0\"" {  } { { "../src/seg_driver.v" "Div0" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod4\"" {  } { { "../src/seg_driver.v" "Mod4" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div2\"" {  } { { "../src/seg_driver.v" "Div2" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod2\"" {  } { { "../src/seg_driver.v" "Mod2" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Div1\"" {  } { { "../src/seg_driver.v" "Div1" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod1\"" {  } { { "../src/seg_driver.v" "Mod1" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_drive:inst_seg_drive\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_drive:inst_seg_drive\|Mod3\"" {  } { { "../src/seg_driver.v" "Mod3" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sel_drive:inst_sel_drive\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sel_drive:inst_sel_drive\|Mod0\"" {  } { { "../src/sel_driver.v" "Mod0" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337910244 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683337910244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod5\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337910366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod5 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910366 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683337910366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod0\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337910577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910577 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683337910577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Div0\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337910677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Div0 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910677 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683337910677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod2\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337910745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910745 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683337910745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_drive:inst_seg_drive\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\"" {  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337910772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_drive:inst_seg_drive\|lpm_divide:Mod3 " "Instantiated megafunction \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910772 ""}  } { { "../src/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/seg_driver.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683337910772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sel_drive:inst_sel_drive\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\"" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337910785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sel_drive:inst_sel_drive\|lpm_divide:Mod0 " "Instantiated megafunction \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683337910785 ""}  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/sel_driver.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683337910785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683337910882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337910882 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683337911118 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/beep_driver.v" 7 -1 0 } } { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/machine_driver.v" 102 -1 0 } } { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/led_driver.v" 61 -1 0 } } { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/machine_driver.v" 87 -1 0 } } { "../src/beep_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/beep_driver.v" 14 -1 0 } } { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/key_debounce.v" 8 -1 0 } } { "../src/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/machine_driver.v" 23 -1 0 } } { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/led_driver.v" 34 -1 0 } } { "../src/led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/led_driver.v" 47 -1 0 } } { "../src/freq_select.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/freq_select.v" 230 -1 0 } } { "../src/key_debounce.v" "" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/src/key_debounce.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683337911138 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683337911138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683337911467 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683337912546 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_drive:inst_seg_drive\|lpm_divide:Mod3\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"seg_drive:inst_seg_drive\|lpm_divide:Mod3\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_6_result_int\[0\]~0" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/alt_u_div_84f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337912560 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_drive:inst_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18 " "Logic cell \"sel_drive:inst_sel_drive\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_20_result_int\[2\]~18" { Text "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/db/alt_u_div_s9f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683337912560 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683337912560 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/output_files/AUTO_Buy.map.smsg " "Generated suppressed messages file D:/code-file/FPGA_PRJ/auto_buy_fpga/prj/output_files/AUTO_Buy.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337912624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683337912799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683337912799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1174 " "Implemented 1174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683337912970 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683337912970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1143 " "Implemented 1143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683337912970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683337912970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683337912985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 09:51:52 2023 " "Processing ended: Sat May 06 09:51:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683337912985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683337912985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683337912985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683337912985 ""}
