#! /workspace/S/huanglei/build/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/workspace/S/huanglei/build/lib/ivl/system.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/vhdl_sys.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/vhdl_textio.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/v2005_math.vpi";
:vpi_module "/workspace/S/huanglei/build/lib/ivl/va_math.vpi";
S_0x263ed50 .scope module, "lfsr_tb" "lfsr_tb" 2 36;
 .timescale 0 0;
v0x2652eb0_0 .var "clk_tb", 0 0;
v0x2652f50_0 .net "out_tb", 3 0, v0x2652c90_0;  1 drivers
v0x2652ff0_0 .var "rst_tb", 0 0;
S_0x263eee0 .scope module, "DUT" "LFSR" 2 41, 2 20 0, S_0x263ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 4 "out";
L_0x2653280 .functor XOR 1, L_0x26530c0, L_0x26531e0, C4<0>, C4<0>;
L_0x26533c0 .functor NOT 1, L_0x2653280, C4<0>, C4<0>, C4<0>;
v0x263f0c0_0 .net *"_ivl_1", 0 0, L_0x26530c0;  1 drivers
v0x2652920_0 .net *"_ivl_3", 0 0, L_0x26531e0;  1 drivers
v0x2652a00_0 .net *"_ivl_4", 0 0, L_0x2653280;  1 drivers
v0x2652ac0_0 .net "clk", 0 0, v0x2652eb0_0;  1 drivers
v0x2652b80_0 .net "feedback", 0 0, L_0x26533c0;  1 drivers
v0x2652c90_0 .var "out", 3 0;
v0x2652d70_0 .net "rst", 0 0, v0x2652ff0_0;  1 drivers
E_0x2618f10 .event posedge, v0x2652ac0_0;
L_0x26530c0 .part v0x2652c90_0, 3, 1;
L_0x26531e0 .part v0x2652c90_0, 2, 1;
    .scope S_0x263eee0;
T_0 ;
    %wait E_0x2618f10;
    %load/vec4 v0x2652d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2652c90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x2652c90_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x2652b80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2652c90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x263ed50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2652eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2652ff0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2652ff0_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v0x2652f50_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 2 54 "$display", "=========== Your Design Passed ===========" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 56 "$display", "=========== Failed ===========" {0 0 0};
    %vpi_call 2 57 "$display", "Output was %b, expected 1101", v0x2652f50_0 {0 0 0};
T_1.1 ;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x263ed50;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x2652eb0_0;
    %inv;
    %store/vec4 v0x2652eb0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "testbench_my.v";
