#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1149-ge3c22348)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffec649280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffec6590c0 .scope module, "regfile_tb" "regfile_tb" 3 1;
 .timescale 0 0;
v0x7fffec678a30_0 .var "clk", 0 0;
v0x7fffec678af0_0 .var "read_addr_0", 4 0;
v0x7fffec678b90_0 .var "read_addr_1", 4 0;
v0x7fffec678c30_0 .net "read_data_0", 31 0, v0x7fffec649880_0;  1 drivers
v0x7fffec678cd0_0 .net "read_data_1", 31 0, v0x7fffec649ba0_0;  1 drivers
v0x7fffec678d70_0 .var "reset", 0 0;
v0x7fffec678e40_0 .var "wen", 0 0;
v0x7fffec678f10_0 .var "write_addr", 4 0;
v0x7fffec678fe0_0 .var "write_data", 31 0;
E_0x7fffec61c600 .event negedge, v0x7fffec648610_0;
S_0x7fffec659250 .scope module, "dut" "regfile" 3 13, 4 1 0, S_0x7fffec6590c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x7fffec648610_0 .net "clk", 0 0, v0x7fffec678a30_0;  1 drivers
v0x7fffec6488b0_0 .net "read_addr_0", 4 0, v0x7fffec678af0_0;  1 drivers
v0x7fffec648f40_0 .net "read_addr_1", 4 0, v0x7fffec678b90_0;  1 drivers
v0x7fffec649880_0 .var "read_data_0", 31 0;
v0x7fffec649ba0_0 .var "read_data_1", 31 0;
v0x7fffec64a3a0 .array "regs", 0 31, 31 0;
v0x7fffec6785d0_0 .net "reset", 0 0, v0x7fffec678d70_0;  1 drivers
v0x7fffec678690_0 .net "wen", 0 0, v0x7fffec678e40_0;  1 drivers
v0x7fffec678750_0 .net "write_addr", 4 0, v0x7fffec678f10_0;  1 drivers
v0x7fffec678830_0 .net "write_data", 31 0, v0x7fffec678fe0_0;  1 drivers
v0x7fffec64a3a0_0 .array/port v0x7fffec64a3a0, 0;
v0x7fffec64a3a0_1 .array/port v0x7fffec64a3a0, 1;
v0x7fffec64a3a0_2 .array/port v0x7fffec64a3a0, 2;
E_0x7fffec61c3b0/0 .event anyedge, v0x7fffec6488b0_0, v0x7fffec64a3a0_0, v0x7fffec64a3a0_1, v0x7fffec64a3a0_2;
v0x7fffec64a3a0_3 .array/port v0x7fffec64a3a0, 3;
v0x7fffec64a3a0_4 .array/port v0x7fffec64a3a0, 4;
v0x7fffec64a3a0_5 .array/port v0x7fffec64a3a0, 5;
v0x7fffec64a3a0_6 .array/port v0x7fffec64a3a0, 6;
E_0x7fffec61c3b0/1 .event anyedge, v0x7fffec64a3a0_3, v0x7fffec64a3a0_4, v0x7fffec64a3a0_5, v0x7fffec64a3a0_6;
v0x7fffec64a3a0_7 .array/port v0x7fffec64a3a0, 7;
v0x7fffec64a3a0_8 .array/port v0x7fffec64a3a0, 8;
v0x7fffec64a3a0_9 .array/port v0x7fffec64a3a0, 9;
v0x7fffec64a3a0_10 .array/port v0x7fffec64a3a0, 10;
E_0x7fffec61c3b0/2 .event anyedge, v0x7fffec64a3a0_7, v0x7fffec64a3a0_8, v0x7fffec64a3a0_9, v0x7fffec64a3a0_10;
v0x7fffec64a3a0_11 .array/port v0x7fffec64a3a0, 11;
v0x7fffec64a3a0_12 .array/port v0x7fffec64a3a0, 12;
v0x7fffec64a3a0_13 .array/port v0x7fffec64a3a0, 13;
v0x7fffec64a3a0_14 .array/port v0x7fffec64a3a0, 14;
E_0x7fffec61c3b0/3 .event anyedge, v0x7fffec64a3a0_11, v0x7fffec64a3a0_12, v0x7fffec64a3a0_13, v0x7fffec64a3a0_14;
v0x7fffec64a3a0_15 .array/port v0x7fffec64a3a0, 15;
v0x7fffec64a3a0_16 .array/port v0x7fffec64a3a0, 16;
v0x7fffec64a3a0_17 .array/port v0x7fffec64a3a0, 17;
v0x7fffec64a3a0_18 .array/port v0x7fffec64a3a0, 18;
E_0x7fffec61c3b0/4 .event anyedge, v0x7fffec64a3a0_15, v0x7fffec64a3a0_16, v0x7fffec64a3a0_17, v0x7fffec64a3a0_18;
v0x7fffec64a3a0_19 .array/port v0x7fffec64a3a0, 19;
v0x7fffec64a3a0_20 .array/port v0x7fffec64a3a0, 20;
v0x7fffec64a3a0_21 .array/port v0x7fffec64a3a0, 21;
v0x7fffec64a3a0_22 .array/port v0x7fffec64a3a0, 22;
E_0x7fffec61c3b0/5 .event anyedge, v0x7fffec64a3a0_19, v0x7fffec64a3a0_20, v0x7fffec64a3a0_21, v0x7fffec64a3a0_22;
v0x7fffec64a3a0_23 .array/port v0x7fffec64a3a0, 23;
v0x7fffec64a3a0_24 .array/port v0x7fffec64a3a0, 24;
v0x7fffec64a3a0_25 .array/port v0x7fffec64a3a0, 25;
v0x7fffec64a3a0_26 .array/port v0x7fffec64a3a0, 26;
E_0x7fffec61c3b0/6 .event anyedge, v0x7fffec64a3a0_23, v0x7fffec64a3a0_24, v0x7fffec64a3a0_25, v0x7fffec64a3a0_26;
v0x7fffec64a3a0_27 .array/port v0x7fffec64a3a0, 27;
v0x7fffec64a3a0_28 .array/port v0x7fffec64a3a0, 28;
v0x7fffec64a3a0_29 .array/port v0x7fffec64a3a0, 29;
v0x7fffec64a3a0_30 .array/port v0x7fffec64a3a0, 30;
E_0x7fffec61c3b0/7 .event anyedge, v0x7fffec64a3a0_27, v0x7fffec64a3a0_28, v0x7fffec64a3a0_29, v0x7fffec64a3a0_30;
v0x7fffec64a3a0_31 .array/port v0x7fffec64a3a0, 31;
E_0x7fffec61c3b0/8 .event anyedge, v0x7fffec64a3a0_31, v0x7fffec648f40_0;
E_0x7fffec61c3b0 .event/or E_0x7fffec61c3b0/0, E_0x7fffec61c3b0/1, E_0x7fffec61c3b0/2, E_0x7fffec61c3b0/3, E_0x7fffec61c3b0/4, E_0x7fffec61c3b0/5, E_0x7fffec61c3b0/6, E_0x7fffec61c3b0/7, E_0x7fffec61c3b0/8;
E_0x7fffec6548e0 .event posedge, v0x7fffec648610_0;
S_0x7fffec61be30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 13, 4 13 0, S_0x7fffec659250;
 .timescale 0 0;
v0x7fffec648330_0 .var/i "i", 31 0;
    .scope S_0x7fffec659250;
T_0 ;
    %wait E_0x7fffec6548e0;
    %load/vec4 v0x7fffec6785d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %fork t_1, S_0x7fffec61be30;
    %jmp t_0;
    .scope S_0x7fffec61be30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffec648330_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffec648330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffec648330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffec64a3a0, 0, 4;
    %load/vec4 v0x7fffec648330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffec648330_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x7fffec659250;
t_0 %join;
T_0.0 ;
    %load/vec4 v0x7fffec678690_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7fffec678750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x7fffec678830_0;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %load/vec4 v0x7fffec678750_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffec64a3a0, 4, 0;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffec659250;
T_1 ;
Ewait_0 .event/or E_0x7fffec61c3b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fffec6488b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x7fffec6488b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffec64a3a0, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x7fffec649880_0, 0, 32;
    %load/vec4 v0x7fffec648f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x7fffec648f40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffec64a3a0, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x7fffec649ba0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffec6590c0;
T_2 ;
    %vpi_call/w 3 22 "$dumpfile", "regfile_tb.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffec6590c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec678a30_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x7fffec678a30_0;
    %nor/r;
    %store/vec4 v0x7fffec678a30_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 29 "$fatal", 32'sb00000000000000000000000000000001, "Simulation ended after 100 clock cycles" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffec6590c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec678e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec678d70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffec678fe0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffec678f10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffec678af0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffec678b90_0, 0, 5;
    %wait E_0x7fffec61c600;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec678d70_0, 0, 1;
    %wait E_0x7fffec61c600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec678d70_0, 0, 1;
    %wait E_0x7fffec61c600;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec678e40_0, 0, 1;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v0x7fffec678fe0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fffec678f10_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fffec678af0_0, 0, 5;
    %wait E_0x7fffec61c600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec678e40_0, 0, 1;
    %load/vec4 v0x7fffec678c30_0;
    %cmpi/e 123, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call/w 3 55 "$fatal", 32'sb00000000000000000000000000000010, "Write Failed" {0 0 0};
T_3.1 ;
    %wait E_0x7fffec61c600;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fffec678b90_0, 0, 5;
    %wait E_0x7fffec61c600;
    %load/vec4 v0x7fffec678cd0_0;
    %cmpi/e 123, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call/w 3 61 "$fatal", 32'sb00000000000000000000000000000010, "Read Failed" {0 0 0};
T_3.3 ;
    %wait E_0x7fffec61c600;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec678e40_0, 0, 1;
    %pushi/vec4 111, 0, 32;
    %store/vec4 v0x7fffec678fe0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffec678f10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffec678af0_0, 0, 5;
    %wait E_0x7fffec61c600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec678e40_0, 0, 1;
    %load/vec4 v0x7fffec678c30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000010, "Write to $zero Failed" {0 0 0};
T_3.5 ;
    %delay 10, 0;
    %vpi_call/w 3 76 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "regfile_tb.v";
    "regfile.v";
