$date
	Wed Jun 14 07:57:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mod_tb $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var parameter 32 $ N $end
$var parameter 32 % WIDTH $end
$var reg 3 & q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 %
b1000 $
$end
#0
$dumpvars
bx &
1#
0"
bx !
$end
#2
0#
#4
1#
#5
b0 !
b0 &
1"
#8
