Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 21 14:51:38 2019
| Host         : DESKTOP-OCV3118 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ConvolutionalGenerator_timing_summary_routed.rpt -pb ConvolutionalGenerator_timing_summary_routed.pb -rpx ConvolutionalGenerator_timing_summary_routed.rpx -warn_on_violation
| Design       : ConvolutionalGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.384        0.000                      0                   10        0.155        0.000                      0                   10       -0.580       -0.580                       1                    11  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clc_125  {0.000 0.788}        1.575           634.921         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clc_125             0.384        0.000                      0                   10        0.155        0.000                      0                   10       -0.580       -0.580                       1                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clc_125
  To Clock:  clc_125

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.580ns,  Total Violation       -0.580ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     5.941 r  i_Shift/q_s_reg[4]/Q
                         net (fo=1, routed)           0.610     6.551    i_Shift/q_s_reg_n_0_[4]
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[5]/C
                         clock pessimism              0.454     6.998    
                         clock uncertainty           -0.035     6.963    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)       -0.028     6.935    i_Shift/q_s_reg[5]
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.460%)  route 0.529ns (50.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     5.941 r  i_Shift/q_s_reg[2]/Q
                         net (fo=2, routed)           0.529     6.471    i_Shift/q_s_reg_n_0_[2]
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[3]/C
                         clock pessimism              0.454     6.998    
                         clock uncertainty           -0.035     6.963    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)       -0.045     6.918    i_Shift/q_s_reg[3]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.518ns (49.410%)  route 0.530ns (50.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     5.941 r  i_Shift/q_s_reg[3]/Q
                         net (fo=2, routed)           0.530     6.472    i_Shift/p_0_in2_in
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[4]/C
                         clock pessimism              0.454     6.998    
                         clock uncertainty           -0.035     6.963    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)       -0.028     6.935    i_Shift/q_s_reg[4]
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.419     5.842 r  i_Shift/q_s_reg[1]/Q
                         net (fo=1, routed)           0.382     6.225    i_Shift/q_s_reg_n_0_[1]
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[2]/C
                         clock pessimism              0.432     6.976    
                         clock uncertainty           -0.035     6.941    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)       -0.206     6.735    i_Shift/q_s_reg[2]
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.580ns (56.572%)  route 0.445ns (43.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDCE (Prop_fdce_C_Q)         0.456     5.879 r  i_Shift/q_s_reg[9]/Q
                         net (fo=2, routed)           0.445     6.325    i_Shift/p_0_in
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.449 r  i_Shift/q_s0/O
                         net (fo=1, routed)           0.000     6.449    i_Shift/p_4_in
    SLICE_X40Y9          FDCE                                         r  i_Shift/q_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X40Y9          FDCE                                         r  i_Shift/q_s_reg[0]/C
                         clock pessimism              0.432     6.976    
                         clock uncertainty           -0.035     6.941    
    SLICE_X40Y9          FDCE (Setup_fdce_C_D)        0.032     6.973    i_Shift/q_s_reg[0]
  -------------------------------------------------------------------
                         required time                          6.973    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.033%)  route 0.493ns (51.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.456     5.879 r  i_Shift/q_s_reg[7]/Q
                         net (fo=3, routed)           0.493     6.373    i_Shift/q_s_reg_n_0_[7]
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[8]/C
                         clock pessimism              0.454     6.998    
                         clock uncertainty           -0.035     6.963    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)       -0.058     6.905    i_Shift/q_s_reg[8]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.456ns (49.366%)  route 0.468ns (50.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X40Y9          FDCE                                         r  i_Shift/q_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.456     5.879 r  i_Shift/q_s_reg[0]/Q
                         net (fo=1, routed)           0.468     6.347    i_Shift/q_s_reg_n_0_[0]
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[1]/C
                         clock pessimism              0.429     6.973    
                         clock uncertainty           -0.035     6.938    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)       -0.047     6.891    i_Shift/q_s_reg[1]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.518ns (61.520%)  route 0.324ns (38.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     5.941 r  i_Shift/q_s_reg[5]/Q
                         net (fo=1, routed)           0.324     6.265    i_Shift/q_s_reg_n_0_[5]
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[6]/C
                         clock pessimism              0.429     6.973    
                         clock uncertainty           -0.035     6.938    
    SLICE_X41Y9          FDCE (Setup_fdce_C_D)       -0.058     6.880    i_Shift/q_s_reg[6]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDCE (Prop_fdce_C_Q)         0.456     5.879 r  i_Shift/q_s_reg[6]/Q
                         net (fo=1, routed)           0.323     6.202    i_Shift/q_s_reg_n_0_[6]
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[7]/C
                         clock pessimism              0.429     6.973    
                         clock uncertainty           -0.035     6.938    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)       -0.081     6.857    i_Shift/q_s_reg[7]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 i_Shift/q_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.575ns  (clc_125 rise@1.575ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.461%)  route 0.324ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 6.544 - 1.575 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.755     5.423    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.456     5.879 r  i_Shift/q_s_reg[8]/Q
                         net (fo=1, routed)           0.324     6.203    i_Shift/q_s_reg_n_0_[8]
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    1.575     1.575 r  
    L16                                               0.000     1.575 r  clk (IN)
                         net (fo=0)                   0.000     1.575    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.996 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     4.876    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.967 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.577     6.544    i_Shift/clk
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[9]/C
                         clock pessimism              0.429     6.973    
                         clock uncertainty           -0.035     6.938    
    SLICE_X41Y9          FDCE (Setup_fdce_C_D)       -0.061     6.877    i_Shift/q_s_reg[9]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  0.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  i_Shift/q_s_reg[8]/Q
                         net (fo=1, routed)           0.100     1.746    i_Shift/q_s_reg_n_0_[8]
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[9]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X41Y9          FDCE (Hold_fdce_C_D)         0.070     1.591    i_Shift/q_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  i_Shift/q_s_reg[6]/Q
                         net (fo=1, routed)           0.101     1.747    i_Shift/q_s_reg_n_0_[6]
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[7]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.066     1.587    i_Shift/q_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.164     1.669 r  i_Shift/q_s_reg[5]/Q
                         net (fo=1, routed)           0.101     1.770    i_Shift/q_s_reg_n_0_[5]
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X41Y9          FDCE                                         r  i_Shift/q_s_reg[6]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X41Y9          FDCE (Hold_fdce_C_D)         0.072     1.593    i_Shift/q_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.437%)  route 0.117ns (38.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  i_Shift/q_s_reg[7]/Q
                         net (fo=3, routed)           0.117     1.762    i_Shift/q_s_reg_n_0_[7]
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  i_Shift/q_s0/O
                         net (fo=1, routed)           0.000     1.807    i_Shift/p_4_in
    SLICE_X40Y9          FDCE                                         r  i_Shift/q_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X40Y9          FDCE                                         r  i_Shift/q_s_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y9          FDCE (Hold_fdce_C_D)         0.092     1.613    i_Shift/q_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X40Y9          FDCE                                         r  i_Shift/q_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  i_Shift/q_s_reg[0]/Q
                         net (fo=1, routed)           0.159     1.804    i_Shift/q_s_reg_n_0_[0]
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.075     1.596    i_Shift/q_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.128     1.633 r  i_Shift/q_s_reg[1]/Q
                         net (fo=1, routed)           0.119     1.752    i_Shift/q_s_reg_n_0_[1]
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[2]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.005     1.523    i_Shift/q_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.877%)  route 0.166ns (54.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  i_Shift/q_s_reg[7]/Q
                         net (fo=3, routed)           0.166     1.812    i_Shift/q_s_reg_n_0_[7]
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X43Y9          FDCE                                         r  i_Shift/q_s_reg[8]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.072     1.577    i_Shift/q_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.164     1.669 r  i_Shift/q_s_reg[3]/Q
                         net (fo=2, routed)           0.181     1.850    i_Shift/p_0_in2_in
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[4]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.063     1.568    i_Shift/q_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.770%)  route 0.179ns (52.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.164     1.669 r  i_Shift/q_s_reg[2]/Q
                         net (fo=2, routed)           0.179     1.848    i_Shift/q_s_reg_n_0_[2]
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[3]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.052     1.557    i_Shift/q_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 i_Shift/q_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Destination:            i_Shift/q_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clc_125  {rise@0.000ns fall@0.788ns period=1.575ns})
  Path Group:             clc_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clc_125 rise@0.000ns - clc_125 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.164     1.669 r  i_Shift/q_s_reg[4]/Q
                         net (fo=1, routed)           0.201     1.870    i_Shift/q_s_reg_n_0_[4]
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clc_125 rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    i_Shift/clk
    SLICE_X42Y9          FDCE                                         r  i_Shift/q_s_reg[5]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.063     1.568    i_Shift/q_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clc_125
Waveform(ns):       { 0.000 0.788 }
Period(ns):         1.575
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1.575       -0.580     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X40Y9     i_Shift/q_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X43Y9     i_Shift/q_s_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X42Y9     i_Shift/q_s_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X42Y9     i_Shift/q_s_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X42Y9     i_Shift/q_s_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X42Y9     i_Shift/q_s_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X41Y9     i_Shift/q_s_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X43Y9     i_Shift/q_s_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         1.575       0.575      SLICE_X43Y9     i_Shift/q_s_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X40Y9     i_Shift/q_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X43Y9     i_Shift/q_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X42Y9     i_Shift/q_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X42Y9     i_Shift/q_s_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X42Y9     i_Shift/q_s_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X42Y9     i_Shift/q_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X41Y9     i_Shift/q_s_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X43Y9     i_Shift/q_s_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X43Y9     i_Shift/q_s_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         0.787       0.287      SLICE_X41Y9     i_Shift/q_s_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X40Y9     i_Shift/q_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X43Y9     i_Shift/q_s_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X42Y9     i_Shift/q_s_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X42Y9     i_Shift/q_s_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X42Y9     i_Shift/q_s_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X42Y9     i_Shift/q_s_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X41Y9     i_Shift/q_s_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X43Y9     i_Shift/q_s_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X43Y9     i_Shift/q_s_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         0.788       0.288      SLICE_X41Y9     i_Shift/q_s_reg[9]/C



