Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 31 13:59:58 2017
| Host         : SFB520WS30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   156 |
| Unused register locations in slices containing registers |   427 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             345 |          129 |
| No           | No                    | Yes                    |             138 |           36 |
| No           | Yes                   | No                     |             456 |          169 |
| Yes          | No                    | No                     |             437 |          115 |
| Yes          | No                    | Yes                    |              69 |           19 |
| Yes          | Yes                   | No                     |            1384 |          406 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                     Enable Signal                                                                                    |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                    |                1 |              1 |
|  design_1_i/video_in_0/inst/cam/vid_io_in_clk |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                              |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/video_in_0/inst/IIC/u_I2C_Controller/Config_Done_reg                                                                                                                      |                                                                                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
| ~OV7670_PCLK_IBUF_BUFG                        |                                                                                                                                                                                      |                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                 |                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  |                                                                                                                                                      |                1 |              1 |
|  design_1_i/video_in_0/inst/cam/vid_io_in_clk |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                         |                1 |              1 |
|  design_1_i/video_in_0/inst/cam/vid_io_in_clk |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0        |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                         |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                      |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          |                                                                                                                                                                                      |                                                                                                                                                      |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0        |                1 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  design_1_i/video_in_0/inst/cam/vid_io_in_clk |                                                                                                                                                                                      |                                                                                                                                                      |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                    |                2 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                         |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/rst_clk_wiz_0_50M/U0/bus_struct_reset[0]                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                 |                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/video_in_0/inst/IIC/u_I2C_Controller/E[0]                                                                                                                                 |                                                                                                                                                      |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_int                                                                                                      |                4 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                  |                                                                                                                                                      |                2 |              5 |
|  design_1_i/video_in_0/inst/cam/vid_io_in_clk |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                      |                1 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                         |                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][2]                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                 |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                   |                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/video_in_0/inst/IIC/u_I2C_Controller/SD_COUNTER                                                                                                                           | design_1_i/video_in_0/inst/IIC/u_I2C_Controller/SD_COUNTER[5]_i_1_n_0                                                                                |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                              |                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/rst_clk_wiz_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                       | design_1_i/rst_clk_wiz_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/row_idx[8]_i_2_n_0                                                                                                                                | design_1_i/IPU_wrapper_0/inst/_IPU/row_idx[8]_i_1_n_0                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                           |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                    |                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                          |                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                    | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                    | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg3[0]_i_1_n_0                                                                                                                    | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                    | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                    | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                    | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                    | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                              | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                             | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/p_1_in[18]                                                                                                                             | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/p_1_in[30]                                                                                                                             | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                        | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0  |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                          |                                                                                                                                                      |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En |                                                                                                                                                      |                7 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                            |                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                   | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                2 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                    |                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/col_idx_reg[9]                                          | design_1_i/IPU_wrapper_0/inst/_IPU/col_idx[9]_i_1_n_0                                                                                                |                2 |              9 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                          |                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                      | design_1_i/vga_ip_0/inst/hc[9]_i_1_n_0                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0  |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/vga_ip_0/inst/vc[9]_i_1_n_0                                                                                                                                               | design_1_i/vga_ip_0/inst/address[18]_i_1_n_0                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             13 |
|  OV7670_PCLK_IBUF_BUFG                        | design_1_i/video_in_0/inst/cam/wr_hold_reg_n_0_[1]                                                                                                                                   | OV7670_VSYNC_IBUF                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/E[0]                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/video_in_0/inst/IIC/LUT_INDEX_rep[7]_i_1_n_0                                                                                                                              |                                                                                                                                                      |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[44]_i_2_n_0                                                                                                                           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[44]_i_1_n_0                                                                                           |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[17]_i_2_n_0                                                                                                                           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[17]_i_1_n_0                                                                                           |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[26]_i_2_n_0                                                                                                                           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[26]_i_1_n_0                                                                                           |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[35]_i_2_n_0                                                                                                                           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[35]_i_1_n_0                                                                                           |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[53]_i_2_n_0                                                                                                                           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[53]_i_1_n_0                                                                                           |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[62]_i_2_n_0                                                                                                                           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[62]_i_1_n_0                                                                                           |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[71]_i_2_n_0                                                                                                                           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[71]_i_1_n_0                                                                                           |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[8]_i_2_n_0                                                                                                                            | design_1_i/IPU_wrapper_0/inst/_IPU/ref_col_idx[8]_i_1_n_0                                                                                            |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/write_address[31]_i_2_n_0                                                                                                                         | design_1_i/IPU_wrapper_0/inst/_IPU/write_address[31]_i_1_n_0                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/IPU_wrapper_0/inst/_IPU/write_enable_i_1_n_0                                                                                                                              |                                                                                                                                                      |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/vga_ip_0/inst/address[18]_i_2_n_0                                                                                                                                         | design_1_i/vga_ip_0/inst/address[18]_i_1_n_0                                                                                                         |                5 |             19 |
|  OV7670_PCLK_IBUF_BUFG                        |                                                                                                                                                                                      | OV7670_VSYNC_IBUF                                                                                                                                    |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out2           | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                    | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][2]                                 |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_0_in                                                                                               |                8 |             23 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            |                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                        |                5 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                     |               10 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                         |               13 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                        | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                 | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0  |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                               |                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                        | design_1_i/comm_0/inst/comm_v1_0_S00_AXI_inst/slv_reg0[18]_i_1_n_0                                                                                   |               18 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                  |                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/WB_DAXI_Read_Data_reg[0]                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             32 |
|  design_1_i/video_in_0/inst/cam/vid_io_in_clk | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                    | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                          |                                                                                                                                                      |                8 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                      |                                                                                                                                                      |               16 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out2           |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_reg[1][1]                                 |                9 |             44 |
|  design_1_i/video_in_0/inst/cam/vid_io_in_clk |                                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                |               10 |             44 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                    |                                                                                                                                                      |               12 |             47 |
|  design_1_i/video_in_0/inst/cam/vid_io_in_clk |                                                                                                                                                                                      | design_1_i/video_in_0/inst/vid_io_in_reset                                                                                                           |               16 |             59 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                 |                                                                                                                                                      |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                      |                                                                                                                                                      |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                         |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0      |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                          |                                                                                                                                                      |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                         |                                                                                                                                                      |               13 |             65 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/Using_FPGA.Native_0                                 |                                                                                                                                                      |               11 |             75 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK            |                                                                                                                                                                                      |                                                                                                                                                      |               23 |             87 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               32 |             87 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[0][27]                                                                                       |                                                                                                                                                      |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               60 |            144 |
|  design_1_i/clk_wiz_0/inst/clk_out1           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               78 |            221 |
|  design_1_i/clk_wiz_0/inst/clk_out1           |                                                                                                                                                                                      |                                                                                                                                                      |               89 |            236 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


