#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 25 19:07:57 2019
# Process ID: 9024
# Current directory: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20520 C:\Users\ASUS\Desktop\course\FPGA chal\FPGA\TF - dev\TF.xpr
# Log file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/vivado.log
# Journal file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.xpr}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/CrazyBird.coe}] [get_ips blk_mem_gen_0]
set_property -dict [list CONFIG.Coe_File {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/11111.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
