#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Aug 06 19:20:49 2020
# Process ID: 5716
# Log file: E:/UV/FPGA/VERIFY/vry_Verilog/vry_Verilog/vry_Verilog.runs/synth_1/vry_declare.vds
# Journal file: E:/UV/FPGA/VERIFY/vry_Verilog/vry_Verilog/vry_Verilog.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vry_declare.tcl
