# State-Machine
State Machine and Testbench in Verilog.
