git clone --depth 1 --no-tags https://github.com/tocache/STEP-Lattice-MachXO2-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153966328
git clone --depth 1 --no-tags https://github.com/CasperN/syst01ic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155933088
git clone --depth 1 --no-tags https://github.com/deekshithkrishnegowda/EE287-256-Input-radix2-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152848112
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_VCU118_SGMII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157175483
git clone --depth 1 --no-tags https://github.com/Jamboii/verilog-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156775232
git clone --depth 1 --no-tags https://github.com/guozhen-dev/CTF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157287159
git clone --depth 1 --no-tags https://github.com/CNLHC/DigiC2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156723071
git clone --depth 1 --no-tags https://github.com/kdsuneraavinash/nanoprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156867693
git clone --depth 1 --no-tags https://github.com/ArthurYZY/YCY_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152976819
git clone --depth 1 --no-tags https://github.com/athulp01/mips-16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153653574
git clone --depth 1 --no-tags https://github.com/streetdogg/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155656868
git clone --depth 1 --no-tags https://github.com/ahlee-shawn/Computer-Organization-2018-spring-NCTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153610446
git clone --depth 1 --no-tags https://github.com/chiraggarg1/image_processing_filters_using_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152864975
git clone --depth 1 --no-tags https://github.com/Silverster98/single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156551516
git clone --depth 1 --no-tags https://github.com/Lahari-5139/MIPS_Non-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157239993
git clone --depth 1 --no-tags https://github.com/akhilwadhwa22/4-and-8-Point-FFT-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154917198
git clone --depth 1 --no-tags https://github.com/jeff916121/CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153972841
git clone --depth 1 --no-tags https://github.com/CarlRaymond/DE0-Nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155104197
git clone --depth 1 --no-tags https://github.com/AliAbyaneh/Full-duplex-configurable-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156721532
git clone --depth 1 --no-tags https://github.com/conangit/fpga_integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155081084
git clone --depth 1 --no-tags https://github.com/gxbzig/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154457039
git clone --depth 1 --no-tags https://github.com/eanchlia/MIPS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155638904
git clone --depth 1 --no-tags https://github.com/QingmuDeng/MIPS_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156408272
git clone --depth 1 --no-tags https://github.com/RathoreDevansh08/Garbage_Management_MiniProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155534310
git clone --depth 1 --no-tags https://github.com/tylerGoulding/HEVC-subpixel-interpolation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154366352
git clone --depth 1 --no-tags https://github.com/shamim-hussain/fpga_fft_spectrum_analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155173391
git clone --depth 1 --no-tags https://github.com/gorold/mojo-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156657560
git clone --depth 1 --no-tags https://github.com/eanchlia/Floating_Point_IEEE_574.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155639225
git clone --depth 1 --no-tags https://github.com/AWoLnik/ALUDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156253052
git clone --depth 1 --no-tags https://github.com/lpc0503/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157160016
git clone --depth 1 --no-tags https://github.com/Causodes/Electrical-Engineering-M16-Computer-Science-M51A---UCLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153724672
git clone --depth 1 --no-tags https://github.com/bottos-project/HardwareAcceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156973945
git clone --depth 1 --no-tags https://github.com/Mahdi89/Pregel-Go.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156087637
git clone --depth 1 --no-tags https://github.com/sumit-2020/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155669861
git clone --depth 1 --no-tags https://github.com/Joon-June/ECE241_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156920239
git clone --depth 1 --no-tags https://github.com/efeslab/optimus-opae-sdk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157032637
git clone --depth 1 --no-tags https://github.com/powlib/proj_buscross.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154906171
git clone --depth 1 --no-tags https://github.com/abhineet99/Puzzle-Gadget-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157264232
git clone --depth 1 --no-tags https://github.com/nxthuan512/FPGA-based-face-detection-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157162889
git clone --depth 1 --no-tags https://github.com/JinBean/16bitALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155386670
git clone --depth 1 --no-tags https://github.com/Anselmo95/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152998100
git clone --depth 1 --no-tags https://github.com/jakeh12/subleq-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153563792
git clone --depth 1 --no-tags https://github.com/junjihashimoto/blockchain-hs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154412777
git clone --depth 1 --no-tags https://github.com/DashBlacK/mic12_hardware_image_decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156463370
git clone --depth 1 --no-tags https://github.com/Digilent/Nexys-A7-50T-XADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155786433
git clone --depth 1 --no-tags https://github.com/SolraBizna/friedice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157114816
git clone --depth 1 --no-tags https://github.com/wzab/general_cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157015001
git clone --depth 1 --no-tags https://github.com/mattvenn/formal-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156880503
git clone --depth 1 --no-tags https://github.com/zeanfa/jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154463319
git clone --depth 1 --no-tags https://github.com/Kevinm23347/Project2_ELEC326.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152931379
git clone --depth 1 --no-tags https://github.com/wd5gnr/bootcamp5-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154270732
git clone --depth 1 --no-tags https://github.com/sv116/ECE552Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156118544
git clone --depth 1 --no-tags https://github.com/deekshithkrishnegowda/EE271--Traffic-signal-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152835126
git clone --depth 1 --no-tags https://github.com/alifarazz/mips-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156417892
git clone --depth 1 --no-tags https://github.com/shubhankar87/B.Tech_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153877566
git clone --depth 1 --no-tags https://github.com/LBL-BIDS/peripheral-drivers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154774354
git clone --depth 1 --no-tags https://github.com/LBL-BIDS/fpga-family.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154774540
git clone --depth 1 --no-tags https://github.com/pkashyap95/SHA256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154448000
git clone --depth 1 --no-tags https://github.com/dadecker/Computer_Systems_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154415381
git clone --depth 1 --no-tags https://github.com/manchii/Proyecto_VF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153385718
git clone --depth 1 --no-tags https://github.com/deekshithkrishnegowda/EE271--Implementation-and-Analyzing-64-bit-Conditional-Sum-and-Carry-Select-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152834869
git clone --depth 1 --no-tags https://github.com/MuradAkh/fpga-lightbike.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155631141
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tpf-team-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155922787
git clone --depth 1 --no-tags https://github.com/FrancoisRem/SpaceInvadersElec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154456056
git clone --depth 1 --no-tags https://github.com/alirahman17/VNES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157269747
git clone --depth 1 --no-tags https://github.com/MNourbakhsh75/cad_ca1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155234938
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155035214
git clone --depth 1 --no-tags https://github.com/anontruck/TheVendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157015531
git clone --depth 1 --no-tags https://github.com/akhileshsreedharan/5-stage-piplined-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156494765
git clone --depth 1 --no-tags https://github.com/ExperimentalPhysics/FpgaCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157587577
git clone --depth 1 --no-tags https://github.com/SWUSTlzp/FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152932821
git clone --depth 1 --no-tags https://github.com/ericwu13/chisel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154152970
git clone --depth 1 --no-tags https://github.com/roo16kie/Dividor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154160608
git clone --depth 1 --no-tags https://github.com/ZhipengLi-98/Simple-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153073138
git clone --depth 1 --no-tags https://github.com/cwchenwang/THCOMIPS32e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153609498
git clone --depth 1 --no-tags https://github.com/fenrir300/Intel-Cyclone-10GX-helloworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155186414
git clone --depth 1 --no-tags https://github.com/succulentxb/decoder_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155406237
git clone --depth 1 --no-tags https://github.com/Billijk/THCO-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156129873
git clone --depth 1 --no-tags https://github.com/PaulKMandal/PingPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154253601
git clone --depth 1 --no-tags https://github.com/sff1019/verilog-kenpuro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155820905
git clone --depth 1 --no-tags https://github.com/QCheng5453/Ring_NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154769004
git clone --depth 1 --no-tags https://github.com/eanchlia/carry_sum_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155631219
git clone --depth 1 --no-tags https://github.com/alivanz/verilog-vlsi-ann.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156744876
git clone --depth 1 --no-tags https://github.com/Arthuresm/mesi-cache-coherence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157358253
git clone --depth 1 --no-tags https://github.com/nirosed/Serial-port-data-transmit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154804262
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-S7-25-Pmod-I2S2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154738735
git clone --depth 1 --no-tags https://github.com/AliAbyaneh/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156671869
git clone --depth 1 --no-tags https://github.com/Jesusiteso/Anguiano_Valadez_Practica_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153812445
git clone --depth 1 --no-tags https://github.com/nqHITSZ/Graduation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153754913
git clone --depth 1 --no-tags https://github.com/COMEXP2018/COMEXP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153468805
git clone --depth 1 --no-tags https://github.com/anontruck/TheTrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157013298
git clone --depth 1 --no-tags https://github.com/PengShanshan99/ALU16bitFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155432401
git clone --depth 1 --no-tags https://github.com/harshalmittal4/24-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153027238
git clone --depth 1 --no-tags https://github.com/Martinhinnerson/TSEA44.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156601434
git clone --depth 1 --no-tags https://github.com/tba109/verilib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157454982
git clone --depth 1 --no-tags https://github.com/shetritr/Digital-Logic-Design-and-Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157247567
git clone --depth 1 --no-tags https://github.com/cpu2018-1/core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154008303
