Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Nov 24 12:00:48 2025
| Host         : poppy-36gm0.device.utk.edu running 64-bit Bazzite
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file animations_timing_summary_routed.rpt -pb animations_timing_summary_routed.pb -rpx animations_timing_summary_routed.rpx -warn_on_violation
| Design       : animations
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-18  Warning           Missing input or output delay   24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: sec_clk_0/sec_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.386        0.000                      0                  135        0.115        0.000                      0                  135        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.386        0.000                      0                  135        0.115        0.000                      0                  135        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 count1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.598%)  route 3.192ns (79.402%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count1/count_reg[4]/Q
                         net (fo=12, routed)          1.123     6.671    count1/out[4]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.795 f  count1/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.228    count1/count[0]_i_7_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.352 f  count1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.754    count1/count[0]_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  count1/count[0]_i_1/O
                         net (fo=20, routed)          1.233     9.111    count1/count[0]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    count1/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[16]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    14.497    count1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 count1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.598%)  route 3.192ns (79.402%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count1/count_reg[4]/Q
                         net (fo=12, routed)          1.123     6.671    count1/out[4]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.795 f  count1/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.228    count1/count[0]_i_7_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.352 f  count1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.754    count1/count[0]_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  count1/count[0]_i_1/O
                         net (fo=20, routed)          1.233     9.111    count1/count[0]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    count1/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[17]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    14.497    count1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 count1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.598%)  route 3.192ns (79.402%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count1/count_reg[4]/Q
                         net (fo=12, routed)          1.123     6.671    count1/out[4]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.795 f  count1/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.228    count1/count[0]_i_7_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.352 f  count1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.754    count1/count[0]_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  count1/count[0]_i_1/O
                         net (fo=20, routed)          1.233     9.111    count1/count[0]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    count1/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[18]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    14.497    count1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 count1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.598%)  route 3.192ns (79.402%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count1/count_reg[4]/Q
                         net (fo=12, routed)          1.123     6.671    count1/out[4]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.795 f  count1/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.228    count1/count[0]_i_7_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.352 f  count1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.754    count1/count[0]_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  count1/count[0]_i_1/O
                         net (fo=20, routed)          1.233     9.111    count1/count[0]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    count1/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[19]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.429    14.497    count1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 count1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.828ns (21.493%)  route 3.024ns (78.507%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count1/count_reg[4]/Q
                         net (fo=12, routed)          1.123     6.671    count1/out[4]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.795 f  count1/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.228    count1/count[0]_i_7_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.352 f  count1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.754    count1/count[0]_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  count1/count[0]_i_1/O
                         net (fo=20, routed)          1.066     8.944    count1/count[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    count1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[10]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429    14.497    count1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 count1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.828ns (21.493%)  route 3.024ns (78.507%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count1/count_reg[4]/Q
                         net (fo=12, routed)          1.123     6.671    count1/out[4]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.795 f  count1/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.228    count1/count[0]_i_7_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.352 f  count1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.754    count1/count[0]_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  count1/count[0]_i_1/O
                         net (fo=20, routed)          1.066     8.944    count1/count[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    count1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[11]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429    14.497    count1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 count1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.828ns (21.493%)  route 3.024ns (78.507%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count1/count_reg[4]/Q
                         net (fo=12, routed)          1.123     6.671    count1/out[4]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.795 f  count1/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.228    count1/count[0]_i_7_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.352 f  count1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.754    count1/count[0]_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  count1/count[0]_i_1/O
                         net (fo=20, routed)          1.066     8.944    count1/count[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    count1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[8]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429    14.497    count1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 count1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.828ns (21.493%)  route 3.024ns (78.507%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count1/count_reg[4]/Q
                         net (fo=12, routed)          1.123     6.671    count1/out[4]
    SLICE_X13Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.795 f  count1/count[0]_i_7/O
                         net (fo=1, routed)           0.433     7.228    count1/count[0]_i_7_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.352 f  count1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.754    count1/count[0]_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  count1/count[0]_i_1/O
                         net (fo=20, routed)          1.066     8.944    count1/count[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    14.782    count1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[9]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429    14.497    count1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.890ns (23.254%)  route 2.937ns (76.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568     5.089    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  sec_clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  sec_clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.679     6.287    sec_clk_0/count_reg_n_0_[20]
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     6.411 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.043    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.167 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.828     7.995    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.119 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.797     8.916    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  sec_clk_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.450    14.791    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  sec_clk_0/count_reg[29]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y45          FDRE (Setup_fdre_C_R)       -0.524    14.506    sec_clk_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 sec_clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.890ns (23.254%)  route 2.937ns (76.746%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568     5.089    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  sec_clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  sec_clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.679     6.287    sec_clk_0/count_reg_n_0_[20]
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     6.411 f  sec_clk_0/count[31]_i_9/O
                         net (fo=1, routed)           0.633     7.043    sec_clk_0/count[31]_i_9_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.167 f  sec_clk_0/count[31]_i_5/O
                         net (fo=3, routed)           0.828     7.995    sec_clk_0/count[31]_i_5_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.119 r  sec_clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.797     8.916    sec_clk_0/count[31]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  sec_clk_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.450    14.791    sec_clk_0/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  sec_clk_0/count_reg[30]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y45          FDRE (Setup_fdre_C_R)       -0.524    14.506    sec_clk_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.707%)  route 0.133ns (27.293%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.938 r  count1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    count1/count_reg[8]_i_1_n_7
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[8]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.308%)  route 0.133ns (26.692%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.949 r  count1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.949    count1/count_reg[8]_i_1_n_5
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.581%)  route 0.133ns (25.419%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.974 r  count1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.974    count1/count_reg[8]_i_1_n_4
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[11]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.581%)  route 0.133ns (25.419%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.974 r  count1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.974    count1/count_reg[8]_i_1_n_6
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  count1/count_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.726%)  route 0.133ns (25.274%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  count1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    count1/count_reg[8]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  count1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    count1/count_reg[12]_i_1_n_7
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.242%)  route 0.133ns (24.758%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  count1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    count1/count_reg[8]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  count1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    count1/count_reg[12]_i_1_n_5
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.341%)  route 0.133ns (23.659%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  count1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    count1/count_reg[8]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  count1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    count1/count_reg[12]_i_1_n_6
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.341%)  route 0.133ns (23.659%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  count1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    count1/count_reg[8]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  count1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    count1/count_reg[12]_i_1_n_4
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[15]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.466%)  route 0.133ns (23.534%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  count1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    count1/count_reg[8]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  count1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    count1/count_reg[12]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  count1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    count1/count_reg[16]_i_1_n_7
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[16]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.915%)  route 0.133ns (23.085%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.133     1.724    count1/out[7]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.884 r  count1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    count1/count_reg[4]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.923 r  count1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    count1/count_reg[8]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  count1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    count1/count_reg[12]_i_1_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  count1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    count1/count_reg[16]_i_1_n_5
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.834     1.962    count1/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[18]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.105     1.823    count1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y42    reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y48   count1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y50   count1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y50   count1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y51   count1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y51   count1/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y51   count1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y48   count1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y48   count1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y50   count1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y50   count1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y50   count1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y50   count1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y51   count1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y51   count1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y42    reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y48   count1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y48   count1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y50   count1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y50   count1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y50   count1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y50   count1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y51   count1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y51   count1/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.466ns  (logic 10.587ns (49.320%)  route 10.879ns (50.680%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=6, routed)           2.967     4.423    convert/sw_IBUF[5]
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.124     4.547 r  convert/angle4_reg[8]_i_1/O
                         net (fo=4, routed)           0.669     5.216    convert/angle4_reg[8]_i_1_n_0
    SLICE_X10Y40         LDCE (DToQ_ldce_D_Q)         0.496     5.712 r  convert/angle4_reg[8]/Q
                         net (fo=5, routed)           0.832     6.544    dc0/angle4[1]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    10.385 r  dc0/value0/P[2]
                         net (fo=2, routed)           1.287    11.672    dc0/value0_n_103
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    11.796 r  dc0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    comp1/S[1]
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.346 r  comp1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.346    comp1/PWM0_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.460    comp1/PWM0_carry__0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.617 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.124    17.741    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.725    21.466 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.466    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.588ns  (logic 10.409ns (50.559%)  route 10.179ns (49.441%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=6, routed)           2.729     4.185    convert/sw_IBUF[5]
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.124     4.309 r  convert/angle1_reg[8]_i_1/O
                         net (fo=4, routed)           0.885     5.194    convert/angle1_reg[8]_i_1_n_0
    SLICE_X11Y48         LDCE (DToQ_ldce_D_Q)         0.483     5.677 r  convert/angle1_reg[8]/Q
                         net (fo=5, routed)           0.982     6.660    dc3/angle1[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841    10.501 r  dc3/value0/P[8]
                         net (fo=2, routed)           1.188    11.688    dc3/value0_n_97
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.124    11.812 r  dc3/PWM0_carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    11.812    comp4/PWM0_carry__1_1[0]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.325 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    comp4/PWM0_carry__0_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.482 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.395    16.877    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.711    20.588 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.588    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.236ns  (logic 10.808ns (56.186%)  route 8.428ns (43.814%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=6, routed)           2.729     4.185    convert/sw_IBUF[5]
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.150     4.335 r  convert/angle0_reg[8]_i_1/O
                         net (fo=4, routed)           0.929     5.264    convert/angle0_reg[8]_i_1_n_0
    SLICE_X11Y46         LDCE (DToQ_ldce_D_Q)         0.685     5.949 r  convert/angle0_reg[8]/Q
                         net (fo=5, routed)           0.803     6.753    dc4/angle0[1]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      3.841    10.594 r  dc4/value0/P[2]
                         net (fo=2, routed)           1.155    11.748    dc4/value0_n_103
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.124    11.872 r  dc4/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000    11.872    comp5/S[1]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.405 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    comp5/PWM0_carry_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.522 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.522    comp5/PWM0_carry__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.679 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.812    15.491    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.745    19.236 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.236    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.042ns  (logic 0.746ns (36.527%)  route 1.296ns (63.473%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           1.296     1.715    eight_count/addra[2]
    SLICE_X11Y40         LUT5 (Prop_lut5_I0_O)        0.327     2.042 r  eight_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.042    eight_count/p_0_in__0[4]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.014ns  (logic 0.718ns (35.644%)  route 1.296ns (64.356%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           1.296     1.715    eight_count/addra[2]
    SLICE_X11Y40         LUT4 (Prop_lut4_I2_O)        0.299     2.014 r  eight_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.014    eight_count/p_0_in__0[3]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.818ns  (logic 0.744ns (40.916%)  route 1.074ns (59.084%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           1.074     1.493    eight_count/addra[2]
    SLICE_X11Y40         LUT3 (Prop_lut3_I2_O)        0.325     1.818 r  eight_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    eight_count/p_0_in__0[2]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.480ns  (logic 0.580ns (39.198%)  route 0.900ns (60.802%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.900     1.356    eight_count/addra[0]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.480 r  eight_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.480    eight_count/p_0_in__0[1]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.466ns  (logic 0.580ns (39.557%)  route 0.886ns (60.443%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.886     1.342    eight_count/addra[3]
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  eight_count/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.466    eight_count/p_0_in__0[5]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.281ns  (logic 0.580ns (45.270%)  route 0.701ns (54.730%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.701     1.157    eight_count/addra[0]
    SLICE_X11Y40         LUT1 (Prop_lut1_I0_O)        0.124     1.281 r  eight_count/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.281    eight_count/p_0_in__0[0]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.468%)  route 0.149ns (44.532%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.149     0.290    eight_count/addra[1]
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.335 r  eight_count/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.335    eight_count/p_0_in__0[5]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.361%)  route 0.169ns (47.639%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.169     0.310    eight_count/addra[3]
    SLICE_X11Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  eight_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.355    eight_count/p_0_in__0[3]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.190ns (52.891%)  route 0.169ns (47.109%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.169     0.310    eight_count/addra[3]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.049     0.359 r  eight_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    eight_count/p_0_in__0[4]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.224%)  route 0.181ns (49.776%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.181     0.322    eight_count/addra[1]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.042     0.364 r  eight_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    eight_count/p_0_in__0[2]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.181     0.322    eight_count/addra[1]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.367 r  eight_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    eight_count/p_0_in__0[1]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eight_count/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.186ns (41.223%)  route 0.265ns (58.777%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.265     0.406    eight_count/addra[0]
    SLICE_X11Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.451 r  eight_count/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.451    eight_count/p_0_in__0[0]
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.030ns  (logic 2.538ns (50.451%)  route 2.492ns (49.549%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.901     1.122    convert/sw_IBUF[0]
    SLICE_X9Y40          LUT3 (Prop_lut3_I2_O)        0.048     1.170 r  convert/angle0_reg[8]_i_1/O
                         net (fo=4, routed)           0.272     1.442    convert/angle0_reg[8]_i_1_n_0
    SLICE_X11Y46         LDPE (DToQ_ldpe_D_Q)         0.195     1.637 r  convert/angle0_reg[7]/Q
                         net (fo=4, routed)           0.220     1.856    dc4/angle0[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[5]_P[17])
                                                      0.609     2.465 r  dc4/value0/P[17]
                         net (fo=2, routed)           0.220     2.685    dc4/value0_n_88
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.048     2.733 r  dc4/PWM0_carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.733    comp5/JC[0][0]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.841 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.880     3.721    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.309     5.030 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.030    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.879ns  (logic 2.470ns (42.011%)  route 3.409ns (57.989%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 IBUF=1 LDPE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.098     1.327    convert/sw_IBUF[1]
    SLICE_X9Y40          LUT3 (Prop_lut3_I2_O)        0.045     1.372 r  convert/angle1_reg[8]_i_1/O
                         net (fo=4, routed)           0.262     1.634    convert/angle1_reg[8]_i_1_n_0
    SLICE_X11Y48         LDPE (DToQ_ldpe_D_Q)         0.133     1.767 r  convert/angle1_reg[7]/Q
                         net (fo=4, routed)           0.260     2.027    dc3/angle1[0]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      0.609     2.636 r  dc3/value0/P[13]
                         net (fo=2, routed)           0.222     2.858    dc3/value0_n_92
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.049     2.907 r  dc3/PWM0_carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     2.907    comp4/PWM0_carry__1_0[2]
    SLICE_X12Y52         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     2.991 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.991    comp4/PWM0_carry__0_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     3.036 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.568     4.603    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.275     5.879 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.879    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.885ns  (logic 2.479ns (42.121%)  route 3.406ns (57.879%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.899     1.118    convert/sw_IBUF[4]
    SLICE_X9Y40          LUT3 (Prop_lut3_I2_O)        0.045     1.163 r  convert/angle4_reg[8]_i_1/O
                         net (fo=4, routed)           0.171     1.333    convert/angle4_reg[8]_i_1_n_0
    SLICE_X10Y40         LDPE (DToQ_ldpe_D_Q)         0.175     1.508 r  convert/angle4_reg[7]/Q
                         net (fo=4, routed)           0.208     1.717    dc0/angle4[0]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[19])
                                                      0.609     2.326 r  dc0/value0/P[19]
                         net (fo=2, routed)           0.270     2.596    dc0/value0_n_86
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.045     2.641 r  dc0/PWM0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.641    comp1/JB[0][1]
    SLICE_X13Y44         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.737 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.858     4.595    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.290     5.885 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.885    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.069ns  (logic 10.013ns (52.510%)  route 9.056ns (47.490%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.611     5.132    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     6.014 r  <hidden>
                         net (fo=1, routed)           1.144     7.158    convert/douta[4]
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     7.282 r  convert/angle4_reg[8]_i_1/O
                         net (fo=4, routed)           0.669     7.951    convert/angle4_reg[8]_i_1_n_0
    SLICE_X10Y40         LDCE (DToQ_ldce_D_Q)         0.496     8.447 r  convert/angle4_reg[8]/Q
                         net (fo=5, routed)           0.832     9.278    dc0/angle4[1]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    13.119 r  dc0/value0/P[2]
                         net (fo=2, routed)           1.287    14.406    dc0/value0_n_103
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    14.530 r  dc0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000    14.530    comp1/S[1]
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.080 r  comp1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.080    comp1/PWM0_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.194 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.194    comp1/PWM0_carry__0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.351 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           5.124    20.476    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.725    24.200 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.200    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.124ns  (logic 9.835ns (54.266%)  route 8.289ns (45.734%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.612     5.133    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.015 r  <hidden>
                         net (fo=1, routed)           0.839     6.854    convert/douta[1]
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.124     6.978 r  convert/angle1_reg[8]_i_1/O
                         net (fo=4, routed)           0.885     7.863    convert/angle1_reg[8]_i_1_n_0
    SLICE_X11Y48         LDCE (DToQ_ldce_D_Q)         0.483     8.346 r  convert/angle1_reg[8]/Q
                         net (fo=5, routed)           0.982     9.328    dc3/angle1[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841    13.169 r  dc3/value0/P[8]
                         net (fo=2, routed)           1.188    14.357    dc3/value0_n_97
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.124    14.481 r  dc3/PWM0_carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    14.481    comp4/PWM0_carry__1_1[0]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.994 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.994    comp4/PWM0_carry__0_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.151 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.395    19.546    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.711    23.257 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.257    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.102ns  (logic 10.236ns (59.853%)  route 6.866ns (40.147%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.612     5.133    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.015 r  <hidden>
                         net (fo=1, routed)           1.167     7.182    convert/douta[0]
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.152     7.334 r  convert/angle0_reg[8]_i_1/O
                         net (fo=4, routed)           0.929     8.262    convert/angle0_reg[8]_i_1_n_0
    SLICE_X11Y46         LDCE (DToQ_ldce_D_Q)         0.685     8.947 r  convert/angle0_reg[8]/Q
                         net (fo=5, routed)           0.803     9.751    dc4/angle0[1]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      3.841    13.592 r  dc4/value0/P[2]
                         net (fo=2, routed)           1.155    14.747    dc4/value0_n_103
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.124    14.871 r  dc4/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000    14.871    comp5/S[1]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.404 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.404    comp5/PWM0_carry_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.521 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.521    comp5/PWM0_carry__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.678 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.812    18.490    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.745    22.234 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.234    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.456ns  (logic 5.107ns (44.578%)  route 6.349ns (55.422%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  count1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  count1/count_reg[3]/Q
                         net (fo=12, routed)          1.474     7.022    dc1/out[3]
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.124     7.146 r  dc1/PWM0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     7.146    comp2/S[1]
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.679 r  comp2/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.679    comp2/PWM0_carry_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.796 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.796    comp2/PWM0_carry__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.953 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.875    12.827    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.720    16.547 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.547    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 5.131ns (45.879%)  route 6.052ns (54.121%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    count1/clk_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  count1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  count1/count_reg[2]/Q
                         net (fo=12, routed)          1.165     6.712    dc2/out[2]
    SLICE_X11Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.836 r  dc2/PWM0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.836    comp3/S[1]
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.386 r  comp3/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    comp3/PWM0_carry_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    comp3/PWM0_carry__0_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.657 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.887    12.545    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.730    16.274 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.274    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  reset_reg/Q
                         net (fo=10, routed)          0.650     6.196    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  reset_reg/Q
                         net (fo=10, routed)          0.650     6.196    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  reset_reg/Q
                         net (fo=10, routed)          0.650     6.196    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  reset_reg/Q
                         net (fo=10, routed)          0.650     6.196    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.456ns (41.216%)  route 0.650ns (58.784%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.568     5.089    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  reset_reg/Q
                         net (fo=10, routed)          0.650     6.196    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.683%)  route 0.243ns (63.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  reset_reg/Q
                         net (fo=10, routed)          0.243     1.833    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.683%)  route 0.243ns (63.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  reset_reg/Q
                         net (fo=10, routed)          0.243     1.833    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.683%)  route 0.243ns (63.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  reset_reg/Q
                         net (fo=10, routed)          0.243     1.833    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.683%)  route 0.243ns (63.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  reset_reg/Q
                         net (fo=10, routed)          0.243     1.833    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.683%)  route 0.243ns (63.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  reset_reg/Q
                         net (fo=10, routed)          0.243     1.833    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eight_count/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.683%)  route 0.243ns (63.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  reset_reg/Q
                         net (fo=10, routed)          0.243     1.833    eight_count/reset
    SLICE_X11Y40         FDRE                                         r  eight_count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.670ns (60.052%)  route 1.111ns (39.948%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.567     1.450    count1/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  count1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  count1/count_reg[7]/Q
                         net (fo=12, routed)          0.231     1.822    dc4/out[7]
    SLICE_X12Y47         LUT4 (Prop_lut4_I2_O)        0.044     1.866 r  dc4/PWM0_carry_i_1__3/O
                         net (fo=1, routed)           0.000     1.866    comp5/DI[3]
    SLICE_X12Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.957 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.957    comp5/PWM0_carry_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.997    comp5/PWM0_carry__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.042 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           0.880     2.922    JC_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.309     4.231 r  JC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.231    JC[0]
    K17                                                               r  JC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.302ns  (logic 1.572ns (47.614%)  route 1.730ns (52.386%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    count1/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  count1/count_reg[17]/Q
                         net (fo=12, routed)          0.162     1.751    dc3/out[17]
    SLICE_X12Y53         LUT4 (Prop_lut4_I2_O)        0.048     1.799 r  dc3/PWM0_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     1.799    comp4/JB[3][0]
    SLICE_X12Y53         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     1.907 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.568     3.475    JB_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.275     4.750 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.750    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.667ns  (logic 1.610ns (43.905%)  route 2.057ns (56.095%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    count1/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  count1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  count1/count_reg[15]/Q
                         net (fo=12, routed)          0.286     1.875    dc1/out[15]
    SLICE_X12Y44         LUT4 (Prop_lut4_I2_O)        0.049     1.924 r  dc1/PWM0_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.924    comp2/PWM0_carry__1_0[3]
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.015 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.015    comp2/PWM0_carry__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.060 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.771     3.831    JB_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.284     5.115 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.115    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.749ns  (logic 1.590ns (42.405%)  route 2.159ns (57.595%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.565     1.448    count1/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  count1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  count1/count_reg[16]/Q
                         net (fo=12, routed)          0.373     1.962    dc2/out[16]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.048     2.010 r  dc2/PWM0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     2.010    comp3/JB[2][0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     2.116 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.786     3.902    JB_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.295     5.197 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.197    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.580ns (38.097%)  route 2.568ns (61.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=6, routed)           2.568     4.024    sw_IBUF[15]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.148 r  reset_i_1/O
                         net (fo=1, routed)           0.000     4.148    reset_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.449     4.790    clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  reset_reg/C

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.896%)  route 0.780ns (63.104%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.780     1.236    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.487     4.828    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.943%)  route 0.778ns (63.057%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[0]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[0]/Q
                         net (fo=8, routed)           0.778     1.234    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.485     4.826    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.419ns (35.030%)  route 0.777ns (64.970%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.777     1.196    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.487     4.828    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.195ns  (logic 0.419ns (35.075%)  route 0.776ns (64.925%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.776     1.195    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.485     4.826    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.736%)  route 0.663ns (59.264%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.663     1.119    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.487     4.828    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.736%)  route 0.663ns (59.264%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.663     1.119    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.485     4.826    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.086%)  route 0.654ns (58.914%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.654     1.110    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.487     4.828    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.144%)  route 0.652ns (58.856%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.652     1.108    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.485     4.826    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.391%)  route 0.620ns (57.609%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.620     1.076    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.487     4.828    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.139%)  route 0.229ns (61.861%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.229     0.370    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.878     2.006    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.139%)  route 0.229ns (61.861%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[5]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[5]/Q
                         net (fo=3, routed)           0.229     0.370    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.253%)  route 0.246ns (65.747%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.246     0.374    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.111%)  route 0.247ns (65.889%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[2]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[2]/Q
                         net (fo=6, routed)           0.247     0.375    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.878     2.006    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.400%)  route 0.257ns (64.600%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.257     0.398    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.262%)  route 0.259ns (64.738%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[3]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[3]/Q
                         net (fo=5, routed)           0.259     0.400    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.878     2.006    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.268     0.409    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.878     2.006    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.440%)  route 0.268ns (65.560%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[1]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eight_count/count_reg[1]/Q
                         net (fo=7, routed)           0.268     0.409    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.857%)  route 0.316ns (71.143%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.316     0.444    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.005    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 eight_count/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.756%)  route 0.317ns (71.244%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  eight_count/count_reg[4]/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  eight_count/count_reg[4]/Q
                         net (fo=4, routed)           0.317     0.445    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.878     2.006    <hidden>
    RAMB18_X0Y16         RAMB18E1                                     r  <hidden>





