{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683657808718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683657808719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 15:43:28 2023 " "Processing started: Tue May 09 15:43:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683657808719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657808719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuitoSomaSub -c circuitoSomaSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuitoSomaSub -c circuitoSomaSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657808719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683657808975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683657808975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitosomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuitosomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuitoSomaSub-arq " "Found design unit 1: circuitoSomaSub-arq" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817366 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuitoSomaSub " "Found entity 1: circuitoSomaSub" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacote.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pacote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacote " "Found design unit 1: pacote" {  } { { "pacote.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/pacote.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-arq " "Found design unit 1: mux2x1-arq" {  } { { "mux2x1.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817368 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-arq " "Found design unit 1: subtrator-arq" {  } { { "subtrator.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/subtrator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817369 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arq " "Found design unit 1: somador-arq" {  } { { "somador.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817370 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbcircuitosomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbcircuitosomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbcircuitoSomaSub-tbarq " "Found design unit 1: tbcircuitoSomaSub-tbarq" {  } { { "tbcircuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/tbcircuitoSomaSub.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817371 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbcircuitoSomaSub " "Found entity 1: tbcircuitoSomaSub" {  } { { "tbcircuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/tbcircuitoSomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Entrada-arq " "Found design unit 1: Decoder7Entrada-arq" {  } { { "Decoder7Entrada.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Entrada.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817372 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Entrada " "Found entity 1: Decoder7Entrada" {  } { { "Decoder7Entrada.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Entrada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Saida-arq " "Found design unit 1: Decoder7Saida-arq" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817373 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Saida " "Found entity 1: Decoder7Saida" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuitoSomaSub " "Elaborating entity \"circuitoSomaSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683657817401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "somador somador:map_1 A:arq " "Elaborating entity \"somador\" using architecture \"A:arq\" for hierarchy \"somador:map_1\"" {  } { { "circuitoSomaSub.vhd" "map_1" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683657817402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtrator subtrator:map_2 A:arq " "Elaborating entity \"subtrator\" using architecture \"A:arq\" for hierarchy \"subtrator:map_2\"" {  } { { "circuitoSomaSub.vhd" "map_2" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683657817403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux2x1 mux2x1:map_3 A:arq " "Elaborating entity \"mux2x1\" using architecture \"A:arq\" for hierarchy \"mux2x1:map_3\"" {  } { { "circuitoSomaSub.vhd" "map_3" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683657817403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decoder7Entrada Decoder7Entrada:map_4 A:arq " "Elaborating entity \"Decoder7Entrada\" using architecture \"A:arq\" for hierarchy \"Decoder7Entrada:map_4\"" {  } { { "circuitoSomaSub.vhd" "map_4" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683657817404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decoder7Saida Decoder7Saida:map_6 A:arq " "Elaborating entity \"Decoder7Saida\" using architecture \"A:arq\" for hierarchy \"Decoder7Saida:map_6\"" {  } { { "circuitoSomaSub.vhd" "map_6" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683657817405 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[6\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817422 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[5\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817422 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[4\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817422 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[3\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817422 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[2\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817422 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[1\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817422 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[0\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817423 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "somador:map_1\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"somador:map_1\|Add0\"" {  } { { "somador.vhd" "Add0" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/somador.vhd" 16 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683657817643 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683657817643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "somador:map_1\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"somador:map_1\|lpm_add_sub:Add0\"" {  } { { "somador.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/somador.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683657817673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "somador:map_1\|lpm_add_sub:Add0 " "Instantiated megafunction \"somador:map_1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683657817673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683657817673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683657817673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683657817673 ""}  } { { "somador.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/somador.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683657817673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u8i " "Found entity 1: add_sub_u8i" {  } { { "db/add_sub_u8i.tdf" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/db/add_sub_u8i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683657817706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657817706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SIG\[6\] GND " "Pin \"SIG\[6\]\" is stuck at GND" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683657817915 "|circuitoSomaSub|SIG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG\[5\] VCC " "Pin \"SIG\[5\]\" is stuck at VCC" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683657817915 "|circuitoSomaSub|SIG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG\[4\] VCC " "Pin \"SIG\[4\]\" is stuck at VCC" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683657817915 "|circuitoSomaSub|SIG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG\[3\] VCC " "Pin \"SIG\[3\]\" is stuck at VCC" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683657817915 "|circuitoSomaSub|SIG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG\[0\] VCC " "Pin \"SIG\[0\]\" is stuck at VCC" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683657817915 "|circuitoSomaSub|SIG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683657817915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683657817976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683657818620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683657818620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683657818652 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683657818652 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683657818652 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683657818652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683657818666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 15:43:38 2023 " "Processing ended: Tue May 09 15:43:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683657818666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683657818666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683657818666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683657818666 ""}
