$date
	Fri Oct 31 18:39:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module srff_behv_tb $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 1 " R $end
$var wire 1 # S $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#5000
1$
#10000
0$
1"
b1 %
#15000
1$
#20000
0$
1#
0"
b10 %
#25000
1!
1$
#30000
0$
1"
b11 %
#35000
x!
1$
#40000
0$
b100 %
#45000
1$
#50000
0$
