

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Tue Jun 21 20:02:50 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16  0000                     
    17                           ; Version 2.40
    18                           ; Generated 17/11/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52  0000                     _TMR1ON	set	32360
    53  0000                     _TMR1IF	set	31984
    54  0000                     _PEIE	set	32662
    55  0000                     _LATB	set	3978
    56  0000                     _TRISB	set	3987
    57  0000                     _OSCCON	set	4051
    58  0000                     _GIE	set	32663
    59  0000                     _TMR1	set	4046
    60  0000                     _PIR1bits	set	3998
    61  0000                     _TMR1IE	set	31976
    62  0000                     _T1CON	set	4045
    63                           
    64                           ; #config settings
    65                           
    66                           	psect	cinit
    67  00004C                     __pcinit:
    68                           	callstack 0
    69  00004C                     start_initialization:
    70                           	callstack 0
    71  00004C                     __initialization:
    72                           	callstack 0
    73  00004C                     end_of_initialization:
    74                           	callstack 0
    75  00004C                     __end_of__initialization:
    76                           	callstack 0
    77  00004C  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    78  00004E  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    79  000050  0100               	movlb	0
    80  000052  EF1E  F000         	goto	_main	;jump to C main() function
    81                           
    82                           	psect	cstackCOMRAM
    83  000000                     __pcstackCOMRAM:
    84                           	callstack 0
    85  000000                     
    86                           ; 1 bytes @ 0x0
    87 ;;
    88 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    89 ;;
    90 ;; *************** function _main *****************
    91 ;; Defined at:
    92 ;;		line 29 in file "delay_1ms_irq.c"
    93 ;; Parameters:    Size  Location     Type
    94 ;;		None
    95 ;; Auto vars:     Size  Location     Type
    96 ;;		None
    97 ;; Return value:  Size  Location     Type
    98 ;;                  1    wreg      void 
    99 ;; Registers used:
   100 ;;		wreg, status,2, cstack
   101 ;; Tracked objects:
   102 ;;		On entry : 0/0
   103 ;;		On exit  : 0/0
   104 ;;		Unchanged: 0/0
   105 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   106 ;;      Params:         0       0       0       0       0       0       0       0       0
   107 ;;      Locals:         0       0       0       0       0       0       0       0       0
   108 ;;      Temps:          0       0       0       0       0       0       0       0       0
   109 ;;      Totals:         0       0       0       0       0       0       0       0       0
   110 ;;Total ram usage:        0 bytes
   111 ;; Hardware stack levels required when called: 2
   112 ;; This function calls:
   113 ;;		_Timer1_start
   114 ;; This function is called by:
   115 ;;		Startup code after reset
   116 ;; This function uses a non-reentrant model
   117 ;;
   118                           
   119                           	psect	text0
   120  00003C                     __ptext0:
   121                           	callstack 0
   122  00003C                     _main:
   123                           	callstack 29
   124                           
   125                           ;delay_1ms_irq.c: 31: OSCCON=0x72;
   126                           
   127                           ;incstack = 0
   128  00003C  0E72               	movlw	114
   129  00003E  6ED3               	movwf	211,c	;volatile
   130                           
   131                           ;delay_1ms_irq.c: 32: TRISB = 0;
   132  000040  0E00               	movlw	0
   133  000042  6E93               	movwf	147,c	;volatile
   134                           
   135                           ;delay_1ms_irq.c: 33: LATB = 0xff;
   136  000044  688A               	setf	138,c	;volatile
   137                           
   138                           ;delay_1ms_irq.c: 34: Timer1_start();
   139  000046  EC09  F000         	call	_Timer1_start	;wreg free
   140  00004A                     l29:
   141  00004A  D7FF               	goto	l29
   142  00004C                     __end_of_main:
   143                           	callstack 0
   144                           
   145 ;; *************** function _Timer1_start *****************
   146 ;; Defined at:
   147 ;;		line 48 in file "delay_1ms_irq.c"
   148 ;; Parameters:    Size  Location     Type
   149 ;;		None
   150 ;; Auto vars:     Size  Location     Type
   151 ;;		None
   152 ;; Return value:  Size  Location     Type
   153 ;;                  1    wreg      void 
   154 ;; Registers used:
   155 ;;		wreg, status,2
   156 ;; Tracked objects:
   157 ;;		On entry : 0/0
   158 ;;		On exit  : 0/0
   159 ;;		Unchanged: 0/0
   160 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   161 ;;      Params:         0       0       0       0       0       0       0       0       0
   162 ;;      Locals:         0       0       0       0       0       0       0       0       0
   163 ;;      Temps:          0       0       0       0       0       0       0       0       0
   164 ;;      Totals:         0       0       0       0       0       0       0       0       0
   165 ;;Total ram usage:        0 bytes
   166 ;; Hardware stack levels used: 1
   167 ;; Hardware stack levels required when called: 1
   168 ;; This function calls:
   169 ;;		Nothing
   170 ;; This function is called by:
   171 ;;		_main
   172 ;; This function uses a non-reentrant model
   173 ;;
   174                           
   175                           	psect	text1
   176  000012                     __ptext1:
   177                           	callstack 0
   178  000012                     _Timer1_start:
   179                           	callstack 29
   180                           
   181                           ;delay_1ms_irq.c: 50: GIE=1;
   182                           
   183                           ;incstack = 0
   184  000012  8EF2               	bsf	4082,7,c	;volatile
   185                           
   186                           ;delay_1ms_irq.c: 51: PEIE=1;
   187  000014  8CF2               	bsf	4082,6,c	;volatile
   188                           
   189                           ;delay_1ms_irq.c: 52: TMR1IE=1;
   190  000016  809D               	bsf	3997,0,c	;volatile
   191                           
   192                           ;delay_1ms_irq.c: 53: TMR1IF=0;
   193  000018  909E               	bcf	3998,0,c	;volatile
   194                           
   195                           ;delay_1ms_irq.c: 54: T1CON=0x80;
   196  00001A  0E80               	movlw	128
   197  00001C  6ECD               	movwf	205,c	;volatile
   198                           
   199                           ;delay_1ms_irq.c: 55: TMR1=0xF856;
   200  00001E  0EF8               	movlw	248
   201  000020  6ECF               	movwf	207,c	;volatile
   202  000022  0E56               	movlw	86
   203  000024  6ECE               	movwf	206,c	;volatile
   204                           
   205                           ;delay_1ms_irq.c: 56: TMR1ON=1;
   206  000026  80CD               	bsf	4045,0,c	;volatile
   207  000028  0012               	return		;funcret
   208  00002A                     __end_of_Timer1_start:
   209                           	callstack 0
   210                           
   211 ;; *************** function _Timer1_ISR *****************
   212 ;; Defined at:
   213 ;;		line 40 in file "delay_1ms_irq.c"
   214 ;; Parameters:    Size  Location     Type
   215 ;;		None
   216 ;; Auto vars:     Size  Location     Type
   217 ;;		None
   218 ;; Return value:  Size  Location     Type
   219 ;;                  1    wreg      void 
   220 ;; Registers used:
   221 ;;		wreg, status,2, status,0
   222 ;; Tracked objects:
   223 ;;		On entry : 0/0
   224 ;;		On exit  : 0/0
   225 ;;		Unchanged: 0/0
   226 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   227 ;;      Params:         0       0       0       0       0       0       0       0       0
   228 ;;      Locals:         0       0       0       0       0       0       0       0       0
   229 ;;      Temps:          0       0       0       0       0       0       0       0       0
   230 ;;      Totals:         0       0       0       0       0       0       0       0       0
   231 ;;Total ram usage:        0 bytes
   232 ;; Hardware stack levels used: 1
   233 ;; This function calls:
   234 ;;		Nothing
   235 ;; This function is called by:
   236 ;;		Interrupt level 2
   237 ;; This function uses a non-reentrant model
   238 ;;
   239                           
   240                           	psect	intcode
   241  000008                     __pintcode:
   242                           	callstack 0
   243  000008                     _Timer1_ISR:
   244                           	callstack 29
   245                           
   246                           ;incstack = 0
   247  000008  8201               	bsf	btemp,1,c	;set compiler interrupt flag (level 2)
   248  00000A  ED15  F000         	call	int_func,f	;refresh shadow registers
   249                           
   250                           	psect	intcode_body
   251  00002A                     __pintcode_body:
   252                           	callstack 29
   253  00002A                     int_func:
   254                           	callstack 29
   255  00002A  0006               	pop		; remove dummy address from shadow register refresh
   256                           
   257                           ;delay_1ms_irq.c: 43: TMR1=0xF856;
   258  00002C  0EF8               	movlw	248
   259  00002E  6ECF               	movwf	207,c	;volatile
   260  000030  0E56               	movlw	86
   261  000032  6ECE               	movwf	206,c	;volatile
   262                           
   263                           ;delay_1ms_irq.c: 44: LATB = ~LATB;
   264  000034  1E8A               	comf	138,f,c	;volatile
   265                           
   266                           ;delay_1ms_irq.c: 45: PIR1bits.TMR1IF=0;
   267  000036  909E               	bcf	158,0,c	;volatile
   268  000038  9201               	bcf	btemp,1,c	;clear compiler interrupt flag (level 2)
   269  00003A  0011               	retfie		f
   270  00003C                     __end_of_Timer1_ISR:
   271                           	callstack 0
   272  0000                     
   273                           	psect	rparam
   274  0000                     
   275                           	psect	temp
   276  000001                     btemp:
   277                           	callstack 0
   278  000001                     	ds	1
   279  0000                     int$flags	set	btemp
   280  0000                     wtemp8	set	btemp+1
   281  0000                     ttemp5	set	btemp+1
   282  0000                     ttemp6	set	btemp+4
   283  0000                     ttemp7	set	btemp+8
   284                           
   285                           	psect	idloc
   286                           
   287                           ;Config register IDLOC0 @ 0x200000
   288                           ;	unspecified, using default values
   289  200000                     	org	2097152
   290  200000  FF                 	db	255
   291                           
   292                           ;Config register IDLOC1 @ 0x200001
   293                           ;	unspecified, using default values
   294  200001                     	org	2097153
   295  200001  FF                 	db	255
   296                           
   297                           ;Config register IDLOC2 @ 0x200002
   298                           ;	unspecified, using default values
   299  200002                     	org	2097154
   300  200002  FF                 	db	255
   301                           
   302                           ;Config register IDLOC3 @ 0x200003
   303                           ;	unspecified, using default values
   304  200003                     	org	2097155
   305  200003  FF                 	db	255
   306                           
   307                           ;Config register IDLOC4 @ 0x200004
   308                           ;	unspecified, using default values
   309  200004                     	org	2097156
   310  200004  FF                 	db	255
   311                           
   312                           ;Config register IDLOC5 @ 0x200005
   313                           ;	unspecified, using default values
   314  200005                     	org	2097157
   315  200005  FF                 	db	255
   316                           
   317                           ;Config register IDLOC6 @ 0x200006
   318                           ;	unspecified, using default values
   319  200006                     	org	2097158
   320  200006  FF                 	db	255
   321                           
   322                           ;Config register IDLOC7 @ 0x200007
   323                           ;	unspecified, using default values
   324  200007                     	org	2097159
   325  200007  FF                 	db	255
   326                           
   327                           	psect	config
   328                           
   329                           ;Config register CONFIG1L @ 0x300000
   330                           ;	PLL Prescaler Selection bits
   331                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   332                           ;	System Clock Postscaler Selection bits
   333                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   334                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   335                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   336  300000                     	org	3145728
   337  300000  00                 	db	0
   338                           
   339                           ;Config register CONFIG1H @ 0x300001
   340                           ;	Oscillator Selection bits
   341                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   342                           ;	Fail-Safe Clock Monitor Enable bit
   343                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   344                           ;	Internal/External Oscillator Switchover bit
   345                           ;	IESO = OFF, Oscillator Switchover mode disabled
   346  300001                     	org	3145729
   347  300001  08                 	db	8
   348                           
   349                           ;Config register CONFIG2L @ 0x300002
   350                           ;	Power-up Timer Enable bit
   351                           ;	PWRT = OFF, PWRT disabled
   352                           ;	Brown-out Reset Enable bits
   353                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   354                           ;	Brown-out Reset Voltage bits
   355                           ;	BORV = 3, Minimum setting 2.05V
   356                           ;	USB Voltage Regulator Enable bit
   357                           ;	VREGEN = OFF, USB voltage regulator disabled
   358  300002                     	org	3145730
   359  300002  19                 	db	25
   360                           
   361                           ;Config register CONFIG2H @ 0x300003
   362                           ;	Watchdog Timer Enable bit
   363                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   364                           ;	Watchdog Timer Postscale Select bits
   365                           ;	WDTPS = 32768, 1:32768
   366  300003                     	org	3145731
   367  300003  1E                 	db	30
   368                           
   369                           ; Padding undefined space
   370  300004                     	org	3145732
   371  300004  FF                 	db	255
   372                           
   373                           ;Config register CONFIG3H @ 0x300005
   374                           ;	CCP2 MUX bit
   375                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   376                           ;	PORTB A/D Enable bit
   377                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   378                           ;	Low-Power Timer 1 Oscillator Enable bit
   379                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   380                           ;	MCLR Pin Enable bit
   381                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   382  300005                     	org	3145733
   383  300005  01                 	db	1
   384                           
   385                           ;Config register CONFIG4L @ 0x300006
   386                           ;	Stack Full/Underflow Reset Enable bit
   387                           ;	STVREN = ON, Stack full/underflow will cause Reset
   388                           ;	Single-Supply ICSP Enable bit
   389                           ;	LVP = OFF, Single-Supply ICSP disabled
   390                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   391                           ;	ICPRT = OFF, ICPORT disabled
   392                           ;	Extended Instruction Set Enable bit
   393                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   394                           ;	Background Debugger Enable bit
   395                           ;	DEBUG = 0x1, unprogrammed default
   396  300006                     	org	3145734
   397  300006  81                 	db	129
   398                           
   399                           ; Padding undefined space
   400  300007                     	org	3145735
   401  300007  FF                 	db	255
   402                           
   403                           ;Config register CONFIG5L @ 0x300008
   404                           ;	Code Protection bit
   405                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   406                           ;	Code Protection bit
   407                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   408                           ;	Code Protection bit
   409                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   410                           ;	Code Protection bit
   411                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   412  300008                     	org	3145736
   413  300008  0F                 	db	15
   414                           
   415                           ;Config register CONFIG5H @ 0x300009
   416                           ;	Boot Block Code Protection bit
   417                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   418                           ;	Data EEPROM Code Protection bit
   419                           ;	CPD = OFF, Data EEPROM is not code-protected
   420  300009                     	org	3145737
   421  300009  C0                 	db	192
   422                           
   423                           ;Config register CONFIG6L @ 0x30000A
   424                           ;	Write Protection bit
   425                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   426                           ;	Write Protection bit
   427                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   428                           ;	Write Protection bit
   429                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   430                           ;	Write Protection bit
   431                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   432  30000A                     	org	3145738
   433  30000A  0F                 	db	15
   434                           
   435                           ;Config register CONFIG6H @ 0x30000B
   436                           ;	Configuration Register Write Protection bit
   437                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   438                           ;	Boot Block Write Protection bit
   439                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   440                           ;	Data EEPROM Write Protection bit
   441                           ;	WRTD = OFF, Data EEPROM is not write-protected
   442  30000B                     	org	3145739
   443  30000B  E0                 	db	224
   444                           
   445                           ;Config register CONFIG7L @ 0x30000C
   446                           ;	Table Read Protection bit
   447                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   448                           ;	Table Read Protection bit
   449                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   450                           ;	Table Read Protection bit
   451                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   452                           ;	Table Read Protection bit
   453                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   454  30000C                     	org	3145740
   455  30000C  0F                 	db	15
   456                           
   457                           ;Config register CONFIG7H @ 0x30000D
   458                           ;	Boot Block Table Read Protection bit
   459                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   460  30000D                     	org	3145741
   461  30000D  40                 	db	64
   462                           tosu	equ	0xFFF
   463                           tosh	equ	0xFFE
   464                           tosl	equ	0xFFD
   465                           stkptr	equ	0xFFC
   466                           pclatu	equ	0xFFB
   467                           pclath	equ	0xFFA
   468                           pcl	equ	0xFF9
   469                           tblptru	equ	0xFF8
   470                           tblptrh	equ	0xFF7
   471                           tblptrl	equ	0xFF6
   472                           tablat	equ	0xFF5
   473                           prodh	equ	0xFF4
   474                           prodl	equ	0xFF3
   475                           indf0	equ	0xFEF
   476                           postinc0	equ	0xFEE
   477                           postdec0	equ	0xFED
   478                           preinc0	equ	0xFEC
   479                           plusw0	equ	0xFEB
   480                           fsr0h	equ	0xFEA
   481                           fsr0l	equ	0xFE9
   482                           wreg	equ	0xFE8
   483                           indf1	equ	0xFE7
   484                           postinc1	equ	0xFE6
   485                           postdec1	equ	0xFE5
   486                           preinc1	equ	0xFE4
   487                           plusw1	equ	0xFE3
   488                           fsr1h	equ	0xFE2
   489                           fsr1l	equ	0xFE1
   490                           bsr	equ	0xFE0
   491                           indf2	equ	0xFDF
   492                           postinc2	equ	0xFDE
   493                           postdec2	equ	0xFDD
   494                           preinc2	equ	0xFDC
   495                           plusw2	equ	0xFDB
   496                           fsr2h	equ	0xFDA
   497                           fsr2l	equ	0xFD9
   498                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _Timer1_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _Timer1_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _Timer1_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _Timer1_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _Timer1_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _Timer1_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Timer1_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Timer1_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Timer1_ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                       _Timer1_start
 ---------------------------------------------------------------------------------
 (1) _Timer1_start                                         0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _Timer1_ISR                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Timer1_start

 _Timer1_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh          D      0       0      20        0.0%
BITBIGSFRhl         1E      0       0      21        0.0%
BITBIGSFRlhh         3      0       0      22        0.0%
BITBIGSFRlhlh       2E      0       0      23        0.0%
BITBIGSFRlhll        9      0       0      24        0.0%
BITBIGSFRllh         8      0       0      25        0.0%
BITBIGSFRlll        2A      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Tue Jun 21 20:02:50 2022

                     l29 004A                      _GIE 007F97                     _LATB 000F8A  
                   _PEIE 007F96                     _TMR1 000FCE                     _main 003C  
                   btemp 0001                     start 000E             ___param_bank 000000  
                  ?_main 0000                    _T1CON 000FCD                    _TRISB 000F93  
                  ttemp5 0002                    ttemp6 0005                    ttemp7 0009  
                  wtemp8 0002          __initialization 004C             __end_of_main 004C  
                 ??_main 0000            __activetblptr 000000                   _OSCCON 000FD3  
                 _TMR1IE 007CE8                   _TMR1IF 007CF0                   _TMR1ON 007E68  
             _Timer1_ISR 0008                   isa$std 000001               __accesstop 0060  
__end_of__initialization 004C            ___rparam_used 000001           __pcstackCOMRAM 0000  
            ?_Timer1_ISR 0000            ?_Timer1_start 0000                  __Hparam 0000  
                __Lparam 0000           ??_Timer1_start 0000                  __pcinit 004C  
                __ramtop 0800                  __ptext0 003C                  __ptext1 0012  
         __pintcode_body 002A     end_of_initialization 004C                  int_func 002A  
    start_initialization 004C     __end_of_Timer1_start 002A             ??_Timer1_ISR 0000  
     __end_of_Timer1_ISR 003C                __pintcode 0008                 _PIR1bits 000F9E  
               __Hrparam 0000                 __Lrparam 0000             _Timer1_start 0012  
               isa$xinst 000000                 int$flags 0001                 intlevel2 0000  
