// Seed: 1192411648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_8 - 1 or negedge id_7) begin : LABEL_0
    begin : LABEL_0
      deassign id_4;
    end
  end
  wire id_10;
  wire id_11;
  tri1 id_12 = 1;
  assign id_10 = 1'h0;
  assign id_11 = id_8;
endmodule
module module_1 (
    input  wor  id_0,
    output tri  id_1,
    input  wand id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
