

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'
================================================================
* Date:           Sat Oct 15 10:48:54 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.254 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_849_1_VITIS_LOOP_851_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      137|    -|
|Register             |        -|     -|       25|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       25|      209|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_195_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln870_4_fu_260_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln870_fu_207_p2               |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_8_fu_213_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1069_fu_189_p2             |      icmp|   0|  0|  11|           7|           8|
    |select_ln1069_8_fu_227_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln1069_fu_219_p3           |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  72|          31|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_v1_V_phi_fu_118_p8         |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_6_phi_fu_146_p8       |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_7_phi_fu_132_p8       |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_phi_fu_160_p8         |  14|          3|   32|         96|
    |ap_sig_allocacmp_c6_V_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_c7_V_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |c6_V_fu_84                            |   9|          2|    4|          8|
    |c7_V_fu_80                            |   9|          2|    4|          8|
    |fifo_C_drain_PE_1_089_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_fu_88                  |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 137|         30|  161|        450|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c6_V_fu_84               |  4|   0|    4|          0|
    |c7_V_fu_80               |  4|   0|    4|          0|
    |icmp_ln1069_reg_361      |  1|   0|    1|          0|
    |indvar_flatten_fu_88     |  7|   0|    7|          0|
    |local_C_V_addr_reg_369   |  4|   0|    4|          0|
    |trunc_ln1069_reg_365     |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   25|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1|  return value|
|fifo_C_drain_PE_1_089_dout     |   in|   32|     ap_fifo|                                 fifo_C_drain_PE_1_089|       pointer|
|fifo_C_drain_PE_1_089_empty_n  |   in|    1|     ap_fifo|                                 fifo_C_drain_PE_1_089|       pointer|
|fifo_C_drain_PE_1_089_read     |  out|    1|     ap_fifo|                                 fifo_C_drain_PE_1_089|       pointer|
|local_C_V_address0             |  out|    4|   ap_memory|                                             local_C_V|         array|
|local_C_V_ce0                  |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_q0                   |   in|  128|   ap_memory|                                             local_C_V|         array|
|local_C_V_address1             |  out|    4|   ap_memory|                                             local_C_V|         array|
|local_C_V_ce1                  |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_we1                  |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_d1                   |  out|  128|   ap_memory|                                             local_C_V|         array|
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 5 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c6_V = alloca i32 1"   --->   Operation 6 'alloca' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_C_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_1_089, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_089, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c6_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten"   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln1069 = icmp_eq  i7 %indvar_flatten_load, i7 64"   --->   Operation 16 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln1069 = add i7 %indvar_flatten_load, i7 1"   --->   Operation 17 'add' 'add_ln1069' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.split10, void %_Z29C_drain_IO_L1_out_intra_transiiiiPA2_7ap_uintILi128EERN3hls6streamIfLi0EEE.exit.i.preheader.preheader.exitStub"   --->   Operation 18 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c7_V_load = load i4 %c7_V"   --->   Operation 19 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c6_V_load = load i4 %c6_V"   --->   Operation 20 'load' 'c6_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln870 = add i4 %c6_V_load, i4 1"   --->   Operation 21 'add' 'add_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln1069_8 = icmp_eq  i4 %c7_V_load, i4 8"   --->   Operation 22 'icmp' 'icmp_ln1069_8' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.35ns)   --->   "%select_ln1069 = select i1 %icmp_ln1069_8, i4 0, i4 %c7_V_load"   --->   Operation 23 'select' 'select_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.35ns)   --->   "%select_ln1069_8 = select i1 %icmp_ln1069_8, i4 %add_ln870, i4 %c6_V_load"   --->   Operation 24 'select' 'select_ln1069_8' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln1069_8, i32 2"   --->   Operation 25 'bitselect' 'tmp_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln1069 = trunc i4 %select_ln1069_8"   --->   Operation 26 'trunc' 'trunc_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1069, i1 %tmp_2" [src/kernel_kernel.cpp:859]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i5 %tmp" [src/kernel_kernel.cpp:859]   --->   Operation 28 'zext' 'zext_ln859' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i128 %local_C_V, i64 0, i64 %zext_ln859" [src/kernel_kernel.cpp:859]   --->   Operation 29 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.20ns)   --->   "%out_data_V = load i4 %local_C_V_addr" [src/kernel_kernel.cpp:859]   --->   Operation 30 'load' 'out_data_V' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln870_4 = add i4 %select_ln1069, i4 1"   --->   Operation 31 'add' 'add_ln870_4' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln1069 = store i7 %add_ln1069, i7 %indvar_flatten"   --->   Operation 32 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln1069 = store i4 %select_ln1069_8, i4 %c6_V"   --->   Operation 33 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %add_ln870_4, i4 %c7_V"   --->   Operation 34 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_849_1_VITIS_LOOP_851_2_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln851 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [src/kernel_kernel.cpp:851]   --->   Operation 37 'specpipeline' 'specpipeline_ln851' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln851 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/kernel_kernel.cpp:851]   --->   Operation 38 'specloopname' 'specloopname_ln851' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.39ns)   --->   "%data_split_V_1_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_1_089" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'data_split_V_1_2' <Predicate = (!icmp_ln1069)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/2] (1.20ns)   --->   "%out_data_V = load i4 %local_C_V_addr" [src/kernel_kernel.cpp:859]   --->   Operation 40 'load' 'out_data_V' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 41 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 42 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 43 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 44 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "%switch_ln867 = switch i2 %trunc_ln1069, void %branch3, i2 0, void %.split10..split4_crit_edge, i2 1, void %.split4, i2 2, void %branch2" [src/kernel_kernel.cpp:867]   --->   Operation 45 'switch' 'switch_ln867' <Predicate = (!icmp_ln1069)> <Delay = 0.65>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln867 = br void %.split4" [src/kernel_kernel.cpp:867]   --->   Operation 46 'br' 'br_ln867' <Predicate = (!icmp_ln1069 & trunc_ln1069 == 2)> <Delay = 0.38>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln867 = br void %.split4" [src/kernel_kernel.cpp:867]   --->   Operation 47 'br' 'br_ln867' <Predicate = (!icmp_ln1069 & trunc_ln1069 == 0)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln867 = br void %.split4" [src/kernel_kernel.cpp:867]   --->   Operation 48 'br' 'br_ln867' <Predicate = (!icmp_ln1069 & trunc_ln1069 == 3)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_1_2, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %.split10..split4_crit_edge, i32 %data_split_V_3, void %.split10"   --->   Operation 49 'phi' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%v2_V_7 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_1_2, void %branch2, i32 %data_split_V_2, void %.split10..split4_crit_edge, i32 %data_split_V_2, void %.split10"   --->   Operation 50 'phi' 'v2_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v2_V_6 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_1, void %.split10..split4_crit_edge, i32 %data_split_V_1_2, void %.split10"   --->   Operation 51 'phi' 'v2_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_1_2, void %.split10..split4_crit_edge, i32 %data_split_V_0, void %.split10"   --->   Operation 52 'phi' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_7, i32 %v2_V_6, i32 %v2_V"   --->   Operation 53 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.20ns)   --->   "%store_ln868 = store i128 %p_Result_s, i4 %local_C_V_addr" [src/kernel_kernel.cpp:868]   --->   Operation 54 'store' 'store_ln868' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ fifo_C_drain_PE_1_089]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c7_V                (alloca           ) [ 010]
c6_V                (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
specmemcore_ln0     (specmemcore      ) [ 000]
specmemcore_ln0     (specmemcore      ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
icmp_ln1069         (icmp             ) [ 011]
add_ln1069          (add              ) [ 000]
br_ln1069           (br               ) [ 000]
c7_V_load           (load             ) [ 000]
c6_V_load           (load             ) [ 000]
add_ln870           (add              ) [ 000]
icmp_ln1069_8       (icmp             ) [ 000]
select_ln1069       (select           ) [ 000]
select_ln1069_8     (select           ) [ 000]
tmp_2               (bitselect        ) [ 000]
trunc_ln1069        (trunc            ) [ 011]
tmp                 (bitconcatenate   ) [ 000]
zext_ln859          (zext             ) [ 000]
local_C_V_addr      (getelementptr    ) [ 011]
add_ln870_4         (add              ) [ 000]
store_ln1069        (store            ) [ 000]
store_ln1069        (store            ) [ 000]
store_ln870         (store            ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
specpipeline_ln851  (specpipeline     ) [ 000]
specloopname_ln851  (specloopname     ) [ 000]
data_split_V_1_2    (read             ) [ 000]
out_data_V          (load             ) [ 000]
data_split_V_0      (trunc            ) [ 000]
data_split_V_1      (partselect       ) [ 000]
data_split_V_2      (partselect       ) [ 000]
data_split_V_3      (partselect       ) [ 000]
switch_ln867        (switch           ) [ 000]
br_ln867            (br               ) [ 000]
br_ln867            (br               ) [ 000]
br_ln867            (br               ) [ 000]
v1_V                (phi              ) [ 000]
v2_V_7              (phi              ) [ 000]
v2_V_6              (phi              ) [ 000]
v2_V                (phi              ) [ 000]
p_Result_s          (bitconcatenate   ) [ 000]
store_ln868         (store            ) [ 000]
br_ln0              (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_C_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_PE_1_089">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_089"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_849_1_VITIS_LOOP_851_2_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="c7_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c7_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="c6_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c6_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_split_V_1_2_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_1_2/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="local_C_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="128" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="1"/>
<pin id="111" dir="0" index="4" bw="4" slack="0"/>
<pin id="112" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="128" slack="0"/>
<pin id="114" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_data_V/1 store_ln868/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="v1_V_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="v1_V_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="4" bw="32" slack="0"/>
<pin id="124" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="32" slack="0"/>
<pin id="126" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="v2_V_7_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_7 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="v2_V_7_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="4" bw="32" slack="0"/>
<pin id="138" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="32" slack="0"/>
<pin id="140" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_7/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="v2_V_6_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_6 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="v2_V_6_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="4" bw="32" slack="0"/>
<pin id="152" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="32" slack="0"/>
<pin id="154" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_6/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="v2_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="v2_V_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="4" bw="32" slack="0"/>
<pin id="166" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="32" slack="0"/>
<pin id="168" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln1069_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln1069_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="c7_V_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c7_V_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="c6_V_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c6_V_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln870_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln1069_8_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_8/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln1069_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln1069_8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069_8/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln1069_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1069/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln859_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln870_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_4/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln1069_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln1069_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln870_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="data_split_V_0_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="128" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="data_split_V_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="128" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="0" index="3" bw="7" slack="0"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="data_split_V_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="128" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="0" index="3" bw="8" slack="0"/>
<pin id="306" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="data_split_V_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="128" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="0" index="3" bw="8" slack="0"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="128" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="0" index="3" bw="32" slack="0"/>
<pin id="332" dir="0" index="4" bw="32" slack="0"/>
<pin id="333" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="c7_V_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="c6_V_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c6_V "/>
</bind>
</comp>

<comp id="354" class="1005" name="indvar_flatten_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln1069_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="365" class="1005" name="trunc_ln1069_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1069 "/>
</bind>
</comp>

<comp id="369" class="1005" name="local_C_V_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="128"><net_src comp="92" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="142"><net_src comp="92" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="156"><net_src comp="92" pin="2"/><net_sink comp="146" pin=6"/></net>

<net id="170"><net_src comp="92" pin="2"/><net_sink comp="160" pin=4"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="201" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="201" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="213" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="207" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="204" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="227" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="227" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="219" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="235" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="264"><net_src comp="219" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="195" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="227" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="260" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="105" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="105" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="62" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="298"><net_src comp="288" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="299"><net_src comp="288" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="300"><net_src comp="288" pin="4"/><net_sink comp="146" pin=4"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="105" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="311"><net_src comp="301" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="312"><net_src comp="301" pin="4"/><net_sink comp="132" pin=4"/></net>

<net id="313"><net_src comp="301" pin="4"/><net_sink comp="132" pin=6"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="105" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="324"><net_src comp="314" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="325"><net_src comp="314" pin="4"/><net_sink comp="118" pin=4"/></net>

<net id="326"><net_src comp="314" pin="4"/><net_sink comp="118" pin=6"/></net>

<net id="334"><net_src comp="78" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="118" pin="8"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="132" pin="8"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="146" pin="8"/><net_sink comp="327" pin=3"/></net>

<net id="338"><net_src comp="160" pin="8"/><net_sink comp="327" pin=4"/></net>

<net id="339"><net_src comp="327" pin="5"/><net_sink comp="105" pin=4"/></net>

<net id="343"><net_src comp="80" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="350"><net_src comp="84" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="357"><net_src comp="88" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="364"><net_src comp="189" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="243" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="98" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_C_V | {2 }
	Port: fifo_C_drain_PE_1_089 | {}
 - Input state : 
	Port: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 : local_C_V | {1 2 }
	Port: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 : fifo_C_drain_PE_1_089 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln1069 : 2
		add_ln1069 : 2
		br_ln1069 : 3
		c7_V_load : 1
		c6_V_load : 1
		add_ln870 : 2
		icmp_ln1069_8 : 2
		select_ln1069 : 3
		select_ln1069_8 : 3
		tmp_2 : 4
		trunc_ln1069 : 4
		tmp : 5
		zext_ln859 : 6
		local_C_V_addr : 7
		out_data_V : 8
		add_ln870_4 : 4
		store_ln1069 : 3
		store_ln1069 : 4
		store_ln870 : 5
	State 2
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
		v1_V : 2
		v2_V_7 : 2
		v2_V_6 : 2
		v2_V : 2
		p_Result_s : 3
		store_ln868 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln1069_fu_195      |    0    |    14   |
|    add   |       add_ln870_fu_207      |    0    |    12   |
|          |      add_ln870_4_fu_260     |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1069_fu_189     |    0    |    10   |
|          |     icmp_ln1069_8_fu_213    |    0    |    9    |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln1069_fu_219    |    0    |    4    |
|          |    select_ln1069_8_fu_227   |    0    |    4    |
|----------|-----------------------------|---------|---------|
|   read   | data_split_V_1_2_read_fu_92 |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_2_fu_235        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |     trunc_ln1069_fu_243     |    0    |    0    |
|          |    data_split_V_0_fu_281    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          tmp_fu_247         |    0    |    0    |
|          |      p_Result_s_fu_327      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln859_fu_255      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    data_split_V_1_fu_288    |    0    |    0    |
|partselect|    data_split_V_2_fu_301    |    0    |    0    |
|          |    data_split_V_3_fu_314    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    65   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     c6_V_reg_347     |    4   |
|     c7_V_reg_340     |    4   |
|  icmp_ln1069_reg_361 |    1   |
|indvar_flatten_reg_354|    7   |
|local_C_V_addr_reg_369|    4   |
| trunc_ln1069_reg_365 |    2   |
|     v1_V_reg_115     |   32   |
|    v2_V_6_reg_143    |   32   |
|    v2_V_7_reg_129    |   32   |
|     v2_V_reg_157     |   32   |
+----------------------+--------+
|         Total        |   150  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   150  |   74   |
+-----------+--------+--------+--------+
