INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week2/half_adder_with_case/half_adder_with_case.srcs/sources_1/new/half_adder_with_case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_with_case
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week2/half_adder_with_case/half_adder_with_case.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
