============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Jun 08 2025  01:46:00 pm
  Module:                 pipeline
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (14635 ps) Setup Check with Pin i_seg_display_current_state_reg[0]/CK->D
          Group: clock_slow
     Startpoint: (R) i_seg_display_current_state_reg[1]/CK
          Clock: (R) clock_slow
       Endpoint: (R) i_seg_display_current_state_reg[0]/D
          Clock: (R) clock_slow

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
             Setup:-      36                  
     Required Time:=   14964                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=   14635                  

#---------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  i_seg_display_current_state_reg[1]/CK -       -      R     (arrival)      3    -     0     0       0    (-,-) 
  i_seg_display_current_state_reg[1]/Q  -       CK->Q  R     DFFR_X1        4  7.6    22   113     113    (-,-) 
  g176553__1617/ZN                      -       A2->ZN F     NAND2_X1       2  3.0    10    36     149    (-,-) 
  g176549__5526/ZN                      -       A1->ZN F     OR2_X1         2  3.6    11    58     207    (-,-) 
  g176743__7098/ZN                      -       B1->ZN R     OAI21_X1       2  4.1    30    54     261    (-,-) 
  g176742/ZN                            -       A->ZN  F     INV_X1         1  1.7     8    24     285    (-,-) 
  g176738__5122/ZN                      -       B1->ZN R     AOI21_X1       1  1.4    20    35     320    (-,-) 
  i_seg_display_current_state_reg[0]/D  -       -      R     DFFR_X1        1    -     -     9     329    (-,-) 
#---------------------------------------------------------------------------------------------------------------

