vendor_name = ModelSim
source_file = 1, C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_5/Lab_5_8/mux21_4.bdf
source_file = 1, C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_5/Lab_5_8/RAM32_.qip
source_file = 1, C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_5/Lab_5_8/RAM32_.v
source_file = 1, C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_5/Lab_5_8/Assignment8.bdf
source_file = 1, C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_5/Lab_5_8/Assignment8.mif
source_file = 1, C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_5/Lab_5_8/Waveform.vwf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_5/Lab_5_8/db/altsyncram_i4o1.tdf
design_name = Assignment8
instance = comp, \HNhi_out[3]~output , HNhi_out[3]~output, Assignment8, 1
instance = comp, \HNhi_out[2]~output , HNhi_out[2]~output, Assignment8, 1
instance = comp, \HNhi_out[1]~output , HNhi_out[1]~output, Assignment8, 1
instance = comp, \HNhi_out[0]~output , HNhi_out[0]~output, Assignment8, 1
instance = comp, \HNhi_address[5]~input , HNhi_address[5]~input, Assignment8, 1
instance = comp, \WREN~input , WREN~input, Assignment8, 1
instance = comp, \CLOCK~input , CLOCK~input, Assignment8, 1
instance = comp, \CLOCK~inputCLKENA0 , CLOCK~inputCLKENA0, Assignment8, 1
instance = comp, \HNhi_data[0]~input , HNhi_data[0]~input, Assignment8, 1
instance = comp, \HNhi_address[0]~input , HNhi_address[0]~input, Assignment8, 1
instance = comp, \HNhi_address[1]~input , HNhi_address[1]~input, Assignment8, 1
instance = comp, \HNhi_address[2]~input , HNhi_address[2]~input, Assignment8, 1
instance = comp, \HNhi_address[3]~input , HNhi_address[3]~input, Assignment8, 1
instance = comp, \HNhi_address[4]~input , HNhi_address[4]~input, Assignment8, 1
instance = comp, \HNhi_data[1]~input , HNhi_data[1]~input, Assignment8, 1
instance = comp, \HNhi_data[2]~input , HNhi_data[2]~input, Assignment8, 1
instance = comp, \HNhi_data[3]~input , HNhi_data[3]~input, Assignment8, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a0 , inst1|altsyncram_component|auto_generated|ram_block1a0, Assignment8, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, Assignment8, 1
instance = comp, \inst2|inst12~0 , inst2|inst12~0, Assignment8, 1
instance = comp, \inst2|inst9~0 , inst2|inst9~0, Assignment8, 1
instance = comp, \inst2|inst10~0 , inst2|inst10~0, Assignment8, 1
instance = comp, \inst2|inst11~0 , inst2|inst11~0, Assignment8, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Assignment8, 1
