// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fft_HH_
#define _fft_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sin_or_cos_double_s.h"
#include "bit_reverse.h"
#include "fft_faddfsub_32nsibs.h"
#include "fft_fmul_32ns_32njbC.h"
#include "fft_fptrunc_64ns_kbM.h"
#include "fft_fpext_32ns_64lbW.h"
#include "fft_ddiv_64ns_64nmb6.h"
#include "fft_sitodp_32ns_6ncg.h"

namespace ap_rtl {

struct fft : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > X_R_address0;
    sc_out< sc_logic > X_R_ce0;
    sc_out< sc_logic > X_R_we0;
    sc_out< sc_lv<32> > X_R_d0;
    sc_in< sc_lv<32> > X_R_q0;
    sc_out< sc_lv<10> > X_R_address1;
    sc_out< sc_logic > X_R_ce1;
    sc_in< sc_lv<32> > X_R_q1;
    sc_out< sc_lv<10> > X_I_address0;
    sc_out< sc_logic > X_I_ce0;
    sc_out< sc_logic > X_I_we0;
    sc_out< sc_lv<32> > X_I_d0;
    sc_in< sc_lv<32> > X_I_q0;
    sc_out< sc_lv<10> > X_I_address1;
    sc_out< sc_logic > X_I_ce1;
    sc_out< sc_logic > X_I_we1;
    sc_out< sc_lv<32> > X_I_d1;
    sc_in< sc_lv<32> > X_I_q1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    fft(sc_module_name name);
    SC_HAS_PROCESS(fft);

    ~fft();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sin_or_cos_double_s* grp_sin_or_cos_double_s_fu_179;
    sin_or_cos_double_s* grp_sin_or_cos_double_s_fu_198;
    bit_reverse* grp_bit_reverse_fu_217;
    fft_faddfsub_32nsibs<1,4,32,32,32>* fft_faddfsub_32nsibs_U24;
    fft_faddfsub_32nsibs<1,4,32,32,32>* fft_faddfsub_32nsibs_U25;
    fft_fmul_32ns_32njbC<1,3,32,32,32>* fft_fmul_32ns_32njbC_U26;
    fft_fmul_32ns_32njbC<1,3,32,32,32>* fft_fmul_32ns_32njbC_U27;
    fft_fptrunc_64ns_kbM<1,2,64,32>* fft_fptrunc_64ns_kbM_U28;
    fft_fptrunc_64ns_kbM<1,2,64,32>* fft_fptrunc_64ns_kbM_U29;
    fft_fpext_32ns_64lbW<1,2,32,64>* fft_fpext_32ns_64lbW_U30;
    fft_ddiv_64ns_64nmb6<1,22,64,64,64>* fft_ddiv_64ns_64nmb6_U31;
    fft_sitodp_32ns_6ncg<1,4,32,64>* fft_sitodp_32ns_6ncg_U32;
    sc_signal< sc_lv<39> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > i_0_reg_170;
    sc_signal< sc_lv<32> > grp_fu_230_p2;
    sc_signal< sc_lv<32> > reg_262;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444_pp0_iter3_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< bool > ap_block_state37_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state40_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state46_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state49_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state52_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state55_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state58_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state61_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444_pp0_iter6_reg;
    sc_signal< sc_lv<32> > zext_ln51_fu_283_p1;
    sc_signal< sc_lv<32> > zext_ln51_reg_363;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln50_fu_267_p2;
    sc_signal< sc_lv<10> > trunc_ln_reg_369;
    sc_signal< sc_lv<64> > grp_fu_259_p1;
    sc_signal< sc_lv<64> > tmp_reg_375;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > grp_fu_254_p2;
    sc_signal< sc_lv<64> > tmp_2_reg_380;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<32> > numBF_fu_298_p1;
    sc_signal< sc_lv<32> > numBF_reg_385;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > grp_fu_242_p1;
    sc_signal< sc_lv<32> > e_reg_390;
    sc_signal< sc_lv<10> > j_fu_306_p2;
    sc_signal< sc_lv<10> > j_reg_398;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<4> > stage_fu_312_p2;
    sc_signal< sc_lv<1> > icmp_ln57_fu_301_p2;
    sc_signal< sc_lv<64> > grp_fu_248_p1;
    sc_signal< sc_lv<64> > x_assign_reg_408;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<64> > grp_sin_or_cos_double_s_fu_179_ap_return;
    sc_signal< sc_lv<64> > tmp_i_i_reg_414;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_179_ap_ready;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_179_ap_done;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_198_ap_ready;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_198_ap_done;
    sc_signal< bool > ap_block_state33_on_subcall_done;
    sc_signal< sc_lv<64> > grp_sin_or_cos_double_s_fu_198_ap_return;
    sc_signal< sc_lv<64> > tmp_i_i9_reg_419;
    sc_signal< sc_lv<32> > grp_fu_225_p2;
    sc_signal< sc_lv<32> > a_reg_424;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<32> > zext_ln57_fu_318_p1;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<32> > c_reg_434;
    sc_signal< sc_lv<32> > grp_fu_245_p1;
    sc_signal< sc_lv<32> > s_reg_439;
    sc_signal< sc_lv<1> > icmp_ln63_fu_332_p2;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_444_pp0_iter8_reg;
    sc_signal< sc_lv<10> > X_R_addr_reg_448;
    sc_signal< sc_lv<10> > X_R_addr_reg_448_pp0_iter1_reg;
    sc_signal< sc_lv<10> > X_R_addr_reg_448_pp0_iter2_reg;
    sc_signal< sc_lv<10> > X_R_addr_reg_448_pp0_iter3_reg;
    sc_signal< sc_lv<10> > X_R_addr_reg_448_pp0_iter4_reg;
    sc_signal< sc_lv<10> > X_I_addr_reg_453;
    sc_signal< sc_lv<10> > X_I_addr_reg_453_pp0_iter1_reg;
    sc_signal< sc_lv<10> > X_I_addr_reg_453_pp0_iter2_reg;
    sc_signal< sc_lv<10> > X_I_addr_reg_453_pp0_iter3_reg;
    sc_signal< sc_lv<10> > X_I_addr_reg_453_pp0_iter4_reg;
    sc_signal< sc_lv<10> > X_R_addr_1_reg_458;
    sc_signal< sc_lv<10> > X_R_addr_1_reg_458_pp0_iter1_reg;
    sc_signal< sc_lv<10> > X_R_addr_1_reg_458_pp0_iter2_reg;
    sc_signal< sc_lv<10> > X_R_addr_1_reg_458_pp0_iter3_reg;
    sc_signal< sc_lv<10> > X_R_addr_1_reg_458_pp0_iter4_reg;
    sc_signal< sc_lv<10> > X_R_addr_1_reg_458_pp0_iter5_reg;
    sc_signal< sc_lv<10> > X_R_addr_1_reg_458_pp0_iter6_reg;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464_pp0_iter1_reg;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464_pp0_iter2_reg;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464_pp0_iter3_reg;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464_pp0_iter4_reg;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464_pp0_iter5_reg;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464_pp0_iter6_reg;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464_pp0_iter7_reg;
    sc_signal< sc_lv<10> > X_I_addr_1_reg_464_pp0_iter8_reg;
    sc_signal< sc_lv<32> > i_3_fu_355_p2;
    sc_signal< sc_lv<32> > i_3_reg_470;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > X_R_load_reg_475;
    sc_signal< sc_lv<32> > X_I_load_reg_481;
    sc_signal< sc_lv<32> > grp_fu_234_p2;
    sc_signal< sc_lv<32> > tmp_7_reg_487;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > grp_fu_238_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_492;
    sc_signal< sc_lv<32> > tmp_9_reg_497;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state38_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state41_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state47_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state50_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state53_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state56_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state59_pp0_stage2_iter7;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > tmp_s_reg_502;
    sc_signal< sc_lv<32> > X_R_load_1_reg_507;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > X_I_load_1_reg_512;
    sc_signal< sc_lv<32> > temp_R_reg_517;
    sc_signal< sc_lv<32> > temp_R_reg_517_pp0_iter3_reg;
    sc_signal< sc_lv<32> > temp_R_reg_517_pp0_iter4_reg;
    sc_signal< sc_lv<32> > temp_I_reg_522;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > temp_I_reg_522_pp0_iter4_reg;
    sc_signal< sc_lv<32> > temp_I_reg_522_pp0_iter5_reg;
    sc_signal< sc_lv<32> > temp_I_reg_522_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_6_reg_528;
    sc_signal< sc_lv<32> > X_R_load_2_reg_533;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > X_I_load_2_reg_538;
    sc_signal< sc_lv<32> > tmp_11_reg_543;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state36;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_179_ap_start;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_179_ap_idle;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_179_do_cos;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_198_ap_start;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_198_ap_idle;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_198_do_cos;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_ap_start;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_ap_done;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_ap_idle;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_ap_ready;
    sc_signal< sc_lv<10> > grp_bit_reverse_fu_217_X_R_address0;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_X_R_ce0;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_X_R_we0;
    sc_signal< sc_lv<32> > grp_bit_reverse_fu_217_X_R_d0;
    sc_signal< sc_lv<10> > grp_bit_reverse_fu_217_X_I_address0;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_X_I_ce0;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_X_I_we0;
    sc_signal< sc_lv<32> > grp_bit_reverse_fu_217_X_I_d0;
    sc_signal< sc_lv<4> > stage_0_reg_134;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > i_reg_146;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<32> > a_0_reg_158;
    sc_signal< sc_lv<32> > ap_phi_mux_i_0_phi_fu_173_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_179_ap_start_reg;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_198_ap_start_reg;
    sc_signal< sc_logic > grp_bit_reverse_fu_217_ap_start_reg;
    sc_signal< sc_lv<64> > sext_ln65_fu_343_p1;
    sc_signal< sc_lv<64> > sext_ln67_fu_349_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > grp_fu_225_p0;
    sc_signal< sc_lv<32> > grp_fu_225_p1;
    sc_signal< sc_lv<32> > grp_fu_230_p0;
    sc_signal< sc_lv<32> > grp_fu_230_p1;
    sc_signal< sc_lv<32> > grp_fu_234_p0;
    sc_signal< sc_lv<32> > grp_fu_238_p0;
    sc_signal< sc_lv<64> > grp_fu_242_p0;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > grp_fu_259_p0;
    sc_signal< sc_lv<11> > zext_ln50_fu_273_p1;
    sc_signal< sc_lv<11> > DFTpts_fu_277_p2;
    sc_signal< sc_lv<22> > tmp_12_fu_322_p4;
    sc_signal< sc_lv<32> > i_lower_fu_338_p2;
    sc_signal< sc_lv<2> > grp_fu_225_opcode;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_logic > grp_fu_225_ce;
    sc_signal< sc_lv<2> > grp_fu_230_opcode;
    sc_signal< sc_lv<39> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0;
    sc_signal< bool > ap_enable_operation_144;
    sc_signal< bool > ap_enable_state36_pp0_iter0_stage0;
    sc_signal< bool > ap_enable_operation_151;
    sc_signal< bool > ap_enable_state37_pp0_iter0_stage1;
    sc_signal< bool > ap_enable_operation_184;
    sc_signal< bool > ap_enable_state49_pp0_iter4_stage1;
    sc_signal< bool > ap_enable_operation_195;
    sc_signal< bool > ap_enable_state56_pp0_iter6_stage2;
    sc_signal< bool > ap_enable_operation_146;
    sc_signal< bool > ap_enable_operation_152;
    sc_signal< bool > ap_enable_operation_186;
    sc_signal< bool > ap_enable_state50_pp0_iter4_stage2;
    sc_signal< bool > ap_enable_operation_204;
    sc_signal< bool > ap_enable_state61_pp0_iter8_stage1;
    sc_signal< bool > ap_enable_operation_168;
    sc_signal< bool > ap_enable_state42_pp0_iter2_stage0;
    sc_signal< bool > ap_enable_operation_172;
    sc_signal< bool > ap_enable_state43_pp0_iter2_stage1;
    sc_signal< bool > ap_enable_operation_169;
    sc_signal< bool > ap_enable_operation_173;
    sc_signal< bool > ap_enable_operation_187;
    sc_signal< bool > ap_enable_operation_188;
    sc_signal< bool > ap_enable_state51_pp0_iter5_stage0;
    sc_signal< bool > ap_enable_operation_190;
    sc_signal< bool > ap_enable_state52_pp0_iter5_stage1;
    sc_signal< bool > ap_enable_operation_192;
    sc_signal< bool > ap_enable_state53_pp0_iter5_stage2;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<39> ap_ST_fsm_state1;
    static const sc_lv<39> ap_ST_fsm_state2;
    static const sc_lv<39> ap_ST_fsm_state3;
    static const sc_lv<39> ap_ST_fsm_state4;
    static const sc_lv<39> ap_ST_fsm_state5;
    static const sc_lv<39> ap_ST_fsm_state6;
    static const sc_lv<39> ap_ST_fsm_state7;
    static const sc_lv<39> ap_ST_fsm_state8;
    static const sc_lv<39> ap_ST_fsm_state9;
    static const sc_lv<39> ap_ST_fsm_state10;
    static const sc_lv<39> ap_ST_fsm_state11;
    static const sc_lv<39> ap_ST_fsm_state12;
    static const sc_lv<39> ap_ST_fsm_state13;
    static const sc_lv<39> ap_ST_fsm_state14;
    static const sc_lv<39> ap_ST_fsm_state15;
    static const sc_lv<39> ap_ST_fsm_state16;
    static const sc_lv<39> ap_ST_fsm_state17;
    static const sc_lv<39> ap_ST_fsm_state18;
    static const sc_lv<39> ap_ST_fsm_state19;
    static const sc_lv<39> ap_ST_fsm_state20;
    static const sc_lv<39> ap_ST_fsm_state21;
    static const sc_lv<39> ap_ST_fsm_state22;
    static const sc_lv<39> ap_ST_fsm_state23;
    static const sc_lv<39> ap_ST_fsm_state24;
    static const sc_lv<39> ap_ST_fsm_state25;
    static const sc_lv<39> ap_ST_fsm_state26;
    static const sc_lv<39> ap_ST_fsm_state27;
    static const sc_lv<39> ap_ST_fsm_state28;
    static const sc_lv<39> ap_ST_fsm_state29;
    static const sc_lv<39> ap_ST_fsm_state30;
    static const sc_lv<39> ap_ST_fsm_state31;
    static const sc_lv<39> ap_ST_fsm_state32;
    static const sc_lv<39> ap_ST_fsm_state33;
    static const sc_lv<39> ap_ST_fsm_state34;
    static const sc_lv<39> ap_ST_fsm_state35;
    static const sc_lv<39> ap_ST_fsm_pp0_stage0;
    static const sc_lv<39> ap_ST_fsm_pp0_stage1;
    static const sc_lv<39> ap_ST_fsm_pp0_stage2;
    static const sc_lv<39> ap_ST_fsm_state62;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_23;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<64> ap_const_lv64_C01921FB5444261E;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<22> ap_const_lv22_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_DFTpts_fu_277_p2();
    void thread_X_I_address0();
    void thread_X_I_address1();
    void thread_X_I_ce0();
    void thread_X_I_ce1();
    void thread_X_I_d0();
    void thread_X_I_d1();
    void thread_X_I_we0();
    void thread_X_I_we1();
    void thread_X_R_address0();
    void thread_X_R_address1();
    void thread_X_R_ce0();
    void thread_X_R_ce1();
    void thread_X_R_d0();
    void thread_X_R_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state33_on_subcall_done();
    void thread_ap_block_state36_pp0_stage0_iter0();
    void thread_ap_block_state37_pp0_stage1_iter0();
    void thread_ap_block_state38_pp0_stage2_iter0();
    void thread_ap_block_state39_pp0_stage0_iter1();
    void thread_ap_block_state40_pp0_stage1_iter1();
    void thread_ap_block_state41_pp0_stage2_iter1();
    void thread_ap_block_state42_pp0_stage0_iter2();
    void thread_ap_block_state43_pp0_stage1_iter2();
    void thread_ap_block_state44_pp0_stage2_iter2();
    void thread_ap_block_state45_pp0_stage0_iter3();
    void thread_ap_block_state46_pp0_stage1_iter3();
    void thread_ap_block_state47_pp0_stage2_iter3();
    void thread_ap_block_state48_pp0_stage0_iter4();
    void thread_ap_block_state49_pp0_stage1_iter4();
    void thread_ap_block_state50_pp0_stage2_iter4();
    void thread_ap_block_state51_pp0_stage0_iter5();
    void thread_ap_block_state52_pp0_stage1_iter5();
    void thread_ap_block_state53_pp0_stage2_iter5();
    void thread_ap_block_state54_pp0_stage0_iter6();
    void thread_ap_block_state55_pp0_stage1_iter6();
    void thread_ap_block_state56_pp0_stage2_iter6();
    void thread_ap_block_state57_pp0_stage0_iter7();
    void thread_ap_block_state58_pp0_stage1_iter7();
    void thread_ap_block_state59_pp0_stage2_iter7();
    void thread_ap_block_state60_pp0_stage0_iter8();
    void thread_ap_block_state61_pp0_stage1_iter8();
    void thread_ap_condition_pp0_exit_iter0_state36();
    void thread_ap_done();
    void thread_ap_enable_operation_144();
    void thread_ap_enable_operation_146();
    void thread_ap_enable_operation_151();
    void thread_ap_enable_operation_152();
    void thread_ap_enable_operation_168();
    void thread_ap_enable_operation_169();
    void thread_ap_enable_operation_172();
    void thread_ap_enable_operation_173();
    void thread_ap_enable_operation_184();
    void thread_ap_enable_operation_186();
    void thread_ap_enable_operation_187();
    void thread_ap_enable_operation_188();
    void thread_ap_enable_operation_190();
    void thread_ap_enable_operation_192();
    void thread_ap_enable_operation_195();
    void thread_ap_enable_operation_204();
    void thread_ap_enable_pp0();
    void thread_ap_enable_state36_pp0_iter0_stage0();
    void thread_ap_enable_state37_pp0_iter0_stage1();
    void thread_ap_enable_state42_pp0_iter2_stage0();
    void thread_ap_enable_state43_pp0_iter2_stage1();
    void thread_ap_enable_state49_pp0_iter4_stage1();
    void thread_ap_enable_state50_pp0_iter4_stage2();
    void thread_ap_enable_state51_pp0_iter5_stage0();
    void thread_ap_enable_state52_pp0_iter5_stage1();
    void thread_ap_enable_state53_pp0_iter5_stage2();
    void thread_ap_enable_state56_pp0_iter6_stage2();
    void thread_ap_enable_state61_pp0_iter8_stage1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_173_p4();
    void thread_ap_ready();
    void thread_grp_bit_reverse_fu_217_ap_start();
    void thread_grp_fu_225_ce();
    void thread_grp_fu_225_opcode();
    void thread_grp_fu_225_p0();
    void thread_grp_fu_225_p1();
    void thread_grp_fu_230_opcode();
    void thread_grp_fu_230_p0();
    void thread_grp_fu_230_p1();
    void thread_grp_fu_234_p0();
    void thread_grp_fu_238_p0();
    void thread_grp_fu_242_p0();
    void thread_grp_fu_259_p0();
    void thread_grp_sin_or_cos_double_s_fu_179_ap_start();
    void thread_grp_sin_or_cos_double_s_fu_179_do_cos();
    void thread_grp_sin_or_cos_double_s_fu_198_ap_start();
    void thread_grp_sin_or_cos_double_s_fu_198_do_cos();
    void thread_i_3_fu_355_p2();
    void thread_i_lower_fu_338_p2();
    void thread_icmp_ln50_fu_267_p2();
    void thread_icmp_ln57_fu_301_p2();
    void thread_icmp_ln63_fu_332_p2();
    void thread_j_fu_306_p2();
    void thread_numBF_fu_298_p1();
    void thread_sext_ln65_fu_343_p1();
    void thread_sext_ln67_fu_349_p1();
    void thread_stage_fu_312_p2();
    void thread_tmp_12_fu_322_p4();
    void thread_zext_ln50_fu_273_p1();
    void thread_zext_ln51_fu_283_p1();
    void thread_zext_ln57_fu_318_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
