// Seed: 1733456726
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output logic id_7
);
  assign id_7 = 1'h0;
  type_13(
      id_1, id_7, id_2, id_4
  );
  logic id_8 = 1;
  assign id_7 = id_1 ? 1 : id_2;
endmodule
