# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Sources/Design/vga_controller_640_60.v" \
"../../../../../Sources/Simulation/test_VGA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
