library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity cycles is
    Port ( entrada : in  STD_LOGIC;
				dat : in integer;
           salida : out  Integer);
end cycles;

architecture Behavioral of cycles is
constant max_count: INTEGER := 16;
signal count: INTEGER range 0 to max_count;
signal temp: std_logic:='0';
signal cycle: INTEGER range 0 to 9;
begin
	process (entrada, count)
	begin
	if count=dat then
			if cycle < 9 then 
				cycle <= cycle+1;
			else
				cycle <= 0;
			end if;
	else
		cycle<=0;
	end if;
	salida<=temp;
	temp<=not temp;
	end process;

end Behavioral;