// Seed: 1791759314
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_4 = (id_3) - -1;
  parameter id_5 = -1;
  assign id_1 = -1;
  wire id_6;
  localparam id_7 = 1;
  xor primCall (id_3, id_5, id_1, id_4, id_7);
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_2 (
    input wand id_0,
    id_15,
    input uwire id_1,
    output wand id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input uwire id_8,
    output uwire id_9,
    output logic id_10,
    input wire id_11,
    input uwire id_12,
    input uwire id_13
);
  logic id_16;
  assign id_3 = id_13;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  always id_10 <= (id_16);
  id_17(
      id_3
  );
  wor id_18, id_19, id_20, id_21 = -1;
  wire id_22;
  wire id_23;
  assign id_10 = id_16;
endmodule
