# VLSI-Design-Lab3
In this lab, I got to design, impliment, and simulate a NAND2, NAND3, NOR3, and XOR2 gate. 
