{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623878381393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623878381395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 18:19:40 2021 " "Processing started: Wed Jun 16 18:19:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623878381395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878381395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878381395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623878382745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623878382745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_de_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_de_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_de_4bits " "Found entity 1: contador_de_4bits" {  } { { "contador_de_4bits.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/contador_de_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_0_100.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_0_100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_0_100 " "Found entity 1: contador_0_100" {  } { { "contador_0_100.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/contador_0_100.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_e_subtrator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador_e_subtrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador_e_subtrator " "Found entity 1: somador_e_subtrator" {  } { { "somador_e_subtrator.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/somador_e_subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_de_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_de_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_de_clock " "Found entity 1: divisor_de_clock" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/divisor_de_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 enable " "Found entity 1: enable" {  } { { "enable.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bsd_7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bsd_7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_bsd_7seg " "Found entity 1: decod_bsd_7seg" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_display " "Found entity 1: mux_display" {  } { { "mux_display.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/mux_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor_7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_7seg " "Found entity 1: seletor_7seg" {  } { { "seletor_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/seletor_7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878429516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878429516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623878430015 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { -72 200 248 -40 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1623878430024 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { -24 200 248 8 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1623878430024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable enable:inst3 " "Elaborating entity \"enable\" for hierarchy \"enable:inst3\"" {  } { { "projeto.bdf" "inst3" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 88 480 616 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_de_clock divisor_de_clock:inst11 " "Elaborating entity \"divisor_de_clock\" for hierarchy \"divisor_de_clock:inst11\"" {  } { { "projeto.bdf" "inst11" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 88 8 152 184 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER divisor_de_clock:inst11\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"divisor_de_clock:inst11\|LPM_COUNTER:inst\"" {  } { { "divisor_de_clock.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/divisor_de_clock.bdf" { { 256 264 400 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divisor_de_clock:inst11\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"divisor_de_clock:inst11\|LPM_COUNTER:inst\"" {  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/divisor_de_clock.bdf" { { 256 264 400 456 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divisor_de_clock:inst11\|LPM_COUNTER:inst " "Instantiated megafunction \"divisor_de_clock:inst11\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 25000000 " "Parameter \"LPM_MODULUS\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623878430194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623878430194 ""}  } { { "divisor_de_clock.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/divisor_de_clock.bdf" { { 256 264 400 456 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623878430194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2i " "Found entity 1: cntr_d2i" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878430346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878430346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d2i divisor_de_clock:inst11\|LPM_COUNTER:inst\|cntr_d2i:auto_generated " "Elaborating entity \"cntr_d2i\" for hierarchy \"divisor_de_clock:inst11\|LPM_COUNTER:inst\|cntr_d2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dic " "Found entity 1: cmpr_dic" {  } { { "db/cmpr_dic.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cmpr_dic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623878430493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878430493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dic divisor_de_clock:inst11\|LPM_COUNTER:inst\|cntr_d2i:auto_generated\|cmpr_dic:cmpr1 " "Elaborating entity \"cmpr_dic\" for hierarchy \"divisor_de_clock:inst11\|LPM_COUNTER:inst\|cntr_d2i:auto_generated\|cmpr_dic:cmpr1\"" {  } { { "db/cntr_d2i.tdf" "cmpr1" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 160 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_7seg seletor_7seg:inst " "Elaborating entity \"seletor_7seg\" for hierarchy \"seletor_7seg:inst\"" {  } { { "projeto.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 320 632 824 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_display mux_display:inst5 " "Elaborating entity \"mux_display\" for hierarchy \"mux_display:inst5\"" {  } { { "projeto.bdf" "inst5" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { -80 8 136 16 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_bsd_7seg decod_bsd_7seg:inst14 " "Elaborating entity \"decod_bsd_7seg\" for hierarchy \"decod_bsd_7seg:inst14\"" {  } { { "projeto.bdf" "inst14" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 360 392 488 520 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430509 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "decod_bsd_7seg.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/decod_bsd_7seg.bdf" { { 88 168 216 120 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1623878430511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_0_100 contador_0_100:inst13 " "Elaborating entity \"contador_0_100\" for hierarchy \"contador_0_100:inst13\"" {  } { { "projeto.bdf" "inst13" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 440 104 240 632 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878430518 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "7seg_e VCC " "Pin \"7seg_e\" is stuck at VCC" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 984 920 1096 1000 "7seg_e" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623878431757 "|projeto|7seg_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "7seg_g VCC " "Pin \"7seg_g\" is stuck at VCC" {  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 1304 952 1128 1320 "7seg_g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623878431757 "|projeto|7seg_g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623878431757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623878432007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623878433390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623878433390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623878433685 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623878433685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623878433685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623878433685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623878433863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 18:20:33 2021 " "Processing ended: Wed Jun 16 18:20:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623878433863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623878433863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623878433863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623878433863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1623878437952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623878437954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 18:20:36 2021 " "Processing started: Wed Jun 16 18:20:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623878437954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623878437954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623878437954 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623878438328 ""}
{ "Info" "0" "" "Project  = Projeto1" {  } {  } 0 0 "Project  = Projeto1" 0 0 "Fitter" 0 0 1623878438330 ""}
{ "Info" "0" "" "Revision = Projeto1" {  } {  } 0 0 "Revision = Projeto1" 0 0 "Fitter" 0 0 1623878438330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1623878438590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623878438591 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623878438620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623878438859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623878438860 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623878439224 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623878439241 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623878439741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623878439741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623878439741 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1623878439741 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623878439750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623878439750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623878439750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623878439750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623878439750 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1623878439750 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623878439753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1623878440840 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1623878440841 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878440854 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1623878440854 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1623878440860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623878440862 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1623878440863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[24\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[24\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[23\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[23\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[22\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[22\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[21\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[21\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[20\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[20\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[19\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[19\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[18\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[18\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[17\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[17\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[16\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[16\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[15\] " "Destination node divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[15\]" {  } { { "db/cntr_d2i.tdf" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/db/cntr_d2i.tdf" 159 17 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623878440895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1623878440895 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623878440895 ""}  } { { "projeto.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/projeto.bdf" { { 112 -224 -56 128 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623878440895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623878441676 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623878441677 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623878441677 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623878441688 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623878441691 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623878441692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623878441692 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623878441696 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623878441697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1623878441698 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623878441698 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623878441785 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1623878441807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623878444025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623878444154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623878444193 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623878445770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623878445771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623878446361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623878448079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623878448079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1623878448826 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623878448826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623878448833 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623878449175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623878449193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623878449643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623878449644 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623878450131 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623878451017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/output_files/Projeto1.fit.smsg " "Generated suppressed messages file C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto1/Quartus/output_files/Projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623878451741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5220 " "Peak virtual memory: 5220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623878452772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 18:20:52 2021 " "Processing ended: Wed Jun 16 18:20:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623878452772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623878452772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623878452772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623878452772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1623878455203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623878455204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 18:20:54 2021 " "Processing started: Wed Jun 16 18:20:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623878455204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1623878455204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1623878455205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1623878456271 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1623878457162 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1623878457205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623878457690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 18:20:57 2021 " "Processing ended: Wed Jun 16 18:20:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623878457690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623878457690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623878457690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1623878457690 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1623878458599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1623878460932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623878460934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 18:20:59 2021 " "Processing started: Wed Jun 16 18:20:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623878460934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623878460934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto1 -c Projeto1 " "Command: quartus_sta Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623878460935 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623878461331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1623878461930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623878461930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878462055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878462055 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1623878462451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878462452 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623878462455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Botao Botao " "create_clock -period 1.000 -name Botao Botao" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623878462455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623878462455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mux_display:inst5\|inst2 mux_display:inst5\|inst2 " "create_clock -period 1.000 -name mux_display:inst5\|inst2 mux_display:inst5\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623878462455 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623878462455 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878462459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623878462459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1623878462465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623878462467 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623878462469 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623878462489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623878462675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623878462675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.934 " "Worst-case setup slack is -5.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.934            -135.185 CLK  " "   -5.934            -135.185 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231              -1.231 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.231              -1.231 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 Botao  " "    0.114               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 mux_display:inst5\|inst2  " "    0.114               0.000 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878462698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.912 " "Worst-case hold slack is -0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912              -8.550 CLK  " "   -0.912              -8.550 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Botao  " "    0.497               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "    0.497               0.000 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 mux_display:inst5\|inst2  " "    0.497               0.000 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878462714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623878462807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623878462836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.662 CLK  " "   -3.000             -41.662 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 Botao  " "   -3.000              -4.487 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -6.686 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -6.686 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 mux_display:inst5\|inst2  " "   -1.487              -1.487 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878462841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878462841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623878463227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623878463284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623878463767 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878463985 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623878463985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623878463991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623878464016 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623878464016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.477 " "Worst-case setup slack is -5.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.477            -124.225 CLK  " "   -5.477            -124.225 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841              -0.841 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -0.841              -0.841 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Botao  " "    0.208               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 mux_display:inst5\|inst2  " "    0.208               0.000 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878464024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.874 " "Worst-case hold slack is -0.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874              -9.046 CLK  " "   -0.874              -9.046 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Botao  " "    0.445               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "    0.445               0.000 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 mux_display:inst5\|inst2  " "    0.445               0.000 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878464040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623878464065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623878464084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.662 CLK  " "   -3.000             -41.662 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 Botao  " "   -3.000              -4.487 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.226 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.487              -5.226 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 mux_display:inst5\|inst2  " "   -1.487              -1.487 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878464102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878464102 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623878464532 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita11  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita15  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita17  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita19  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita21  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita23  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst11\|inst\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623878464988 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1623878464988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623878464990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623878464996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623878464996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.102 " "Worst-case setup slack is -2.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.102             -45.520 CLK  " "   -2.102             -45.520 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.072 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -0.072              -0.072 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 Botao  " "    0.626               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 mux_display:inst5\|inst2  " "    0.626               0.000 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878465005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.427 " "Worst-case hold slack is -0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -4.074 CLK  " "   -0.427              -4.074 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Botao  " "    0.208               0.000 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "    0.208               0.000 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 mux_display:inst5\|inst2  " "    0.208               0.000 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878465024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623878465046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623878465096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.111 CLK  " "   -3.000             -30.111 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.042 Botao  " "   -3.000              -4.042 Botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.116 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000              -2.116 divisor_de_clock:inst11\|lpm_counter:inst\|cntr_d2i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 mux_display:inst5\|inst2  " "   -1.000              -1.000 mux_display:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623878465107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623878465107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623878466383 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623878466384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623878466593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 18:21:06 2021 " "Processing ended: Wed Jun 16 18:21:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623878466593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623878466593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623878466593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623878466593 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623878467546 ""}
