// Seed: 637920879
module module_0 (
    output uwire id_0,
    output wor id_1,
    input supply1 id_2,
    output tri id_3,
    input wor id_4,
    output tri0 id_5
);
  assign module_1.id_15 = 0;
  logic id_7;
  ;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    output wire id_10,
    input supply0 id_11,
    input uwire id_12,
    input supply1 id_13,
    output wire id_14,
    input uwire id_15,
    input uwire id_16
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_1,
      id_5
  );
  assign id_10 = -1'b0;
  logic id_18;
  assign id_10 = id_15;
endmodule
