# Summary

Date : 2025-01-23 23:54:23

Directory /Users/yucheng/Documents/FYP/convolution-accelerator-FYP

Total : 46 files,  2366 codes, 929 comments, 623 blanks, all 3918 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| System Verilog | 29 | 1,738 | 718 | 461 | 2,917 |
| Verilog | 9 | 558 | 211 | 135 | 904 |
| Markdown | 7 | 58 | 0 | 27 | 85 |
| JSON with Comments | 1 | 12 | 0 | 0 | 12 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 46 | 2,366 | 929 | 623 | 3,918 |
| . (Files) | 2 | 64 | 0 | 17 | 81 |
| design source | 30 | 1,720 | 694 | 489 | 2,903 |
| design source/spinalHDL | 1 | 1 | 0 | 2 | 3 |
| design source/system_verilog | 19 | 1,160 | 483 | 350 | 1,993 |
| design source/system_verilog (Files) | 14 | 887 | 320 | 256 | 1,463 |
| design source/system_verilog/dummy_pe | 5 | 273 | 163 | 94 | 530 |
| design source/verilog | 10 | 559 | 211 | 137 | 907 |
| design source/verilog (Files) | 7 | 287 | 74 | 65 | 426 |
| design source/verilog/axi_example | 3 | 272 | 137 | 72 | 481 |
| design source/verilog/axi_example/sample_generator | 3 | 272 | 137 | 72 | 481 |
| simulation source | 14 | 582 | 235 | 117 | 934 |
| simulation source/spinalHDL | 1 | 1 | 0 | 2 | 3 |
| simulation source/system_verilog | 12 | 580 | 235 | 114 | 929 |
| simulation source/verilog | 1 | 1 | 0 | 1 | 2 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)