# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do Multiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/ADD_SUB9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:36 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/ADD_SUB9.sv 
# -- Compiling module ADD_SUB9
# 
# Top level modules:
# 	ADD_SUB9
# End time: 12:40:37 on Oct 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:37 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 12:40:37 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/register_8bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:37 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/register_8bit.sv 
# -- Compiling module register_8bit
# 
# Top level modules:
# 	register_8bit
# End time: 12:40:37 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/D_flipflop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:37 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/D_flipflop.sv 
# -- Compiling module D_flipflop
# 
# Top level modules:
# 	D_flipflop
# End time: 12:40:37 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:37 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 12:40:37 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:37 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 12:40:37 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/Synchronizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:38 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/Synchronizer.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 12:40:38 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:38 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/toplevel.sv 
# -- Compiling module toplevel
# 
# Top level modules:
# 	toplevel
# End time: 12:40:38 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/ECE385\ lab5 {C:/Users/Administrator/Desktop/ECE385 lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:38 on Oct 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/ECE385 lab5" C:/Users/Administrator/Desktop/ECE385 lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:40:38 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:40:38 on Oct 17,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.toplevel
# Loading work.control
# Loading work.register_8bit
# Loading work.D_flipflop
# Loading work.ADD_SUB9
# Loading work.full_adder
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) C:/Users/Administrator/Desktop/ECE385 lab5/control.sv(18): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/lab5_toplevel0/controlunit
# ** Warning: (vsim-8315) C:/Users/Administrator/Desktop/ECE385 lab5/control.sv(18): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/lab5_toplevel0/controlunit
# 1 Try again!
# 2 Try again!
# 3 Try again!
# 4 Try again!
# 5 Try again!
# Success!
# End time: 12:41:25 on Oct 17,2020, Elapsed time: 0:00:47
# Errors: 0, Warnings: 2
