INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/Tproclocal/Tproclocal.srcs/sources_1/ip/asymmetric_fifo/sim/asymmetric_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asymmetric_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/arithmetic_unit_general.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adderx4
INFO: [VRFC 10-311] analyzing module adder_4in_1out
INFO: [VRFC 10-311] analyzing module adder_2Nin_Nout
INFO: [VRFC 10-311] analyzing module register_x1
INFO: [VRFC 10-311] analyzing module adder_tree_single_kernel
INFO: [VRFC 10-311] analyzing module adder_tree_Tn_kernel
INFO: [VRFC 10-311] analyzing module adder_tree_tn
INFO: [VRFC 10-311] analyzing module scaler_multiply_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/custom_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_fifo
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_out' is not allowed [/home/gigabyte/workspace/Tproc_local/Tproc/src/custom_fifo.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/dp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp_ram
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dob' is not allowed [/home/gigabyte/workspace/Tproc_local/Tproc/src/dp_ram.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/feature_laod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feature_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/i_feature_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_feature_fetch
INFO: [VRFC 10-311] analyzing module i_weight_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/instr_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/instruction_analysis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/scratchpad_feature_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scratchpad_feature_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/scratchpad_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scratchpad_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/select_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TnKK_select_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol i_mem_full, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:77]
INFO: [VRFC 10-2458] undeclared symbol i_mem_empty, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:78]
INFO: [VRFC 10-2458] undeclared symbol instr_mem_wr_enable, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:86]
WARNING: [VRFC 10-2938] 'i_mem_empty' is already implicitly declared on line 78 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:119]
WARNING: [VRFC 10-2938] 'i_mem_full' is already implicitly declared on line 77 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:120]
INFO: [VRFC 10-2458] undeclared symbol fetch_done_wire, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:128]
WARNING: [VRFC 10-2938] 'fetch_done_wire' is already implicitly declared on line 128 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:159]
INFO: [VRFC 10-2458] undeclared symbol feature_mem_wr_addr, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:225]
INFO: [VRFC 10-2458] undeclared symbol feature_mem_wr_data, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:226]
INFO: [VRFC 10-2458] undeclared symbol feature_mem_enable, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:227]
INFO: [VRFC 10-2458] undeclared symbol mem_select, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:228]
WARNING: [VRFC 10-2938] 'feature_mem_enable' is already implicitly declared on line 227 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:246]
WARNING: [VRFC 10-2938] 'feature_mem_wr_addr' is already implicitly declared on line 225 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:247]
WARNING: [VRFC 10-2938] 'mem_select' is already implicitly declared on line 228 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:248]
WARNING: [VRFC 10-2938] 'feature_mem_wr_data' is already implicitly declared on line 226 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:249]
INFO: [VRFC 10-2458] undeclared symbol virreg_to_fmem_0, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:295]
INFO: [VRFC 10-2458] undeclared symbol virreg_to_fmem_1, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:309]
WARNING: [VRFC 10-2938] 'virreg_to_fmem_0' is already implicitly declared on line 295 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:387]
WARNING: [VRFC 10-2938] 'virreg_to_fmem_1' is already implicitly declared on line 309 [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:388]
INFO: [VRFC 10-2458] undeclared symbol fetch_done_from_s, assumed default net type wire [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:463]
WARNING: [VRFC 10-3380] identifier 'test_exe_done' is used before its declaration [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:163]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/top_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/true_dpram_sclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module true_dpram_sclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/virtical_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module virtical_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/src/weight_buffer_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_buffer_array
INFO: [VRFC 10-311] analyzing module sel_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gigabyte/workspace/Tproc_local/Tproc/sim/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
