;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SW */
SW__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
SW__0__MASK EQU 0x02
SW__0__PC EQU CYREG_PRT6_PC1
SW__0__PORT EQU 6
SW__0__SHIFT EQU 1
SW__AG EQU CYREG_PRT6_AG
SW__AMUX EQU CYREG_PRT6_AMUX
SW__BIE EQU CYREG_PRT6_BIE
SW__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW__BYP EQU CYREG_PRT6_BYP
SW__CTL EQU CYREG_PRT6_CTL
SW__DM0 EQU CYREG_PRT6_DM0
SW__DM1 EQU CYREG_PRT6_DM1
SW__DM2 EQU CYREG_PRT6_DM2
SW__DR EQU CYREG_PRT6_DR
SW__INP_DIS EQU CYREG_PRT6_INP_DIS
SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SW__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW__LCD_EN EQU CYREG_PRT6_LCD_EN
SW__MASK EQU 0x02
SW__PORT EQU 6
SW__PRT EQU CYREG_PRT6_PRT
SW__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW__PS EQU CYREG_PRT6_PS
SW__SHIFT EQU 1
SW__SLW EQU CYREG_PRT6_SLW

/* Com */
Com__0__AG EQU CYREG_PRT4_AG
Com__0__AMUX EQU CYREG_PRT4_AMUX
Com__0__BIE EQU CYREG_PRT4_BIE
Com__0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Com__0__BYP EQU CYREG_PRT4_BYP
Com__0__CTL EQU CYREG_PRT4_CTL
Com__0__DM0 EQU CYREG_PRT4_DM0
Com__0__DM1 EQU CYREG_PRT4_DM1
Com__0__DM2 EQU CYREG_PRT4_DM2
Com__0__DR EQU CYREG_PRT4_DR
Com__0__INP_DIS EQU CYREG_PRT4_INP_DIS
Com__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Com__0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Com__0__LCD_EN EQU CYREG_PRT4_LCD_EN
Com__0__MASK EQU 0x01
Com__0__PC EQU CYREG_PRT4_PC0
Com__0__PORT EQU 4
Com__0__PRT EQU CYREG_PRT4_PRT
Com__0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Com__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Com__0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Com__0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Com__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Com__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Com__0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Com__0__PS EQU CYREG_PRT4_PS
Com__0__SHIFT EQU 0
Com__0__SLW EQU CYREG_PRT4_SLW
Com__1__AG EQU CYREG_PRT5_AG
Com__1__AMUX EQU CYREG_PRT5_AMUX
Com__1__BIE EQU CYREG_PRT5_BIE
Com__1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Com__1__BYP EQU CYREG_PRT5_BYP
Com__1__CTL EQU CYREG_PRT5_CTL
Com__1__DM0 EQU CYREG_PRT5_DM0
Com__1__DM1 EQU CYREG_PRT5_DM1
Com__1__DM2 EQU CYREG_PRT5_DM2
Com__1__DR EQU CYREG_PRT5_DR
Com__1__INP_DIS EQU CYREG_PRT5_INP_DIS
Com__1__INTTYPE EQU CYREG_PICU5_INTTYPE1
Com__1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Com__1__LCD_EN EQU CYREG_PRT5_LCD_EN
Com__1__MASK EQU 0x02
Com__1__PC EQU CYREG_PRT5_PC1
Com__1__PORT EQU 5
Com__1__PRT EQU CYREG_PRT5_PRT
Com__1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Com__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Com__1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Com__1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Com__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Com__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Com__1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Com__1__PS EQU CYREG_PRT5_PS
Com__1__SHIFT EQU 1
Com__1__SLW EQU CYREG_PRT5_SLW
Com__2__AG EQU CYREG_PRT5_AG
Com__2__AMUX EQU CYREG_PRT5_AMUX
Com__2__BIE EQU CYREG_PRT5_BIE
Com__2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Com__2__BYP EQU CYREG_PRT5_BYP
Com__2__CTL EQU CYREG_PRT5_CTL
Com__2__DM0 EQU CYREG_PRT5_DM0
Com__2__DM1 EQU CYREG_PRT5_DM1
Com__2__DM2 EQU CYREG_PRT5_DM2
Com__2__DR EQU CYREG_PRT5_DR
Com__2__INP_DIS EQU CYREG_PRT5_INP_DIS
Com__2__INTTYPE EQU CYREG_PICU5_INTTYPE2
Com__2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Com__2__LCD_EN EQU CYREG_PRT5_LCD_EN
Com__2__MASK EQU 0x04
Com__2__PC EQU CYREG_PRT5_PC2
Com__2__PORT EQU 5
Com__2__PRT EQU CYREG_PRT5_PRT
Com__2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Com__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Com__2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Com__2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Com__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Com__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Com__2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Com__2__PS EQU CYREG_PRT5_PS
Com__2__SHIFT EQU 2
Com__2__SLW EQU CYREG_PRT5_SLW
Com__3__AG EQU CYREG_PRT5_AG
Com__3__AMUX EQU CYREG_PRT5_AMUX
Com__3__BIE EQU CYREG_PRT5_BIE
Com__3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Com__3__BYP EQU CYREG_PRT5_BYP
Com__3__CTL EQU CYREG_PRT5_CTL
Com__3__DM0 EQU CYREG_PRT5_DM0
Com__3__DM1 EQU CYREG_PRT5_DM1
Com__3__DM2 EQU CYREG_PRT5_DM2
Com__3__DR EQU CYREG_PRT5_DR
Com__3__INP_DIS EQU CYREG_PRT5_INP_DIS
Com__3__INTTYPE EQU CYREG_PICU5_INTTYPE3
Com__3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Com__3__LCD_EN EQU CYREG_PRT5_LCD_EN
Com__3__MASK EQU 0x08
Com__3__PC EQU CYREG_PRT5_PC3
Com__3__PORT EQU 5
Com__3__PRT EQU CYREG_PRT5_PRT
Com__3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Com__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Com__3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Com__3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Com__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Com__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Com__3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Com__3__PS EQU CYREG_PRT5_PS
Com__3__SHIFT EQU 3
Com__3__SLW EQU CYREG_PRT5_SLW
Com_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Com_1__0__MASK EQU 0x10
Com_1__0__PC EQU CYREG_PRT5_PC4
Com_1__0__PORT EQU 5
Com_1__0__SHIFT EQU 4
Com_1__1__INTTYPE EQU CYREG_PICU5_INTTYPE5
Com_1__1__MASK EQU 0x20
Com_1__1__PC EQU CYREG_PRT5_PC5
Com_1__1__PORT EQU 5
Com_1__1__SHIFT EQU 5
Com_1__2__INTTYPE EQU CYREG_PICU5_INTTYPE6
Com_1__2__MASK EQU 0x40
Com_1__2__PC EQU CYREG_PRT5_PC6
Com_1__2__PORT EQU 5
Com_1__2__SHIFT EQU 6
Com_1__3__INTTYPE EQU CYREG_PICU5_INTTYPE7
Com_1__3__MASK EQU 0x80
Com_1__3__PC EQU CYREG_PRT5_PC7
Com_1__3__PORT EQU 5
Com_1__3__SHIFT EQU 7
Com_1__AG EQU CYREG_PRT5_AG
Com_1__AMUX EQU CYREG_PRT5_AMUX
Com_1__BIE EQU CYREG_PRT5_BIE
Com_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Com_1__BYP EQU CYREG_PRT5_BYP
Com_1__CTL EQU CYREG_PRT5_CTL
Com_1__DM0 EQU CYREG_PRT5_DM0
Com_1__DM1 EQU CYREG_PRT5_DM1
Com_1__DM2 EQU CYREG_PRT5_DM2
Com_1__DR EQU CYREG_PRT5_DR
Com_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Com_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Com_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Com_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Com_1__PORT EQU 5
Com_1__PRT EQU CYREG_PRT5_PRT
Com_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Com_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Com_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Com_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Com_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Com_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Com_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Com_1__PS EQU CYREG_PRT5_PS
Com_1__SLW EQU CYREG_PRT5_SLW

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Seg */
Seg__0__AG EQU CYREG_PRT12_AG
Seg__0__BIE EQU CYREG_PRT12_BIE
Seg__0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Seg__0__BYP EQU CYREG_PRT12_BYP
Seg__0__DM0 EQU CYREG_PRT12_DM0
Seg__0__DM1 EQU CYREG_PRT12_DM1
Seg__0__DM2 EQU CYREG_PRT12_DM2
Seg__0__DR EQU CYREG_PRT12_DR
Seg__0__INP_DIS EQU CYREG_PRT12_INP_DIS
Seg__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Seg__0__MASK EQU 0x40
Seg__0__PC EQU CYREG_PRT12_PC6
Seg__0__PORT EQU 12
Seg__0__PRT EQU CYREG_PRT12_PRT
Seg__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Seg__0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Seg__0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Seg__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Seg__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Seg__0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Seg__0__PS EQU CYREG_PRT12_PS
Seg__0__SHIFT EQU 6
Seg__0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Seg__0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Seg__0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Seg__0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Seg__0__SLW EQU CYREG_PRT12_SLW
Seg__1__AG EQU CYREG_PRT12_AG
Seg__1__BIE EQU CYREG_PRT12_BIE
Seg__1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Seg__1__BYP EQU CYREG_PRT12_BYP
Seg__1__DM0 EQU CYREG_PRT12_DM0
Seg__1__DM1 EQU CYREG_PRT12_DM1
Seg__1__DM2 EQU CYREG_PRT12_DM2
Seg__1__DR EQU CYREG_PRT12_DR
Seg__1__INP_DIS EQU CYREG_PRT12_INP_DIS
Seg__1__INTTYPE EQU CYREG_PICU12_INTTYPE7
Seg__1__MASK EQU 0x80
Seg__1__PC EQU CYREG_PRT12_PC7
Seg__1__PORT EQU 12
Seg__1__PRT EQU CYREG_PRT12_PRT
Seg__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Seg__1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Seg__1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Seg__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Seg__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Seg__1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Seg__1__PS EQU CYREG_PRT12_PS
Seg__1__SHIFT EQU 7
Seg__1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Seg__1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Seg__1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Seg__1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Seg__1__SLW EQU CYREG_PRT12_SLW
Seg__2__AG EQU CYREG_PRT6_AG
Seg__2__AMUX EQU CYREG_PRT6_AMUX
Seg__2__BIE EQU CYREG_PRT6_BIE
Seg__2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Seg__2__BYP EQU CYREG_PRT6_BYP
Seg__2__CTL EQU CYREG_PRT6_CTL
Seg__2__DM0 EQU CYREG_PRT6_DM0
Seg__2__DM1 EQU CYREG_PRT6_DM1
Seg__2__DM2 EQU CYREG_PRT6_DM2
Seg__2__DR EQU CYREG_PRT6_DR
Seg__2__INP_DIS EQU CYREG_PRT6_INP_DIS
Seg__2__INTTYPE EQU CYREG_PICU6_INTTYPE0
Seg__2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Seg__2__LCD_EN EQU CYREG_PRT6_LCD_EN
Seg__2__MASK EQU 0x01
Seg__2__PC EQU CYREG_PRT6_PC0
Seg__2__PORT EQU 6
Seg__2__PRT EQU CYREG_PRT6_PRT
Seg__2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Seg__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Seg__2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Seg__2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Seg__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Seg__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Seg__2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Seg__2__PS EQU CYREG_PRT6_PS
Seg__2__SHIFT EQU 0
Seg__2__SLW EQU CYREG_PRT6_SLW
Seg__3__AG EQU CYREG_PRT0_AG
Seg__3__AMUX EQU CYREG_PRT0_AMUX
Seg__3__BIE EQU CYREG_PRT0_BIE
Seg__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Seg__3__BYP EQU CYREG_PRT0_BYP
Seg__3__CTL EQU CYREG_PRT0_CTL
Seg__3__DM0 EQU CYREG_PRT0_DM0
Seg__3__DM1 EQU CYREG_PRT0_DM1
Seg__3__DM2 EQU CYREG_PRT0_DM2
Seg__3__DR EQU CYREG_PRT0_DR
Seg__3__INP_DIS EQU CYREG_PRT0_INP_DIS
Seg__3__INTTYPE EQU CYREG_PICU0_INTTYPE4
Seg__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Seg__3__LCD_EN EQU CYREG_PRT0_LCD_EN
Seg__3__MASK EQU 0x10
Seg__3__PC EQU CYREG_PRT0_PC4
Seg__3__PORT EQU 0
Seg__3__PRT EQU CYREG_PRT0_PRT
Seg__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Seg__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Seg__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Seg__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Seg__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Seg__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Seg__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Seg__3__PS EQU CYREG_PRT0_PS
Seg__3__SHIFT EQU 4
Seg__3__SLW EQU CYREG_PRT0_SLW
Seg__4__AG EQU CYREG_PRT0_AG
Seg__4__AMUX EQU CYREG_PRT0_AMUX
Seg__4__BIE EQU CYREG_PRT0_BIE
Seg__4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Seg__4__BYP EQU CYREG_PRT0_BYP
Seg__4__CTL EQU CYREG_PRT0_CTL
Seg__4__DM0 EQU CYREG_PRT0_DM0
Seg__4__DM1 EQU CYREG_PRT0_DM1
Seg__4__DM2 EQU CYREG_PRT0_DM2
Seg__4__DR EQU CYREG_PRT0_DR
Seg__4__INP_DIS EQU CYREG_PRT0_INP_DIS
Seg__4__INTTYPE EQU CYREG_PICU0_INTTYPE3
Seg__4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Seg__4__LCD_EN EQU CYREG_PRT0_LCD_EN
Seg__4__MASK EQU 0x08
Seg__4__PC EQU CYREG_PRT0_PC3
Seg__4__PORT EQU 0
Seg__4__PRT EQU CYREG_PRT0_PRT
Seg__4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Seg__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Seg__4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Seg__4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Seg__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Seg__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Seg__4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Seg__4__PS EQU CYREG_PRT0_PS
Seg__4__SHIFT EQU 3
Seg__4__SLW EQU CYREG_PRT0_SLW
Seg__5__AG EQU CYREG_PRT0_AG
Seg__5__AMUX EQU CYREG_PRT0_AMUX
Seg__5__BIE EQU CYREG_PRT0_BIE
Seg__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Seg__5__BYP EQU CYREG_PRT0_BYP
Seg__5__CTL EQU CYREG_PRT0_CTL
Seg__5__DM0 EQU CYREG_PRT0_DM0
Seg__5__DM1 EQU CYREG_PRT0_DM1
Seg__5__DM2 EQU CYREG_PRT0_DM2
Seg__5__DR EQU CYREG_PRT0_DR
Seg__5__INP_DIS EQU CYREG_PRT0_INP_DIS
Seg__5__INTTYPE EQU CYREG_PICU0_INTTYPE1
Seg__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Seg__5__LCD_EN EQU CYREG_PRT0_LCD_EN
Seg__5__MASK EQU 0x02
Seg__5__PC EQU CYREG_PRT0_PC1
Seg__5__PORT EQU 0
Seg__5__PRT EQU CYREG_PRT0_PRT
Seg__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Seg__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Seg__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Seg__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Seg__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Seg__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Seg__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Seg__5__PS EQU CYREG_PRT0_PS
Seg__5__SHIFT EQU 1
Seg__5__SLW EQU CYREG_PRT0_SLW
Seg__6__AG EQU CYREG_PRT0_AG
Seg__6__AMUX EQU CYREG_PRT0_AMUX
Seg__6__BIE EQU CYREG_PRT0_BIE
Seg__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Seg__6__BYP EQU CYREG_PRT0_BYP
Seg__6__CTL EQU CYREG_PRT0_CTL
Seg__6__DM0 EQU CYREG_PRT0_DM0
Seg__6__DM1 EQU CYREG_PRT0_DM1
Seg__6__DM2 EQU CYREG_PRT0_DM2
Seg__6__DR EQU CYREG_PRT0_DR
Seg__6__INP_DIS EQU CYREG_PRT0_INP_DIS
Seg__6__INTTYPE EQU CYREG_PICU0_INTTYPE2
Seg__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Seg__6__LCD_EN EQU CYREG_PRT0_LCD_EN
Seg__6__MASK EQU 0x04
Seg__6__PC EQU CYREG_PRT0_PC2
Seg__6__PORT EQU 0
Seg__6__PRT EQU CYREG_PRT0_PRT
Seg__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Seg__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Seg__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Seg__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Seg__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Seg__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Seg__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Seg__6__PS EQU CYREG_PRT0_PS
Seg__6__SHIFT EQU 2
Seg__6__SLW EQU CYREG_PRT0_SLW
Seg__7__AG EQU CYREG_PRT6_AG
Seg__7__AMUX EQU CYREG_PRT6_AMUX
Seg__7__BIE EQU CYREG_PRT6_BIE
Seg__7__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Seg__7__BYP EQU CYREG_PRT6_BYP
Seg__7__CTL EQU CYREG_PRT6_CTL
Seg__7__DM0 EQU CYREG_PRT6_DM0
Seg__7__DM1 EQU CYREG_PRT6_DM1
Seg__7__DM2 EQU CYREG_PRT6_DM2
Seg__7__DR EQU CYREG_PRT6_DR
Seg__7__INP_DIS EQU CYREG_PRT6_INP_DIS
Seg__7__INTTYPE EQU CYREG_PICU6_INTTYPE6
Seg__7__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Seg__7__LCD_EN EQU CYREG_PRT6_LCD_EN
Seg__7__MASK EQU 0x40
Seg__7__PC EQU CYREG_PRT6_PC6
Seg__7__PORT EQU 6
Seg__7__PRT EQU CYREG_PRT6_PRT
Seg__7__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Seg__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Seg__7__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Seg__7__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Seg__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Seg__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Seg__7__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Seg__7__PS EQU CYREG_PRT6_PS
Seg__7__SHIFT EQU 6
Seg__7__SLW EQU CYREG_PRT6_SLW
Seg_1__0__AG EQU CYREG_PRT0_AG
Seg_1__0__AMUX EQU CYREG_PRT0_AMUX
Seg_1__0__BIE EQU CYREG_PRT0_BIE
Seg_1__0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Seg_1__0__BYP EQU CYREG_PRT0_BYP
Seg_1__0__CTL EQU CYREG_PRT0_CTL
Seg_1__0__DM0 EQU CYREG_PRT0_DM0
Seg_1__0__DM1 EQU CYREG_PRT0_DM1
Seg_1__0__DM2 EQU CYREG_PRT0_DM2
Seg_1__0__DR EQU CYREG_PRT0_DR
Seg_1__0__INP_DIS EQU CYREG_PRT0_INP_DIS
Seg_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Seg_1__0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Seg_1__0__LCD_EN EQU CYREG_PRT0_LCD_EN
Seg_1__0__MASK EQU 0x20
Seg_1__0__PC EQU CYREG_PRT0_PC5
Seg_1__0__PORT EQU 0
Seg_1__0__PRT EQU CYREG_PRT0_PRT
Seg_1__0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Seg_1__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Seg_1__0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Seg_1__0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Seg_1__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Seg_1__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Seg_1__0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Seg_1__0__PS EQU CYREG_PRT0_PS
Seg_1__0__SHIFT EQU 5
Seg_1__0__SLW EQU CYREG_PRT0_SLW
Seg_1__1__AG EQU CYREG_PRT0_AG
Seg_1__1__AMUX EQU CYREG_PRT0_AMUX
Seg_1__1__BIE EQU CYREG_PRT0_BIE
Seg_1__1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Seg_1__1__BYP EQU CYREG_PRT0_BYP
Seg_1__1__CTL EQU CYREG_PRT0_CTL
Seg_1__1__DM0 EQU CYREG_PRT0_DM0
Seg_1__1__DM1 EQU CYREG_PRT0_DM1
Seg_1__1__DM2 EQU CYREG_PRT0_DM2
Seg_1__1__DR EQU CYREG_PRT0_DR
Seg_1__1__INP_DIS EQU CYREG_PRT0_INP_DIS
Seg_1__1__INTTYPE EQU CYREG_PICU0_INTTYPE6
Seg_1__1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Seg_1__1__LCD_EN EQU CYREG_PRT0_LCD_EN
Seg_1__1__MASK EQU 0x40
Seg_1__1__PC EQU CYREG_PRT0_PC6
Seg_1__1__PORT EQU 0
Seg_1__1__PRT EQU CYREG_PRT0_PRT
Seg_1__1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Seg_1__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Seg_1__1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Seg_1__1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Seg_1__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Seg_1__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Seg_1__1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Seg_1__1__PS EQU CYREG_PRT0_PS
Seg_1__1__SHIFT EQU 6
Seg_1__1__SLW EQU CYREG_PRT0_SLW
Seg_1__2__AG EQU CYREG_PRT0_AG
Seg_1__2__AMUX EQU CYREG_PRT0_AMUX
Seg_1__2__BIE EQU CYREG_PRT0_BIE
Seg_1__2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Seg_1__2__BYP EQU CYREG_PRT0_BYP
Seg_1__2__CTL EQU CYREG_PRT0_CTL
Seg_1__2__DM0 EQU CYREG_PRT0_DM0
Seg_1__2__DM1 EQU CYREG_PRT0_DM1
Seg_1__2__DM2 EQU CYREG_PRT0_DM2
Seg_1__2__DR EQU CYREG_PRT0_DR
Seg_1__2__INP_DIS EQU CYREG_PRT0_INP_DIS
Seg_1__2__INTTYPE EQU CYREG_PICU0_INTTYPE7
Seg_1__2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Seg_1__2__LCD_EN EQU CYREG_PRT0_LCD_EN
Seg_1__2__MASK EQU 0x80
Seg_1__2__PC EQU CYREG_PRT0_PC7
Seg_1__2__PORT EQU 0
Seg_1__2__PRT EQU CYREG_PRT0_PRT
Seg_1__2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Seg_1__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Seg_1__2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Seg_1__2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Seg_1__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Seg_1__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Seg_1__2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Seg_1__2__PS EQU CYREG_PRT0_PS
Seg_1__2__SHIFT EQU 7
Seg_1__2__SLW EQU CYREG_PRT0_SLW
Seg_1__3__AG EQU CYREG_PRT3_AG
Seg_1__3__AMUX EQU CYREG_PRT3_AMUX
Seg_1__3__BIE EQU CYREG_PRT3_BIE
Seg_1__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg_1__3__BYP EQU CYREG_PRT3_BYP
Seg_1__3__CTL EQU CYREG_PRT3_CTL
Seg_1__3__DM0 EQU CYREG_PRT3_DM0
Seg_1__3__DM1 EQU CYREG_PRT3_DM1
Seg_1__3__DM2 EQU CYREG_PRT3_DM2
Seg_1__3__DR EQU CYREG_PRT3_DR
Seg_1__3__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg_1__3__INTTYPE EQU CYREG_PICU3_INTTYPE7
Seg_1__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg_1__3__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg_1__3__MASK EQU 0x80
Seg_1__3__PC EQU CYREG_PRT3_PC7
Seg_1__3__PORT EQU 3
Seg_1__3__PRT EQU CYREG_PRT3_PRT
Seg_1__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg_1__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg_1__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg_1__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg_1__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg_1__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg_1__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg_1__3__PS EQU CYREG_PRT3_PS
Seg_1__3__SHIFT EQU 7
Seg_1__3__SLW EQU CYREG_PRT3_SLW
Seg_1__4__AG EQU CYREG_PRT3_AG
Seg_1__4__AMUX EQU CYREG_PRT3_AMUX
Seg_1__4__BIE EQU CYREG_PRT3_BIE
Seg_1__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg_1__4__BYP EQU CYREG_PRT3_BYP
Seg_1__4__CTL EQU CYREG_PRT3_CTL
Seg_1__4__DM0 EQU CYREG_PRT3_DM0
Seg_1__4__DM1 EQU CYREG_PRT3_DM1
Seg_1__4__DM2 EQU CYREG_PRT3_DM2
Seg_1__4__DR EQU CYREG_PRT3_DR
Seg_1__4__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg_1__4__INTTYPE EQU CYREG_PICU3_INTTYPE6
Seg_1__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg_1__4__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg_1__4__MASK EQU 0x40
Seg_1__4__PC EQU CYREG_PRT3_PC6
Seg_1__4__PORT EQU 3
Seg_1__4__PRT EQU CYREG_PRT3_PRT
Seg_1__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg_1__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg_1__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg_1__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg_1__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg_1__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg_1__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg_1__4__PS EQU CYREG_PRT3_PS
Seg_1__4__SHIFT EQU 6
Seg_1__4__SLW EQU CYREG_PRT3_SLW
Seg_1__5__AG EQU CYREG_PRT3_AG
Seg_1__5__AMUX EQU CYREG_PRT3_AMUX
Seg_1__5__BIE EQU CYREG_PRT3_BIE
Seg_1__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg_1__5__BYP EQU CYREG_PRT3_BYP
Seg_1__5__CTL EQU CYREG_PRT3_CTL
Seg_1__5__DM0 EQU CYREG_PRT3_DM0
Seg_1__5__DM1 EQU CYREG_PRT3_DM1
Seg_1__5__DM2 EQU CYREG_PRT3_DM2
Seg_1__5__DR EQU CYREG_PRT3_DR
Seg_1__5__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg_1__5__INTTYPE EQU CYREG_PICU3_INTTYPE4
Seg_1__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg_1__5__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg_1__5__MASK EQU 0x10
Seg_1__5__PC EQU CYREG_PRT3_PC4
Seg_1__5__PORT EQU 3
Seg_1__5__PRT EQU CYREG_PRT3_PRT
Seg_1__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg_1__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg_1__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg_1__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg_1__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg_1__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg_1__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg_1__5__PS EQU CYREG_PRT3_PS
Seg_1__5__SHIFT EQU 4
Seg_1__5__SLW EQU CYREG_PRT3_SLW
Seg_1__6__AG EQU CYREG_PRT3_AG
Seg_1__6__AMUX EQU CYREG_PRT3_AMUX
Seg_1__6__BIE EQU CYREG_PRT3_BIE
Seg_1__6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg_1__6__BYP EQU CYREG_PRT3_BYP
Seg_1__6__CTL EQU CYREG_PRT3_CTL
Seg_1__6__DM0 EQU CYREG_PRT3_DM0
Seg_1__6__DM1 EQU CYREG_PRT3_DM1
Seg_1__6__DM2 EQU CYREG_PRT3_DM2
Seg_1__6__DR EQU CYREG_PRT3_DR
Seg_1__6__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg_1__6__INTTYPE EQU CYREG_PICU3_INTTYPE5
Seg_1__6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg_1__6__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg_1__6__MASK EQU 0x20
Seg_1__6__PC EQU CYREG_PRT3_PC5
Seg_1__6__PORT EQU 3
Seg_1__6__PRT EQU CYREG_PRT3_PRT
Seg_1__6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg_1__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg_1__6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg_1__6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg_1__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg_1__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg_1__6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg_1__6__PS EQU CYREG_PRT3_PS
Seg_1__6__SHIFT EQU 5
Seg_1__6__SLW EQU CYREG_PRT3_SLW
Seg_1__7__AG EQU CYREG_PRT3_AG
Seg_1__7__AMUX EQU CYREG_PRT3_AMUX
Seg_1__7__BIE EQU CYREG_PRT3_BIE
Seg_1__7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Seg_1__7__BYP EQU CYREG_PRT3_BYP
Seg_1__7__CTL EQU CYREG_PRT3_CTL
Seg_1__7__DM0 EQU CYREG_PRT3_DM0
Seg_1__7__DM1 EQU CYREG_PRT3_DM1
Seg_1__7__DM2 EQU CYREG_PRT3_DM2
Seg_1__7__DR EQU CYREG_PRT3_DR
Seg_1__7__INP_DIS EQU CYREG_PRT3_INP_DIS
Seg_1__7__INTTYPE EQU CYREG_PICU3_INTTYPE0
Seg_1__7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Seg_1__7__LCD_EN EQU CYREG_PRT3_LCD_EN
Seg_1__7__MASK EQU 0x01
Seg_1__7__PC EQU CYREG_PRT3_PC0
Seg_1__7__PORT EQU 3
Seg_1__7__PRT EQU CYREG_PRT3_PRT
Seg_1__7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Seg_1__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Seg_1__7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Seg_1__7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Seg_1__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Seg_1__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Seg_1__7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Seg_1__7__PS EQU CYREG_PRT3_PS
Seg_1__7__SHIFT EQU 0
Seg_1__7__SLW EQU CYREG_PRT3_SLW

/* PWM_1 */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_1__0__MASK EQU 0x40
Pin_1__0__PC EQU CYREG_PRT1_PC6
Pin_1__0__PORT EQU 1
Pin_1__0__SHIFT EQU 6
Pin_1__AG EQU CYREG_PRT1_AG
Pin_1__AMUX EQU CYREG_PRT1_AMUX
Pin_1__BIE EQU CYREG_PRT1_BIE
Pin_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1__BYP EQU CYREG_PRT1_BYP
Pin_1__CTL EQU CYREG_PRT1_CTL
Pin_1__DM0 EQU CYREG_PRT1_DM0
Pin_1__DM1 EQU CYREG_PRT1_DM1
Pin_1__DM2 EQU CYREG_PRT1_DM2
Pin_1__DR EQU CYREG_PRT1_DR
Pin_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1__MASK EQU 0x40
Pin_1__PORT EQU 1
Pin_1__PRT EQU CYREG_PRT1_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1__PS EQU CYREG_PRT1_PS
Pin_1__SHIFT EQU 6
Pin_1__SLW EQU CYREG_PRT1_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x02
isr_2__INTC_NUMBER EQU 1
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Driver */
Driver_ClkInternal__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Driver_ClkInternal__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Driver_ClkInternal__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Driver_ClkInternal__CFG2_SRC_SEL_MASK EQU 0x07
Driver_ClkInternal__INDEX EQU 0x01
Driver_ClkInternal__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Driver_ClkInternal__PM_ACT_MSK EQU 0x02
Driver_ClkInternal__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Driver_ClkInternal__PM_STBY_MSK EQU 0x02
Driver_Com_Driver_Sync_ctrl_reg__0__MASK EQU 0x01
Driver_Com_Driver_Sync_ctrl_reg__0__POS EQU 0
Driver_Com_Driver_Sync_ctrl_reg__1__MASK EQU 0x02
Driver_Com_Driver_Sync_ctrl_reg__1__POS EQU 1
Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Driver_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Driver_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Driver_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Driver_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Driver_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Driver_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Driver_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Driver_Com_Driver_Sync_ctrl_reg__2__MASK EQU 0x04
Driver_Com_Driver_Sync_ctrl_reg__2__POS EQU 2
Driver_Com_Driver_Sync_ctrl_reg__3__MASK EQU 0x08
Driver_Com_Driver_Sync_ctrl_reg__3__POS EQU 3
Driver_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Driver_Com_Driver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Driver_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Driver_Com_Driver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Driver_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Driver_Com_Driver_Sync_ctrl_reg__MASK EQU 0x0F
Driver_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Driver_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Driver_Com_Driver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Driver_DMA_Com__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Driver_DMA_Com__DRQ_NUMBER EQU 2
Driver_DMA_Com__NUMBEROF_TDS EQU 0
Driver_DMA_Com__PRIORITY EQU 2
Driver_DMA_Com__TERMIN_EN EQU 0
Driver_DMA_Com__TERMIN_SEL EQU 0
Driver_DMA_Com__TERMOUT0_EN EQU 1
Driver_DMA_Com__TERMOUT0_SEL EQU 2
Driver_DMA_Com__TERMOUT1_EN EQU 0
Driver_DMA_Com__TERMOUT1_SEL EQU 0
Driver_DMA_Seg__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Driver_DMA_Seg__DRQ_NUMBER EQU 3
Driver_DMA_Seg__NUMBEROF_TDS EQU 0
Driver_DMA_Seg__PRIORITY EQU 2
Driver_DMA_Seg__TERMIN_EN EQU 0
Driver_DMA_Seg__TERMIN_SEL EQU 0
Driver_DMA_Seg__TERMOUT0_EN EQU 1
Driver_DMA_Seg__TERMOUT0_SEL EQU 3
Driver_DMA_Seg__TERMOUT1_EN EQU 0
Driver_DMA_Seg__TERMOUT1_SEL EQU 0
Driver_Seg_Driver_L_Sync_ctrl_reg__0__MASK EQU 0x01
Driver_Seg_Driver_L_Sync_ctrl_reg__0__POS EQU 0
Driver_Seg_Driver_L_Sync_ctrl_reg__1__MASK EQU 0x02
Driver_Seg_Driver_L_Sync_ctrl_reg__1__POS EQU 1
Driver_Seg_Driver_L_Sync_ctrl_reg__2__MASK EQU 0x04
Driver_Seg_Driver_L_Sync_ctrl_reg__2__POS EQU 2
Driver_Seg_Driver_L_Sync_ctrl_reg__3__MASK EQU 0x08
Driver_Seg_Driver_L_Sync_ctrl_reg__3__POS EQU 3
Driver_Seg_Driver_L_Sync_ctrl_reg__4__MASK EQU 0x10
Driver_Seg_Driver_L_Sync_ctrl_reg__4__POS EQU 4
Driver_Seg_Driver_L_Sync_ctrl_reg__5__MASK EQU 0x20
Driver_Seg_Driver_L_Sync_ctrl_reg__5__POS EQU 5
Driver_Seg_Driver_L_Sync_ctrl_reg__6__MASK EQU 0x40
Driver_Seg_Driver_L_Sync_ctrl_reg__6__POS EQU 6
Driver_Seg_Driver_L_Sync_ctrl_reg__7__MASK EQU 0x80
Driver_Seg_Driver_L_Sync_ctrl_reg__7__POS EQU 7
Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Driver_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Driver_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Driver_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Driver_Seg_Driver_L_Sync_ctrl_reg__MASK EQU 0xFF
Driver_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Driver_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Driver_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Driver1 */
Driver1_ClkInternal__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Driver1_ClkInternal__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Driver1_ClkInternal__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Driver1_ClkInternal__CFG2_SRC_SEL_MASK EQU 0x07
Driver1_ClkInternal__INDEX EQU 0x02
Driver1_ClkInternal__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Driver1_ClkInternal__PM_ACT_MSK EQU 0x04
Driver1_ClkInternal__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Driver1_ClkInternal__PM_STBY_MSK EQU 0x04
Driver1_Com_Driver_Sync_ctrl_reg__0__MASK EQU 0x01
Driver1_Com_Driver_Sync_ctrl_reg__0__POS EQU 0
Driver1_Com_Driver_Sync_ctrl_reg__1__MASK EQU 0x02
Driver1_Com_Driver_Sync_ctrl_reg__1__POS EQU 1
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Driver1_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Driver1_Com_Driver_Sync_ctrl_reg__2__MASK EQU 0x04
Driver1_Com_Driver_Sync_ctrl_reg__2__POS EQU 2
Driver1_Com_Driver_Sync_ctrl_reg__3__MASK EQU 0x08
Driver1_Com_Driver_Sync_ctrl_reg__3__POS EQU 3
Driver1_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Driver1_Com_Driver_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Driver1_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Driver1_Com_Driver_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Driver1_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Driver1_Com_Driver_Sync_ctrl_reg__MASK EQU 0x0F
Driver1_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Driver1_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Driver1_Com_Driver_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Driver1_DMA_Com__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Driver1_DMA_Com__DRQ_NUMBER EQU 0
Driver1_DMA_Com__NUMBEROF_TDS EQU 0
Driver1_DMA_Com__PRIORITY EQU 2
Driver1_DMA_Com__TERMIN_EN EQU 0
Driver1_DMA_Com__TERMIN_SEL EQU 0
Driver1_DMA_Com__TERMOUT0_EN EQU 1
Driver1_DMA_Com__TERMOUT0_SEL EQU 0
Driver1_DMA_Com__TERMOUT1_EN EQU 0
Driver1_DMA_Com__TERMOUT1_SEL EQU 0
Driver1_DMA_Seg__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Driver1_DMA_Seg__DRQ_NUMBER EQU 1
Driver1_DMA_Seg__NUMBEROF_TDS EQU 0
Driver1_DMA_Seg__PRIORITY EQU 2
Driver1_DMA_Seg__TERMIN_EN EQU 0
Driver1_DMA_Seg__TERMIN_SEL EQU 0
Driver1_DMA_Seg__TERMOUT0_EN EQU 1
Driver1_DMA_Seg__TERMOUT0_SEL EQU 1
Driver1_DMA_Seg__TERMOUT1_EN EQU 0
Driver1_DMA_Seg__TERMOUT1_SEL EQU 0
Driver1_Seg_Driver_L_Sync_ctrl_reg__0__MASK EQU 0x01
Driver1_Seg_Driver_L_Sync_ctrl_reg__0__POS EQU 0
Driver1_Seg_Driver_L_Sync_ctrl_reg__1__MASK EQU 0x02
Driver1_Seg_Driver_L_Sync_ctrl_reg__1__POS EQU 1
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Driver1_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Driver1_Seg_Driver_L_Sync_ctrl_reg__2__MASK EQU 0x04
Driver1_Seg_Driver_L_Sync_ctrl_reg__2__POS EQU 2
Driver1_Seg_Driver_L_Sync_ctrl_reg__3__MASK EQU 0x08
Driver1_Seg_Driver_L_Sync_ctrl_reg__3__POS EQU 3
Driver1_Seg_Driver_L_Sync_ctrl_reg__4__MASK EQU 0x10
Driver1_Seg_Driver_L_Sync_ctrl_reg__4__POS EQU 4
Driver1_Seg_Driver_L_Sync_ctrl_reg__5__MASK EQU 0x20
Driver1_Seg_Driver_L_Sync_ctrl_reg__5__POS EQU 5
Driver1_Seg_Driver_L_Sync_ctrl_reg__6__MASK EQU 0x40
Driver1_Seg_Driver_L_Sync_ctrl_reg__6__POS EQU 6
Driver1_Seg_Driver_L_Sync_ctrl_reg__7__MASK EQU 0x80
Driver1_Seg_Driver_L_Sync_ctrl_reg__7__POS EQU 7
Driver1_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__MASK EQU 0xFF
Driver1_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Driver1_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
