15:09:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\temp_xsdb_launch_script.tcl
15:09:16 INFO  : Registering command handlers for Vitis TCF services
15:09:19 INFO  : Platform repository initialization has completed.
15:09:19 INFO  : XSCT server has started successfully.
15:09:19 INFO  : plnx-install-location is set to ''
15:09:19 INFO  : Successfully done setting XSCT server connection channel  
15:09:19 INFO  : Successfully done query RDI_DATADIR 
15:09:19 INFO  : Successfully done setting workspace for the tool. 
15:10:45 INFO  : Result from executing command 'getProjects': RFSoC_Controller_V1_0
15:10:45 INFO  : Result from executing command 'getPlatforms': 
15:13:28 INFO  : Result from executing command 'getProjects': RFSoC_Controller_V1_0
15:13:28 INFO  : Result from executing command 'getPlatforms': RFSoC_Controller_V1_0|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/RFSoC_Controller_V1_0.xpfm
15:15:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\temp_xsdb_launch_script.tcl
15:15:08 INFO  : Registering command handlers for Vitis TCF services
15:15:09 INFO  : XSCT server has started successfully.
15:15:09 INFO  : Successfully done setting XSCT server connection channel  
15:15:09 INFO  : plnx-install-location is set to ''
15:15:10 INFO  : Successfully done setting workspace for the tool. 
15:15:10 INFO  : Successfully done query RDI_DATADIR 
15:15:10 INFO  : Platform repository initialization has completed.
15:16:43 INFO  : Result from executing command 'getProjects': RFSoC_Controller_V1_0
15:16:43 INFO  : Result from executing command 'getPlatforms': RFSoC_Controller_V1_0|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/RFSoC_Controller_V1_0.xpfm
15:17:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:17:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:17:37 INFO  : 'jtag frequency' command is executed.
15:17:37 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:17:37 INFO  : Context for 'APU' is selected.
15:17:38 INFO  : System reset is completed.
15:17:41 INFO  : 'after 3000' command is executed.
15:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:18:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:18:02 INFO  : Context for 'APU' is selected.
15:18:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:02 INFO  : Context for 'APU' is selected.
15:18:02 INFO  : Boot mode is read from the target.
15:18:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:03 INFO  : 'set bp_18_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:18:04 INFO  : 'con -block -timeout 60' command is executed.
15:18:04 INFO  : 'bpremove $bp_18_3_fsbl_bp' command is executed.
15:18:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_18_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:06 INFO  : 'con' command is executed.
15:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:18:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:19:27 INFO  : Disconnected from the channel tcfchan#3.
15:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:19:27 INFO  : 'jtag frequency' command is executed.
15:19:27 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:27 INFO  : Context for 'APU' is selected.
15:19:28 INFO  : System reset is completed.
15:19:31 INFO  : 'after 3000' command is executed.
15:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:19:51 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:19:51 INFO  : Context for 'APU' is selected.
15:19:51 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:51 INFO  : Context for 'APU' is selected.
15:19:51 INFO  : Boot mode is read from the target.
15:19:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:52 INFO  : 'set bp_19_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:53 INFO  : 'con -block -timeout 60' command is executed.
15:19:53 INFO  : 'bpremove $bp_19_52_fsbl_bp' command is executed.
15:19:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_19_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:54 INFO  : 'con' command is executed.
15:19:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:54 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:21:43 INFO  : Disconnected from the channel tcfchan#4.
15:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:43 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:21:43 INFO  : 'jtag frequency' command is executed.
15:21:43 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:21:43 INFO  : Context for 'APU' is selected.
15:21:44 INFO  : System reset is completed.
15:21:47 INFO  : 'after 3000' command is executed.
15:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:22:07 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:22:07 INFO  : Context for 'APU' is selected.
15:22:07 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:22:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:07 INFO  : Context for 'APU' is selected.
15:22:07 INFO  : Boot mode is read from the target.
15:22:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:08 INFO  : 'set bp_22_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:09 INFO  : 'con -block -timeout 60' command is executed.
15:22:09 INFO  : 'bpremove $bp_22_8_fsbl_bp' command is executed.
15:22:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_22_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:11 INFO  : 'con' command is executed.
15:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:22:11 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:22:41 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:24:31 INFO  : Disconnected from the channel tcfchan#5.
15:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:24:31 INFO  : 'jtag frequency' command is executed.
15:24:31 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:31 INFO  : Context for 'APU' is selected.
15:24:32 INFO  : System reset is completed.
15:24:35 INFO  : 'after 3000' command is executed.
15:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:24:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:24:55 INFO  : Context for 'APU' is selected.
15:24:55 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:55 INFO  : Context for 'APU' is selected.
15:24:55 INFO  : Boot mode is read from the target.
15:24:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:56 INFO  : 'set bp_24_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:24:57 INFO  : 'con -block -timeout 60' command is executed.
15:24:57 INFO  : 'bpremove $bp_24_56_fsbl_bp' command is executed.
15:24:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_24_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:58 INFO  : 'con' command is executed.
15:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:24:58 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:26:27 INFO  : Disconnected from the channel tcfchan#7.
15:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:26:27 INFO  : 'jtag frequency' command is executed.
15:26:27 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:26:27 INFO  : Context for 'APU' is selected.
15:26:28 INFO  : System reset is completed.
15:26:31 INFO  : 'after 3000' command is executed.
15:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:26:51 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:26:51 INFO  : Context for 'APU' is selected.
15:26:51 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:51 INFO  : Context for 'APU' is selected.
15:26:51 INFO  : Boot mode is read from the target.
15:26:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:52 INFO  : 'set bp_26_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:26:53 INFO  : 'con -block -timeout 60' command is executed.
15:26:53 INFO  : 'bpremove $bp_26_52_fsbl_bp' command is executed.
15:26:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_26_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:55 INFO  : 'con' command is executed.
15:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:26:55 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:29:40 INFO  : No changes in MSS file content so sources will not be generated.
15:30:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:30:58 INFO  : Disconnected from the channel tcfchan#8.
15:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:30:59 INFO  : 'jtag frequency' command is executed.
15:30:59 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:30:59 INFO  : Context for 'APU' is selected.
15:30:59 INFO  : System reset is completed.
15:31:03 INFO  : 'after 3000' command is executed.
15:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:31:22 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:31:22 INFO  : Context for 'APU' is selected.
15:31:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:31:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:22 INFO  : Context for 'APU' is selected.
15:31:22 INFO  : Boot mode is read from the target.
15:31:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:23 INFO  : 'set bp_31_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:23 INFO  : Build configuration of 'RFSoC_Controller_V1_0_app' is updated to 'Release'
15:31:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:31:24 INFO  : 'con -block -timeout 60' command is executed.
15:31:24 INFO  : 'bpremove $bp_31_23_fsbl_bp' command is executed.
15:31:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:26 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_31_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:26 INFO  : 'con' command is executed.
15:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:26 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:32:17 INFO  : Disconnected from the channel tcfchan#10.
15:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:32:17 INFO  : 'jtag frequency' command is executed.
15:32:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:32:18 INFO  : Context for 'APU' is selected.
15:32:19 INFO  : System reset is completed.
15:32:22 INFO  : 'after 3000' command is executed.
15:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:32:24 ERROR : 'fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit' is cancelled.
15:32:24 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit' is cancelled.
15:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:32:24 ERROR : 'fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit' is cancelled.
15:32:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:33:22 INFO  : 'jtag frequency' command is executed.
15:33:22 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:22 INFO  : Context for 'APU' is selected.
15:33:23 INFO  : System reset is completed.
15:33:26 INFO  : 'after 3000' command is executed.
15:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:33:46 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:33:46 INFO  : Context for 'APU' is selected.
15:33:46 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:46 INFO  : Context for 'APU' is selected.
15:33:46 INFO  : Boot mode is read from the target.
15:33:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:47 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:47 INFO  : 'set bp_33_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:48 INFO  : 'con -block -timeout 60' command is executed.
15:33:48 INFO  : 'bpremove $bp_33_47_fsbl_bp' command is executed.
15:33:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_33_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:50 INFO  : 'con' command is executed.
15:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:35:44 INFO  : Disconnected from the channel tcfchan#12.
15:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:35:44 INFO  : 'jtag frequency' command is executed.
15:35:44 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:35:44 INFO  : Context for 'APU' is selected.
15:35:45 INFO  : System reset is completed.
15:35:48 INFO  : 'after 3000' command is executed.
15:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:36:08 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:36:08 INFO  : Context for 'APU' is selected.
15:36:08 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:36:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:08 INFO  : Context for 'APU' is selected.
15:36:08 INFO  : Boot mode is read from the target.
15:36:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:09 INFO  : 'set bp_36_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:10 INFO  : 'con -block -timeout 60' command is executed.
15:36:10 INFO  : 'bpremove $bp_36_9_fsbl_bp' command is executed.
15:36:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:12 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_36_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:12 INFO  : 'con' command is executed.
15:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:36:12 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:38:15 INFO  : Disconnected from the channel tcfchan#14.
15:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:16 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:38:16 INFO  : 'jtag frequency' command is executed.
15:38:16 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:38:16 INFO  : Context for 'APU' is selected.
15:38:17 INFO  : System reset is completed.
15:38:20 INFO  : 'after 3000' command is executed.
15:38:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:38:39 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:38:39 INFO  : Context for 'APU' is selected.
15:38:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:38:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:39 INFO  : Context for 'APU' is selected.
15:38:39 INFO  : Boot mode is read from the target.
15:38:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:40 INFO  : 'set bp_38_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:38:41 INFO  : 'con -block -timeout 60' command is executed.
15:38:41 INFO  : 'bpremove $bp_38_40_fsbl_bp' command is executed.
15:38:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_38_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:43 INFO  : 'con' command is executed.
15:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:38:43 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:39:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:40:45 INFO  : Disconnected from the channel tcfchan#15.
15:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:40:45 INFO  : 'jtag frequency' command is executed.
15:40:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:40:45 INFO  : Context for 'APU' is selected.
15:40:46 INFO  : System reset is completed.
15:40:49 INFO  : 'after 3000' command is executed.
15:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:41:09 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:41:09 INFO  : Context for 'APU' is selected.
15:41:09 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:09 INFO  : Context for 'APU' is selected.
15:41:09 INFO  : Boot mode is read from the target.
15:41:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:41:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:41:10 INFO  : 'set bp_41_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:41:11 INFO  : 'con -block -timeout 60' command is executed.
15:41:11 INFO  : 'bpremove $bp_41_10_fsbl_bp' command is executed.
15:41:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:41:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:41:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_41_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:13 INFO  : 'con' command is executed.
15:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:41:13 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:47:28 INFO  : Disconnected from the channel tcfchan#17.
15:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:47:29 INFO  : 'jtag frequency' command is executed.
15:47:29 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:47:29 INFO  : Context for 'APU' is selected.
15:47:29 INFO  : System reset is completed.
15:47:32 INFO  : 'after 3000' command is executed.
15:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:47:52 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:47:52 INFO  : Context for 'APU' is selected.
15:47:52 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:47:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:52 INFO  : Context for 'APU' is selected.
15:47:52 INFO  : Boot mode is read from the target.
15:47:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:53 INFO  : 'set bp_47_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:47:54 INFO  : 'con -block -timeout 60' command is executed.
15:47:54 INFO  : 'bpremove $bp_47_53_fsbl_bp' command is executed.
15:47:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_47_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:56 INFO  : 'con' command is executed.
15:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:47:56 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:49:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:49:23 INFO  : Disconnected from the channel tcfchan#18.
15:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:49:23 INFO  : 'jtag frequency' command is executed.
15:49:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:49:23 INFO  : Context for 'APU' is selected.
15:49:24 INFO  : System reset is completed.
15:49:27 INFO  : 'after 3000' command is executed.
15:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:49:47 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:49:47 INFO  : Context for 'APU' is selected.
15:49:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:47 INFO  : Context for 'APU' is selected.
15:49:47 INFO  : Boot mode is read from the target.
15:49:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:48 INFO  : 'set bp_49_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:49 INFO  : 'con -block -timeout 60' command is executed.
15:49:49 INFO  : 'bpremove $bp_49_48_fsbl_bp' command is executed.
15:49:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_49_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:50 INFO  : 'con' command is executed.
15:49:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:49:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:54:35 INFO  : Disconnected from the channel tcfchan#20.
15:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:54:35 INFO  : 'jtag frequency' command is executed.
15:54:35 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:54:35 INFO  : Context for 'APU' is selected.
15:54:36 INFO  : System reset is completed.
15:54:39 INFO  : 'after 3000' command is executed.
15:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:54:59 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:54:59 INFO  : Context for 'APU' is selected.
15:54:59 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:59 INFO  : Context for 'APU' is selected.
15:54:59 INFO  : Boot mode is read from the target.
15:54:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:00 INFO  : 'set bp_55_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:55:01 INFO  : 'con -block -timeout 60' command is executed.
15:55:01 INFO  : 'bpremove $bp_55_0_fsbl_bp' command is executed.
15:55:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_55_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:02 INFO  : 'con' command is executed.
15:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:55:02 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:56:20 INFO  : Disconnected from the channel tcfchan#21.
15:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:56:20 INFO  : 'jtag frequency' command is executed.
15:56:20 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:56:20 INFO  : Context for 'APU' is selected.
15:56:21 INFO  : System reset is completed.
15:56:24 INFO  : 'after 3000' command is executed.
15:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:56:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:56:44 INFO  : Context for 'APU' is selected.
15:56:44 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:44 INFO  : Context for 'APU' is selected.
15:56:44 INFO  : Boot mode is read from the target.
15:56:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:45 INFO  : 'set bp_56_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:56:46 INFO  : 'con -block -timeout 60' command is executed.
15:56:46 INFO  : 'bpremove $bp_56_45_fsbl_bp' command is executed.
15:56:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:47 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_56_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:47 INFO  : 'con' command is executed.
15:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:56:47 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:00:46 INFO  : Disconnected from the channel tcfchan#22.
