#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c73f3c46a0 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v000001c73f43e780_0 .net "MAR", 31 0, v000001c73f43c1d0_0;  1 drivers
v000001c73f43d920_0 .net "MBR_in", 31 0, v000001c73f43e500_0;  1 drivers
v000001c73f43d380_0 .net "MBR_out", 31 0, v000001c73f43c630_0;  1 drivers
v000001c73f43dec0_0 .var "clock", 0 0;
v000001c73f43e820_0 .var "input_data", 31 0;
v000001c73f43cde0_0 .net "mem_enable", 0 0, v000001c73f43c3b0_0;  1 drivers
v000001c73f43e140_0 .net "mem_op", 0 0, v000001c73f43ac90_0;  1 drivers
v000001c73f43cfc0_0 .net "output_data", 31 0, v000001c73f43b690_0;  1 drivers
v000001c73f43dba0_0 .var "reset", 0 0;
S_000001c73f3c4830 .scope task, "do_reset" "do_reset" 2 60, 2 60 0, S_000001c73f3c46a0;
 .timescale -9 -12;
E_000001c73f3cfed0 .event posedge, v000001c73f3db2e0_0;
TD_tb_top.do_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43dba0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c73f3cfed0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c73f43dba0_0, 0, 1;
    %end;
S_000001c73f3b1810 .scope module, "dut" "processador" 2 19, 3 4 0, S_000001c73f3c46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "MAR";
    .port_info 3 /INPUT 32 "MBR_in";
    .port_info 4 /OUTPUT 32 "MBR_out";
    .port_info 5 /OUTPUT 1 "mem_enable";
    .port_info 6 /OUTPUT 1 "mem_op";
    .port_info 7 /INPUT 32 "input_data";
    .port_info 8 /OUTPUT 32 "output_data";
P_000001c73f3eb1d0 .param/l "ALU_ADD" 1 3 75, C4<000>;
P_000001c73f3eb208 .param/l "ALU_AND" 1 3 75, C4<010>;
P_000001c73f3eb240 .param/l "ALU_DIV" 1 3 76, C4<110>;
P_000001c73f3eb278 .param/l "ALU_MUL" 1 3 76, C4<101>;
P_000001c73f3eb2b0 .param/l "ALU_NOT" 1 3 76, C4<100>;
P_000001c73f3eb2e8 .param/l "ALU_OR" 1 3 75, C4<011>;
P_000001c73f3eb320 .param/l "ALU_SUB" 1 3 75, C4<001>;
P_000001c73f3eb358 .param/l "FUNCT_ADD" 1 3 39, C4<100000>;
P_000001c73f3eb390 .param/l "FUNCT_AND" 1 3 41, C4<100100>;
P_000001c73f3eb3c8 .param/l "FUNCT_DIV" 1 3 45, C4<011010>;
P_000001c73f3eb400 .param/l "FUNCT_MUL" 1 3 44, C4<011000>;
P_000001c73f3eb438 .param/l "FUNCT_NOT" 1 3 43, C4<101111>;
P_000001c73f3eb470 .param/l "FUNCT_OR" 1 3 42, C4<100101>;
P_000001c73f3eb4a8 .param/l "FUNCT_SUB" 1 3 40, C4<100010>;
P_000001c73f3eb4e0 .param/l "OP_JE" 1 3 22, C4<000100>;
P_000001c73f3eb518 .param/l "OP_JG" 1 3 24, C4<000110>;
P_000001c73f3eb550 .param/l "OP_JGE" 1 3 25, C4<000111>;
P_000001c73f3eb588 .param/l "OP_JL" 1 3 36, C4<011110>;
P_000001c73f3eb5c0 .param/l "OP_JLE" 1 3 37, C4<011111>;
P_000001c73f3eb5f8 .param/l "OP_JMP" 1 3 20, C4<000010>;
P_000001c73f3eb630 .param/l "OP_JNE" 1 3 23, C4<000101>;
P_000001c73f3eb668 .param/l "OP_LCH" 1 3 33, C4<001111>;
P_000001c73f3eb6a0 .param/l "OP_LCL" 1 3 34, C4<001101>;
P_000001c73f3eb6d8 .param/l "OP_LOAD" 1 3 30, C4<100011>;
P_000001c73f3eb710 .param/l "OP_LOADEXT" 1 3 27, C4<100000>;
P_000001c73f3eb748 .param/l "OP_RTYPE" 1 3 19, C4<000000>;
P_000001c73f3eb780 .param/l "OP_STORE" 1 3 31, C4<101011>;
P_000001c73f3eb7b8 .param/l "OP_STOREEXT" 1 3 28, C4<101010>;
P_000001c73f3eb7f0 .param/l "S_BRANCH" 1 3 97, C4<1100>;
P_000001c73f3eb828 .param/l "S_DECODE" 1 3 94, C4<0011>;
P_000001c73f3eb860 .param/l "S_EXEC_R" 1 3 95, C4<0100>;
P_000001c73f3eb898 .param/l "S_FETCH" 1 3 94, C4<0001>;
P_000001c73f3eb8d0 .param/l "S_FETCH_WAIT" 1 3 94, C4<0010>;
P_000001c73f3eb908 .param/l "S_JUMP" 1 3 97, C4<1101>;
P_000001c73f3eb940 .param/l "S_LCH" 1 3 95, C4<0101>;
P_000001c73f3eb978 .param/l "S_LCL" 1 3 95, C4<0110>;
P_000001c73f3eb9b0 .param/l "S_LOADEXT" 1 3 98, C4<1110>;
P_000001c73f3eb9e8 .param/l "S_MEM_ADDR" 1 3 95, C4<0111>;
P_000001c73f3eba20 .param/l "S_MEM_READ" 1 3 96, C4<1000>;
P_000001c73f3eba58 .param/l "S_MEM_READ_WAIT" 1 3 96, C4<1001>;
P_000001c73f3eba90 .param/l "S_MEM_WRITE" 1 3 96, C4<1010>;
P_000001c73f3ebac8 .param/l "S_MEM_WRITE_WAIT" 1 3 97, C4<1011>;
P_000001c73f3ebb00 .param/l "S_RESET" 1 3 94, C4<0000>;
P_000001c73f3ebb38 .param/l "S_STOREEXT" 1 3 98, C4<1111>;
v000001c73f43b0f0_0 .net/s "IMM_SEXT", 31 0, L_000001c73f43da60;  1 drivers
v000001c73f43c4f0_0 .net "IMM_ZEXT", 31 0, L_000001c73f43eaa0;  1 drivers
v000001c73f43b5f0_0 .var "IR", 31 0;
v000001c73f43c1d0_0 .var "MAR", 31 0;
v000001c73f43b2d0_0 .net "MBR_in", 31 0, v000001c73f43e500_0;  alias, 1 drivers
v000001c73f43c630_0 .var "MBR_out", 31 0;
v000001c73f43c090_0 .net/s "OFF26_SEX", 31 0, L_000001c73f43cd40;  1 drivers
v000001c73f43c130_0 .var "PC", 31 0;
v000001c73f43ca90_0 .net *"_ivl_15", 0 0, L_000001c73f43ea00;  1 drivers
v000001c73f43c590_0 .net *"_ivl_16", 15 0, L_000001c73f43df60;  1 drivers
L_000001c73f4488a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c73f43bb90_0 .net/2u *"_ivl_20", 15 0, L_000001c73f4488a8;  1 drivers
v000001c73f43c6d0_0 .net *"_ivl_25", 0 0, L_000001c73f43d6a0;  1 drivers
v000001c73f43b730_0 .net *"_ivl_26", 5 0, L_000001c73f43e320;  1 drivers
v000001c73f43ae70_0 .var "alu_a", 31 0;
v000001c73f43bf50_0 .var "alu_b", 31 0;
v000001c73f43beb0_0 .net "alu_n", 0 0, L_000001c73f43dd80;  1 drivers
v000001c73f43bff0_0 .var "alu_op", 2 0;
v000001c73f43add0_0 .net "alu_y", 31 0, v000001c73f3db1a0_0;  1 drivers
v000001c73f43c270_0 .net "alu_z", 0 0, L_000001c73f43dce0;  1 drivers
v000001c73f43af10_0 .net "clock", 0 0, v000001c73f43dec0_0;  1 drivers
v000001c73f43bc30_0 .var "eff_addr", 31 0;
v000001c73f43b370_0 .var "flagN", 0 0;
v000001c73f43b050_0 .var "flagZ", 0 0;
v000001c73f43b7d0_0 .net "funct", 5 0, L_000001c73f43cca0;  1 drivers
v000001c73f43c310_0 .net "imm16", 15 0, L_000001c73f43d9c0;  1 drivers
v000001c73f43afb0_0 .net "input_data", 31 0, v000001c73f43e820_0;  1 drivers
v000001c73f43c3b0_0 .var "mem_enable", 0 0;
v000001c73f43ac90_0 .var "mem_op", 0 0;
v000001c73f43b230_0 .var "next_state", 3 0;
v000001c73f43b4b0_0 .net "off26", 25 0, L_000001c73f43e280;  1 drivers
v000001c73f43b550_0 .net "opcode", 5 0, L_000001c73f43d4c0;  1 drivers
v000001c73f43b690_0 .var "output_data", 31 0;
v000001c73f43c9f0_0 .var "output_data_next", 31 0;
v000001c73f43b910_0 .net "rd", 4 0, L_000001c73f43e960;  1 drivers
v000001c73f43c770_0 .net "reset", 0 0, v000001c73f43dba0_0;  1 drivers
v000001c73f43c450_0 .var "rf_waddr", 4 0;
v000001c73f43ba50_0 .var "rf_wdata", 31 0;
v000001c73f43bd70_0 .var "rf_we", 0 0;
v000001c73f43c810_0 .net "rs", 4 0, L_000001c73f43d740;  1 drivers
v000001c73f43c8b0_0 .net "rs_data", 31 0, L_000001c73f3d7900;  1 drivers
v000001c73f43c950_0 .net "rt", 4 0, L_000001c73f43d560;  1 drivers
v000001c73f43cb30_0 .net "rt_data", 31 0, L_000001c73f3d7120;  1 drivers
v000001c73f43ad30_0 .var "state", 3 0;
v000001c73f43baf0_0 .var "take_branch", 0 0;
E_000001c73f3cfb10/0 .event anyedge, v000001c73f43ad30_0, v000001c73f3db420_0, v000001c73f43b870_0, v000001c73f43b690_0;
E_000001c73f3cfb10/1 .event anyedge, v000001c73f43c130_0, v000001c73f43b550_0, v000001c73f43b7d0_0, v000001c73f43b910_0;
E_000001c73f3cfb10/2 .event anyedge, v000001c73f3db1a0_0, v000001c73f3db920_0, v000001c73f43c310_0, v000001c73f43b0f0_0;
E_000001c73f3cfb10/3 .event anyedge, v000001c73f43bc30_0, v000001c73f43b2d0_0, v000001c73f43afb0_0;
E_000001c73f3cfb10 .event/or E_000001c73f3cfb10/0, E_000001c73f3cfb10/1, E_000001c73f3cfb10/2, E_000001c73f3cfb10/3;
L_000001c73f43d4c0 .part v000001c73f43b5f0_0, 26, 6;
L_000001c73f43d740 .part v000001c73f43b5f0_0, 21, 5;
L_000001c73f43d560 .part v000001c73f43b5f0_0, 16, 5;
L_000001c73f43e960 .part v000001c73f43b5f0_0, 11, 5;
L_000001c73f43cca0 .part v000001c73f43b5f0_0, 0, 6;
L_000001c73f43d9c0 .part v000001c73f43b5f0_0, 0, 16;
L_000001c73f43e280 .part v000001c73f43b5f0_0, 0, 26;
L_000001c73f43ea00 .part L_000001c73f43d9c0, 15, 1;
LS_000001c73f43df60_0_0 .concat [ 1 1 1 1], L_000001c73f43ea00, L_000001c73f43ea00, L_000001c73f43ea00, L_000001c73f43ea00;
LS_000001c73f43df60_0_4 .concat [ 1 1 1 1], L_000001c73f43ea00, L_000001c73f43ea00, L_000001c73f43ea00, L_000001c73f43ea00;
LS_000001c73f43df60_0_8 .concat [ 1 1 1 1], L_000001c73f43ea00, L_000001c73f43ea00, L_000001c73f43ea00, L_000001c73f43ea00;
LS_000001c73f43df60_0_12 .concat [ 1 1 1 1], L_000001c73f43ea00, L_000001c73f43ea00, L_000001c73f43ea00, L_000001c73f43ea00;
L_000001c73f43df60 .concat [ 4 4 4 4], LS_000001c73f43df60_0_0, LS_000001c73f43df60_0_4, LS_000001c73f43df60_0_8, LS_000001c73f43df60_0_12;
L_000001c73f43da60 .concat [ 16 16 0 0], L_000001c73f43d9c0, L_000001c73f43df60;
L_000001c73f43eaa0 .concat [ 16 16 0 0], L_000001c73f43d9c0, L_000001c73f4488a8;
L_000001c73f43d6a0 .part L_000001c73f43e280, 25, 1;
LS_000001c73f43e320_0_0 .concat [ 1 1 1 1], L_000001c73f43d6a0, L_000001c73f43d6a0, L_000001c73f43d6a0, L_000001c73f43d6a0;
LS_000001c73f43e320_0_4 .concat [ 1 1 0 0], L_000001c73f43d6a0, L_000001c73f43d6a0;
L_000001c73f43e320 .concat [ 4 2 0 0], LS_000001c73f43e320_0_0, LS_000001c73f43e320_0_4;
L_000001c73f43cd40 .concat [ 26 6 0 0], L_000001c73f43e280, L_000001c73f43e320;
S_000001c73f3b19a0 .scope module, "ULA" "ula" 3 83, 4 1 0, S_000001c73f3b1810;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "N";
v000001c73f3db7e0_0 .net "N", 0 0, L_000001c73f43dd80;  alias, 1 drivers
v000001c73f3daf20_0 .net "Z", 0 0, L_000001c73f43dce0;  alias, 1 drivers
L_000001c73f448980 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c73f3db6a0_0 .net/2u *"_ivl_0", 31 0, L_000001c73f448980;  1 drivers
v000001c73f3dae80_0 .net "a", 31 0, v000001c73f43ae70_0;  1 drivers
v000001c73f3dbb00_0 .net "b", 31 0, v000001c73f43bf50_0;  1 drivers
v000001c73f3dafc0_0 .net "op", 2 0, v000001c73f43bff0_0;  1 drivers
v000001c73f3db1a0_0 .var "y", 31 0;
E_000001c73f3d0310 .event anyedge, v000001c73f3dafc0_0, v000001c73f3dae80_0, v000001c73f3dbb00_0;
L_000001c73f43dce0 .cmp/eq 32, v000001c73f3db1a0_0, L_000001c73f448980;
L_000001c73f43dd80 .part v000001c73f3db1a0_0, 31, 1;
S_000001c73f33e3b0 .scope module, "rf" "banco_registradores" 3 67, 5 1 0, S_000001c73f3b1810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "rs";
    .port_info 5 /INPUT 5 "rt";
    .port_info 6 /OUTPUT 32 "rs_data";
    .port_info 7 /OUTPUT 32 "rt_data";
L_000001c73f3d7900 .functor BUFZ 32, L_000001c73f43eb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c73f3d7120 .functor BUFZ 32, L_000001c73f43ce80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c73f3db060_0 .net *"_ivl_0", 31 0, L_000001c73f43eb40;  1 drivers
v000001c73f3db380_0 .net *"_ivl_10", 6 0, L_000001c73f43dc40;  1 drivers
L_000001c73f448938 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c73f3db240_0 .net *"_ivl_13", 1 0, L_000001c73f448938;  1 drivers
v000001c73f3dbba0_0 .net *"_ivl_2", 6 0, L_000001c73f43db00;  1 drivers
L_000001c73f4488f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c73f3db9c0_0 .net *"_ivl_5", 1 0, L_000001c73f4488f0;  1 drivers
v000001c73f3dad40_0 .net *"_ivl_8", 31 0, L_000001c73f43ce80;  1 drivers
v000001c73f3db2e0_0 .net "clock", 0 0, v000001c73f43dec0_0;  alias, 1 drivers
v000001c73f3db740_0 .var/i "i", 31 0;
v000001c73f3dade0 .array "regs", 31 0, 31 0;
v000001c73f3db880_0 .net "rs", 4 0, L_000001c73f43d740;  alias, 1 drivers
v000001c73f3db420_0 .net "rs_data", 31 0, L_000001c73f3d7900;  alias, 1 drivers
v000001c73f3db920_0 .net "rt", 4 0, L_000001c73f43d560;  alias, 1 drivers
v000001c73f43b870_0 .net "rt_data", 31 0, L_000001c73f3d7120;  alias, 1 drivers
v000001c73f43b9b0_0 .net "waddr", 4 0, v000001c73f43c450_0;  1 drivers
v000001c73f43b190_0 .net "wdata", 31 0, v000001c73f43ba50_0;  1 drivers
v000001c73f43b410_0 .net "we", 0 0, v000001c73f43bd70_0;  1 drivers
L_000001c73f43eb40 .array/port v000001c73f3dade0, L_000001c73f43db00;
L_000001c73f43db00 .concat [ 5 2 0 0], L_000001c73f43d740, L_000001c73f4488f0;
L_000001c73f43ce80 .array/port v000001c73f3dade0, L_000001c73f43dc40;
L_000001c73f43dc40 .concat [ 5 2 0 0], L_000001c73f43d560, L_000001c73f448938;
S_000001c73f3365d0 .scope task, "load_program" "load_program" 2 51, 2 51 0, S_000001c73f3c46a0;
 .timescale -9 -12;
v000001c73f43bcd0_0 .var/i "i", 31 0;
TD_tb_top.load_program ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f43bcd0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001c73f43bcd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c73f43bcd0_0;
    %store/vec4a v000001c73f43d2e0, 4, 0;
    %load/vec4 v000001c73f43bcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c73f43bcd0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 55 "$readmemh", "program.hex", v000001c73f43d2e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010010 {0 0 0};
    %end;
S_000001c73f336760 .scope task, "print_and_check" "print_and_check" 2 83, 2 83 0, S_000001c73f3c46a0;
 .timescale -9 -12;
v000001c73f43be10_0 .var "R0", 31 0;
v000001c73f43e8c0_0 .var "R1", 31 0;
v000001c73f43e000_0 .var "R2", 31 0;
v000001c73f43d880_0 .var "R3", 31 0;
v000001c73f43d100_0 .var "R4", 31 0;
v000001c73f43d1a0_0 .var "R5", 31 0;
v000001c73f43d420_0 .var/i "scenario", 31 0;
TD_tb_top.print_and_check ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f3dade0, 4;
    %store/vec4 v000001c73f43be10_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f3dade0, 4;
    %store/vec4 v000001c73f43e8c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f3dade0, 4;
    %store/vec4 v000001c73f43e000_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f3dade0, 4;
    %store/vec4 v000001c73f43d880_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f3dade0, 4;
    %store/vec4 v000001c73f43d100_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f3dade0, 4;
    %store/vec4 v000001c73f43d1a0_0, 0, 32;
    %vpi_call 2 93 "$display", "\012=== RESULTADOS (cenario=%0d) ===", v000001c73f43d420_0 {0 0 0};
    %vpi_call 2 94 "$display", "Reg0=%0d Reg1=%0d Reg2=%0d Reg3=%0d Reg4=%0d Reg5=%0d", v000001c73f43be10_0, v000001c73f43e8c0_0, v000001c73f43e000_0, v000001c73f43d880_0, v000001c73f43d100_0, v000001c73f43d1a0_0 {0 0 0};
    %vpi_call 2 96 "$display", "Mem[1]=%0d  Mem[2]=%0d  output_data=%0d", &A<v000001c73f43d2e0, 1>, &A<v000001c73f43d2e0, 2>, v000001c73f43cfc0_0 {0 0 0};
    %load/vec4 v000001c73f43d420_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f43d2e0, 4;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 102 "$fatal", 32'sb00000000000000000000000000000001, "Esperado Mem[1]=1 no cenario 10" {0 0 0};
T_2.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f43d2e0, 4;
    %cmpi/ne 16, 0, 32;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 103 "$fatal", 32'sb00000000000000000000000000000001, "Esperado Mem[2]=16 no cenario 10" {0 0 0};
T_2.8 ;
    %load/vec4 v000001c73f43cfc0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_2.10, 6;
    %vpi_call 2 104 "$fatal", 32'sb00000000000000000000000000000001, "Esperado output_data=2 no cenario 10" {0 0 0};
T_2.10 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001c73f43d420_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f43d2e0, 4;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_2.14, 6;
    %vpi_call 2 106 "$fatal", 32'sb00000000000000000000000000000001, "Esperado Mem[1]=4 no cenario 20" {0 0 0};
T_2.14 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001c73f43d2e0, 4;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_2.16, 6;
    %vpi_call 2 107 "$fatal", 32'sb00000000000000000000000000000001, "Esperado Mem[2]=15 no cenario 20" {0 0 0};
T_2.16 ;
    %load/vec4 v000001c73f43cfc0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.18, 6;
    %vpi_call 2 108 "$fatal", 32'sb00000000000000000000000000000001, "Esperado output_data=1 no cenario 20" {0 0 0};
T_2.18 ;
T_2.12 ;
T_2.5 ;
    %load/vec4 v000001c73f43d1a0_0;
    %cmpi/ne 16, 0, 32;
    %jmp/0xz  T_2.20, 6;
    %vpi_call 2 111 "$fatal", 32'sb00000000000000000000000000000001, "Reg5 deveria ser 16 (R1+R2)" {0 0 0};
T_2.20 ;
    %load/vec4 v000001c73f43d100_0;
    %load/vec4 v000001c73f43d420_0;
    %subi 16, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_2.22, 6;
    %vpi_call 2 112 "$fatal", 32'sb00000000000000000000000000000001, "Reg4 deveria ser input_data-16" {0 0 0};
T_2.22 ;
    %vpi_call 2 114 "$display", "=== OK (cenario %0d) ===\012", v000001c73f43d420_0 {0 0 0};
    %end;
S_000001c73f43ec60 .scope module, "ram" "memoria" 2 32, 6 1 0, S_000001c73f3c46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "mem_enable";
    .port_info 2 /INPUT 1 "mem_op";
    .port_info 3 /INPUT 32 "MAR";
    .port_info 4 /INPUT 32 "MBR_out";
    .port_info 5 /OUTPUT 32 "MBR_in";
P_000001c73f3cfb90 .param/l "MEM_WORDS" 0 6 2, +C4<00000000000000000000000100000000>;
v000001c73f43d240_0 .net "MAR", 31 0, v000001c73f43c1d0_0;  alias, 1 drivers
v000001c73f43e500_0 .var "MBR_in", 31 0;
v000001c73f43d600_0 .net "MBR_out", 31 0, v000001c73f43c630_0;  alias, 1 drivers
v000001c73f43e1e0_0 .net "clock", 0 0, v000001c73f43dec0_0;  alias, 1 drivers
v000001c73f43d2e0 .array "mem", 255 0, 31 0;
v000001c73f43e640_0 .net "mem_enable", 0 0, v000001c73f43c3b0_0;  alias, 1 drivers
v000001c73f43e6e0_0 .net "mem_op", 0 0, v000001c73f43ac90_0;  alias, 1 drivers
S_000001c73f43edf0 .scope task, "run_scenario" "run_scenario" 2 118, 2 118 0, S_000001c73f3c46a0;
 .timescale -9 -12;
v000001c73f43e5a0_0 .var/i "value", 31 0;
TD_tb_top.run_scenario ;
    %fork TD_tb_top.load_program, S_000001c73f3365d0;
    %join;
    %fork TD_tb_top.do_reset, S_000001c73f3c4830;
    %join;
    %load/vec4 v000001c73f43e5a0_0;
    %store/vec4 v000001c73f43e820_0, 0, 32;
    %fork TD_tb_top.wait_final, S_000001c73f3ea470;
    %join;
    %load/vec4 v000001c73f43e5a0_0;
    %store/vec4 v000001c73f43d420_0, 0, 32;
    %fork TD_tb_top.print_and_check, S_000001c73f336760;
    %join;
    %end;
S_000001c73f3ea470 .scope task, "wait_final" "wait_final" 2 69, 2 69 0, S_000001c73f3c46a0;
 .timescale -9 -12;
v000001c73f43d7e0_0 .var/i "stuck", 31 0;
TD_tb_top.wait_final ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f43d7e0_0, 0, 32;
    %pushi/vec4 300, 0, 32;
T_4.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.25, 5;
    %jmp/1 T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c73f3cfed0;
    %load/vec4 v000001c73f43c130_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_4.26, 4;
    %load/vec4 v000001c73f43d7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c73f43d7e0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f43d7e0_0, 0, 32;
T_4.27 ;
    %load/vec4 v000001c73f43d7e0_0;
    %cmpi/s 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.28, 5;
    %disable S_000001c73f3ea470;
T_4.28 ;
    %jmp T_4.24;
T_4.25 ;
    %pop/vec4 1;
    %end;
    .scope S_000001c73f33e3b0;
T_5 ;
    %wait E_000001c73f3cfed0;
    %load/vec4 v000001c73f43b410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c73f43b190_0;
    %load/vec4 v000001c73f43b9b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c73f3dade0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c73f33e3b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f3db740_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c73f3db740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c73f3db740_0;
    %store/vec4a v000001c73f3dade0, 4, 0;
    %load/vec4 v000001c73f3db740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c73f3db740_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000001c73f3b19a0;
T_7 ;
    %wait E_000001c73f3d0310;
    %load/vec4 v000001c73f3dafc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f3db1a0_0, 0, 32;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v000001c73f3dae80_0;
    %load/vec4 v000001c73f3dbb00_0;
    %add;
    %store/vec4 v000001c73f3db1a0_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v000001c73f3dae80_0;
    %load/vec4 v000001c73f3dbb00_0;
    %sub;
    %store/vec4 v000001c73f3db1a0_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v000001c73f3dae80_0;
    %load/vec4 v000001c73f3dbb00_0;
    %and;
    %store/vec4 v000001c73f3db1a0_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v000001c73f3dae80_0;
    %load/vec4 v000001c73f3dbb00_0;
    %or;
    %store/vec4 v000001c73f3db1a0_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v000001c73f3dae80_0;
    %inv;
    %store/vec4 v000001c73f3db1a0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000001c73f3dae80_0;
    %load/vec4 v000001c73f3dbb00_0;
    %mul;
    %store/vec4 v000001c73f3db1a0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000001c73f3dbb00_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v000001c73f3dae80_0;
    %load/vec4 v000001c73f3dbb00_0;
    %div;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v000001c73f3db1a0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c73f3b1810;
T_8 ;
    %wait E_000001c73f3cfed0;
    %load/vec4 v000001c73f43c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c73f43ad30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c73f43c130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c73f43b5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c73f43b050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c73f43b370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c73f43c3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c73f43ac90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c73f43c1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c73f43c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c73f43bd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c73f43b690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c73f43c9f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c73f43b230_0;
    %assign/vec4 v000001c73f43ad30_0, 0;
    %load/vec4 v000001c73f43c9f0_0;
    %assign/vec4 v000001c73f43b690_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c73f3b1810;
T_9 ;
    %wait E_000001c73f3cfb10;
    %load/vec4 v000001c73f43ad30_0;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c73f43bd70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c73f43c450_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f43ba50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c73f43c3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c73f43ac90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f43c1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f43c630_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %load/vec4 v000001c73f43c8b0_0;
    %store/vec4 v000001c73f43ae70_0, 0, 32;
    %load/vec4 v000001c73f43cb30_0;
    %store/vec4 v000001c73f43bf50_0, 0, 32;
    %load/vec4 v000001c73f43b690_0;
    %store/vec4 v000001c73f43c9f0_0, 0, 32;
    %load/vec4 v000001c73f43ad30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43c3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c73f43ac90_0, 0, 1;
    %load/vec4 v000001c73f43c130_0;
    %store/vec4 v000001c73f43c1d0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.3 ;
    %load/vec4 v000001c73f43b550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.18 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.20 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.21 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.22 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.23 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.24 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.26 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.27 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.28 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.29 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.30 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.31 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.33;
T_9.33 ;
    %pop/vec4 1;
    %jmp T_9.17;
T_9.4 ;
    %load/vec4 v000001c73f43b7d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.39, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.40, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %jmp T_9.42;
T_9.34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %jmp T_9.42;
T_9.35 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %jmp T_9.42;
T_9.36 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %jmp T_9.42;
T_9.37 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %jmp T_9.42;
T_9.38 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %load/vec4 v000001c73f43c8b0_0;
    %store/vec4 v000001c73f43ae70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c73f43bf50_0, 0, 32;
    %jmp T_9.42;
T_9.39 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %jmp T_9.42;
T_9.40 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %jmp T_9.42;
T_9.42 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43bd70_0, 0, 1;
    %load/vec4 v000001c73f43b910_0;
    %store/vec4 v000001c73f43c450_0, 0, 5;
    %load/vec4 v000001c73f43add0_0;
    %store/vec4 v000001c73f43ba50_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43bd70_0, 0, 1;
    %load/vec4 v000001c73f43c950_0;
    %store/vec4 v000001c73f43c450_0, 0, 5;
    %load/vec4 v000001c73f43c310_0;
    %load/vec4 v000001c73f43cb30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c73f43ba50_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43bd70_0, 0, 1;
    %load/vec4 v000001c73f43c950_0;
    %store/vec4 v000001c73f43c450_0, 0, 5;
    %load/vec4 v000001c73f43cb30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v000001c73f43c310_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c73f43ba50_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c73f43bff0_0, 0, 3;
    %load/vec4 v000001c73f43c8b0_0;
    %store/vec4 v000001c73f43ae70_0, 0, 32;
    %load/vec4 v000001c73f43b0f0_0;
    %store/vec4 v000001c73f43bf50_0, 0, 32;
    %load/vec4 v000001c73f43b550_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_9.43, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_9.44, 8;
T_9.43 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_9.44, 8;
 ; End of false expr.
    %blend;
T_9.44;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43c3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c73f43ac90_0, 0, 1;
    %load/vec4 v000001c73f43bc30_0;
    %store/vec4 v000001c73f43c1d0_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43bd70_0, 0, 1;
    %load/vec4 v000001c73f43c950_0;
    %store/vec4 v000001c73f43c450_0, 0, 5;
    %load/vec4 v000001c73f43b2d0_0;
    %store/vec4 v000001c73f43ba50_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43c3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43ac90_0, 0, 1;
    %load/vec4 v000001c73f43bc30_0;
    %store/vec4 v000001c73f43c1d0_0, 0, 32;
    %load/vec4 v000001c73f43cb30_0;
    %store/vec4 v000001c73f43c630_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43bd70_0, 0, 1;
    %load/vec4 v000001c73f43c950_0;
    %store/vec4 v000001c73f43c450_0, 0, 5;
    %load/vec4 v000001c73f43afb0_0;
    %store/vec4 v000001c73f43ba50_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.15 ;
    %load/vec4 v000001c73f43cb30_0;
    %store/vec4 v000001c73f43c9f0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c73f43b230_0, 0, 4;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001c73f3b1810;
T_10 ;
    %wait E_000001c73f3cfed0;
    %load/vec4 v000001c73f43c770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001c73f43ad30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %jmp T_10.13;
T_10.2 ;
    %load/vec4 v000001c73f43b2d0_0;
    %assign/vec4 v000001c73f43b5f0_0, 0;
    %jmp T_10.13;
T_10.3 ;
    %load/vec4 v000001c73f43c270_0;
    %assign/vec4 v000001c73f43b050_0, 0;
    %load/vec4 v000001c73f43beb0_0;
    %assign/vec4 v000001c73f43b370_0, 0;
    %load/vec4 v000001c73f43c130_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.4 ;
    %load/vec4 v000001c73f43c130_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.5 ;
    %load/vec4 v000001c73f43c130_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v000001c73f43c130_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v000001c73f43c130_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v000001c73f43c130_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v000001c73f43c130_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v000001c73f43add0_0;
    %assign/vec4 v000001c73f43bc30_0, 0;
    %jmp T_10.13;
T_10.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c73f43baf0_0, 0, 1;
    %load/vec4 v000001c73f43b550_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %jmp T_10.20;
T_10.14 ;
    %load/vec4 v000001c73f43b050_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c73f43baf0_0, 0, 1;
    %jmp T_10.20;
T_10.15 ;
    %load/vec4 v000001c73f43b050_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c73f43baf0_0, 0, 1;
    %jmp T_10.20;
T_10.16 ;
    %load/vec4 v000001c73f43b370_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.21, 4;
    %load/vec4 v000001c73f43b050_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.21;
    %store/vec4 v000001c73f43baf0_0, 0, 1;
    %jmp T_10.20;
T_10.17 ;
    %load/vec4 v000001c73f43b370_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c73f43baf0_0, 0, 1;
    %jmp T_10.20;
T_10.18 ;
    %load/vec4 v000001c73f43b370_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c73f43baf0_0, 0, 1;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v000001c73f43b370_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/1 T_10.22, 4;
    %load/vec4 v000001c73f43b050_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.22;
    %store/vec4 v000001c73f43baf0_0, 0, 1;
    %jmp T_10.20;
T_10.20 ;
    %pop/vec4 1;
    %load/vec4 v000001c73f43baf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.23, 8;
    %load/vec4 v000001c73f43c130_0;
    %load/vec4 v000001c73f43b0f0_0;
    %add;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %load/vec4 v000001c73f43c130_0;
    %addi 1, 0, 32;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v000001c73f43c130_0;
    %load/vec4 v000001c73f43c090_0;
    %add;
    %assign/vec4 v000001c73f43c130_0, 0;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c73f43ec60;
T_11 ;
    %wait E_000001c73f3cfed0;
    %load/vec4 v000001c73f43e640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v000001c73f43e6e0_0;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001c73f43d600_0;
    %ix/getv 3, v000001c73f43d240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c73f43d2e0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c73f43ec60;
T_12 ;
    %wait E_000001c73f3cfed0;
    %load/vec4 v000001c73f43e640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v000001c73f43e6e0_0;
    %nor/r;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %ix/getv 4, v000001c73f43d240_0;
    %load/vec4a v000001c73f43d2e0, 4;
    %assign/vec4 v000001c73f43e500_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c73f3c46a0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c73f43dec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c73f43dba0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000001c73f3c46a0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v000001c73f43dec0_0;
    %inv;
    %store/vec4 v000001c73f43dec0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c73f3c46a0;
T_15 ;
    %vpi_call 2 46 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c73f3c46a0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001c73f3c46a0;
T_16 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001c73f43e5a0_0, 0, 32;
    %fork TD_tb_top.run_scenario, S_000001c73f43edf0;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001c73f43e5a0_0, 0, 32;
    %fork TD_tb_top.run_scenario, S_000001c73f43edf0;
    %join;
    %vpi_call 2 131 "$display", "Todas as verificacoes passaram. Encerrando simulacao." {0 0 0};
    %vpi_call 2 132 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "processador.v";
    "ula.v";
    "banco_registradores.v";
    "memoria.v";
