// Seed: 1497545897
module module_0;
  always @(posedge 1 or posedge "") if (1) assert (1'b0);
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    output tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    output wor id_9,
    output tri0 id_10,
    input wire id_11,
    input supply0 id_12,
    input tri id_13,
    output tri1 id_14
    , id_26,
    input uwire id_15,
    input wire id_16,
    output wand id_17,
    output tri0 id_18,
    output supply0 id_19,
    input supply1 id_20,
    output tri1 id_21,
    input wor id_22,
    input wand id_23,
    input tri1 id_24
);
  assign id_26 = 1;
  assign id_9  = (1 | 1);
  wire id_27;
  module_0();
  always @(1'd0) begin
    return id_24;
  end
endmodule
