###############################################################################
#
# IAR ANSI C/C++ Compiler V7.50.1.10123/W32 for ARM       20/Nov/2017  11:24:21
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        F:\iar\NC199B-100\Library\Source\Micrium\uC-CPU\ARM-Cortex-M3\IAR\cpu_c.c
#    Command line =  
#        F:\iar\NC199B-100\Library\Source\Micrium\uC-CPU\ARM-Cortex-M3\IAR\cpu_c.c
#        -D USE_STDPERIPH_DRIVER -D _STM32F10X_HD -D STM32F10X_CL -D DEBUG -D
#        STM32F103RC -D STM32_FLASH_SIZE=256 -D HSE_VALUE=25000000 -lCN
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\..\Output\Lib\Debug-RC\List\
#        -o
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\..\Output\Lib\Debug-RC\Obj\
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M3 -e --fpu=None --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.3\arm\INC\c\DLib_Config_Full.h" -I
#        F:\iar\NC199B-100\Library\Project\IAR\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\User\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\AES\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\Config\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\OS\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\User\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\SIM900A\Source\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\SIM900A\Port\
#        -I F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\SIM900A\OS\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\SIM900A\Config\
#        -I F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\Protocol\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\APP\Iap\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\Driver\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\IAR\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\Os\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\Os\uCOS-III\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\St\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\St\FWLib\CMSIS\CM3\CoreSupport\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\St\FWLib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\St\FWLib\STM32F10x_StdPeriph_Driver\inc\
#        -I F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-CPU\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-CPU\ARM-Cortex-M3\IAR\
#        -I F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-LIB\
#        -I F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\BSP\Os\OSAL\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\OSAL\OS\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-MB\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-MB\Cfg\Template\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-MB\OS\uCOS-III\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-MB\Source\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-OS-III\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-OS-III\Ports\ARM-Cortex-M3\Generic\IAR\
#        -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\Micrium\uC-OS-III\Source\
#        -I F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\FatFs\ -I
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\Source\FatFs\option\ -Om
#        --use_c++_inline -I "C:\Program Files (x86)\IAR Systems\Embedded
#        Workbench 7.3\arm\CMSIS\Include\"
#    List file    =  
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\..\Output\Lib\Debug-RC\List\cpu_c.lst
#    Object file  =  
#        F:\iar\NC199B-100\Library\Project\IAR\..\..\..\Output\Lib\Debug-RC\Obj\cpu_c.o
#
###############################################################################

F:\iar\NC199B-100\Library\Source\Micrium\uC-CPU\ARM-Cortex-M3\IAR\cpu_c.c
      1          /*
      2          *********************************************************************************************************
      3          *                                                uC/CPU
      4          *                                    CPU CONFIGURATION & PORT LAYER
      5          *
      6          *                          (c) Copyright 2004-2011; Micrium, Inc.; Weston, FL
      7          *
      8          *               All rights reserved.  Protected by international copyright laws.
      9          *
     10          *               uC/CPU is provided in source form to registered licensees ONLY.  It is 
     11          *               illegal to distribute this source code to any third party unless you receive 
     12          *               written permission by an authorized Micrium representative.  Knowledge of 
     13          *               the source code may NOT be used to develop a similar product.
     14          *
     15          *               Please help us continue to provide the Embedded community with the finest 
     16          *               software available.  Your honesty is greatly appreciated.
     17          *
     18          *               You can contact us at www.micrium.com.
     19          *********************************************************************************************************
     20          */
     21          
     22          /*
     23          *********************************************************************************************************
     24          *
     25          *                                            CPU PORT FILE
     26          *
     27          *                                            ARM-Cortex-M3
     28          *                                            IAR C Compiler
     29          *
     30          * Filename      : cpu_c.c
     31          * Version       : V1.29.01.00
     32          * Programmer(s) : JJL
     33          *                 BAN
     34          *********************************************************************************************************
     35          */
     36          
     37          
     38          /*
     39          *********************************************************************************************************
     40          *                                            INCLUDE FILES
     41          *********************************************************************************************************
     42          */
     43          
     44          #define    MICRIUM_SOURCE
     45          #include  <cpu.h>
     46          #include  <cpu_core.h>
     47          
     48          #include  <lib_def.h>
     49          
     50          
     51          /*$PAGE*/
     52          /*
     53          *********************************************************************************************************
     54          *                                            LOCAL DEFINES
     55          *********************************************************************************************************
     56          */
     57          
     58          #define  CPU_INT_SRC_POS_MAX                  ((((CPU_REG_NVIC_NVIC + 1) & 0x1F) * 32) + 16)
     59          
     60          #define  CPU_BIT_BAND_SRAM_REG_LO                 0x20000000
     61          #define  CPU_BIT_BAND_SRAM_REG_HI                 0x200FFFFF
     62          #define  CPU_BIT_BAND_SRAM_BASE                   0x22000000
     63          
     64          
     65          #define  CPU_BIT_BAND_PERIPH_REG_LO               0x40000000
     66          #define  CPU_BIT_BAND_PERIPH_REG_HI               0x400FFFFF
     67          #define  CPU_BIT_BAND_PERIPH_BASE                 0x42000000
     68          
     69          
     70          /*
     71          *********************************************************************************************************
     72          *                                           LOCAL CONSTANTS
     73          *********************************************************************************************************
     74          */
     75          
     76          
     77          /*
     78          *********************************************************************************************************
     79          *                                          LOCAL DATA TYPES
     80          *********************************************************************************************************
     81          */
     82          
     83          
     84          /*
     85          *********************************************************************************************************
     86          *                                            LOCAL TABLES
     87          *********************************************************************************************************
     88          */
     89          
     90          
     91          /*
     92          *********************************************************************************************************
     93          *                                       LOCAL GLOBAL VARIABLES
     94          *********************************************************************************************************
     95          */
     96          
     97          
     98          /*
     99          *********************************************************************************************************
    100          *                                      LOCAL FUNCTION PROTOTYPES
    101          *********************************************************************************************************
    102          */
    103          
    104          
    105          /*
    106          *********************************************************************************************************
    107          *                                     LOCAL CONFIGURATION ERRORS
    108          *********************************************************************************************************
    109          */
    110          
    111          
    112          /*$PAGE*/
    113          /*
    114          *********************************************************************************************************
    115          *                                          CPU_BitBandClr()
    116          *
    117          * Description : Clear bit in bit-band region.
    118          *
    119          * Argument(s) : addr            Byte address in memory space.
    120          *
    121          *               bit_nbr         Bit number in byte.
    122          *
    123          * Return(s)   : none.
    124          *
    125          * Caller(s)   : Application.
    126          *
    127          * Note(s)     : none.
    128          *********************************************************************************************************
    129          */
    130          

   \                                 In section .text, align 2, keep-with-next
    131          void  CPU_BitBandClr (CPU_ADDR    addr,
    132                                CPU_INT08U  bit_nbr)
    133          {
    134              CPU_ADDR  bit_word_off;
    135              CPU_ADDR  bit_word_addr;
    136          
    137          
    138              if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
    139                  (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
   \                     CPU_BitBandClr: (+1)
   \   00000000   0xF1A0 0x5200      SUB      R2,R0,#+536870912
   \   00000004   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   00000008   0xD207             BCS.N    ??CPU_BitBandClr_0
    140                  bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
    141                  bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
    142          
    143                *(volatile CPU_INT32U *)(bit_word_addr) = 0;
   \   0000000A   0x0089             LSLS     R1,R1,#+2
   \   0000000C   0xEB01 0x1040      ADD      R0,R1,R0, LSL #+5
   \   00000010   0xF100 0x5008      ADD      R0,R0,#+570425344
   \   00000014   0x2100             MOVS     R1,#+0
   \   00000016   0x6001             STR      R1,[R0, #+0]
   \   00000018   0x4770             BX       LR
    144          
    145              } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
    146                         (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
   \                     ??CPU_BitBandClr_0: (+1)
   \   0000001A   0xF1A0 0x4280      SUB      R2,R0,#+1073741824
   \   0000001E   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   00000022   0xD206             BCS.N    ??CPU_BitBandClr_1
    147                  bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
    148                  bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
    149          
    150                *(volatile CPU_INT32U *)(bit_word_addr) = 0;
   \   00000024   0x0089             LSLS     R1,R1,#+2
   \   00000026   0xEB01 0x1040      ADD      R0,R1,R0, LSL #+5
   \   0000002A   0xF100 0x4084      ADD      R0,R0,#+1107296256
   \   0000002E   0x2100             MOVS     R1,#+0
   \   00000030   0x6001             STR      R1,[R0, #+0]
    151              }
    152          }
   \                     ??CPU_BitBandClr_1: (+1)
   \   00000032   0x4770             BX       LR               ;; return
    153          
    154          
    155          /*$PAGE*/
    156          /*
    157          *********************************************************************************************************
    158          *                                          CPU_BitBandSet()
    159          *
    160          * Description : Set bit in bit-band region.
    161          *
    162          * Argument(s) : addr            Byte address in memory space.
    163          *
    164          *               bit_nbr         Bit number in byte.
    165          *
    166          * Return(s)   : none.
    167          *
    168          * Caller(s)   : Application.
    169          *
    170          * Note(s)     : none.
    171          *********************************************************************************************************
    172          */
    173          

   \                                 In section .text, align 2, keep-with-next
    174          void  CPU_BitBandSet (CPU_ADDR    addr,
    175                                CPU_INT08U  bit_nbr)
    176          {
    177              CPU_ADDR  bit_word_off;
    178              CPU_ADDR  bit_word_addr;
    179          
    180          
    181              if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
    182                  (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
   \                     CPU_BitBandSet: (+1)
   \   00000000   0xF1A0 0x5200      SUB      R2,R0,#+536870912
   \   00000004   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   00000008   0xD207             BCS.N    ??CPU_BitBandSet_0
    183                  bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
    184                  bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
    185          
    186                *(volatile CPU_INT32U *)(bit_word_addr) = 1;
   \   0000000A   0x0089             LSLS     R1,R1,#+2
   \   0000000C   0xEB01 0x1040      ADD      R0,R1,R0, LSL #+5
   \   00000010   0xF100 0x5008      ADD      R0,R0,#+570425344
   \   00000014   0x2101             MOVS     R1,#+1
   \   00000016   0x6001             STR      R1,[R0, #+0]
   \   00000018   0x4770             BX       LR
    187          
    188              } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
    189                         (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
   \                     ??CPU_BitBandSet_0: (+1)
   \   0000001A   0xF1A0 0x4280      SUB      R2,R0,#+1073741824
   \   0000001E   0xF5B2 0x1F80      CMP      R2,#+1048576
   \   00000022   0xD206             BCS.N    ??CPU_BitBandSet_1
    190                  bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
    191                  bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
    192          
    193                *(volatile CPU_INT32U *)(bit_word_addr) = 1;
   \   00000024   0x0089             LSLS     R1,R1,#+2
   \   00000026   0xEB01 0x1040      ADD      R0,R1,R0, LSL #+5
   \   0000002A   0xF100 0x4084      ADD      R0,R0,#+1107296256
   \   0000002E   0x2101             MOVS     R1,#+1
   \   00000030   0x6001             STR      R1,[R0, #+0]
    194              }
    195          }
   \                     ??CPU_BitBandSet_1: (+1)
   \   00000032   0x4770             BX       LR               ;; return
    196          
    197          
    198          /*$PAGE*/
    199          /*
    200          *********************************************************************************************************
    201          *                                           CPU_IntSrcDis()
    202          *
    203          * Description : Disable an interrupt source.
    204          *
    205          * Argument(s) : pos     Position of interrupt vector in interrupt table :
    206          *
    207          *                           0       Invalid (see Note #1a).
    208          *                           1       Invalid (see Note #1b).
    209          *                           2       Non-maskable interrupt.
    210          *                           3       Hard Fault.
    211          *                           4       Memory Management.
    212          *                           5       Bus Fault.
    213          *                           6       Usage Fault.
    214          *                           7-10    Reserved.
    215          *                           11      SVCall
    216          *                           12      Debug monitor.
    217          *                           13      Reserved
    218          *                           14      PendSV.
    219          *                           15      SysTick.
    220          *                           16+     External Interrupt.
    221          *
    222          * Return(s)   : none.
    223          *
    224          * Caller(s)   : Application.
    225          *
    226          * Note(s)     : (1) Several table positions do not contain interrupt sources :
    227          *
    228          *                   (a) Position 0 contains the stack pointer.
    229          *                   (b) Positions 7-10, 13 are reserved.
    230          *
    231          *               (2) Several interrupts cannot be disabled/enabled :
    232          *
    233          *                   (a) Reset.
    234          *                   (b) NMI.
    235          *                   (c) Hard fault.
    236          *                   (d) SVCall.
    237          *                   (e) Debug monitor.
    238          *                   (f) PendSV.
    239          *
    240          *               (3) The maximum Cortex-M3 table position is 256.  A particular Cortex-M3 may have fewer
    241          *                   than 240 external exceptions and, consequently, fewer than 256 table positions.
    242          *                   This function assumes that the specified table position is valid if the interrupt
    243          *                   controller type register's INTLINESNUM field is large enough so that the position
    244          *                   COULD be valid.
    245          *********************************************************************************************************
    246          */
    247          /*$PAGE*/

   \                                 In section .text, align 4, keep-with-next
    248          void  CPU_IntSrcDis (CPU_INT08U  pos)
    249          {
   \                     CPU_IntSrcDis: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x4605             MOV      R5,R0
    250              CPU_INT08U  group;
    251              CPU_INT08U  pos_max;
    252              CPU_INT08U  nbr;
    253              CPU_SR_ALLOC();
    254          
    255          
    256              switch (pos) {
   \   00000004   0x280F             CMP      R0,#+15
   \   00000006   0xD851             BHI.N    ??CPU_IntSrcDis_1
   \   00000008   0xE8DF 0xF000      TBB      [PC, R0]
   \                     ??CPU_IntSrcDis_0:
   \   0000000C   0x74 0x74          DC8      0x74,0x74,0x74,0x74
   \              0x74 0x74    
   \   00000010   0x08 0x1A          DC8      0x8,0x1A,0x2C,0x74
   \              0x2C 0x74    
   \   00000014   0x74 0x74          DC8      0x74,0x74,0x74,0x74
   \              0x74 0x74    
   \   00000018   0x74 0x74          DC8      0x74,0x74,0x74,0x3E
   \              0x74 0x3E    
    257                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    258                  case CPU_INT_RSVD_07:
    259                  case CPU_INT_RSVD_08:
    260                  case CPU_INT_RSVD_09:
    261                  case CPU_INT_RSVD_10:
    262                  case CPU_INT_RSVD_13:
    263                       break;
    264          
    265          
    266                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    267                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    268                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    269                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    270                  case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).                                */
    271                  case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
    272                  case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
    273                       break;
    274          
    275                  case CPU_INT_MEM:                                       /* Memory management.                                   */
    276                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcDis_2: (+1)
   \   0000001C   0x.... 0x....      BL       CPU_SR_Save
   \   00000020   0x4604             MOV      R4,R0
   \   00000022   0x.... 0x....      BL       CPU_IntDisMeasStart
    277                       CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_MEMFAULTENA;
   \   00000026   0x.... 0x....      LDR.W    R0,??DataTable4  ;; 0xe000ed24
   \   0000002A   0x6801             LDR      R1,[R0, #+0]
   \   0000002C   0xF421 0x3180      BIC      R1,R1,#0x10000
   \   00000030   0x6001             STR      R1,[R0, #+0]
    278                       CPU_CRITICAL_EXIT();
   \   00000032   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000036   0x4620             MOV      R0,R4
   \   00000038   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   0000003C   0x.... 0x....      B.W      CPU_SR_Restore
    279                       break;
    280          
    281                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    282                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcDis_3: (+1)
   \   00000040   0x.... 0x....      BL       CPU_SR_Save
   \   00000044   0x4604             MOV      R4,R0
   \   00000046   0x.... 0x....      BL       CPU_IntDisMeasStart
    283                       CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_BUSFAULTENA;
   \   0000004A   0x.... 0x....      LDR.W    R0,??DataTable4  ;; 0xe000ed24
   \   0000004E   0x6801             LDR      R1,[R0, #+0]
   \   00000050   0xF421 0x3100      BIC      R1,R1,#0x20000
   \   00000054   0x6001             STR      R1,[R0, #+0]
    284                       CPU_CRITICAL_EXIT();
   \   00000056   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   0000005A   0x4620             MOV      R0,R4
   \   0000005C   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   00000060   0x.... 0x....      B.W      CPU_SR_Restore
    285                       break;
    286          
    287                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    288                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcDis_4: (+1)
   \   00000064   0x.... 0x....      BL       CPU_SR_Save
   \   00000068   0x4604             MOV      R4,R0
   \   0000006A   0x.... 0x....      BL       CPU_IntDisMeasStart
    289                       CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_USGFAULTENA;
   \   0000006E   0x.... 0x....      LDR.W    R0,??DataTable4  ;; 0xe000ed24
   \   00000072   0x6801             LDR      R1,[R0, #+0]
   \   00000074   0xF421 0x2180      BIC      R1,R1,#0x40000
   \   00000078   0x6001             STR      R1,[R0, #+0]
    290                       CPU_CRITICAL_EXIT();
   \   0000007A   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   0000007E   0x4620             MOV      R0,R4
   \   00000080   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   00000084   0x.... 0x....      B.W      CPU_SR_Restore
    291                       break;
    292          
    293                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    294                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcDis_5: (+1)
   \   00000088   0x.... 0x....      BL       CPU_SR_Save
   \   0000008C   0x4604             MOV      R4,R0
   \   0000008E   0x.... 0x....      BL       CPU_IntDisMeasStart
    295                       CPU_REG_NVIC_ST_CTRL &= ~CPU_REG_NVIC_ST_CTRL_ENABLE;
   \   00000092   0x.... 0x....      LDR.W    R0,??DataTable4_1  ;; 0xe000e004
   \   00000096   0x68C1             LDR      R1,[R0, #+12]
   \   00000098   0x0849             LSRS     R1,R1,#+1
   \   0000009A   0x0049             LSLS     R1,R1,#+1
   \   0000009C   0x60C1             STR      R1,[R0, #+12]
    296                       CPU_CRITICAL_EXIT();
   \   0000009E   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000A2   0x4620             MOV      R0,R4
   \   000000A4   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   000000A8   0x.... 0x....      B.W      CPU_SR_Restore
    297                       break;
    298          
    299          
    300                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    301                  default:
    302                      pos_max = CPU_INT_SRC_POS_MAX;
   \                     ??CPU_IntSrcDis_1: (+1)
   \   000000AC   0x.... 0x....      LDR.W    R0,??DataTable4_1  ;; 0xe000e004
   \   000000B0   0x6800             LDR      R0,[R0, #+0]
   \   000000B2   0x0140             LSLS     R0,R0,#+5
   \   000000B4   0x3030             ADDS     R0,R0,#+48
    303                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   000000B6   0xB2C0             UXTB     R0,R0
   \   000000B8   0x4285             CMP      R5,R0
   \   000000BA   0xD21B             BCS.N    ??CPU_IntSrcDis_6
    304                           group = (pos - 16) / 32;
    305                           nbr   = (pos - 16) % 32;
    306          
    307                           CPU_CRITICAL_ENTER();
   \   000000BC   0x.... 0x....      BL       CPU_SR_Save
   \   000000C0   0x4604             MOV      R4,R0
   \   000000C2   0x.... 0x....      BL       CPU_IntDisMeasStart
    308                           CPU_REG_NVIC_CLREN(group) = DEF_BIT(nbr);
   \   000000C6   0xF1A5 0x0010      SUB      R0,R5,#+16
   \   000000CA   0x1101             ASRS     R1,R0,#+4
   \   000000CC   0xEB00 0x61D1      ADD      R1,R0,R1, LSR #+27
   \   000000D0   0x1149             ASRS     R1,R1,#+5
   \   000000D2   0x2201             MOVS     R2,#+1
   \   000000D4   0xEBA0 0x1041      SUB      R0,R0,R1, LSL #+5
   \   000000D8   0xFA02 0xF000      LSL      R0,R2,R0
   \   000000DC   0xB2C9             UXTB     R1,R1
   \   000000DE   0x.... 0x....      LDR.W    R2,??DataTable4_2  ;; 0xe000e180
   \   000000E2   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
    309                           CPU_CRITICAL_EXIT();
   \   000000E6   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000EA   0x4620             MOV      R0,R4
   \   000000EC   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   000000F0   0x.... 0x....      B.W      CPU_SR_Restore
    310                       }
    311                       break;
    312              }
    313          }
   \                     ??CPU_IntSrcDis_6: (+1)
   \   000000F4   0xBD31             POP      {R0,R4,R5,PC}    ;; return
    314          
    315          
    316          /*$PAGE*/
    317          /*
    318          *********************************************************************************************************
    319          *                                           CPU_IntSrcEn()
    320          *
    321          * Description : Enable an interrupt source.
    322          *
    323          * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
    324          *
    325          * Return(s)   : none.
    326          *
    327          * Caller(s)   : Application.
    328          *
    329          * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
    330          *
    331          *               (2) See 'CPU_IntSrcDis()  Note #2'.
    332          *
    333          *               (3) See 'CPU_IntSrcDis()  Note #3'.
    334          *********************************************************************************************************
    335          */
    336          

   \                                 In section .text, align 4, keep-with-next
    337          void  CPU_IntSrcEn (CPU_INT08U  pos)
    338          {
   \                     CPU_IntSrcEn: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x4605             MOV      R5,R0
    339              CPU_INT08U  group;
    340              CPU_INT08U  nbr;
    341              CPU_INT08U  pos_max;
    342              CPU_SR_ALLOC();
    343          
    344          
    345              switch (pos) {
   \   00000004   0x280F             CMP      R0,#+15
   \   00000006   0xD851             BHI.N    ??CPU_IntSrcEn_1
   \   00000008   0xE8DF 0xF000      TBB      [PC, R0]
   \                     ??CPU_IntSrcEn_0:
   \   0000000C   0x73 0x73          DC8      0x73,0x73,0x73,0x73
   \              0x73 0x73    
   \   00000010   0x08 0x1A          DC8      0x8,0x1A,0x2C,0x73
   \              0x2C 0x73    
   \   00000014   0x73 0x73          DC8      0x73,0x73,0x73,0x73
   \              0x73 0x73    
   \   00000018   0x73 0x73          DC8      0x73,0x73,0x73,0x3E
   \              0x73 0x3E    
    346                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    347                  case CPU_INT_RSVD_07:
    348                  case CPU_INT_RSVD_08:
    349                  case CPU_INT_RSVD_09:
    350                  case CPU_INT_RSVD_10:
    351                  case CPU_INT_RSVD_13:
    352                       break;
    353          
    354          
    355                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    356                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    357                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    358                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    359                  case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).                                */
    360                  case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
    361                  case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
    362                       break;
    363          
    364                  case CPU_INT_MEM:                                       /* Memory management.                                   */
    365                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcEn_2: (+1)
   \   0000001C   0x.... 0x....      BL       CPU_SR_Save
   \   00000020   0x4604             MOV      R4,R0
   \   00000022   0x.... 0x....      BL       CPU_IntDisMeasStart
    366                       CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_MEMFAULTENA;
   \   00000026   0x.... 0x....      LDR.W    R0,??DataTable4  ;; 0xe000ed24
   \   0000002A   0x6801             LDR      R1,[R0, #+0]
   \   0000002C   0xF441 0x3180      ORR      R1,R1,#0x10000
   \   00000030   0x6001             STR      R1,[R0, #+0]
    367                       CPU_CRITICAL_EXIT();
   \   00000032   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000036   0x4620             MOV      R0,R4
   \   00000038   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   0000003C   0x.... 0x....      B.W      CPU_SR_Restore
    368                       break;
    369          
    370                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    371                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcEn_3: (+1)
   \   00000040   0x.... 0x....      BL       CPU_SR_Save
   \   00000044   0x4604             MOV      R4,R0
   \   00000046   0x.... 0x....      BL       CPU_IntDisMeasStart
    372                       CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_BUSFAULTENA;
   \   0000004A   0x.... 0x....      LDR.W    R0,??DataTable4  ;; 0xe000ed24
   \   0000004E   0x6801             LDR      R1,[R0, #+0]
   \   00000050   0xF441 0x3100      ORR      R1,R1,#0x20000
   \   00000054   0x6001             STR      R1,[R0, #+0]
    373                       CPU_CRITICAL_EXIT();
   \   00000056   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   0000005A   0x4620             MOV      R0,R4
   \   0000005C   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   00000060   0x.... 0x....      B.W      CPU_SR_Restore
    374                       break;
    375          
    376                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    377                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcEn_4: (+1)
   \   00000064   0x.... 0x....      BL       CPU_SR_Save
   \   00000068   0x4604             MOV      R4,R0
   \   0000006A   0x.... 0x....      BL       CPU_IntDisMeasStart
    378                       CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_USGFAULTENA;
   \   0000006E   0x.... 0x....      LDR.W    R0,??DataTable4  ;; 0xe000ed24
   \   00000072   0x6801             LDR      R1,[R0, #+0]
   \   00000074   0xF441 0x2180      ORR      R1,R1,#0x40000
   \   00000078   0x6001             STR      R1,[R0, #+0]
    379                       CPU_CRITICAL_EXIT();
   \   0000007A   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   0000007E   0x4620             MOV      R0,R4
   \   00000080   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   00000084   0x.... 0x....      B.W      CPU_SR_Restore
    380                       break;
    381          
    382                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    383                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcEn_5: (+1)
   \   00000088   0x.... 0x....      BL       CPU_SR_Save
   \   0000008C   0x4604             MOV      R4,R0
   \   0000008E   0x.... 0x....      BL       CPU_IntDisMeasStart
    384                       CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
   \   00000092   0x.... 0x....      LDR.W    R0,??DataTable4_1  ;; 0xe000e004
   \   00000096   0x68C1             LDR      R1,[R0, #+12]
   \   00000098   0xF041 0x0101      ORR      R1,R1,#0x1
   \   0000009C   0x60C1             STR      R1,[R0, #+12]
    385                       CPU_CRITICAL_EXIT();
   \   0000009E   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000A2   0x4620             MOV      R0,R4
   \   000000A4   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   000000A8   0x.... 0x....      B.W      CPU_SR_Restore
    386                       break;
    387          
    388          
    389                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    390                  default:
    391                      pos_max = CPU_INT_SRC_POS_MAX;
   \                     ??CPU_IntSrcEn_1: (+1)
   \   000000AC   0x.... 0x....      LDR.W    R0,??DataTable4_1  ;; 0xe000e004
   \   000000B0   0x6800             LDR      R0,[R0, #+0]
   \   000000B2   0x0140             LSLS     R0,R0,#+5
   \   000000B4   0x3030             ADDS     R0,R0,#+48
    392                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   000000B6   0xB2C0             UXTB     R0,R0
   \   000000B8   0x4285             CMP      R5,R0
   \   000000BA   0xD21A             BCS.N    ??CPU_IntSrcEn_6
    393                           group = (pos - 16) / 32;
    394                           nbr   = (pos - 16) % 32;
    395          
    396                           CPU_CRITICAL_ENTER();
   \   000000BC   0x.... 0x....      BL       CPU_SR_Save
   \   000000C0   0x4604             MOV      R4,R0
   \   000000C2   0x.... 0x....      BL       CPU_IntDisMeasStart
    397                           CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
   \   000000C6   0xF1A5 0x0010      SUB      R0,R5,#+16
   \   000000CA   0x1101             ASRS     R1,R0,#+4
   \   000000CC   0xEB00 0x61D1      ADD      R1,R0,R1, LSR #+27
   \   000000D0   0x1149             ASRS     R1,R1,#+5
   \   000000D2   0x2201             MOVS     R2,#+1
   \   000000D4   0xEBA0 0x1041      SUB      R0,R0,R1, LSL #+5
   \   000000D8   0xFA02 0xF000      LSL      R0,R2,R0
   \   000000DC   0xB2C9             UXTB     R1,R1
   \   000000DE   0x....             LDR.N    R2,??DataTable4_3  ;; 0xe000e100
   \   000000E0   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
    398                           CPU_CRITICAL_EXIT();
   \   000000E4   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000E8   0x4620             MOV      R0,R4
   \   000000EA   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   000000EE   0x.... 0x....      B.W      CPU_SR_Restore
    399                       }
    400                       break;
    401              }
    402          }
   \                     ??CPU_IntSrcEn_6: (+1)
   \   000000F2   0xBD31             POP      {R0,R4,R5,PC}    ;; return
    403          
    404          /*$PAGE*/
    405          /*
    406          *********************************************************************************************************
    407          *                                         CPU_IntSrcPendClr()
    408          *
    409          * Description : Clear a pending interrupt.
    410          *
    411          * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
    412          *
    413          * Return(s)   : none.
    414          *
    415          * Caller(s)   : Application.
    416          *
    417          * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
    418          *
    419          *               (2) The pending status of several interrupts cannot be clear/set :
    420          *
    421          *                   (a) Reset.
    422          *                   (b) NMI.
    423          *                   (c) Hard fault.
    424          *                   (d) Memory Managment.
    425          *                   (e) Bus Fault.
    426          *                   (f) Usage Fault.
    427          *                   (g) SVCall.
    428          *                   (h) Debug monitor.
    429          *                   (i) PendSV.
    430          *                   (j) Systick 
    431          *
    432          *               (3) See 'CPU_IntSrcDis()  Note #3'.
    433          *********************************************************************************************************
    434          */
    435          

   \                                 In section .text, align 2, keep-with-next
    436          void  CPU_IntSrcPendClr (CPU_INT08U  pos)
    437          
    438          {
   \                     CPU_IntSrcPendClr: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x4605             MOV      R5,R0
    439              CPU_INT08U  group;
    440              CPU_INT08U  nbr;
    441              CPU_INT08U  pos_max;
    442              CPU_SR_ALLOC();
    443          
    444          
    445              switch (pos) {
   \   00000004   0x280F             CMP      R0,#+15
   \   00000006   0xD921             BLS.N    ??CPU_IntSrcPendClr_0
    446                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    447                  case CPU_INT_RSVD_07:
    448                  case CPU_INT_RSVD_08:
    449                  case CPU_INT_RSVD_09:
    450                  case CPU_INT_RSVD_10:
    451                  case CPU_INT_RSVD_13:
    452                       break;
    453                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    454                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    455                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    456                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    457                  case CPU_INT_MEM:                                       /* Memory management (see Note #2).                     */
    458                  case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).                                */
    459                  case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
    460                  case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
    461                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    462                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    463                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    464                       break;
    465                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    466                  default:
    467                      pos_max = CPU_INT_SRC_POS_MAX;
   \   00000008   0x....             LDR.N    R0,??DataTable4_1  ;; 0xe000e004
   \   0000000A   0x6800             LDR      R0,[R0, #+0]
   \   0000000C   0x0140             LSLS     R0,R0,#+5
   \   0000000E   0x3030             ADDS     R0,R0,#+48
    468                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   00000010   0xB2C0             UXTB     R0,R0
   \   00000012   0x4285             CMP      R5,R0
   \   00000014   0xD21A             BCS.N    ??CPU_IntSrcPendClr_0
    469                           group = (pos - 16) / 32;
    470                           nbr   = (pos - 16) % 32;
    471          
    472                           CPU_CRITICAL_ENTER();
   \   00000016   0x.... 0x....      BL       CPU_SR_Save
   \   0000001A   0x4604             MOV      R4,R0
   \   0000001C   0x.... 0x....      BL       CPU_IntDisMeasStart
    473                           CPU_REG_NVIC_CLRPEND(group) = DEF_BIT(nbr);
   \   00000020   0xF1A5 0x0010      SUB      R0,R5,#+16
   \   00000024   0x1101             ASRS     R1,R0,#+4
   \   00000026   0xEB00 0x61D1      ADD      R1,R0,R1, LSR #+27
   \   0000002A   0x1149             ASRS     R1,R1,#+5
   \   0000002C   0x2201             MOVS     R2,#+1
   \   0000002E   0xEBA0 0x1041      SUB      R0,R0,R1, LSL #+5
   \   00000032   0xFA02 0xF000      LSL      R0,R2,R0
   \   00000036   0xB2C9             UXTB     R1,R1
   \   00000038   0x....             LDR.N    R2,??DataTable4_4  ;; 0xe000e280
   \   0000003A   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
    474                           CPU_CRITICAL_EXIT();
   \   0000003E   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000042   0x4620             MOV      R0,R4
   \   00000044   0xE8BD 0x4032      POP      {R1,R4,R5,LR}
   \   00000048   0x.... 0x....      B.W      CPU_SR_Restore
    475                       }
    476                       break;
    477              }
    478          }
   \                     ??CPU_IntSrcPendClr_0: (+1)
   \   0000004C   0xBD31             POP      {R0,R4,R5,PC}    ;; return
    479          
    480          
    481          /*$PAGE*/
    482          /*
    483          *********************************************************************************************************
    484          *                                         CPU_IntSrcPrioSet()
    485          *
    486          * Description : Set priority of an interrupt source.
    487          *
    488          * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
    489          *
    490          *               prio    Priority.  Use a lower priority number for a higher priority.
    491          *
    492          * Return(s)   : none.
    493          *
    494          * Caller(s)   : Application.
    495          *
    496          * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
    497          *
    498          *               (2) Several interrupts priorities CANNOT be set :
    499          *
    500          *                   (a) Reset (always -3).
    501          *                   (b) NMI (always -2).
    502          *                   (c) Hard fault (always -1).
    503          *
    504          *               (3) See 'CPU_IntSrcDis()  Note #3'.
    505          *********************************************************************************************************
    506          */
    507          

   \                                 In section .text, align 4, keep-with-next
    508          void  CPU_IntSrcPrioSet (CPU_INT08U  pos,
    509                                   CPU_INT08U  prio)
    510          {
   \                     CPU_IntSrcPrioSet: (+1)
   \   00000000   0xB5F8             PUSH     {R3-R7,LR}
   \   00000002   0x4605             MOV      R5,R0
   \   00000004   0x4608             MOV      R0,R1
    511              CPU_INT08U  group;
    512              CPU_INT08U  nbr;
    513              CPU_INT08U  pos_max;
    514              CPU_INT32U  prio_32;
    515              CPU_INT32U  temp;
    516              CPU_SR_ALLOC();
    517          
    518          
    519              prio_32 = CPU_RevBits((CPU_INT08U)prio);
    520              prio    = (CPU_INT08U)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
   \   00000006   0x.... 0x....      BL       CPU_RevBits
   \   0000000A   0x0E04             LSRS     R4,R0,#+24
    521          
    522              switch (pos) {
   \   0000000C   0x4628             MOV      R0,R5
   \   0000000E   0x280F             CMP      R0,#+15
   \   00000010   0xF200 0x808D      BHI.W    ??CPU_IntSrcPrioSet_1
   \   00000014   0xE8DF 0xF000      TBB      [PC, R0]
   \                     ??CPU_IntSrcPrioSet_0:
   \   00000018   0xB6 0xB6          DC8      0xB6,0xB6,0xB6,0xB6
   \              0xB6 0xB6    
   \   0000001C   0x08 0x1A          DC8      0x8,0x1A,0x2D,0xB6
   \              0x2D 0xB6    
   \   00000020   0xB6 0xB6          DC8      0xB6,0xB6,0xB6,0x40
   \              0xB6 0x40    
   \   00000024   0x53 0xB6          DC8      0x53,0xB6,0x65,0x78
   \              0x65 0x78    
    523                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    524                  case CPU_INT_RSVD_07:
    525                  case CPU_INT_RSVD_08:
    526                  case CPU_INT_RSVD_09:
    527                  case CPU_INT_RSVD_10:
    528                  case CPU_INT_RSVD_13:
    529                       break;
    530          
    531          
    532                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    533                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    534                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    535                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    536                       break;
    537          
    538                  case CPU_INT_MEM:                                       /* Memory management.                                   */
    539                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_2: (+1)
   \   00000028   0x.... 0x....      BL       CPU_SR_Save
   \   0000002C   0x4605             MOV      R5,R0
   \   0000002E   0x.... 0x....      BL       CPU_IntDisMeasStart
    540                       temp                 = CPU_REG_NVIC_SHPRI1;
   \   00000032   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   00000034   0x6801             LDR      R1,[R0, #+0]
    541                       temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
    542                       temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
    543                       CPU_REG_NVIC_SHPRI1  = temp;
   \   00000036   0x0A09             LSRS     R1,R1,#+8
   \   00000038   0xEA54 0x2101      ORRS     R1,R4,R1, LSL #+8
   \   0000003C   0x6001             STR      R1,[R0, #+0]
    544                       CPU_CRITICAL_EXIT();
   \   0000003E   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000042   0x4628             MOV      R0,R5
   \   00000044   0xE8BD 0x40F2      POP      {R1,R4-R7,LR}
   \   00000048   0x.... 0x....      B.W      CPU_SR_Restore
    545                       break;
    546          
    547                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    548                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_3: (+1)
   \   0000004C   0x.... 0x....      BL       CPU_SR_Save
   \   00000050   0x4605             MOV      R5,R0
   \   00000052   0x.... 0x....      BL       CPU_IntDisMeasStart
    549                       temp                 = CPU_REG_NVIC_SHPRI1;
   \   00000056   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   00000058   0x6801             LDR      R1,[R0, #+0]
    550                       temp                &= ~(DEF_OCTET_MASK << (1 * DEF_OCTET_NBR_BITS));
    551                       temp                |=  (prio           << (1 * DEF_OCTET_NBR_BITS));
    552                       CPU_REG_NVIC_SHPRI1  = temp;
   \   0000005A   0xF421 0x417F      BIC      R1,R1,#0xFF00
   \   0000005E   0xEA41 0x2104      ORR      R1,R1,R4, LSL #+8
   \   00000062   0x6001             STR      R1,[R0, #+0]
    553                       CPU_CRITICAL_EXIT();
   \   00000064   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000068   0x4628             MOV      R0,R5
   \   0000006A   0xE8BD 0x40F2      POP      {R1,R4-R7,LR}
   \   0000006E   0x.... 0x....      B.W      CPU_SR_Restore
    554                       break;
    555          
    556                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    557                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_4: (+1)
   \   00000072   0x.... 0x....      BL       CPU_SR_Save
   \   00000076   0x4605             MOV      R5,R0
   \   00000078   0x.... 0x....      BL       CPU_IntDisMeasStart
    558                       temp                 = CPU_REG_NVIC_SHPRI1;
   \   0000007C   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   0000007E   0x6801             LDR      R1,[R0, #+0]
    559                       temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
    560                       temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
    561                       CPU_REG_NVIC_SHPRI1  = temp;
   \   00000080   0xF421 0x017F      BIC      R1,R1,#0xFF0000
   \   00000084   0xEA41 0x4104      ORR      R1,R1,R4, LSL #+16
   \   00000088   0x6001             STR      R1,[R0, #+0]
    562                       CPU_CRITICAL_EXIT();
   \   0000008A   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   0000008E   0x4628             MOV      R0,R5
   \   00000090   0xE8BD 0x40F2      POP      {R1,R4-R7,LR}
   \   00000094   0x.... 0x....      B.W      CPU_SR_Restore
    563                       break;
    564          
    565                  case CPU_INT_SVCALL:                                    /* SVCall.                                              */
    566                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_5: (+1)
   \   00000098   0x.... 0x....      BL       CPU_SR_Save
   \   0000009C   0x4605             MOV      R5,R0
   \   0000009E   0x.... 0x....      BL       CPU_IntDisMeasStart
    567                       temp                 = CPU_REG_NVIC_SHPRI2;
   \   000000A2   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   000000A4   0x6841             LDR      R1,[R0, #+4]
    568                       temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
    569                       temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
    570                       CPU_REG_NVIC_SHPRI2  = temp;
   \   000000A6   0x0209             LSLS     R1,R1,#+8
   \   000000A8   0x0A09             LSRS     R1,R1,#+8
   \   000000AA   0xEA41 0x6104      ORR      R1,R1,R4, LSL #+24
   \   000000AE   0x6041             STR      R1,[R0, #+4]
    571                       CPU_CRITICAL_EXIT();
   \   000000B0   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000B4   0x4628             MOV      R0,R5
   \   000000B6   0xE8BD 0x40F2      POP      {R1,R4-R7,LR}
   \   000000BA   0x.... 0x....      B.W      CPU_SR_Restore
    572                       break;
    573          
    574                  case CPU_INT_DBGMON:                                    /* Debug monitor.                                       */
    575                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_6: (+1)
   \   000000BE   0x.... 0x....      BL       CPU_SR_Save
   \   000000C2   0x4605             MOV      R5,R0
   \   000000C4   0x.... 0x....      BL       CPU_IntDisMeasStart
    576                       temp                = CPU_REG_NVIC_SHPRI3;
   \   000000C8   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   000000CA   0x6881             LDR      R1,[R0, #+8]
    577                       temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
    578                       temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
    579                       CPU_REG_NVIC_SHPRI3  = temp;
   \   000000CC   0x0A09             LSRS     R1,R1,#+8
   \   000000CE   0xEA54 0x2101      ORRS     R1,R4,R1, LSL #+8
   \   000000D2   0x6081             STR      R1,[R0, #+8]
    580                       CPU_CRITICAL_EXIT();
   \   000000D4   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000D8   0x4628             MOV      R0,R5
   \   000000DA   0xE8BD 0x40F2      POP      {R1,R4-R7,LR}
   \   000000DE   0x.... 0x....      B.W      CPU_SR_Restore
    581                       break;
    582          
    583                  case CPU_INT_PENDSV:                                    /* PendSV.                                              */
    584                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_7: (+1)
   \   000000E2   0x.... 0x....      BL       CPU_SR_Save
   \   000000E6   0x4605             MOV      R5,R0
   \   000000E8   0x.... 0x....      BL       CPU_IntDisMeasStart
    585                       temp                 = CPU_REG_NVIC_SHPRI3;
   \   000000EC   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   000000EE   0x6881             LDR      R1,[R0, #+8]
    586                       temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
    587                       temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
    588                       CPU_REG_NVIC_SHPRI3  = temp;
   \   000000F0   0xF421 0x017F      BIC      R1,R1,#0xFF0000
   \   000000F4   0xEA41 0x4104      ORR      R1,R1,R4, LSL #+16
   \   000000F8   0x6081             STR      R1,[R0, #+8]
    589                       CPU_CRITICAL_EXIT();
   \   000000FA   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000FE   0x4628             MOV      R0,R5
   \   00000100   0xE8BD 0x40F2      POP      {R1,R4-R7,LR}
   \   00000104   0x.... 0x....      B.W      CPU_SR_Restore
    590                       break;
    591          
    592                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    593                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioSet_8: (+1)
   \   00000108   0x.... 0x....      BL       CPU_SR_Save
   \   0000010C   0x4605             MOV      R5,R0
   \   0000010E   0x.... 0x....      BL       CPU_IntDisMeasStart
    594                       temp                 = CPU_REG_NVIC_SHPRI3;
   \   00000112   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   00000114   0x6881             LDR      R1,[R0, #+8]
    595                       temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
    596                       temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
    597                       CPU_REG_NVIC_SHPRI3  = temp;
   \   00000116   0x0209             LSLS     R1,R1,#+8
   \   00000118   0x0A09             LSRS     R1,R1,#+8
   \   0000011A   0xEA41 0x6104      ORR      R1,R1,R4, LSL #+24
   \   0000011E   0x6081             STR      R1,[R0, #+8]
    598                       CPU_CRITICAL_EXIT();
   \   00000120   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000124   0x4628             MOV      R0,R5
   \   00000126   0xE8BD 0x40F2      POP      {R1,R4-R7,LR}
   \   0000012A   0x.... 0x....      B.W      CPU_SR_Restore
    599                       break;
    600          
    601          
    602                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    603                  default:
    604                      pos_max = CPU_INT_SRC_POS_MAX;
   \                     ??CPU_IntSrcPrioSet_1: (+1)
   \   0000012E   0x....             LDR.N    R0,??DataTable4_1  ;; 0xe000e004
   \   00000130   0x6800             LDR      R0,[R0, #+0]
   \   00000132   0x0140             LSLS     R0,R0,#+5
   \   00000134   0x3030             ADDS     R0,R0,#+48
    605                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   00000136   0xB2C0             UXTB     R0,R0
   \   00000138   0x4285             CMP      R5,R0
   \   0000013A   0xD223             BCS.N    ??CPU_IntSrcPrioSet_9
    606                           group                    = (pos - 16) / 4;
   \   0000013C   0xF1A5 0x0010      SUB      R0,R5,#+16
   \   00000140   0x1041             ASRS     R1,R0,#+1
   \   00000142   0xEB00 0x7191      ADD      R1,R0,R1, LSR #+30
   \   00000146   0x1089             ASRS     R1,R1,#+2
   \   00000148   0x460E             MOV      R6,R1
   \   0000014A   0xB2F6             UXTB     R6,R6
    607                           nbr                      = (pos - 16) % 4;
   \   0000014C   0xEBA0 0x0781      SUB      R7,R0,R1, LSL #+2
    608          
    609                           CPU_CRITICAL_ENTER();
   \   00000150   0x.... 0x....      BL       CPU_SR_Save
   \   00000154   0x4605             MOV      R5,R0
   \   00000156   0x.... 0x....      BL       CPU_IntDisMeasStart
    610                           temp                     = CPU_REG_NVIC_PRIO(group);
   \   0000015A   0x00B0             LSLS     R0,R6,#+2
   \   0000015C   0xF100 0x4060      ADD      R0,R0,#-536870912
   \   00000160   0xF500 0x4064      ADD      R0,R0,#+58368
   \   00000164   0x6801             LDR      R1,[R0, #+0]
    611                           temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
    612                           temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
    613                           CPU_REG_NVIC_PRIO(group) = temp;
   \   00000166   0x00FA             LSLS     R2,R7,#+3
   \   00000168   0x23FF             MOVS     R3,#+255
   \   0000016A   0x4093             LSLS     R3,R3,R2
   \   0000016C   0x4399             BICS     R1,R1,R3
   \   0000016E   0xFA04 0xF202      LSL      R2,R4,R2
   \   00000172   0x4311             ORRS     R1,R2,R1
   \   00000174   0x6001             STR      R1,[R0, #+0]
    614                           CPU_CRITICAL_EXIT();
   \   00000176   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   0000017A   0x4628             MOV      R0,R5
   \   0000017C   0xE8BD 0x40F2      POP      {R1,R4-R7,LR}
   \   00000180   0x.... 0x....      B.W      CPU_SR_Restore
    615                       }
    616                       break;
    617              }
    618          }
   \                     ??CPU_IntSrcPrioSet_9: (+1)
   \   00000184   0xBDF1             POP      {R0,R4-R7,PC}    ;; return
    619          
    620          
    621          /*$PAGE*/
    622          /*
    623          *********************************************************************************************************
    624          *                                         CPU_IntSrcPrioGet()
    625          *
    626          * Description : Get priority of an interrupt source.
    627          *
    628          * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
    629          *
    630          * Return(s)   : Priority of interrupt source.  If the interrupt source specified is invalid, then
    631          *               DEF_INT_16S_MIN_VAL is returned.
    632          *
    633          * Caller(s)   : Application.
    634          *
    635          * Note(s)     : (1) See 'CPU_IntSrcDis()      Note #1'.
    636          *
    637          *               (2) See 'CPU_IntSrcPrioSet()  Note #2'.
    638          *
    639          *               (3) See 'CPU_IntSrcDis()      Note #3'.
    640          *********************************************************************************************************
    641          */
    642          

   \                                 In section .text, align 4, keep-with-next
    643          CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)
    644          {
   \                     CPU_IntSrcPrioGet: (+1)
   \   00000000   0xB5F8             PUSH     {R3-R7,LR}
   \   00000002   0x4605             MOV      R5,R0
    645              CPU_INT08U  group;
    646              CPU_INT08U  nbr;
    647              CPU_INT08U  pos_max;
    648              CPU_INT16S  prio;
    649              CPU_INT32U  prio_32;
    650              CPU_INT32U  temp;
    651              CPU_SR_ALLOC();
    652          
    653          
    654              switch (pos) {
   \   00000004   0x280F             CMP      R0,#+15
   \   00000006   0xF200 0x8074      BHI.W    ??CPU_IntSrcPrioGet_1
   \   0000000A   0xE8DF 0xF000      TBB      [PC, R0]
   \                     ??CPU_IntSrcPrioGet_0:
   \   0000000E   0x08 0x0A          DC8      0x8,0xA,0xD,0x10
   \              0x0D 0x10    
   \   00000012   0x13 0x21          DC8      0x13,0x21,0x30,0x8
   \              0x30 0x08    
   \   00000016   0x08 0x08          DC8      0x8,0x8,0x8,0x39
   \              0x08 0x39    
   \   0000001A   0x47 0x08          DC8      0x47,0x8,0x55,0x64
   \              0x55 0x64    
    655                  case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESERVED --------------- */
    656                  case CPU_INT_RSVD_07:
    657                  case CPU_INT_RSVD_08:
    658                  case CPU_INT_RSVD_09:
    659                  case CPU_INT_RSVD_10:
    660                  case CPU_INT_RSVD_13:
    661                       prio = DEF_INT_16S_MIN_VAL;
   \                     ??CPU_IntSrcPrioGet_2: (+1)
   \   0000001E   0x....             LDR.N    R5,??DataTable4_6  ;; 0xffff8000
    662                       break;
   \   00000020   0xE08A             B.N      ??CPU_IntSrcPrioGet_3
    663          
    664          
    665                                                                          /* ----------------- SYSTEM EXCEPTIONS ---------------- */
    666                  case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
    667                       prio = -3;
   \                     ??CPU_IntSrcPrioGet_4: (+1)
   \   00000022   0xF06F 0x0502      MVN      R5,#+2
    668                       break;
   \   00000026   0xE087             B.N      ??CPU_IntSrcPrioGet_3
    669          
    670                  case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
    671                       prio = -2;
   \                     ??CPU_IntSrcPrioGet_5: (+1)
   \   00000028   0xF06F 0x0501      MVN      R5,#+1
    672                       break;
   \   0000002C   0xE084             B.N      ??CPU_IntSrcPrioGet_3
    673          
    674                  case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
    675                       prio = -1;
   \                     ??CPU_IntSrcPrioGet_6: (+1)
   \   0000002E   0xF04F 0x35FF      MOV      R5,#-1
    676                       break;
   \   00000032   0xE081             B.N      ??CPU_IntSrcPrioGet_3
    677          
    678          
    679                  case CPU_INT_MEM:                                       /* Memory management.                                   */
    680                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_7: (+1)
   \   00000034   0x.... 0x....      BL       CPU_SR_Save
   \   00000038   0x4604             MOV      R4,R0
   \   0000003A   0x.... 0x....      BL       CPU_IntDisMeasStart
    681                       temp = CPU_REG_NVIC_SHPRI1;
   \   0000003E   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   00000040   0x6805             LDR      R5,[R0, #+0]
    682                       prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   00000042   0xB2ED             UXTB     R5,R5
    683                       CPU_CRITICAL_EXIT();
   \   00000044   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000048   0x4620             MOV      R0,R4
   \   0000004A   0x.... 0x....      BL       CPU_SR_Restore
    684                       break;
   \   0000004E   0xE073             B.N      ??CPU_IntSrcPrioGet_3
    685          
    686          
    687                  case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
    688                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_8: (+1)
   \   00000050   0x.... 0x....      BL       CPU_SR_Save
   \   00000054   0x4604             MOV      R4,R0
   \   00000056   0x.... 0x....      BL       CPU_IntDisMeasStart
    689                       temp = CPU_REG_NVIC_SHPRI1;
   \   0000005A   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   0000005C   0x6805             LDR      R5,[R0, #+0]
    690                       prio = (temp >> (1 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000005E   0xF3C5 0x2507      UBFX     R5,R5,#+8,#+8
    691                       CPU_CRITICAL_EXIT();
   \   00000062   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000066   0x4620             MOV      R0,R4
   \   00000068   0x.... 0x....      BL       CPU_SR_Restore
    692                       break;
   \   0000006C   0xE064             B.N      ??CPU_IntSrcPrioGet_3
    693          
    694          
    695                  case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
    696                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_9: (+1)
   \   0000006E   0x.... 0x....      BL       CPU_SR_Save
   \   00000072   0x.... 0x....      BL       CPU_IntDisMeasStart
    697                       temp = CPU_REG_NVIC_SHPRI1;
   \   00000076   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   00000078   0x6805             LDR      R5,[R0, #+0]
    698                       prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000007A   0x0C28             LSRS     R0,R5,#+16
   \   0000007C   0xB2C5             UXTB     R5,R0
    699                       break;
   \   0000007E   0xE05B             B.N      ??CPU_IntSrcPrioGet_3
    700          
    701                  case CPU_INT_SVCALL:                                    /* SVCall.                                              */
    702                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_10: (+1)
   \   00000080   0x.... 0x....      BL       CPU_SR_Save
   \   00000084   0x4604             MOV      R4,R0
   \   00000086   0x.... 0x....      BL       CPU_IntDisMeasStart
    703                       temp = CPU_REG_NVIC_SHPRI2;
   \   0000008A   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   0000008C   0x6845             LDR      R5,[R0, #+4]
    704                       prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000008E   0x0E2D             LSRS     R5,R5,#+24
    705                       CPU_CRITICAL_EXIT();
   \   00000090   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000094   0x4620             MOV      R0,R4
   \   00000096   0x.... 0x....      BL       CPU_SR_Restore
    706                       break;
   \   0000009A   0xE04D             B.N      ??CPU_IntSrcPrioGet_3
    707          
    708                  case CPU_INT_DBGMON:                                    /* Debug monitor.                                       */
    709                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_11: (+1)
   \   0000009C   0x.... 0x....      BL       CPU_SR_Save
   \   000000A0   0x4604             MOV      R4,R0
   \   000000A2   0x.... 0x....      BL       CPU_IntDisMeasStart
    710                       temp = CPU_REG_NVIC_SHPRI3;
   \   000000A6   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   000000A8   0x6885             LDR      R5,[R0, #+8]
    711                       prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   000000AA   0xB2ED             UXTB     R5,R5
    712                       CPU_CRITICAL_EXIT();
   \   000000AC   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000B0   0x4620             MOV      R0,R4
   \   000000B2   0x.... 0x....      BL       CPU_SR_Restore
    713                       break;
   \   000000B6   0xE03F             B.N      ??CPU_IntSrcPrioGet_3
    714          
    715                  case CPU_INT_PENDSV:                                    /* PendSV.                                              */
    716                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_12: (+1)
   \   000000B8   0x.... 0x....      BL       CPU_SR_Save
   \   000000BC   0x4604             MOV      R4,R0
   \   000000BE   0x.... 0x....      BL       CPU_IntDisMeasStart
    717                       temp = CPU_REG_NVIC_SHPRI3;
   \   000000C2   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   000000C4   0x6885             LDR      R5,[R0, #+8]
    718                       prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   000000C6   0x0C28             LSRS     R0,R5,#+16
   \   000000C8   0xB2C5             UXTB     R5,R0
    719                       CPU_CRITICAL_EXIT();
   \   000000CA   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000CE   0x4620             MOV      R0,R4
   \   000000D0   0x.... 0x....      BL       CPU_SR_Restore
    720                       break;
   \   000000D4   0xE030             B.N      ??CPU_IntSrcPrioGet_3
    721          
    722                  case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
    723                       CPU_CRITICAL_ENTER();
   \                     ??CPU_IntSrcPrioGet_13: (+1)
   \   000000D6   0x.... 0x....      BL       CPU_SR_Save
   \   000000DA   0x4604             MOV      R4,R0
   \   000000DC   0x.... 0x....      BL       CPU_IntDisMeasStart
    724                       temp = CPU_REG_NVIC_SHPRI3;
   \   000000E0   0x....             LDR.N    R0,??DataTable4_5  ;; 0xe000ed18
   \   000000E2   0x6885             LDR      R5,[R0, #+8]
    725                       prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   000000E4   0x0E2D             LSRS     R5,R5,#+24
    726                       CPU_CRITICAL_EXIT();
   \   000000E6   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   000000EA   0x4620             MOV      R0,R4
   \   000000EC   0x.... 0x....      BL       CPU_SR_Restore
    727                       break;
   \   000000F0   0xE022             B.N      ??CPU_IntSrcPrioGet_3
    728          
    729          
    730                                                                          /* ---------------- EXTERNAL INTERRUPT ---------------- */
    731                  default:
    732                      pos_max = CPU_INT_SRC_POS_MAX;
   \                     ??CPU_IntSrcPrioGet_1: (+1)
   \   000000F2   0x....             LDR.N    R0,??DataTable4_1  ;; 0xe000e004
   \   000000F4   0x6800             LDR      R0,[R0, #+0]
   \   000000F6   0x0140             LSLS     R0,R0,#+5
   \   000000F8   0x3030             ADDS     R0,R0,#+48
    733                      if (pos < pos_max) {                                /* See Note #3.                                         */
   \   000000FA   0xB2C0             UXTB     R0,R0
   \   000000FC   0x4285             CMP      R5,R0
   \   000000FE   0xD21A             BCS.N    ??CPU_IntSrcPrioGet_14
    734                           group = (pos - 16) / 4;
    735                           nbr   = (pos - 16) % 4;
    736          
    737                           CPU_CRITICAL_ENTER();
   \   00000100   0x.... 0x....      BL       CPU_SR_Save
   \   00000104   0x4604             MOV      R4,R0
   \   00000106   0x.... 0x....      BL       CPU_IntDisMeasStart
    738                           temp  = CPU_REG_NVIC_PRIO(group);
   \   0000010A   0xF1A5 0x0610      SUB      R6,R5,#+16
   \   0000010E   0x1070             ASRS     R0,R6,#+1
   \   00000110   0xEB06 0x7090      ADD      R0,R6,R0, LSR #+30
   \   00000114   0x1087             ASRS     R7,R0,#+2
   \   00000116   0x4638             MOV      R0,R7
   \   00000118   0xB2C0             UXTB     R0,R0
   \   0000011A   0x....             LDR.N    R1,??DataTable4_7  ;; 0xe000e400
   \   0000011C   0xF851 0x5020      LDR      R5,[R1, R0, LSL #+2]
    739                           CPU_CRITICAL_EXIT();
   \   00000120   0x.... 0x....      BL       CPU_IntDisMeasStop
   \   00000124   0x4620             MOV      R0,R4
   \   00000126   0x.... 0x....      BL       CPU_SR_Restore
    740          
    741                           prio  = (temp >> (nbr * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
   \   0000012A   0xEBA6 0x0087      SUB      R0,R6,R7, LSL #+2
   \   0000012E   0x00C0             LSLS     R0,R0,#+3
   \   00000130   0x40C5             LSRS     R5,R5,R0
   \   00000132   0xB2ED             UXTB     R5,R5
   \   00000134   0xE000             B.N      ??CPU_IntSrcPrioGet_3
    742                       } else {
    743                           prio  = DEF_INT_16S_MIN_VAL;
   \                     ??CPU_IntSrcPrioGet_14: (+1)
   \   00000136   0x....             LDR.N    R5,??DataTable4_6  ;; 0xffff8000
    744                       }
    745                       break;
    746              }
    747          
    748              if (prio >= 0) {
   \                     ??CPU_IntSrcPrioGet_3: (+1)
   \   00000138   0xB22D             SXTH     R5,R5
   \   0000013A   0x2D00             CMP      R5,#+0
   \   0000013C   0xD403             BMI.N    ??CPU_IntSrcPrioGet_15
    749                  prio_32 = CPU_RevBits((CPU_INT32U)prio);
    750                  prio    = (CPU_INT16S)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
   \   0000013E   0x4628             MOV      R0,R5
   \   00000140   0x.... 0x....      BL       CPU_RevBits
   \   00000144   0x0E05             LSRS     R5,R0,#+24
    751              }
    752          
    753              return (prio);
   \                     ??CPU_IntSrcPrioGet_15: (+1)
   \   00000146   0x4628             MOV      R0,R5
   \   00000148   0xB200             SXTH     R0,R0
   \   0000014A   0xBDF2             POP      {R1,R4-R7,PC}    ;; return
    754          }

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable4:
   \   00000000   0xE000ED24         DC32     0xe000ed24

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable4_1:
   \   00000000   0xE000E004         DC32     0xe000e004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable4_2:
   \   00000000   0xE000E180         DC32     0xe000e180

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable4_3:
   \   00000000   0xE000E100         DC32     0xe000e100

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable4_4:
   \   00000000   0xE000E280         DC32     0xe000e280

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable4_5:
   \   00000000   0xE000ED18         DC32     0xe000ed18

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable4_6:
   \   00000000   0xFFFF8000         DC32     0xffff8000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable4_7:
   \   00000000   0xE000E400         DC32     0xe000e400
    755          

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   CPU_BitBandClr
       0   CPU_BitBandSet
      16   CPU_IntSrcDis
        16   -> CPU_IntDisMeasStart
        16   -> CPU_IntDisMeasStop
         0   -> CPU_SR_Restore
        16   -> CPU_SR_Save
      16   CPU_IntSrcEn
        16   -> CPU_IntDisMeasStart
        16   -> CPU_IntDisMeasStop
         0   -> CPU_SR_Restore
        16   -> CPU_SR_Save
      16   CPU_IntSrcPendClr
        16   -> CPU_IntDisMeasStart
        16   -> CPU_IntDisMeasStop
         0   -> CPU_SR_Restore
        16   -> CPU_SR_Save
      24   CPU_IntSrcPrioGet
        24   -> CPU_IntDisMeasStart
        24   -> CPU_IntDisMeasStop
        24   -> CPU_RevBits
        24   -> CPU_SR_Restore
        24   -> CPU_SR_Save
      24   CPU_IntSrcPrioSet
        24   -> CPU_IntDisMeasStart
        24   -> CPU_IntDisMeasStop
        24   -> CPU_RevBits
         0   -> CPU_SR_Restore
        24   -> CPU_SR_Save


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable4
       4  ??DataTable4_1
       4  ??DataTable4_2
       4  ??DataTable4_3
       4  ??DataTable4_4
       4  ??DataTable4_5
       4  ??DataTable4_6
       4  ??DataTable4_7
      52  CPU_BitBandClr
      52  CPU_BitBandSet
     246  CPU_IntSrcDis
     244  CPU_IntSrcEn
      78  CPU_IntSrcPendClr
     332  CPU_IntSrcPrioGet
     390  CPU_IntSrcPrioSet

 
 1 426 bytes in section .text
 
 1 426 bytes of CODE memory

Errors: none
Warnings: none
