# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../loop_dma.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd" \
"../../../../loop_dma.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd" \
"../../../../loop_dma.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/sim/bd_6e42_psr_aclk_0.vhd" \
"../../../../loop_dma.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_1/sim/bd_68b9_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
