// Seed: 1991022979
module module_0;
  logic id_1;
  ;
  assign id_1 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_0 (
    output tri module_1,
    output supply0 id_1,
    output supply1 id_2
    , id_15,
    input wire id_3
    , id_16,
    input tri id_4,
    output wire id_5,
    input uwire id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    output uwire id_12,
    output tri id_13
);
  assign id_12 = 1 ? (id_3) : id_10;
  assign id_1  = id_16;
  module_0 modCall_1 ();
  assign id_12 = -1;
  assign id_5  = 1;
endmodule
