-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
entity d_ff is
port(d,clk,reset:in std_logic;
               q:out std_logic);
end d_ff;

architecture behavioral of d_ff is
begin
process(clk,reset)
begin
if(reset='1')then
q<='0';
elsif(clk'event and clk='1')then
q<=d;
end if;
end process;
end behavioral;