<profile>

<section name = "Vivado HLS Report for 'conv_3_3_halide'" level="0">
<item name = "Date">Tue Jul  7 12:32:06 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">conv_3_3_halide_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4225, 4225, 21.125 us, 21.125 us, 4225, 4225, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4224, 4224, 66, -, -, 64, no</column>
<column name=" + Loop 1.1">64, 64, 1, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 80, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 53, -</column>
<column name="Register">-, -, 25, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c0_fu_80_p2">+, 0, 0, 15, 7, 1</column>
<column name="c1_fu_98_p2">+, 0, 0, 15, 7, 1</column>
<column name="and_ln321_fu_110_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op27_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln319_fu_74_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln320_fu_92_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln321_1_fu_104_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="icmp_ln321_fu_86_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="ap_block_state3">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="c0_0_reg_52">9, 2, 7, 14</column>
<column name="c1_0_reg_63">9, 2, 7, 14</column>
<column name="hw_input_stencil_values_V_val_V_blk_n">9, 2, 1, 2</column>
<column name="hw_output_stencil_values_V_val_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="c0_0_reg_52">7, 0, 7, 0</column>
<column name="c0_reg_118">7, 0, 7, 0</column>
<column name="c1_0_reg_63">7, 0, 7, 0</column>
<column name="icmp_ln321_reg_123">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_3_3_halide, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_3_3_halide, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_3_3_halide, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_3_3_halide, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_3_3_halide, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_3_3_halide, return value</column>
<column name="hw_input_stencil_values_V_val_V_dout">in, 16, ap_fifo, hw_input_stencil_values_V_val_V, pointer</column>
<column name="hw_input_stencil_values_V_val_V_empty_n">in, 1, ap_fifo, hw_input_stencil_values_V_val_V, pointer</column>
<column name="hw_input_stencil_values_V_val_V_read">out, 1, ap_fifo, hw_input_stencil_values_V_val_V, pointer</column>
<column name="hw_output_stencil_values_V_val_V_din">out, 16, ap_fifo, hw_output_stencil_values_V_val_V, pointer</column>
<column name="hw_output_stencil_values_V_val_V_full_n">in, 1, ap_fifo, hw_output_stencil_values_V_val_V, pointer</column>
<column name="hw_output_stencil_values_V_val_V_write">out, 1, ap_fifo, hw_output_stencil_values_V_val_V, pointer</column>
</table>
</item>
</section>
</profile>
