#ifndef WIFI_REGS_H
#define WIFI_REGS_H



enum {
    ///========================================================
    ///
    ///     Register Base Address
    ///
    ///========================================================
    //==================================================================
    // Default SOC memory map address
    //==================================================================
    PHY_REG_BASE_START = 0x40088000,

    PHY_REG_SIZE       = 4,
    // PHY_TOP
    PHY_REG_TOP        = PHY_REG_BASE_START + 0x00000000, // 0x4008_8000
    PHY_REG_TXDFE      = PHY_REG_BASE_START + 0x00002000, // 0x4008_A000
    PHY_REG_RXDFE      = PHY_REG_BASE_START + 0x00004000, // 0x4008_C000
    PHY_REG_RFCTRL     = PHY_REG_BASE_START + 0x00006000, // 0x4008_E000
    //PHY_REG_TOP_START         =  PHY_REG_BASE_START   + 0x0000,
    //PHY_REG_TXDFE_START       =  PHY_REG_BASE_START   + 0x2000,
    //PHY_REG_RXDFE_START       =  PHY_REG_BASE_START   + 0x4000,
    //PHY_REG_TXDBE_START       =  PHY_REG_BASE_START   + 0x0000,// NO assign
    //PHY_REG_RXDBE_START       =  PHY_REG_BASE_START   + 0x0800,
    //PHY_REG_RFCTRL_START      =  PHY_REG_BASE_START   + 0x6000,
    // =====================================================
    // Sub-Blocks
    // =====================================================
    PHY_REG_TOP_STATE         = PHY_REG_TOP + 0x00000000, // 0x4008_8000
    PHY_REG_TOP_TX_PPDU_STATE = PHY_REG_TOP + 0x00000200, // 0x4008_8200
    PHY_REG_TOP_RX_PPDU_STATE = PHY_REG_TOP + 0x00000400, // 0x4008_8400
    PHY_REG_TOP_PHY_TEST_MD   = PHY_REG_TOP + 0x00000600, // 0x4008_8600
    PHY_REG_TOP_RXDBE         = PHY_REG_TOP + 0x00000800, // 0x4008_8800
    PHY_REG_TOP_IF_CLKGEN     = PHY_REG_TOP + 0x00001000, // 0x4008_9000
    PHY_REG_TOP_IF_TXFIFO     = PHY_REG_TOP + 0x00001100, // 0x4008_9100
    PHY_REG_TOP_ETC           = PHY_REG_TOP + 0x00001170, // 0x4008_9170
    PHY_REG_TOP_IF_VMAC       = PHY_REG_TOP + 0x000011B0, // 0x4008_91B0
    PHY_REG_TXDFE_LPF         = PHY_REG_TXDFE + 0x00000000, // 0x4008_A000
    PHY_REG_TXDFE_CAL         = PHY_REG_TXDFE + 0x00000400, // 0x4008_A400
    PHY_REG_RXDFE_CTRL        = PHY_REG_RXDFE + 0x00000000, // 0x4008_C000
    PHY_REG_RXDFE_AGC         = PHY_REG_RXDFE + 0x00000400, // 0x4008_C400
    PHY_REG_RXDFE_LPF         = PHY_REG_RXDFE + 0x00000800, // 0x4008_C800
    PHY_REG_RXDFE_SYNC_CFO    = PHY_REG_RXDFE + 0x00000c00, // 0x4008_CC00
    PHY_REG_RXDFE_TRK         = PHY_REG_RXDFE + 0x00001000, // 0x4008_D000
    PHY_REG_RXDFE_CS          = PHY_REG_RXDFE + 0x00001400, // 0x4008_D400
    PHY_REG_RXDFE_SNREST      = PHY_REG_RXDFE + 0x00001800, // 0x4008_D800
    PHY_REG_RXDFE_IQDC        = PHY_REG_RXDFE + 0x00001c00, // 0x4008_DC00


    //PHY_REG_TOP_IF_CLKGEN     = PHY_REG_TOP_START     + 0x1000,
    //PHY_REG_TOP_IF_TXFIFO     = PHY_REG_TOP_START     + 0x1100,
    //PHY_REG_TOP_STATE         = PHY_REG_TOP_START     + 0x0000,
    //PHY_REG_TOP_TX_PPDU_STATE = PHY_REG_TOP_START     + 0x0200,
    //PHY_REG_TOP_RX_PPDU_STATE = PHY_REG_TOP_START     + 0x0400,
    //PHY_REG_TOP_ETC           = PHY_REG_TOP_START     + 0x117C,
    //PHY_REG_TOP_RSRVD         = PHY_REG_TOP_START     + 0x1800,

    //PHY_REG_TXDFE_LPF         = PHY_REG_TXDFE_START   + 0x0000,
    //PHY_REG_TXDFE_CAL         = PHY_REG_TXDFE_START   + 0x0400,

    //PHY_REG_RXDFE_CTRL        = PHY_REG_RXDFE_START   + 0x0000,
    //PHY_REG_RXDFE_AGC         = PHY_REG_RXDFE_START   + 0x0400,
    //PHY_REG_RXDFE_LPF         = PHY_REG_RXDFE_START   + 0x0800,
    //PHY_REG_RXDFE_SYNC_CFO    = PHY_REG_RXDFE_START   + 0x0C00,
    //PHY_REG_RXDFE_TRK         = PHY_REG_RXDFE_START   + 0x1000,
    //PHY_REG_RXDFE_CS          = PHY_REG_RXDFE_START   + 0x1400,
    //PHY_REG_RXDFE_SNREST      = PHY_REG_RXDFE_START   + 0x1800,
    //PHY_REG_RXDFE_IQDC        = PHY_REG_RXDFE_START   + 0x1C00,

    //PHY_REG_TXDBE             = PHY_REG_TXDBE_START   + 0x0000,// NO assign
    //PHY_REG_RXDBE             = PHY_REG_RXDBE_START   + 0x0000,
    //PHY_REG_RFCTRL            = PHY_REG_RFCTRL_START  + 0x6000,

    //////////////////////////////////////////////////////////////////////////////
    ////change
    //PHY_REG_UL_STATE_START  =  PHY_REG_BASE_START + 0x200,
    //PHY_REG_DL_STATE_START  =  PHY_REG_BASE_START + 0x400,
    //PHY_REG_DL_DBE_START    =  PHY_REG_BASE_START + 0x800,
    //PHY_REG_TOPIF_START     =  PHY_REG_BASE_START + 0x1000,
    //PHY_REG_TOP_RSVD_START  =  PHY_REG_BASE_START + 0x1800,

    //// PHY_TXDFE
    //PHY_REG_UL_DFE_START =  PHY_REG_BASE_START + 0x2000,
    //// PHY_RXDFE
    //PHY_REG_DL_DFE_START =  PHY_REG_BASE_START + 0x4000,
    //// RF_CTRL
    //PHY_REG_RFCTRL_START    =  PHY_REG_BASE_START + 0x6000,
    ////////////////////////////////////////////////////////////////////////////

    NUM_MAC_CONFIG     = 95,
    NUM_TX             = 67,
    NUM_RX             = 37,

    NUM_SEC_KEY        = 21,
    NUM_INDIRECT       = 6,
    NUM_TIMER          = 6,
    NUM_IRQ            = 5,

    NUM_TX_RO          = 22,
    NUM_RX_RO          = 51,
    NUM_SEC_RO         = 3,
    NUM_INDIRECT_RO    = 6,
    NUM_TIMER_RO       = 2,
    NUM_IRQ_RO         = 5,

    KEY_REG_SIZE       = 4,
    MAC_REG_SIZE       = 4,
    MAC_REG_BASE_START = 0x40080000,


    // [FIXME] to be deleted
    MAC_REG_DL_INFO_START   =  MAC_REG_BASE_START + 0x1100,
    MAC_REG_DL_FILTER_START =  MAC_REG_BASE_START + 0x1200,

    MAC_REG_UL_BASE_START   =  MAC_REG_BASE_START        + NUM_MAC_CONFIG   * MAC_REG_SIZE,
    MAC_REG_DL_BASE_START   =  MAC_REG_UL_BASE_START     + NUM_TX           * MAC_REG_SIZE,
    KEY_REG_BASE_START      =  MAC_REG_DL_BASE_START     + NUM_RX           * MAC_REG_SIZE,
    MAC_REG_INDIRECT_START  =  KEY_REG_BASE_START        + NUM_SEC_KEY      * KEY_REG_SIZE,
    MAC_REG_TIMER_START     =  MAC_REG_INDIRECT_START    + NUM_INDIRECT     * MAC_REG_SIZE,
    MAC_REG_IRQ_START       =  MAC_REG_TIMER_START       + NUM_TIMER        * MAC_REG_SIZE,

    MAC_REG_UL_RO_START     =  MAC_REG_BASE_START        + 0x1000           * MAC_REG_SIZE,
    MAC_REG_DL_RO_START     =  MAC_REG_UL_RO_START       + NUM_TX_RO        * MAC_REG_SIZE,
    KEY_REG_BASE_RO_START   =  MAC_REG_DL_RO_START       + NUM_RX_RO        * MAC_REG_SIZE,
    MAC_REG_INDIRECT_RO_START = KEY_REG_BASE_RO_START    + NUM_SEC_RO       * KEY_REG_SIZE,
    MAC_REG_TIMER_RO_START  =  MAC_REG_INDIRECT_RO_START + NUM_INDIRECT_RO  * MAC_REG_SIZE,
    MAC_REG_IRQ_RO_START    =  MAC_REG_TIMER_RO_START    + NUM_TIMER_RO     * MAC_REG_SIZE,

    //HIF_REG_BASE_START      =  0xc000,
    //
    //
    //
    HIF_REG_BASE_START      =  0x40000000,
    HIF_REG_SIZE            =  4,

    ///========================================================
    ///
    ///     PHY Register definitions
    ///
    ///========================================================

    //////////////////////////////////////////////////////////////////
    //          TEST                                                //
    //////////////////////////////////////////////////////////////////
    //=====================================================
    //    PHY_REG_TOP (0x4008_8000)
    //=====================================================
    // PHY_REG_TOP_STATE
    PHY_REG_TOP_STATE_0                          = PHY_REG_TOP_STATE + PHY_REG_SIZE * 0, // 0x4008_8000
    PHY_REG_TOP_STATE_0_SW_RESET                 = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_SW_RESET_SHIFT           = 0,
    PHY_REG_TOP_STATE_0_SW_RESET_MASK            = 0x00000001,
    PHY_REG_TOP_STATE_0_SW_RST_RX_IDLE           = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_SW_RST_RX_IDLE_SHIFT     = 1,
    PHY_REG_TOP_STATE_0_SW_RST_RX_IDLE_MASK      = 0x00000002,
    PHY_REG_TOP_STATE_0_PHY_EN                   = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_PHY_EN_SHIFT             = 2,
    PHY_REG_TOP_STATE_0_PHY_EN_MASK              = 0x00000004,
    PHY_REG_TOP_STATE_0_RF_CAL_EN                = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_RF_CAL_EN_SHIFT          = 3,
    PHY_REG_TOP_STATE_0_RF_CAL_EN_MASK           = 0x00000008,
    PHY_REG_TOP_STATE_0_TEST_MD_EN               = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_TEST_MD_EN_SHIFT         = 4,
    PHY_REG_TOP_STATE_0_TEST_MD_EN_MASK          = 0x00000010,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_1M         = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_1M_SHIFT   = 8,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_1M_MASK    = 0x0000ff00,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_2M         = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_2M_SHIFT   = 16,
    PHY_REG_TOP_STATE_0_TXDFE_LATENCY_2M_MASK    = 0x00ff0000,
    PHY_REG_TOP_STATE_0_RF_LATENCY               = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_RF_LATENCY_SHIFT         = 24,
    PHY_REG_TOP_STATE_0_RF_LATENCY_MASK          = 0xff000000,

    PHY_REG_TOP_STATE_0_SW_RESET_RX_IDLE           = PHY_REG_TOP_STATE_0,
    PHY_REG_TOP_STATE_0_SW_RESET_RX_IDLE_SHIFT     = 1,
    PHY_REG_TOP_STATE_0_SW_RESET_RX_IDLE_MASK      = 0x00000002,

    PHY_REG_TOP_STATE_1                          = PHY_REG_TOP_STATE + PHY_REG_SIZE * 1, // 0x4008_8004
    PHY_REG_TOP_STATE_1_EN_RXDFE                 = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_EN_RXDFE_SHIFT           = 0,
    PHY_REG_TOP_STATE_1_EN_RXDFE_MASK            = 0x00000001,
    PHY_REG_TOP_STATE_1_EN_RXDBE                 = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_EN_RXDBE_SHIFT           = 1,
    PHY_REG_TOP_STATE_1_EN_RXDBE_MASK            = 0x00000002,
    PHY_REG_TOP_STATE_1_EN_TXDFE                 = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_EN_TXDFE_SHIFT           = 2,
    PHY_REG_TOP_STATE_1_EN_TXDFE_MASK            = 0x00000004,
    PHY_REG_TOP_STATE_1_EN_TXDBE                 = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_EN_TXDBE_SHIFT           = 3,
    PHY_REG_TOP_STATE_1_EN_TXDBE_MASK            = 0x00000008,
    PHY_REG_TOP_STATE_1_TXSTART_REQ              = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_TXSTART_REQ_SHIFT        = 4,
    PHY_REG_TOP_STATE_1_TXSTART_REQ_MASK         = 0x00000010,
    PHY_REG_TOP_STATE_1_RXPPDU                   = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_RXPPDU_SHIFT             = 5,
    PHY_REG_TOP_STATE_1_RXPPDU_MASK              = 0x00000020,
    PHY_REG_TOP_STATE_1_TXPPDU                   = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_TXPPDU_SHIFT             = 6,
    PHY_REG_TOP_STATE_1_TXPPDU_MASK              = 0x00000040,
    PHY_REG_TOP_STATE_1_CCA                      = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_CCA_SHIFT                = 8,
    PHY_REG_TOP_STATE_1_CCA_MASK                 = 0x00000300,
    PHY_REG_TOP_STATE_1_CUR_TOP_STATE            = PHY_REG_TOP_STATE_1,
    PHY_REG_TOP_STATE_1_CUR_TOP_STATE_SHIFT      = 16,
    PHY_REG_TOP_STATE_1_CUR_TOP_STATE_MASK       = 0x001f0000,

    PHY_REG_TOP_STATE_2                          = PHY_REG_TOP_STATE + PHY_REG_SIZE * 2, // 0x4008_8008
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK           = PHY_REG_TOP_STATE_2,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_SHIFT     = 0,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_MASK      = 0x00000003,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_INV       = PHY_REG_TOP_STATE_2,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_INV_SHIFT = 2,
    PHY_REG_TOP_STATE_2_AUXPLL_CAL_CLK_INV_MASK  = 0x00000004,

    //=====================================================
    //      PHY TX PPDU STATE (0x4008_8200)
    //=====================================================
    PHY_REG_TOP_TX_PPDU_STATE_00                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 0, // 0x4008_8200
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCR_SEED_MODE        = PHY_REG_TOP_TX_PPDU_STATE_00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCR_SEED_MODE_SHIFT  = 0,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCR_SEED_MODE_MASK   = 0x00000001,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCRAMBLER_SEED       = PHY_REG_TOP_TX_PPDU_STATE_00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCRAMBLER_SEED_SHIFT = 8,
    PHY_REG_TOP_TX_PPDU_STATE_00_TX_SCRAMBLER_SEED_MASK  = 0x00007f00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_MODE              = PHY_REG_TOP_TX_PPDU_STATE_00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_MODE_SHIFT        = 16,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_MODE_MASK         = 0x00010000,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_LEVEL             = PHY_REG_TOP_TX_PPDU_STATE_00,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_LEVEL_SHIFT       = 24,
    PHY_REG_TOP_TX_PPDU_STATE_00_TXPWR_LEVEL_MASK        = 0xff000000,

    PHY_REG_TOP_TX_PPDU_STATE_01                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 1, // 0x4008_8204
    PHY_REG_TOP_TX_PPDU_STATE_01_N_DBPS                  = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_N_DBPS_SHIFT            = 0,
    PHY_REG_TOP_TX_PPDU_STATE_01_N_DBPS_MASK             = 0x00003fff,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_FORMAT               = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_FORMAT_SHIFT         = 16,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_FORMAT_MASK          = 0x00030000,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_CBW                  = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_CBW_SHIFT            = 18,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_CBW_MASK             = 0x000c0000,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_PREAMBLE             = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_PREAMBLE_SHIFT       = 20,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_PREAMBLE_MASK        = 0x00100000,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_MCS                  = PHY_REG_TOP_TX_PPDU_STATE_01,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_MCS_SHIFT            = 24,
    PHY_REG_TOP_TX_PPDU_STATE_01_TX_MCS_MASK             = 0x0f000000,

    PHY_REG_TOP_TX_PPDU_STATE_02                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 2, // 0x4008_8208
    PHY_REG_TOP_TX_PPDU_STATE_02_BYTE_LEN                = PHY_REG_TOP_TX_PPDU_STATE_02,
    PHY_REG_TOP_TX_PPDU_STATE_02_BYTE_LEN_SHIFT          = 0,
    PHY_REG_TOP_TX_PPDU_STATE_02_BYTE_LEN_MASK           = 0x000fffff,

    PHY_REG_TOP_TX_PPDU_STATE_03                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 3, // 0x4008_820C
    PHY_REG_TOP_TX_PPDU_STATE_03_TXVEC_ERR_CNT           = PHY_REG_TOP_TX_PPDU_STATE_03,
    PHY_REG_TOP_TX_PPDU_STATE_03_TXVEC_ERR_CNT_SHIFT     = 0,
    PHY_REG_TOP_TX_PPDU_STATE_03_TXVEC_ERR_CNT_MASK      = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_04                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 4, // 0x4008_8210
    PHY_REG_TOP_TX_PPDU_STATE_04_TXSIG_ERR_CNT           = PHY_REG_TOP_TX_PPDU_STATE_04,
    PHY_REG_TOP_TX_PPDU_STATE_04_TXSIG_ERR_CNT_SHIFT     = 0,
    PHY_REG_TOP_TX_PPDU_STATE_04_TXSIG_ERR_CNT_MASK      = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_05                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 5, // 0x4008_8214
    PHY_REG_TOP_TX_PPDU_STATE_05_PKT_TRANS_CNT           = PHY_REG_TOP_TX_PPDU_STATE_05,
    PHY_REG_TOP_TX_PPDU_STATE_05_PKT_TRANS_CNT_SHIFT     = 0,
    PHY_REG_TOP_TX_PPDU_STATE_05_PKT_TRANS_CNT_MASK      = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_06                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 6, // 0x4008_8218
    PHY_REG_TOP_TX_PPDU_STATE_06_TXREADY_ERR_CNT         = PHY_REG_TOP_TX_PPDU_STATE_06,
    PHY_REG_TOP_TX_PPDU_STATE_06_TXREADY_ERR_CNT_SHIFT   = 0,
    PHY_REG_TOP_TX_PPDU_STATE_06_TXREADY_ERR_CNT_MASK    = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_07                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 7, // 0x4008_821C
    PHY_REG_TOP_TX_PPDU_STATE_07_TXDBE_RD_ERR_CNT        = PHY_REG_TOP_TX_PPDU_STATE_07,
    PHY_REG_TOP_TX_PPDU_STATE_07_TXDBE_RD_ERR_CNT_SHIFT  = 0,
    PHY_REG_TOP_TX_PPDU_STATE_07_TXDBE_RD_ERR_CNT_MASK   = 0xffffffff,

    PHY_REG_TOP_TX_PPDU_STATE_08                         = PHY_REG_TOP_TX_PPDU_STATE + PHY_REG_SIZE * 8, // 0x4008_8220
    PHY_REG_TOP_TX_PPDU_STATE_08_TX_PPDU_STATE           = PHY_REG_TOP_TX_PPDU_STATE_08,
    PHY_REG_TOP_TX_PPDU_STATE_08_TX_PPDU_STATE_SHIFT     = 0,
    PHY_REG_TOP_TX_PPDU_STATE_08_TX_PPDU_STATE_MASK      = 0x0000001f,

    //=====================================================
    //      PHY RX PPDU STATE (0x4008_8400)
    //=====================================================
    PHY_REG_TOP_RX_PPDU_STATE_00                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 0, // 0x4008_8400

    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_ID_CHECK         = PHY_REG_TOP_RX_PPDU_STATE_00,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_ID_CHECK_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_ID_CHECK_MASK    = 0x00000001,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_UL_IND           = PHY_REG_TOP_RX_PPDU_STATE_00,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_UL_IND_SHIFT     = 1,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_UL_IND_MASK      = 0x00000002,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_RSRVD_BIT        = PHY_REG_TOP_RX_PPDU_STATE_00,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_RSRVD_BIT_SHIFT  = 2,
    PHY_REG_TOP_RX_PPDU_STATE_00_IGNORE_RSRVD_BIT_MASK   = 0x00000004,
    PHY_REG_TOP_RX_PPDU_STATE_00_BSSID_0                 = PHY_REG_TOP_RX_PPDU_STATE_00,
    PHY_REG_TOP_RX_PPDU_STATE_00_BSSID_0_SHIFT           = 16,
    PHY_REG_TOP_RX_PPDU_STATE_00_BSSID_0_MASK            = 0x01ff0000,

    PHY_REG_TOP_RX_PPDU_STATE_01                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 1, // 0x4008_8404
    PHY_REG_TOP_RX_PPDU_STATE_01_BSSID_1                 = PHY_REG_TOP_RX_PPDU_STATE_01,
    PHY_REG_TOP_RX_PPDU_STATE_01_BSSID_1_SHIFT           = 0,
    PHY_REG_TOP_RX_PPDU_STATE_01_BSSID_1_MASK            = 0x000003ff,

    PHY_REG_TOP_RX_PPDU_STATE_02                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 2, // 0x4008_8408
    PHY_REG_TOP_RX_PPDU_STATE_02_BSSID_2                 = PHY_REG_TOP_RX_PPDU_STATE_02,
    PHY_REG_TOP_RX_PPDU_STATE_02_BSSID_2_SHIFT           = 0,
    PHY_REG_TOP_RX_PPDU_STATE_02_BSSID_2_MASK            = 0x000003ff,

    PHY_REG_TOP_RX_PPDU_STATE_03                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 3, // 0x4008_840C
    PHY_REG_TOP_RX_PPDU_STATE_03_BSSID_3                 = PHY_REG_TOP_RX_PPDU_STATE_03,
    PHY_REG_TOP_RX_PPDU_STATE_03_BSSID_3_SHIFT           = 0,
    PHY_REG_TOP_RX_PPDU_STATE_03_BSSID_3_MASK            = 0x000003ff,

    PHY_REG_TOP_RX_PPDU_STATE_04                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 4, // 0x4008_8410
    PHY_REG_TOP_RX_PPDU_STATE_04_BSSID_4                 = PHY_REG_TOP_RX_PPDU_STATE_04,
    PHY_REG_TOP_RX_PPDU_STATE_04_BSSID_4_SHIFT           = 0,
    PHY_REG_TOP_RX_PPDU_STATE_04_BSSID_4_MASK            = 0x000003ff,

    PHY_REG_TOP_RX_PPDU_STATE_05                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 5, // 0x4008_8414
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_FORMAT               = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_FORMAT_SHIFT         = 0,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_FORMAT_MASK          = 0x00000003,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_CBW                  = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_CBW_SHIFT            = 2,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_CBW_MASK             = 0x0000000c,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_PREAMBLE             = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_PREAMBLE_SHIFT       = 4,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_PREAMBLE_MASK        = 0x00000010,
    PHY_REG_TOP_RX_PPDU_STATE_05_UNSUPPORTED             = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_UNSUPPORTED_SHIFT       = 5,
    PHY_REG_TOP_RX_PPDU_STATE_05_UNSUPPORTED_MASK        = 0x00000020,
    PHY_REG_TOP_RX_PPDU_STATE_05_ID_MATCH                = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_ID_MATCH_SHIFT          = 6,
    PHY_REG_TOP_RX_PPDU_STATE_05_ID_MATCH_MASK           = 0x00000040,
    PHY_REG_TOP_RX_PPDU_STATE_05_FD_FRAME_START          = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_FD_FRAME_START_SHIFT    = 7,
    PHY_REG_TOP_RX_PPDU_STATE_05_FD_FRAME_START_MASK     = 0x00000080,
    PHY_REG_TOP_RX_PPDU_STATE_05_BYTE_LEN                = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_BYTE_LEN_SHIFT          = 8,
    PHY_REG_TOP_RX_PPDU_STATE_05_BYTE_LEN_MASK           = 0x0fffff00,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_MCS                  = PHY_REG_TOP_RX_PPDU_STATE_05,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_MCS_SHIFT            = 28,
    PHY_REG_TOP_RX_PPDU_STATE_05_RX_MCS_MASK             = 0xf0000000,

    PHY_REG_TOP_RX_PPDU_STATE_06                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 6, // 0x4008_8418
    PHY_REG_TOP_RX_PPDU_STATE_06_RSSI                    = PHY_REG_TOP_RX_PPDU_STATE_06,
    PHY_REG_TOP_RX_PPDU_STATE_06_RSSI_SHIFT              = 0,
    PHY_REG_TOP_RX_PPDU_STATE_06_RSSI_MASK               = 0x000000ff,
    PHY_REG_TOP_RX_PPDU_STATE_06_RCPI                    = PHY_REG_TOP_RX_PPDU_STATE_06,
    PHY_REG_TOP_RX_PPDU_STATE_06_RCPI_SHIFT              = 8,
    PHY_REG_TOP_RX_PPDU_STATE_06_RCPI_MASK               = 0x0000ff00,

    PHY_REG_TOP_RX_PPDU_STATE_07                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 7, // 0x4008_841C
    PHY_REG_TOP_RX_PPDU_STATE_07_RX_TIMEOUT_CNT0         = PHY_REG_TOP_RX_PPDU_STATE_07,
    PHY_REG_TOP_RX_PPDU_STATE_07_RX_TIMEOUT_CNT0_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_07_RX_TIMEOUT_CNT0_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_08                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 8, // 0x4008_8420
    PHY_REG_TOP_RX_PPDU_STATE_08_RX_TIMEOUT_CNT1         = PHY_REG_TOP_RX_PPDU_STATE_08,
    PHY_REG_TOP_RX_PPDU_STATE_08_RX_TIMEOUT_CNT1_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_08_RX_TIMEOUT_CNT1_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_09                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 9, // 0x4008_8424
    PHY_REG_TOP_RX_PPDU_STATE_09_RX_TIMEOUT_CNT2         = PHY_REG_TOP_RX_PPDU_STATE_09,
    PHY_REG_TOP_RX_PPDU_STATE_09_RX_TIMEOUT_CNT2_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_09_RX_TIMEOUT_CNT2_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_10                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 10, // 0x4008_8428
    PHY_REG_TOP_RX_PPDU_STATE_10_RX_TIMEOUT_CNT3         = PHY_REG_TOP_RX_PPDU_STATE_10,
    PHY_REG_TOP_RX_PPDU_STATE_10_RX_TIMEOUT_CNT3_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_10_RX_TIMEOUT_CNT3_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_11                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 11, // 0x4008_842C
    PHY_REG_TOP_RX_PPDU_STATE_11_RX_TIMEOUT_CNT4         = PHY_REG_TOP_RX_PPDU_STATE_11,
    PHY_REG_TOP_RX_PPDU_STATE_11_RX_TIMEOUT_CNT4_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_11_RX_TIMEOUT_CNT4_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_12                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 12, // 0x4008_8430
    PHY_REG_TOP_RX_PPDU_STATE_12_RX_TIMEOUT_CNT5         = PHY_REG_TOP_RX_PPDU_STATE_12,
    PHY_REG_TOP_RX_PPDU_STATE_12_RX_TIMEOUT_CNT5_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_12_RX_TIMEOUT_CNT5_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_13                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 13, // 0x4008_8434
    PHY_REG_TOP_RX_PPDU_STATE_13_RX_TIMEOUT_CNT6         = PHY_REG_TOP_RX_PPDU_STATE_13,
    PHY_REG_TOP_RX_PPDU_STATE_13_RX_TIMEOUT_CNT6_SHIFT   = 0,
    PHY_REG_TOP_RX_PPDU_STATE_13_RX_TIMEOUT_CNT6_MASK    = 0xffffffff,

    PHY_REG_TOP_RX_PPDU_STATE_14                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 14, // 0x4008_8438
    PHY_REG_TOP_RX_PPDU_STATE_14_RX_PPDU_STATE           = PHY_REG_TOP_RX_PPDU_STATE_14,
    PHY_REG_TOP_RX_PPDU_STATE_14_RX_PPDU_STATE_SHIFT     = 0,
    PHY_REG_TOP_RX_PPDU_STATE_14_RX_PPDU_STATE_MASK      = 0x0000001f,
    PHY_REG_TOP_RX_PPDU_STATE_14_FLAG_DBE_DATFIELD       = PHY_REG_TOP_RX_PPDU_STATE_14,
    PHY_REG_TOP_RX_PPDU_STATE_14_FLAG_DBE_DATFIELD_SHIFT = 5,
    PHY_REG_TOP_RX_PPDU_STATE_14_FLAG_DBE_DATFIELD_MASK  = 0x00000020,

    PHY_REG_TOP_RX_PPDU_STATE_15                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 15, // 0x4008_843C
    PHY_REG_TOP_RX_PPDU_STATE_15_DATA_SYM_CNT            = PHY_REG_TOP_RX_PPDU_STATE_15,
    PHY_REG_TOP_RX_PPDU_STATE_15_DATA_SYM_CNT_SHIFT      = 0,
    PHY_REG_TOP_RX_PPDU_STATE_15_DATA_SYM_CNT_MASK       = 0x000003ff,
    PHY_REG_TOP_RX_PPDU_STATE_15_N_SYM                   = PHY_REG_TOP_RX_PPDU_STATE_15,
    PHY_REG_TOP_RX_PPDU_STATE_15_N_SYM_SHIFT             = 16,
    PHY_REG_TOP_RX_PPDU_STATE_15_N_SYM_MASK              = 0x03ff0000,

    PHY_REG_TOP_RX_PPDU_STATE_16                         = PHY_REG_TOP_RX_PPDU_STATE + PHY_REG_SIZE * 16, // 0x4008_8440
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_RSSI          = PHY_REG_TOP_RX_PPDU_STATE_16,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_RSSI_SHIFT    = 0,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_RSSI_MASK     = 0x00000001,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_TIME          = PHY_REG_TOP_RX_PPDU_STATE_16,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_TIME_SHIFT    = 1,
    PHY_REG_TOP_RX_PPDU_STATE_16_FRAME_END_TIME_MASK     = 0x00000002,
    PHY_REG_TOP_RX_PPDU_STATE_16_FD_FRAME_END            = PHY_REG_TOP_RX_PPDU_STATE_16,
    PHY_REG_TOP_RX_PPDU_STATE_16_FD_FRAME_END_SHIFT      = 2,
    PHY_REG_TOP_RX_PPDU_STATE_16_FD_FRAME_END_MASK       = 0x00000004,

    PHY_SIM_TRX_MD                                       = PHY_REG_TOP_PHY_TEST_MD + PHY_REG_SIZE * 12, // 0x4008_8630

    //=====================================================
    //   AH AP ADDRESS
    //=====================================================

    //=====================================================
    //   PHY SUB-BLOCKS - DL_DBE (UL_DBE x) (0x4008_8800)
    //=====================================================
    PHY_REG_TOP_RXDBE_0                     = PHY_REG_TOP_RXDBE + PHY_REG_SIZE * 0,
    PHY_REG_TOP_RXDBE_0_WGT_CHUP            = PHY_REG_TOP_RXDBE_0,
    PHY_REG_TOP_RXDBE_0_WGT_CHUP_SHIFT      = 0,
    PHY_REG_TOP_RXDBE_0_WGT_CHUP_MASK       = 0x00000003,

    PHY_REG_TOP_RXDBE_1                     = PHY_REG_TOP_RXDBE + PHY_REG_SIZE * 1,
    PHY_REG_TOP_RXDBE_1_NOISE_EST_MIN       = PHY_REG_TOP_RXDBE_1,
    PHY_REG_TOP_RXDBE_1_NOISE_EST_MIN_SHIFT = 0,
    PHY_REG_TOP_RXDBE_1_NOISE_EST_MIN_MASK  = 0x03ffffff,

    //=====================================================
    //   PHY SUB-BLOCKS - TOPIF (0x4008_9000)
    //=====================================================
    PHY_REG_TOP_IF_CLKGEN_00                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 0, // 0x4008_9000
    PHY_REG_TOP_IF_CLKGEN_00_RX_OP_MODE                       = PHY_REG_TOP_IF_CLKGEN_00,
    PHY_REG_TOP_IF_CLKGEN_00_RX_OP_MODE_SHIFT                 = 0,
    PHY_REG_TOP_IF_CLKGEN_00_RX_OP_MODE_MASK                  = 0x00000001,
    PHY_REG_TOP_IF_CLKGEN_00_TX_OP_MODE                       = PHY_REG_TOP_IF_CLKGEN_00,
    PHY_REG_TOP_IF_CLKGEN_00_TX_OP_MODE_SHIFT                 = 1,
    PHY_REG_TOP_IF_CLKGEN_00_TX_OP_MODE_MASK                  = 0x00000002,

    PHY_REG_TOP_IF_CLKGEN_01                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 1, // 0x4008_9004
    PHY_REG_TOP_IF_CLKGEN_01_CLKBUF_EN_RFCAL                  = PHY_REG_TOP_IF_CLKGEN_01,
    PHY_REG_TOP_IF_CLKGEN_01_CLKBUF_EN_RFCAL_SHIFT            = 0,
    PHY_REG_TOP_IF_CLKGEN_01_CLKBUF_EN_RFCAL_MASK             = 0x00000001,

    PHY_REG_TOP_IF_CLKGEN_02                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 2, // 0x4008_9008
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x1              = PHY_REG_TOP_IF_CLKGEN_02,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x1_SHIFT        = 0,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x1_MASK         = 0x00000001,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x2              = PHY_REG_TOP_IF_CLKGEN_02,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x2_SHIFT        = 1,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x2_MASK         = 0x00000002,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x4              = PHY_REG_TOP_IF_CLKGEN_02,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x4_SHIFT        = 2,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_SIG_x4_MASK         = 0x00000004,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_OP_x4               = PHY_REG_TOP_IF_CLKGEN_02,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_OP_x4_SHIFT         = 3,
    PHY_REG_TOP_IF_CLKGEN_02_CLKBUF_EN_TX_OP_x4_MASK          = 0x00000008,

    PHY_REG_TOP_IF_CLKGEN_03                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 3, // 0x4008_900C
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_CS         = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_CS_SHIFT   = 0,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_CS_MASK    = 0x00000001,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_DFE1       = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_DFE1_SHIFT = 1,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_DFE1_MASK  = 0x00000002,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP4            = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP4_SHIFT      = 2,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP4_MASK       = 0x00000004,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2            = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_SHIFT      = 3,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2_OP2_MASK       = 0x00000008,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_CS           = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_CS_SHIFT     = 4,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_CS_MASK      = 0x00000010,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_DFE1         = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_DFE1_SHIFT   = 5,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_DFE1_MASK    = 0x00000020,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2              = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_SHIFT        = 6,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1_OP2_MASK         = 0x00000040,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_OP2_DFE1         = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_OP2_DFE1_SHIFT   = 7,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_OP2_DFE1_MASK    = 0x00000080,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_AGC              = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_AGC_SHIFT        = 8,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2_AGC_MASK         = 0x00000100,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4_AGC              = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4_AGC_SHIFT        = 9,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4_AGC_MASK         = 0x00000200,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_DFE2           = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_DFE2_SHIFT     = 10,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_DFE2_MASK      = 0x00000400,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2X1              = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2X1_SHIFT        = 11,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_DIV2X1_MASK         = 0x00000800,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2                = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_SHIFT          = 12,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X1X2_MASK           = 0x00001000,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_DBE            = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_DBE_SHIFT      = 13,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_DBE_MASK       = 0x00002000,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4                = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_SHIFT          = 14,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X2X4_MASK           = 0x00004000,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4X8                = PHY_REG_TOP_IF_CLKGEN_03,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4X8_SHIFT          = 15,
    PHY_REG_TOP_IF_CLKGEN_03_CLKBUF_EN_RX_X4X8_MASK           = 0x00008000,

    PHY_REG_TOP_IF_CLKGEN_04                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 4, // 0x4008_9010
    PHY_REG_TOP_IF_CLKGEN_05                                  = PHY_REG_TOP_IF_CLKGEN + PHY_REG_SIZE * 5, // 0x4008_9014

    PHY_REG_TOP_IF_TXFIFO_00                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 0, // 0x4008_9100
    PHY_REG_TOP_IF_TXFIFO_00_SW_AF_LVL                        = PHY_REG_TOP_IF_TXFIFO_00,
    PHY_REG_TOP_IF_TXFIFO_00_SW_AF_LVL_SHIFT                  = 0,
    PHY_REG_TOP_IF_TXFIFO_00_SW_AF_LVL_MASK                   = 0x0000001f,
    PHY_REG_TOP_IF_TXFIFO_00_MAX_LVL                          = PHY_REG_TOP_IF_TXFIFO_00,
    PHY_REG_TOP_IF_TXFIFO_00_MAX_LVL_SHIFT                    = 16,
    PHY_REG_TOP_IF_TXFIFO_00_MAX_LVL_MASK                     = 0x001f0000,

    PHY_REG_TOP_IF_TXFIFO_01                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 1, // 0x4008_9104
    PHY_REG_TOP_IF_TXFIFO_01_WR_CNT                           = PHY_REG_TOP_IF_TXFIFO_01,
    PHY_REG_TOP_IF_TXFIFO_01_WR_CNT_SHIFT                     = 0,
    PHY_REG_TOP_IF_TXFIFO_01_WR_CNT_MASK                      = 0x00003fff,

    PHY_REG_TOP_IF_TXFIFO_02                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 2, // 0x4008_9108
    PHY_REG_TOP_IF_TXFIFO_02_RD_CNT                           = PHY_REG_TOP_IF_TXFIFO_02,
    PHY_REG_TOP_IF_TXFIFO_02_RD_CNT_SHIFT                     = 0,
    PHY_REG_TOP_IF_TXFIFO_02_RD_CNT_MASK                      = 0x00003fff,

    PHY_REG_TOP_IF_TXFIFO_03                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 3, // 0x4008_910C
    PHY_REG_TOP_IF_TXFIFO_03_FULL_CNT                         = PHY_REG_TOP_IF_TXFIFO_03,
    PHY_REG_TOP_IF_TXFIFO_03_FULL_CNT_SHIFT                   = 0,
    PHY_REG_TOP_IF_TXFIFO_03_FULL_CNT_MASK                    = 0xffffffff,

    PHY_REG_TOP_IF_TXFIFO_04                                  = PHY_REG_TOP_IF_TXFIFO + PHY_REG_SIZE * 4, // 0x4008_9110
    PHY_REG_TOP_IF_TXFIFO_04_OVFL_CNT                         = PHY_REG_TOP_IF_TXFIFO_04,
    PHY_REG_TOP_IF_TXFIFO_04_OVFL_CNT_SHIFT                   = 0,
    PHY_REG_TOP_IF_TXFIFO_04_OVFL_CNT_MASK                    = 0xffffffff,

    // PHY_REG_TOP_ETC
    PHY_REG_TOP_IF_LOOPBACK                                   = PHY_REG_TOP_ETC + PHY_REG_SIZE * 0, // 0x4008_9170

    PHY_REG_TOP_IF_CONFIG_00                                  = PHY_REG_TOP_ETC + PHY_REG_SIZE * 4, // 0x4008_9180
    PHY_REG_TOP_IF_CONFIG_00_PRIM1M_LOC                       = PHY_REG_TOP_IF_CONFIG_00,
    PHY_REG_TOP_IF_CONFIG_00_PRIM1M_LOC_SHIFT                 = 0,
    PHY_REG_TOP_IF_CONFIG_00_PRIM1M_LOC_MASK                  = 0x00000003,

    PHY_REG_TOP_IF_RFCTRL                                     = PHY_REG_TOP_ETC + PHY_REG_SIZE * 12, // 0x4008_91A0
    //PHY_REG_ROMGEN                                            = PHY_REG_TOP_ETC + PHY_REG_SIZE * 3,
    //PHY_REG_ROMGEN_PKT_INTERVAL                               = PHY_REG_ROMGEN,
    //PHY_REG_ROMGEN_PKT_INTERVAL_SHIFT                         = 0,
    //PHY_REG_ROMGEN_PKT_INTERVAL_MASK                          = 0x0000ffff,
    //PHY_REG_ROMGEN_FORMAT_SEL                                 = PHY_REG_ROMGEN,
    //PHY_REG_ROMGEN_FORMAT_SEL_SHIFT                           = 16,
    //PHY_REG_ROMGEN_FORMAT_SEL_MASK                            = 0x00070000,
    //PHY_REG_ROMGEN_RCV_PKT                                    = PHY_REG_ROMGEN,
    //PHY_REG_ROMGEN_RCV_PKT_SHIFT                              = 20,
    //PHY_REG_ROMGEN_RCV_PKT_MASK                               = 0x00100000,
    //PHY_REG_ROMGEN_TRNS_PKT                                   = PHY_REG_ROMGEN,
    //PHY_REG_ROMGEN_TRNS_PKT_SHIFT                             = 21,
    //PHY_REG_ROMGEN_TRNS_PKT_MASK                              = 0x00200000,
    //PHY_REG_ROMGEN_PKT_GEN_ON                                 = PHY_REG_ROMGEN,
    //PHY_REG_ROMGEN_PKT_GEN_ON_SHIFT                           = 22,
    //PHY_REG_ROMGEN_PKT_GEN_ON_MASK                            = 0x00400000,

    // PHY_REG_TOP_IF_VMAC
    PHY_REG_TOPIF_VMACCFG0                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 0, // 0x4008_91B0
    PHY_REG_TOPIF_VMACCFG1                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 1, // 0x4008_91B4
    PHY_REG_TOPIF_VMACCFG2                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 2, // 0x4008_91B8
    PHY_REG_TOPIF_VMACCFG3                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 3, // 0x4008_91BC
    PHY_REG_TOPIF_VMACCFG4                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 4, // 0x4008_91C0
    PHY_REG_TOPIF_VMACCFG5                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 5, // 0x4008_91C4
    PHY_REG_TOPIF_VMACCFG6                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 6, // 0x4008_91C8
    PHY_REG_TOPIF_VMACCFG7                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 7, // 0x4008_91CC
    PHY_REG_TOPIF_VMACCFG8                                    = PHY_REG_TOP_IF_VMAC + PHY_REG_SIZE * 8, // 0x4008_91D0


    //PHY_REG_TOP_ETC_CONFIG0                                   = PHY_REG_TOP_ETC + PHY_REG_SIZE * 1,
    //PHY_REG_TOP_ETC_CONFIG0_RX_PRIM_CH_LOC                    = PHY_REG_TOP_ETC_CONFIG0,
    //PHY_REG_TOP_ETC_CONFIG0_RX_PRIM_CH_LOC_SHIFT              = 0,
    //PHY_REG_TOP_ETC_CONFIG0_RX_PRIM_CH_LOC_MASK               = 0x00000003,

    //=====================================================
    //    PHY_REG_TXDFE (0x4008_A000)
    //=====================================================
    // PHY_REG_TXDFE_LPF
    PHY_REG_TXDFE_LPF_CHPOS           = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 0, // 0x4008_A000
    PHY_REG_TXDFE_LPF_TX_DIG_MIX_ON   = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 1, // 0x4008_A004
    PHY_REG_TXDFE_LPF_TX_UPP_LOW_SWAP = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 2, // 0x4008_A008

    PHY_REG_TXDFE_LPF_TX1M_USE2M_FLT  = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 4, // 0x4008_A010
    PHY_REG_TXDFE_LPF_TX_DAC_4X       = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 5, // 0x4008_A014
    PHY_REG_TXDFE_LPF_TX_DIGITAL_GAIN = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 6, // 0x4008_A018

    PHY_REG_TXDFE_LPF_THR_BPSK        = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 8, // 0x4008_A020
    PHY_REG_TXDFE_LPF_THR_QPSK        = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 9, // 0x4008_A024
    PHY_REG_TXDFE_LPF_THR_16QAM       = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 10, // 0x4008_A028
    PHY_REG_TXDFE_LPF_THR_64QAM       = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 11, // 0x4008_A02C
    PHY_REG_TXDFE_LPF_PGAIN_BPSK      = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 12, // 0x4008_A030
    PHY_REG_TXDFE_LPF_PGAIN_QPSK      = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 13, // 0x4008_A034
    PHY_REG_TXDFE_LPF_PGAIN_16QAM     = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 14, // 0x4008_A038
    PHY_REG_TXDFE_LPF_PGAIN_64QAM     = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 15, // 0x4008_A03C
    PHY_REG_TXDFE_LPF_CFR_CTRL        = PHY_REG_TXDFE_LPF + PHY_REG_SIZE * 16, // 0x4008_A040

    // PHY_REG_TXDFE_CAL
    PHY_REG_TXDFE_CAL_TXIQ_PARA0      = PHY_REG_TXDFE_CAL + PHY_REG_SIZE * 0, // 0x4008_A400
    PHY_REG_TXDFE_CAL_TXIQ_PARA1      = PHY_REG_TXDFE_CAL + PHY_REG_SIZE * 1, // 0x4008_A404
    PHY_REG_TXDFE_CAL_TXLO_PARA_I     = PHY_REG_TXDFE_CAL + PHY_REG_SIZE * 2, // 0x4008_A408
    PHY_REG_TXDFE_CAL_TXLO_PARA_Q     = PHY_REG_TXDFE_CAL + PHY_REG_SIZE * 3, // 0x4008_A40C

    //=====================================================
    //    PHY_REG_RXDFE (0x4008_C000)
    //=====================================================
    PHY_REG_RXDFE_CTRL_SYNC_POS_OFFSET                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 0, // 0x4008_C000
    PHY_REG_RXDFE_CTRL_SIMUL_TX_SUPP                                  = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 1, // 0x4008_C004
    PHY_REG_RXDFE_CTRL_CCA_LVL_TYPE                                   = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 2, // 0x4008_C008
    PHY_REG_RXDFE_CTRL_RX_LATENCY                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 3, // 0x4008_C00C
    PHY_REG_RXDFE_CTRL_DC_RES_TO_AGC_IN                               = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 4, // 0x4008_C010

    PHY_REG_RXDFE_CTRL_REF_PWR_RCPI                                   = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 7, // 0x4008_C01C
    PHY_REG_RXDFE_CTRL_PKT_LOSS_THRD                                  = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 8, // 0x4008_C020

    PHY_REG_RXDFE_CTRL_CCA_THRD_1                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 9, // 0x4008_C024
    PHY_REG_RXDFE_CTRL_CCA_THRD_2                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 10, // 0x4008_C028
    PHY_REG_RXDFE_CTRL_CCA_THRD_3                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 11, // 0x4008_C02C

    PHY_REG_RXDFE_CTRL_CS_CONFIG                                      = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 20, // 0x4008_C050
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_SEC1                         = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_SEC1_SHIFT                   = 0,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_SEC1_MASK                    = 0x00000001,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_PRI1                         = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_PRI1_SHIFT                   = 1,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_PWR_PRI1_MASK                    = 0x00000002,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_2M                          = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_2M_SHIFT                    = 2,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_2M_MASK                     = 0x00000004,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_1M                          = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_1M_SHIFT                    = 3,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_CORR_1M_MASK                     = 0x00000008,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_SAT                              = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_SAT_SHIFT                        = 4,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_SAT_MASK                         = 0x00000010,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_THR_INI_SIG_DET                      = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_THR_INI_SIG_DET_SHIFT                = 8,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_THR_INI_SIG_DET_MASK                 = 0x0000ff00,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_DELAY                            = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_DELAY_SHIFT                      = 16,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DET_DELAY_MASK                       = 0x00ff0000,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DUMMY_CS_SEL                         = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DUMMY_CS_SEL_SHIFT                   = 28,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_DUMMY_CS_SEL_MASK                    = 0x10000000,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_CS_ENA                               = PHY_REG_RXDFE_CTRL_CS_CONFIG,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_CS_ENA_SHIFT                         = 29,
    PHY_REG_RXDFE_CTRL_CS_CONFIG_CS_ENA_MASK                          = 0x20000000,

    PHY_REG_RXDFE_CTRL_AGC_CONFIG                                     = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 21, // 0x4008_C054
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_LOW_GAIN                            = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_LOW_GAIN_SHIFT                      = 0,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_LOW_GAIN_MASK                       = 0x000000ff,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_GAIN                           = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_GAIN_SHIFT                     = 8,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_GAIN_MASK                      = 0x0000ff00,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_DELAY                           = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_DELAY_SHIFT                     = 16,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_DELAY_MASK                      = 0x0fff0000,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_DUMMY_AGC_SEL                       = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_DUMMY_AGC_SEL_SHIFT                 = 28,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_DUMMY_AGC_SEL_MASK                  = 0x10000000,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_ENA                             = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_ENA_SHIFT                       = 29,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_AGC_ENA_MASK                        = 0x20000000,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_RSSI_SIG                       = PHY_REG_RXDFE_CTRL_AGC_CONFIG,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_RSSI_SIG_SHIFT                 = 31,
    PHY_REG_RXDFE_CTRL_AGC_CONFIG_HIGH_RSSI_SIG_MASK                  = 0x80000000,

    PHY_REG_RXDFE_CTRL_SYNC_CONFIG                                    = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 23, // 0x4008_C05C
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_OFFSET                        = PHY_REG_RXDFE_CTRL_SYNC_CONFIG,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_OFFSET_SHIFT                  = 0,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_OFFSET_MASK                   = 0x000000ff,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_1M_2M_PPDU                         = PHY_REG_RXDFE_CTRL_SYNC_CONFIG,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_1M_2M_PPDU_SHIFT                   = 8,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_1M_2M_PPDU_MASK                    = 0x00000100,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_DUMMY_SYNC_SEL                     = PHY_REG_RXDFE_CTRL_SYNC_CONFIG,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_DUMMY_SYNC_SEL_SHIFT               = 28,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_DUMMY_SYNC_SEL_MASK                = 0x10000000,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_ENA                           = PHY_REG_RXDFE_CTRL_SYNC_CONFIG,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_ENA_SHIFT                     = 29,
    PHY_REG_RXDFE_CTRL_SYNC_CONFIG_SYNC_ENA_MASK                      = 0x20000000,

    PHY_REG_RXDFE_CTRL_FCFO_CONFIG                                    = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 24, // 0x4008_C060
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_TIME_OFFSET                   = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_TIME_OFFSET_SHIFT             = 0,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_TIME_OFFSET_MASK              = 0x00000fff,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_1M_2M_PPDU                         = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_1M_2M_PPDU_SHIFT                   = 12,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_1M_2M_PPDU_MASK                    = 0x00001000,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_VALUE                         = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_VALUE_SHIFT                   = 16,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_VALUE_MASK                    = 0x0fff0000,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_DUMMY_FCFO_SEL                     = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_DUMMY_FCFO_SEL_SHIFT               = 28,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_DUMMY_FCFO_SEL_MASK                = 0x10000000,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_ENA                           = PHY_REG_RXDFE_CTRL_FCFO_CONFIG,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_ENA_SHIFT                     = 29,
    PHY_REG_RXDFE_CTRL_FCFO_CONFIG_FCFO_ENA_MASK                      = 0x20000000,

    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1                              = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 25, // 0x4008_C064
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SYM                      = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SYM_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SYM_MASK                 = 0x000003ff,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SS                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SS_SHIFT                 = 10,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_NUM_SS_MASK                  = 0x00000c00,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SIG_CRC_ERROR                = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SIG_CRC_ERROR_SHIFT          = 12,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SIG_CRC_ERROR_MASK           = 0x00001000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SHR_LNG_ERROR                = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SHR_LNG_ERROR_SHIFT          = 13,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_SHR_LNG_ERROR_MASK           = 0x00002000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_LTF_ERROR               = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_LTF_ERROR_SHIFT         = 14,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_LTF_ERROR_MASK          = 0x00004000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_SIG1_ERROR              = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_SIG1_ERROR_SHIFT        = 15,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_SIG1_ERROR_MASK         = 0x00008000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_DET_TIME_OFFSET         = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_DET_TIME_OFFSET_SHIFT   = 16,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG1_MODE_DET_TIME_OFFSET_MASK    = 0xffff0000,

    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2                              = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 26, // 0x4008_C068
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FREQD_ERROR                  = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FREQD_ERROR_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FREQD_ERROR_MASK             = 0x00000001,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_USE_SIG                      = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_USE_SIG_SHIFT                = 1,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_USE_SIG_MASK                 = 0x00000002,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_NDPCMAC_INT                  = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_NDPCMAC_INT_SHIFT            = 3,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_NDPCMAC_INT_MASK             = 0x00000008,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FORMAT_LENGTH                = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FORMAT_LENGTH_SHIFT          = 4,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_FORMAT_LENGTH_MASK           = 0x00000010,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RSRVD_SIG_IND                = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RSRVD_SIG_IND_SHIFT          = 5,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RSRVD_SIG_IND_MASK           = 0x00000020,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UL_IND                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UL_IND_SHIFT                 = 6,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UL_IND_MASK                  = 0x00000040,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UNSUPPORTED                  = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UNSUPPORTED_SHIFT            = 7,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_UNSUPPORTED_MASK             = 0x00000080,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SHR_GI                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SHR_GI_SHIFT                 = 8,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SHR_GI_MASK                  = 0x00000100,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RID_NO_ACK                   = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RID_NO_ACK_SHIFT             = 9,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_RID_NO_ACK_MASK              = 0x00000200,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_ID_MATCH                     = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_ID_MATCH_SHIFT               = 10,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_ID_MATCH_MASK                = 0x00000400,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_MODULATION                   = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_MODULATION_SHIFT             = 11,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_MODULATION_MASK              = 0x00000800,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_POS                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_POS_SHIFT                 = 12,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_POS_MASK                  = 0x00003000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_BW                        = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_BW_SHIFT                  = 14,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_BW_MASK                   = 0x00004000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_MOD                       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_MOD_SHIFT                 = 15,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_CH_MOD_MASK                  = 0x00008000,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SIG_DECODE_TIME_OFFSET       = PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SIG_DECODE_TIME_OFFSET_SHIFT = 16,
    PHY_REG_RXDFE_CTRL_PHYTOP_DUMMY_CFG2_SIG_DECODE_TIME_OFFSET_MASK  = 0xffff0000,

    PHY_REG_RXDFE_CTRL_RDFE_IDLE_TIME                                 = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 28, // 0x4008_C070
    PHY_REG_RXDFE_CTRL_RDFE_SYNC_WAIT_TIME                            = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 31, // 0x4008_C07C
    PHY_REG_RXDFE_CTRL_RDFE_RSSI_WAIT_TIME                            = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 40, // 0x4008_C0A0

    PHY_REG_RXDFE_CTRL_RDFE_MON_CFG                                   = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 44, // 0x4008_C0B0
    PHY_REG_RXDFE_CTRL_RDFE_MON_CFG_RESET                             = PHY_REG_RXDFE_CTRL_RDFE_MON_CFG,
    PHY_REG_RXDFE_CTRL_RDFE_MON_CFG_RESET_SHIFT                       = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_CFG_RESET_MASK                        = 0x00000003,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 45, // 0x4008_C0B4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00_CS_MON_01                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00_CS_MON_01_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_00_CS_MON_01_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 46, // 0x4008_C0B8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01_CS_MON_02                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01_CS_MON_02_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_01_CS_MON_02_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 47, // 0x4008_C0BC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02_CS_MON_03                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02_CS_MON_03_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_02_CS_MON_03_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 48, // 0x4008_C0C0
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03_CS_MON_04                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03_CS_MON_04_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_03_CS_MON_04_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 49, // 0x4008_C0C4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04_CS_MON_05                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04_CS_MON_05_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_04_CS_MON_05_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 50, // 0x4008_C0C8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05_AGC_MON_01                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05_AGC_MON_01_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_05_AGC_MON_01_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 51, // 0x4008_C0CC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06_AGC_MON_02                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06_AGC_MON_02_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_06_AGC_MON_02_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 52, // 0x4008_C0D0
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07_SYNC_MON_01                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07_SYNC_MON_01_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_07_SYNC_MON_01_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 53, // 0x4008_C0D4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08_SYNC_MON_02                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08_SYNC_MON_02_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_08_SYNC_MON_02_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 54, // 0x4008_C0D8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09_S1G_1M_MON_01                  = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09_S1G_1M_MON_01_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_09_S1G_1M_MON_01_MASK             = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 55, // 0x4008_C0DC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10_S1G_1M_MON_02                  = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10_S1G_1M_MON_02_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_10_S1G_1M_MON_02_MASK             = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 56, // 0x4008_C0E0
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11_SYNC_MON_03                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11_SYNC_MON_03_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_11_SYNC_MON_03_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 57, // 0x4008_C0E4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12_SHTLNG_MON_01                  = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12_SHTLNG_MON_01_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_12_SHTLNG_MON_01_MASK             = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 58, // 0x4008_C0E8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13_SHTLNG_MON_02                  = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13_SHTLNG_MON_02_SHIFT            = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_13_SHTLNG_MON_02_MASK             = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 59, // 0x4008_C0EC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14_RSSI_MON_01                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14_RSSI_MON_01_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_14_RSSI_MON_01_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 60, // 0x4008_C0F0
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15_SIG_MON_01                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15_SIG_MON_01_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_15_SIG_MON_01_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 61, // 0x4008_C0F4
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16_SIG_MON_02                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16_SIG_MON_02_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_16_SIG_MON_02_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 62, // 0x4008_C0F8
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17_SIG_MON_03                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17_SIG_MON_03_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_17_SIG_MON_03_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 63, // 0x4008_C0FC
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18_SIG_MON_04                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18_SIG_MON_04_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_18_SIG_MON_04_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 64, // 0x4008_C100
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19_SIG_MON_05                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19_SIG_MON_05_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_19_SIG_MON_05_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 65, // 0x4008_C104
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20_SIG_MON_06                     = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20_SIG_MON_06_SHIFT               = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_20_SIG_MON_06_MASK                = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 66, // 0x4008_C108
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21_CHNL_MON_01                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21_CHNL_MON_01_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_21_CHNL_MON_01_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 67, // 0x4008_C10C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22_CHNL_MON_02                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22_CHNL_MON_02_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_22_CHNL_MON_02_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 68, // 0x4008_C110
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23_CHNL_MON_03                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23_CHNL_MON_03_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_23_CHNL_MON_03_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 69, // 0x4008_C114
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24_CHNL_MON_04                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24_CHNL_MON_04_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_24_CHNL_MON_04_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 70, // 0x4008_C118
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25_CHNL_MON_05                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25_CHNL_MON_05_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_25_CHNL_MON_05_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 71, // 0x4008_C11C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26_CHNL_MON_06                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26_CHNL_MON_06_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_26_CHNL_MON_06_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 72, // 0x4008_C120
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27_CHNL_MON_07                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27_CHNL_MON_07_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_27_CHNL_MON_07_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 73, // 0x4008_C124
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28_CHNL_MON_08                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28_CHNL_MON_08_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_28_CHNL_MON_08_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 74, // 0x4008_C128
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29_CHNL_MON_09                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29_CHNL_MON_09_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_29_CHNL_MON_09_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 75, // 0x4008_C12C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30_CHNL_MON_10                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30_CHNL_MON_10_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_30_CHNL_MON_10_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 76, // 0x4008_C130
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31_CHNL_MON_11                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31_CHNL_MON_11_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_31_CHNL_MON_11_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 77, // 0x4008_C134
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32_CHNL_MON_12                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32_CHNL_MON_12_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_32_CHNL_MON_12_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 78, // 0x4008_C138
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33_CHNL_MON_13                    = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33_CHNL_MON_13_SHIFT              = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_33_CHNL_MON_13_MASK               = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_34                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 79, // 0x4008_C13C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_35                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 80, // 0x4008_C140
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_36                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 81, // 0x4008_C144
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_37                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 82, // 0x4008_C148

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 83, // 0x4008_C14C
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38_RXDFE_MON                      = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38_RXDFE_MON_SHIFT                = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_38_RXDFE_MON_MASK                 = 0xffffffff,

    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39                                = PHY_REG_RXDFE_CTRL + PHY_REG_SIZE * 84, // 0x4008_C150
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39_CCA_MON                        = PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39_CCA_MON_SHIFT                  = 0,
    PHY_REG_RXDFE_CTRL_RDFE_MON_LOG_39_CCA_MON_MASK                   = 0xffffffff,

    // PHY_REG_RXDFE_AGC (0x4008_C400)
    PHY_REG_RXDFE_AGC_CAL_LIMIT                                       = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 0, // 0x4008_C400
    PHY_REG_RXDFE_AGC_CAL_OPT                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 1, // 0x4008_C404
    PHY_REG_RXDFE_AGC_RX_SET_TIME                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 2, // 0x4008_C408
    PHY_REG_RXDFE_AGC_MANUAL_RF_RSSI                                  = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 3, // 0x4008_C40C
    PHY_REG_RXDFE_AGC_ADC_SAT_INT_THR                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 4, // 0x4008_C410
    PHY_REG_RXDFE_AGC_ADC_SAT_EXT                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 5, // 0x4008_C414
    PHY_REG_RXDFE_AGC_AGCWAIT                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 6, // 0x4008_C418
    PHY_REG_RXDFE_AGC_AGCREF_NOISE                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 7, // 0x4008_C41C
    PHY_REG_RXDFE_AGC_AGCREF_AAMP                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 8, // 0x4008_C420
    PHY_REG_RXDFE_AGC_AGCREF_DAMP                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 9, // 0x4008_C424
    PHY_REG_RXDFE_AGC_AGCON                                           = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 10, // 0x4008_C428
    PHY_REG_RXDFE_AGC_AGCGAIN_INIT                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 11, // 0x4008_C42C
    PHY_REG_RXDFE_AGC_AGCSTEP_SMALL                                   = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 12, // 0x4008_C430
    PHY_REG_RXDFE_AGC_AGCSTEP_LNA                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 13, // 0x4008_C434
    PHY_REG_RXDFE_AGC_AGCSTEP_VGA                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 14, // 0x4008_C438
    PHY_REG_RXDFE_AGC_AGCSTEP_ADC                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 15, // 0x4008_C43C
    PHY_REG_RXDFE_AGC_AGCSTEP_DAMP                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 16, // 0x4008_C440
    PHY_REG_RXDFE_AGC_RX_MAX_GAIN                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 17, // 0x4008_C444
    PHY_REG_RXDFE_AGC_UNLOCK                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 18, // 0x4008_C448
    PHY_REG_RXDFE_AGC_LOCK                                            = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 19, // 0x4008_C44C
    PHY_REG_RXDFE_AGC_UNCAL                                           = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 20, // 0x4008_C450
    PHY_REG_RXDFE_AGC_CAL                                             = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 21, // 0x4008_C454
    PHY_REG_RXDFE_AGC_INITIAL_DB_GAIN                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 22, // 0x4008_C458
    PHY_REG_RXDFE_AGC_RF_SEL                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 23, // 0x4008_C45C
    PHY_REG_RXDFE_AGC_LNA_INIT                                        = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 24, // 0x4008_C460

    PHY_REG_RXDFE_AGC_MANUAL_DB_GCTRL_ON                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 33, // 0x4008_C484
    PHY_REG_RXDFE_AGC_MANUAL_DB_GAIN                                  = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 34, // 0x4008_C488
    PHY_REG_RXDFE_AGC_VGA_GAIN_STEP                                   = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 35, // 0x4008_C48C
    PHY_REG_RXDFE_AGC_DAMP_ON                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 36, // 0x4008_C490
    PHY_REG_RXDFE_AGC_DAMP_SAT_THR                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 37, // 0x4008_C494
    PHY_REG_RXDFE_AGC_RXGAIN_MEM_TYPE                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 38, // 0x4008_C498
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_ENABLE                            = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 39, // 0x4008_C49C
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_ADDR                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 40, // 0x4008_C4A0
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_DATA                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 41, // 0x4008_C4A4
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_LNA                               = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 42, // 0x4008_C4A8
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_VGA1                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 43, // 0x4008_C4AC
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_VGA2                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 44, // 0x4008_C4B0
    PHY_REG_RXDFE_AGC_RXGAIN_LUT_WR_VGA3                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 45, // 0x4008_C4B4
    PHY_REG_RXDFE_AGC_NC_DONE                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 46, // 0x4008_C4B8
    PHY_REG_RXDFE_AGC_NC_OUT                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 47, // 0x4008_C4BC
    PHY_REG_RXDFE_AGC_IC_DONE                                         = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 48, // 0x4008_C4C0
    PHY_REG_RXDFE_AGC_IC_OUT                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 49, // 0x4008_C4C4
    PHY_REG_RXDFE_AGC_NIC_CAL_EN                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 50, // 0x4008_C4C8
    PHY_REG_RXDFE_AGC_NIC_EN                                          = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 51, // 0x4008_C4CC
    PHY_REG_RXDFE_AGC_NC_EN_DELAY                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 52, // 0x4008_C4D0
    PHY_REG_RXDFE_AGC_NIC_CNT_THR_OPT                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 53, // 0x4008_C4D4
    PHY_REG_RXDFE_AGC_PREV_ST_NC_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 54, // 0x4008_C4D8
    PHY_REG_RXDFE_AGC_CURR_ST_NC_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 55, // 0x4008_C4DC
    PHY_REG_RXDFE_AGC_PREV_ST_IC_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 56, // 0x4008_C4E0
    PHY_REG_RXDFE_AGC_CURR_ST_IC_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 57, // 0x4008_C4E4
    PHY_REG_RXDFE_AGC_DISABLE_ST_COND                                 = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 58, // 0x4008_C4E8
    PHY_REG_RXDFE_AGC_NIC_INPUT_MODE                                  = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 59, // 0x4008_C4EC
    PHY_REG_RXDFE_AGC_NIC_DAMP_INPUT_LOC                              = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 60, // 0x4008_C4F0
    PHY_REG_RXDFE_AGC_GV_DELAY                                        = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 61, // 0x4008_C4F4
    PHY_REG_RXDFE_AGC_NIC_SAT_INT                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 62, // 0x4008_C4F8
    PHY_REG_RXDFE_AGC_RX_MIN_GAIN                                     = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 63, // 0x4008_C4FC
    PHY_REG_RXDFE_AGC_RX_IDLE_TIME_CNT_THR                            = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 64, // 0x4008_C500
    PHY_REG_RXDFE_AGC_GCAL_TRK1_UPD_THR                               = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 65, // 0x4008_C504
    PHY_REG_RXDFE_AGC_GCAL_TRK2_UPD_THR                               = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 66, // 0x4008_C508
    PHY_REG_RXDFE_AGC_GCAL_WAIT_EN                                    = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 67, // 0x4008_C50C
    PHY_REG_RXDFE_AGC_GCAL_WAIT1                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 68, // 0x4008_C510
    PHY_REG_RXDFE_AGC_GCAL_WAIT2                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 69, // 0x4008_C514
    PHY_REG_RXDFE_AGC_GCAL_WAIT3                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 70, // 0x4008_C518
    PHY_REG_RXDFE_AGC_3RD_OPTION                                      = PHY_REG_RXDFE_AGC + PHY_REG_SIZE * 71, // 0x4008_C51C

    // PHY_REG_RXDFE_LPF (0x4008_C800)
    PHY_REG_RXDFE_LPF_IS1MCEN                                         = PHY_REG_RXDFE_LPF + PHY_REG_SIZE * 0, // 0x4008_C800
    PHY_REG_RXDFE_LPF_UPPLOW_SWAP                                     = PHY_REG_RXDFE_LPF + PHY_REG_SIZE * 1, // 0x4008_C804
    PHY_REG_RXDFE_LPF_LOWIF_EN                                        = PHY_REG_RXDFE_LPF + PHY_REG_SIZE * 2, // 0x4008_C808
    PHY_REG_RXDFE_LPF_LOWIF_POS                                       = PHY_REG_RXDFE_LPF + PHY_REG_SIZE * 3, // 0x4008_C80C

    // PHY_REG_RXDFE_SYNC_CFO (0x4008_CC00)
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD                               = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 0, // 0x4008_CC00
    //PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_1                             = PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD,
    //PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_1_SHIFT                       = 0,
    //PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_1_MASK                        = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_2                             = PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_2_SHIFT                       = 8,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_2_MASK                        = 0x00003f00,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_3                             = PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_3_SHIFT                       = 16,
    PHY_REG_RXDFE_SYNC_CFO_1M_THRESHOLD_3_MASK                        = 0x003f0000,

    PHY_REG_RXDFE_SYNC_CFO_1M_STF                                     = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 1, // 0x4008_CC04
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_TO_CNT                              = PHY_REG_RXDFE_SYNC_CFO_1M_STF,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_TO_CNT_SHIFT                        = 0,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_TO_CNT_MASK                         = 0x000001ff,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_CHK_CNT                             = PHY_REG_RXDFE_SYNC_CFO_1M_STF,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_CHK_CNT_SHIFT                       = 16,
    PHY_REG_RXDFE_SYNC_CFO_1M_STF_CHK_CNT_MASK                        = 0x01ff0000,

    PHY_REG_RXDFE_SYNC_CFO_1M_STF_WAIT                                = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 2, // 0x4008_CC08

    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 3, // 0x4008_CC0C
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_TO_CNT                            = PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_TO_CNT_SHIFT                      = 0,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_TO_CNT_MASK                       = 0x000000ff,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_CONFIRM_CNT                       = PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_CONFIRM_CNT_SHIFT                 = 8,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_CONFIRM_CNT_MASK                  = 0x0000ff00,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_2ND_WAIT                          = PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_2ND_WAIT_SHIFT                    = 16,
    PHY_REG_RXDFE_SYNC_CFO_1M_FSYNC_2ND_WAIT_MASK                     = 0x00ff0000,

    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 4, // 0x4008_CC10
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_IDLE_CNT                          = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_IDLE_CNT_SHIFT                    = 0,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_IDLE_CNT_MASK                     = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR1                              = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR1_SHIFT                        = 8,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR1_MASK                         = 0x00003f00,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_WAIT4                             = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_WAIT4_SHIFT                       = 16,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_WAIT4_MASK                        = 0x003f0000,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR2                              = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR2_SHIFT                        = 24,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_1_DUR2_MASK                         = 0x3f000000,

    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 5, // 0x4008_CC14
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_DUR3                              = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_DUR3_SHIFT                        = 0,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_DUR3_MASK                         = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_WAIT3                             = PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_WAIT3_SHIFT                       = 8,
    PHY_REG_RXDFE_SYNC_CFO_1M_CFO_2_WAIT3_MASK                        = 0x0000ff00,

    PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD                               = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 8, // 0x4008_CC20
    //PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_1                             = PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD,
    //PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_1_SHIFT                       = 0,
    //PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_1_MASK                        = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_3                             = PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD,
    PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_3_SHIFT                       = 8,
    PHY_REG_RXDFE_SYNC_CFO_2M_THRESHOLD_3_MASK                        = 0x00003f00,

    PHY_REG_RXDFE_SYNC_CFO_2M_STF_WAIT                                = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 9, // 0x4008_CC24

    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 10, // 0x4008_CC28
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_TO_CNT                            = PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_TO_CNT_SHIFT                      = 0,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_TO_CNT_MASK                       = 0x000000ff,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_CONFIRM_CNT                       = PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_CONFIRM_CNT_SHIFT                 = 8,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_CONFIRM_CNT_MASK                  = 0x0000ff00,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_2ND_WAIT                          = PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_2ND_WAIT_SHIFT                    = 16,
    PHY_REG_RXDFE_SYNC_CFO_2M_FSYNC_2ND_WAIT_MASK                     = 0x00ff0000,

    PHY_REG_RXDFE_SYNC_CFO_2M_CFO                                     = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 11, // 0x4008_CC2C
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_IDLE_CNT                            = PHY_REG_RXDFE_SYNC_CFO_2M_CFO,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_IDLE_CNT_SHIFT                      = 0,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_IDLE_CNT_MASK                       = 0x0000003f,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR1                                = PHY_REG_RXDFE_SYNC_CFO_2M_CFO,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR1_SHIFT                          = 8,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR1_MASK                           = 0x00003f00,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR2                                = PHY_REG_RXDFE_SYNC_CFO_2M_CFO,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR2_SHIFT                          = 16,
    PHY_REG_RXDFE_SYNC_CFO_2M_CFO_DUR2_MASK                           = 0x003f0000,

    PHY_REG_RXDFE_SYNC_CFO_CFOERR                                     = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 12, // 0x4008_CC30

    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 13, // 0x4008_CC34
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP2                               = PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP2_SHIFT                         = 0,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP2_MASK                          = 0x000001ff,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP4                               = PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP4_SHIFT                         = 16,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY1M_OP4_MASK                          = 0x01ff0000,

    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 14, // 0x4008_CC38
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP2                               = PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP2_SHIFT                         = 0,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP2_MASK                          = 0x000001ff,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP4                               = PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP4_SHIFT                         = 16,
    PHY_REG_RXDFE_SYNC_CFO_FLTDLY2M_OP4_MASK                          = 0x01ff0000,

    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN                                   = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 15, // 0x4008_CC3C
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_1M                                = PHY_REG_RXDFE_SYNC_CFO_XCORRMIN,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_1M_SHIFT                          = 0,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_1M_MASK                           = 0x0000ffff,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_2M                                = PHY_REG_RXDFE_SYNC_CFO_XCORRMIN,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_2M_SHIFT                          = 16,
    PHY_REG_RXDFE_SYNC_CFO_XCORRMIN_2M_MASK                           = 0xffff0000,

    PHY_REG_RXDFE_SYNC_CFO_FSYNCD                                     = PHY_REG_RXDFE_SYNC_CFO + PHY_REG_SIZE * 16, // 0x4008_CC40
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP2                              = PHY_REG_RXDFE_SYNC_CFO_FSYNCD,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP2_SHIFT                        = 0,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP2_MASK                         = 0x0000001f,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP4                              = PHY_REG_RXDFE_SYNC_CFO_FSYNCD,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP4_SHIFT                        = 8,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_1M_OP4_MASK                         = 0x00001f00,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP2                              = PHY_REG_RXDFE_SYNC_CFO_FSYNCD,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP2_SHIFT                        = 16,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP2_MASK                         = 0x001f0000,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP4                              = PHY_REG_RXDFE_SYNC_CFO_FSYNCD,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP4_SHIFT                        = 24,
    PHY_REG_RXDFE_SYNC_CFO_FSYNCD_2M_OP4_MASK                         = 0x1f000000,

    // PHY_REG_RXDFE_TRK (0x4008_D000)
    PHY_REG_RXDFE_TRK_CONV_RATIO1                                     = PHY_REG_RXDFE_TRK + PHY_REG_SIZE * 0, // 0x4008_D000
    PHY_REG_RXDFE_TRK_CONV_RATIO2                                     = PHY_REG_RXDFE_TRK + PHY_REG_SIZE * 1, // 0x4008_D004
    PHY_REG_RXDFE_TRK_CONV_RATIO3                                     = PHY_REG_RXDFE_TRK + PHY_REG_SIZE * 2, // 0x4008_D008
    PHY_REG_RXDFE_TRK_CFO_RF_BIAS                                     = PHY_REG_RXDFE_TRK + PHY_REG_SIZE * 3, // 0x4008_D00C

    // PHY_REG_RXDFE_CS (0x4008_D400)
    PHY_REG_RXDFE_CS_CHK_DLY_EN                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 0, // 0x4008_D400
    PHY_REG_RXDFE_CS_CHK_DLY_CNT                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 1, // 0x4008_D404
    PHY_REG_RXDFE_CS_ENABLE                                           = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 2, // 0x4008_D408
    PHY_REG_RXDFE_CS_SAT_THR                                          = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 3, // 0x4008_D40C
    PHY_REG_RXDFE_CS_SAT_DET_CNT                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 4, // 0x4008_D410
    PHY_REG_RXDFE_CS_PWR_WGT                                          = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 5, // 0x4008_D414
    PHY_REG_RXDFE_CS_DIV_THR_1M                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 6, // 0x4008_D418
    PHY_REG_RXDFE_CS_DIV_THR_2M                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 7, // 0x4008_D41C
    PHY_REG_RXDFE_CS_XCOR_THR_1M                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 8, // 0x4008_D420
    PHY_REG_RXDFE_CS_XCOR_THR_2M                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 9, // 0x4008_D424
    PHY_REG_RXDFE_CS_PWR_THR_1M                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 10, // 0x4008_D428
    PHY_REG_RXDFE_CS_PWR_THR_2M                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 11, // 0x4008_D42C
    PHY_REG_RXDFE_CS_XCOR_OUT_SEL                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 12, // 0x4008_D430
    PHY_REG_RXDFE_CS_ACC_NO                                           = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 13, // 0x4008_D434
    PHY_REG_RXDFE_CS_2ND_DET_CNT                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 14, // 0x4008_D438
    PHY_REG_RXDFE_CS_2ND_DET_TIMEOUT_CNT                              = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 15, // 0x4008_D43C
    PHY_REG_RXDFE_CS_ACR_EN_CNT                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 16, // 0x4008_D440
    PHY_REG_RXDFE_CS_PWR_EN_CNT                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 17, // 0x4008_D444
    PHY_REG_RXDFE_CS_PWR1_AVG_THR                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 18, // 0x4008_D448
    PHY_REG_RXDFE_CS_PWR2_AVG_THR                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 19, // 0x4008_D44C
    PHY_REG_RXDFE_CS_DIV1_THR                                         = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 20, // 0x4008_D450
    PHY_REG_RXDFE_CS_DIV2_THR                                         = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 21, // 0x4008_D454
    PHY_REG_RXDFE_CS_ACR1_CNT_THR                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 22, // 0x4008_D458
    PHY_REG_RXDFE_CS_ACR2_CNT_THR                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 23, // 0x4008_D45C
    PHY_REG_RXDFE_CS_PWR_BIT_SEL                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 24, // 0x4008_D460
    PHY_REG_RXDFE_CS_PCS_PWR_WGT                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 25, // 0x4008_D464
    PHY_REG_RXDFE_CS_PWR_DLY_WGT                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 26, // 0x4008_D468
    PHY_REG_RXDFE_CS_PWR_THR                                          = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 27, // 0x4008_D46C
    PHY_REG_RXDFE_CS_PWR_DLY_THR                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 28, // 0x4008_D470
    PHY_REG_RXDFE_CS_PWR_CNT_THR0                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 29, // 0x4008_D474
    PHY_REG_RXDFE_CS_PWR_MSR_STR                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 30, // 0x4008_D478
    PHY_REG_RXDFE_CS_PWR_STF_NO                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 31, // 0x4008_D47C
    PHY_REG_RXDFE_CS_PWR_RD_DONE                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 32, // 0x4008_D480
    PHY_REG_RXDFE_CS_PWR_WR_DONE                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 33, // 0x4008_D484
    PHY_REG_RXDFE_CS_ACC_P1_PWR                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 34, // 0x4008_D488
    PHY_REG_RXDFE_CS_ACC_S1_PWR                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 35, // 0x4008_D48C
    PHY_REG_RXDFE_CS_ACC_S20_PWR                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 36, // 0x4008_D490
    PHY_REG_RXDFE_CS_ACC_S21_PWR                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 37, // 0x4008_D494
    PHY_REG_RXDFE_CS_ACC_PWR_2M_P                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 38, // 0x4008_D498
    PHY_REG_RXDFE_CS_MID_CCA_EN                                       = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 39, // 0x4008_D49C
    PHY_REG_RXDFE_CS_MID_CCA_TIME                                     = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 40, // 0x4008_D4A0
    PHY_REG_RXDFE_CS_MID_CCA_ACR_WGT                                  = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 41, // 0x4008_D4A4
    PHY_REG_RXDFE_CS_MID_CCA_PWR_AVG_THR                              = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 42, // 0x4008_D4A8
    PHY_REG_RXDFE_CS_MID_CCA_DIV_THR                                  = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 43, // 0x4008_D4AC
    PHY_REG_RXDFE_CS_MID_CCA_DET_THR                                  = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 44, // 0x4008_D4B0
    PHY_REG_RXDFE_CS_THR_ADAP_ON                                      = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 45, // 0x4008_D4B4
    PHY_REG_RXDFE_CS_REF_GAIN                                         = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 46, // 0x4008_D4B8
    PHY_REG_RXDFE_CS_MID_CCA_THR_ADAP_ON                              = PHY_REG_RXDFE_CS + PHY_REG_SIZE * 47, // 0x4008_D4BC

    // PHY_REG_RXDFE_SNREST (0x4008_D800)
    PHY_REG_RXDFE_SNREST_SYNC_SHIFT                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 0, // 0x4008_D800

    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 1, // 0x4008_D804
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_VAL                             = PHY_REG_RXDFE_SNREST_NPWR0_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_VAL_SHIFT                       = 0,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_VAL_MASK                        = 0x03ffffff,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_ON                              = PHY_REG_RXDFE_SNREST_NPWR0_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_ON_SHIFT                        = 28,
    PHY_REG_RXDFE_SNREST_NPWR0_MANUAL_ON_MASK                         = 0x10000000,

    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 2, // 0x4008_D808
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_VAL                             = PHY_REG_RXDFE_SNREST_NPWR1_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_VAL_SHIFT                       = 0 ,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_VAL_MASK                        = 0x03ffffff,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_ON                              = PHY_REG_RXDFE_SNREST_NPWR1_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_ON_SHIFT                        = 28,
    PHY_REG_RXDFE_SNREST_NPWR1_MANUAL_ON_MASK                         = 0x10000000,

    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 3, // 0x4008_D80C
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_VAL                             = PHY_REG_RXDFE_SNREST_NPWR2_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_VAL_SHIFT                       = 0,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_VAL_MASK                        = 0x03ffffff,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_ON                              = PHY_REG_RXDFE_SNREST_NPWR2_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_ON_SHIFT                        = 28,
    PHY_REG_RXDFE_SNREST_NPWR2_MANUAL_ON_MASK                         = 0x10000000,

    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 4, // 0x4008_D810
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_VAL                             = PHY_REG_RXDFE_SNREST_NPWR3_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_VAL_SHIFT                       = 0,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_VAL_MASK                        = 0x03ffffff,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_ON                              = PHY_REG_RXDFE_SNREST_NPWR3_MANUAL,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_ON_SHIFT                        = 28,
    PHY_REG_RXDFE_SNREST_NPWR3_MANUAL_ON_MASK                         = 0x10000000,

    PHY_REG_RXDFE_SNREST_FD_NIC_START                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 64, // 0x4008_D900
    PHY_REG_RXDFE_SNREST_FD_NIC_CNT                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 65, // 0x4008_D904

    PHY_REG_RXDFE_SNREST_FD_NIC_MAX                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 66, // 0x4008_D908
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_PWR                               = PHY_REG_RXDFE_SNREST_FD_NIC_MAX,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_PWR_SHIFT                         = 0,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_PWR_MASK                          = 0x001FFFFF,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_ADDR                              = PHY_REG_RXDFE_SNREST_FD_NIC_MAX,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_ADDR_SHIFT                        = 24,
    PHY_REG_RXDFE_SNREST_FD_NIC_MAX_ADDR_MASK                         = 0x7F000000,

    PHY_REG_RXDFE_SNREST_FD_NIC_MIN                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 67, // 0x4008_D90C
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_PWR                               = PHY_REG_RXDFE_SNREST_FD_NIC_MIN,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_PWR_SHIFT                         = 0,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_PWR_MASK                          = 0x001FFFFF,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_ADDR                              = PHY_REG_RXDFE_SNREST_FD_NIC_MIN,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_ADDR_SHIFT                        = 24,
    PHY_REG_RXDFE_SNREST_FD_NIC_MIN_ADDR_MASK                         = 0x7F000000,

    PHY_REG_RXDFE_SNREST_FD_NIC_AVG                                   = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 68, // 0x4008_D910
    PHY_REG_RXDFE_SNREST_FD_NIC_VALID                                 = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 69, // 0x4008_D914
    PHY_REG_RXDFE_SNREST_FD_NIC_SATTHR                                = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 70, // 0x4008_D918
    PHY_REG_RXDFE_SNREST_FD_NIC_SATCNT                                = PHY_REG_RXDFE_SNREST + PHY_REG_SIZE * 71, // 0x4008_D91C

    // PHY_REG_RXDFE_IQDC (0x4008_DC00)
    PHY_REG_RXDFE_IQDC_HPF_ON                                         = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 0, // 0x4008_DC00
    PHY_REG_RXDFE_IQDC_HPF_WHILE_AGC                                  = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 1, // 0x4008_DC04
    PHY_REG_RXDFE_IQDC_HPF_WGT0                                       = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 2, // 0x4008_DC08
    PHY_REG_RXDFE_IQDC_HPF_WGT1                                       = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 3, // 0x4008_DC0C
    PHY_REG_RXDFE_IQDC_HPF_WGT2                                       = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 4, // 0x4008_DC10
    PHY_REG_RXDFE_IQDC_HPF_DUR_WGT2                                   = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 5, // 0x4008_DC14

    PHY_REG_RXDFE_IQDC_LUT1                                           = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 6, // 0x4008_DC18
    PHY_REG_RXDFE_IQDC_LUT1_HIGHPWR_DET_THR                           = PHY_REG_RXDFE_IQDC_LUT1,
    PHY_REG_RXDFE_IQDC_LUT1_HIGHPWR_DET_THR_SHIFT                     = 0,
    PHY_REG_RXDFE_IQDC_LUT1_HIGHPWR_DET_THR_MASK                      = 0x000003ff,
    PHY_REG_RXDFE_IQDC_LUT1_AUTORUN_START                             = PHY_REG_RXDFE_IQDC_LUT1,
    PHY_REG_RXDFE_IQDC_LUT1_AUTORUN_START_SHIFT                       = 20,
    PHY_REG_RXDFE_IQDC_LUT1_AUTORUN_START_MASK                        = 0x00100000,
    PHY_REG_RXDFE_IQDC_LUT1_MANUAL_CFG                                = PHY_REG_RXDFE_IQDC_LUT1,
    PHY_REG_RXDFE_IQDC_LUT1_MANUAL_CFG_SHIFT                          = 24,
    PHY_REG_RXDFE_IQDC_LUT1_MANUAL_CFG_MASK                           = 0x01000000,
    PHY_REG_RXDFE_IQDC_LUT1_ENA                                       = PHY_REG_RXDFE_IQDC_LUT1,
    PHY_REG_RXDFE_IQDC_LUT1_ENA_SHIFT                                 = 28,
    PHY_REG_RXDFE_IQDC_LUT1_ENA_MASK                                  = 0x10000000,

    PHY_REG_RXDFE_IQDC_LUT2                                           = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 7, // 0x4008_DC1C
    PHY_REG_RXDFE_IQDC_LUT2_GAINSET_WAIT                              = PHY_REG_RXDFE_IQDC_LUT2,
    PHY_REG_RXDFE_IQDC_LUT2_GAINSET_WAIT_SHIFT                        = 0,
    PHY_REG_RXDFE_IQDC_LUT2_GAINSET_WAIT_MASK                         = 0x000000ff,
    PHY_REG_RXDFE_IQDC_LUT2_MSR_LEN                                   = PHY_REG_RXDFE_IQDC_LUT2,
    PHY_REG_RXDFE_IQDC_LUT2_MSR_LEN_SHIFT                             = 8,
    PHY_REG_RXDFE_IQDC_LUT2_MSR_LEN_MASK                              = 0x00000300,
    PHY_REG_RXDFE_IQDC_LUT2_MINGAIN                                   = PHY_REG_RXDFE_IQDC_LUT2,
    PHY_REG_RXDFE_IQDC_LUT2_MINGAIN_SHIFT                             = 16,
    PHY_REG_RXDFE_IQDC_LUT2_MINGAIN_MASK                              = 0x00ff0000,
    PHY_REG_RXDFE_IQDC_LUT2_MAXGAIN                                   = PHY_REG_RXDFE_IQDC_LUT2,
    PHY_REG_RXDFE_IQDC_LUT2_MAXGAIN_SHIFT                             = 24,
    PHY_REG_RXDFE_IQDC_LUT2_MAXGAIN_MASK                              = 0xff000000,

    PHY_REG_RXDFE_IQDC_LUT_WRITE                                      = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 8, // 0x4008_DC20
    PHY_REG_RXDFE_IQDC_LUT_WRITE_DATA                                 = PHY_REG_RXDFE_IQDC_LUT_WRITE,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_DATA_SHIFT                           = 0,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_DATA_MASK                            = 0x000fffff,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ADDR                                 = PHY_REG_RXDFE_IQDC_LUT_WRITE,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ADDR_SHIFT                           = 24,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ADDR_MASK                            = 0x7f000000,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ENABLE                               = PHY_REG_RXDFE_IQDC_LUT_WRITE,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ENABLE_SHIFT                         = 31,
    PHY_REG_RXDFE_IQDC_LUT_WRITE_ENABLE_MASK                          = 0x80000000,

    PHY_REG_RXDFE_IQDC_LUT_READ                                       = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 9, // 0x4008_DC24
    PHY_REG_RXDFE_IQDC_LUT_READ_ADDR                                  = PHY_REG_RXDFE_IQDC_LUT_READ,
    PHY_REG_RXDFE_IQDC_LUT_READ_ADDR_SHIFT                            = 24,
    PHY_REG_RXDFE_IQDC_LUT_READ_ADDR_MASK                             = 0x7f000000,
    PHY_REG_RXDFE_IQDC_LUT_READ_ENABLE                                = PHY_REG_RXDFE_IQDC_LUT_READ,
    PHY_REG_RXDFE_IQDC_LUT_READ_ENABLE_SHIFT                          = 31,
    PHY_REG_RXDFE_IQDC_LUT_READ_ENABLE_MASK                           = 0x80000000,

    PHY_REG_RXDFE_IQDC_LUT_READ_RES                                   = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 10, // 0x4008_DC28
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_RESULT                            = PHY_REG_RXDFE_IQDC_LUT_READ_RES,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_RESULT_SHIFT                      = 0,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_RESULT_MASK                       = 0x000fffff,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_ADDR                              = PHY_REG_RXDFE_IQDC_LUT_READ_RES,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_ADDR_SHIFT                        = 24,
    PHY_REG_RXDFE_IQDC_LUT_READ_RES_ADDR_MASK                         = 0x7f000000,

    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES                                   = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 11, // 0x4008_DC2C
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_AUTO_GEN_DONE                     = PHY_REG_RXDFE_IQDC_LUT_AUTO_RES,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_AUTO_GEN_DONE_SHIFT               = 0,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_AUTO_GEN_DONE_MASK                = 0x00000001,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_HIGH_PWR_DET                      = PHY_REG_RXDFE_IQDC_LUT_AUTO_RES,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_HIGH_PWR_DET_SHIFT                = 1,
    PHY_REG_RXDFE_IQDC_LUT_AUTO_RES_HIGH_PWR_DET_MASK                 = 0x00000002,

    PHY_REG_RXDFE_IQDC_IQCAL_PARA0                                    = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 12, // 0x4008_DC30
    PHY_REG_RXDFE_IQDC_IQCAL_PARA1                                    = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 13, // 0x4008_DC34
    PHY_REG_RXDFE_IQDC_IQCAL_SELF_VAL                                 = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 14, // 0x4008_DC38
    PHY_REG_RXDFE_IQDC_IQCAL_SELF_PARAM_GAIN                          = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 15, // 0x4008_DC3C
    PHY_REG_RXDFE_IQDC_IQCAL_SELF_PARAM_PHASE                         = PHY_REG_RXDFE_IQDC + PHY_REG_SIZE * 16, // 0x4008_DC40

    //=====================================================
    //    PHY_REG_RFCTRL (0x4008_E000)
    //=====================================================
    //PHY_REG_RFCTRL_RF_SEL                                             = PHY_REG_RFCTRL + PHY_REG_SIZE * 0, // 0x4008_E000
    PHY_REG_RFCTRL_MANUAL_TXEN                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 1, // 0x4008_E004

    PHY_REG_RFCTRL_SPI_CONFIG                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 2, // 0x4008_E008
    PHY_REG_RFCTRL_SPI_CONFIG_SCLK_RATE                               = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_SCLK_RATE_SHIFT                         = 0,
    PHY_REG_RFCTRL_SPI_CONFIG_SCLK_RATE_MASK                          = 0x00000007,
    PHY_REG_RFCTRL_SPI_CONFIG_TX_LEN                                  = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_TX_LEN_SHIFT                            = 3,
    PHY_REG_RFCTRL_SPI_CONFIG_TX_LEN_MASK                             = 0x000000f8,
    PHY_REG_RFCTRL_SPI_CONFIG_RF_MODE                                 = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_RF_MODE_SHIFT                           = 8,
    PHY_REG_RFCTRL_SPI_CONFIG_RF_MODE_MASK                            = 0x00000300,
    PHY_REG_RFCTRL_SPI_CONFIG_MANAUL_MODE_ON                          = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_MANAUL_MODE_ON_SHIFT                    = 10,
    PHY_REG_RFCTRL_SPI_CONFIG_MANAUL_MODE_ON_MASK                     = 0x00000400,
    PHY_REG_RFCTRL_SPI_CONFIG_SYNC_RST                                = PHY_REG_RFCTRL_SPI_CONFIG,
    PHY_REG_RFCTRL_SPI_CONFIG_SYNC_RST_SHIFT                          = 31,
    PHY_REG_RFCTRL_SPI_CONFIG_SYNC_RST_MASK                           = 0x80000000,

    PHY_REG_RFCTRL_SPI_HW_SELF_MODE                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 3, // 0x4008_E00C
    PHY_REG_RFCTRL_SPI_WAIT                                           = PHY_REG_RFCTRL + PHY_REG_SIZE * 4, // 0x4008_E010
    PHY_REG_RFCTRL_RF_CENTER_FREQ                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 5, // 0x4008_E014
    PHY_REG_RFCTRL_RD_HW_SELF_CONFIG_DONE                             = PHY_REG_RFCTRL + PHY_REG_SIZE * 6, // 0x4008_E018
    PHY_REG_RFCTRL_SPI_SW_TX_DATA                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 7, // 0x4008_E01C

    PHY_REG_RFCTRL_RD_SPI_CONFIG                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 9, // 0x4008_E024
    PHY_REG_RFCTRL_RD_SPI_WR_DATA                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 10, // 0x4008_E028
    PHY_REG_RFCTRL_RD_SPI_RD_DATA                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 11, // 0x4008_E02C

    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 12, // 0x4008_E030
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_ERR                       = PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_ERR_SHIFT                 = 0,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_ERR_MASK                  = 0x00000001,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_DONE                      = PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_DONE_SHIFT                = 1,
    PHY_REG_RFCTRL_RD_SPI_ACCESS_STATUS_ACC_DONE_MASK                 = 0x00000002,

    PHY_REG_RFCTRL_RF_CTL_CONFIG                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 13, // 0x4008_E034
    PHY_REG_RFCTRL_RF_CTL_CONFIG_TXEN                                 = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_TXEN_SHIFT                           = 0,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_TXEN_MASK                            = 0x00000001,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_RXEN_B                               = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_RXEN_B_SHIFT                         = 1,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_RXEN_B_MASK                          = 0x00000002,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_PAEN                                 = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_PAEN_SHIFT                           = 2,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_PAEN_MASK                            = 0x00000004,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL                              = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_SHIFT                        = 3,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_MASK                         = 0x00000008,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_B                            = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_B_SHIFT                      = 4,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_ANT_SEL_B_MASK                       = 0x00000010,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_SHDN                                 = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_SHDN_SHIFT                           = 5,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_SHDN_MASK                            = 0x00000020,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_MANUAL_MODE_ON                       = PHY_REG_RFCTRL_RF_CTL_CONFIG,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_MANUAL_MODE_ON_SHIFT                 = 6,
    PHY_REG_RFCTRL_RF_CTL_CONFIG_MANUAL_MODE_ON_MASK                  = 0x00000040,

    PHY_REG_RFCTRL_TXEN_DELAY                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 14, // 0x4008_E038
    PHY_REG_RFCTRL_PAON_DELAY                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 15, // 0x4008_E03C
    PHY_REG_RFCTRL_SHDN                                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 16, // 0x4008_E040
    PHY_REG_RFCTRL_STANDBY                                            = PHY_REG_RFCTRL + PHY_REG_SIZE * 17, // 0x4008_E044
    PHY_REG_RFCTRL_TXGAIN_VAL                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 18, // 0x4008_E048
    PHY_REG_RFCTRL_RFGAIN_LOAD_OPTION                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 19, // 0x4008_E04C

    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 20, // 0x4008_E050
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_DAC                               = PHY_REG_RFCTRL_ADDAC_OFFSET_BIN,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_DAC_SHIFT                         = 0,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_DAC_MASK                          = 0x00000001,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_ADC                               = PHY_REG_RFCTRL_ADDAC_OFFSET_BIN,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_ADC_SHIFT                         = 1,
    PHY_REG_RFCTRL_ADDAC_OFFSET_BIN_ADC_MASK                          = 0x00000002,

    PHY_REG_RFCTRL_ADDAC_IQ_SWAP                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 21, // 0x4008_E054
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_DAC                                  = PHY_REG_RFCTRL_ADDAC_IQ_SWAP,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_DAC_SHIFT                            = 0,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_DAC_MASK                             = 0x00000001,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_ADC                                  = PHY_REG_RFCTRL_ADDAC_IQ_SWAP,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_ADC_SHIFT                            = 1,
    PHY_REG_RFCTRL_ADDAC_IQ_SWAP_ADC_MASK                             = 0x00000002,

    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 22, // 0x4008_E058
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_RF_GAIN                          = PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_RF_GAIN_SHIFT                    = 0,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_RF_GAIN_MASK                     = 0x000003ff,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD0_VALID                      = PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD0_VALID_SHIFT                = 12,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD0_VALID_MASK                 = 0x00001000,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD1_VALID                      = PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD1_VALID_SHIFT                = 13,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_LOAD1_VALID_MASK                 = 0x00002000,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_MANUAL_MODE_ON                   = PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_MANUAL_MODE_ON_SHIFT             = 16,
    PHY_REG_RFCTRL_RFGAIN_CTL_MANUAL_MANUAL_MODE_ON_MASK              = 0x00010000,

    PHY_REG_RFCTRL_AFE_CTL_MODE                                       = PHY_REG_RFCTRL + PHY_REG_SIZE * 23, // 0x4008_E05C
    PHY_REG_RFCTRL_LOIQCAL_MODE                                       = PHY_REG_RFCTRL + PHY_REG_SIZE * 24, // 0x4008_E060
    PHY_REG_RFCTRL_LOIQCAL_TONE_FREQ                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 25, // 0x4008_E064
    PHY_REG_RFCTRL_LOIQCAL_EN                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 26, // 0x4008_E068
    PHY_REG_RFCTRL_LOIQCAL_LOOPBACK_DLY                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 27, // 0x4008_E06C
    PHY_REG_RFCTRL_LOIQCAL_LEN                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 28, // 0x4008_E070
    PHY_REG_RFCTRL_LOIQCAL_STG_TEST                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 29, // 0x4008_E074
    PHY_REG_RFCTRL_LOIQCAL_ERR                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 30, // 0x4008_E078
    PHY_REG_RFCTRL_LOIQCAL_VAL                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 31, // 0x4008_E07C
    PHY_REG_RFCTRL_LOIQCAL_OUT_I                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 32, // 0x4008_E080
    PHY_REG_RFCTRL_LOIQCAL_OUT_Q                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 33, // 0x4008_E084
    PHY_REG_RFCTRL_LOIQCAL_TXIQ_PARA0                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 34, // 0x4008_E088
    PHY_REG_RFCTRL_LOIQCAL_TXIQ_PARA1                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 35, // 0x4008_E08C
    PHY_REG_RFCTRL_LOIQCAL_TXLO_PARA_I                                = PHY_REG_RFCTRL + PHY_REG_SIZE * 36, // 0x4008_E090
    PHY_REG_RFCTRL_LOIQCAL_TXLO_PARA_Q                                = PHY_REG_RFCTRL + PHY_REG_SIZE * 37, // 0x4008_E094
    PHY_REG_RFCTRL_LOIQCAL_RXIQ_PARA0                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 38, // 0x4008_E098
    PHY_REG_RFCTRL_LOIQCAL_RXIQ_PARA1                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 39, // 0x4008_E09C
    PHY_REG_RFCTRL_LOIQCAL_TXLOIQ_PMSR_IQSEL                          = PHY_REG_RFCTRL + PHY_REG_SIZE * 40, // 0x4008_E0A0
    PHY_REG_RFCTRL_LOIQCAL_SELF_LEN_EST                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 41, // 0x4008_E0A4
    PHY_REG_RFCTRL_LOIQCAL_SELF_LEN_CAL                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 42, // 0x4008_E0A8
    PHY_REG_RFCTRL_LOIQCAL_SELF_STEP_GAIN                             = PHY_REG_RFCTRL + PHY_REG_SIZE * 43, // 0x4008_E0AC
    PHY_REG_RFCTRL_LOIQCAL_SELF_STEP_PHASE                            = PHY_REG_RFCTRL + PHY_REG_SIZE * 44, // 0x4008_E0B0
    PHY_REG_RFCTRL_LOIQCAL_SELF_VAL                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 45, // 0x4008_E0B4
    PHY_REG_RFCTRL_LOIQCAL_SELF_PARAM_GAIN                            = PHY_REG_RFCTRL + PHY_REG_SIZE * 46, // 0x4008_E0B8
    PHY_REG_RFCTRL_LOIQCAL_SELF_PARAM_PHASE                           = PHY_REG_RFCTRL + PHY_REG_SIZE * 47, // 0x4008_E0BC
    PHY_REG_RFCTRL_LOIQCAL_TXCAL_TEST                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 48, // 0x4008_E0C0
    PHY_REG_RFCTRL_LOIQCAL_RXCAL_TEST                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 49, // 0x4008_E0C4
    PHY_REG_RFCTRL_LOIQCAL_TXIQ_MIS_0                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 50, // 0x4008_E0C8
    PHY_REG_RFCTRL_LOIQCAL_TXIQ_MIS_1                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 51, // 0x4008_E0CC
    PHY_REG_RFCTRL_LOIQCAL_TXLO_MIS_I                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 52, // 0x4008_E0D0
    PHY_REG_RFCTRL_LOIQCAL_TXLO_MIS_Q                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 53, // 0x4008_E0D4
    PHY_REG_RFCTRL_LOIQCAL_RXIQ_MIS_0                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 54, // 0x4008_E0D8
    PHY_REG_RFCTRL_LOIQCAL_RXIQ_MIS_1                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 55, // 0x4008_E0DC
    PHY_REG_RFCTRL_LOIQCAL_TX_DGAIN                                   = PHY_REG_RFCTRL + PHY_REG_SIZE * 56, // 0x4008_E0E0
    PHY_REG_RFCTRL_RXGAIN_LOAD_DELAY                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 57, // 0x4008_E0E4
    PHY_REG_RFCTRL_TXGAIN_LOAD_DELAY                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 58, // 0x4008_E0E8
    PHY_REG_RFCTRL_TXGAIN_MEM_TYPE                                    = PHY_REG_RFCTRL + PHY_REG_SIZE * 59, // 0x4008_E0EC
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_ENABLE                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 60, // 0x4008_E0F0
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_ADDR                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 61, // 0x4008_E0F4
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_DATA                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 62, // 0x4008_E0F8
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_VGA                                  = PHY_REG_RFCTRL + PHY_REG_SIZE * 63, // 0x4008_E0FC
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_MIXER                                = PHY_REG_RFCTRL + PHY_REG_SIZE * 64, // 0x4008_E100
    PHY_REG_RFCTRL_TXGAIN_LUT_WR_PA_DR                                = PHY_REG_RFCTRL + PHY_REG_SIZE * 65, // 0x4008_E104
    PHY_REG_RFCTRL_HW_SPI_MEM_TYPE                                    = PHY_REG_RFCTRL + PHY_REG_SIZE * 66, // 0x4008_E108
    PHY_REG_RFCTRL_HW_SPI_LUT_WR_ENABLE                               = PHY_REG_RFCTRL + PHY_REG_SIZE * 67, // 0x4008_E10C
    PHY_REG_RFCTRL_HW_SPI_LUT_WR_ADDR                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 68, // 0x4008_E110
    PHY_REG_RFCTRL_HW_SPI_LUT_WR_DATA                                 = PHY_REG_RFCTRL + PHY_REG_SIZE * 69, // 0x4008_E114
    PHY_REG_RFCTRL_PRF_REG_NUM                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 70, // 0x4008_E118
    PHY_REG_RFCTRL_PRF_CTL_TOGGLE                                     = PHY_REG_RFCTRL + PHY_REG_SIZE * 71, // 0x4008_E11C
    PHY_REG_RFCTRL_RF_CTL_LOW                                         = PHY_REG_RFCTRL + PHY_REG_SIZE * 72, // 0x4008_E120
    PHY_REG_RFCTRL_RF_EXT_LNA_LOAD_DELAY                              = PHY_REG_RFCTRL + PHY_REG_SIZE * 73, // 0x4008_E124
    PHY_REG_RFCTRL_RF_RXEN_DELAY                                      = PHY_REG_RFCTRL + PHY_REG_SIZE * 74, // 0x4008_E128
    PHY_REG_RFCTRL_RF_ANTSEL_DELAY                                    = PHY_REG_RFCTRL + PHY_REG_SIZE * 75, // 0x4008_E12C
    PHY_REG_RFCTRL_RF_TXEN_SEL                                        = PHY_REG_RFCTRL + PHY_REG_SIZE * 76, // 0x4008_E130
    PHY_REG_RFCTRL_RF_TXPWR_SEL                                       = PHY_REG_RFCTRL + PHY_REG_SIZE * 77, // 0x4008_E134

    ///========================================================
    ///
    ///     Security KEY Register definitions
    ///
    ///========================================================
    MAC_REG_SEC_KEY_CMD					= KEY_REG_BASE_START + KEY_REG_SIZE * 0,							// 0x4008_031c

    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_KEY_TYPE			= MAC_REG_SEC_KEY_CMD,
    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_KEY_TYPE_SHIFT		= 20,
    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_KEY_TYPE_MASK		= 0x00100000,

    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_KEY_ID				= MAC_REG_SEC_KEY_CMD,
    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_KEY_ID_SHIFT		= 24,
    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_KEY_ID_MASK			= 0x03000000,

    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_TYPE				= MAC_REG_SEC_KEY_CMD,
    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_TYPE_SHIFT			= 28,
    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_TYPE_MASK			= 0xf0000000,

    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_CIHPER_TYPE			= MAC_REG_SEC_KEY_CMD,
    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_CIPHER_TYPE_SHIFT	= 16,
    MAC_REG_SEC_KEY_CMD_SEC_KEY_CMD_CIPHER_TYPE_MASK 	= 0x00070000,

    MAC_REG_SEC_KEY_CMD_EN		= KEY_REG_BASE_START + KEY_REG_SIZE * 1,									// 0x4008_0320

    MAC_REG_SEC_KEY_VALUE0		= KEY_REG_BASE_START + KEY_REG_SIZE * 2,									// 0x4008_0324
    MAC_REG_SEC_KEY_VALUE1		= KEY_REG_BASE_START + KEY_REG_SIZE * 3,									// 0x4008_0328
    MAC_REG_SEC_KEY_VALUE2		= KEY_REG_BASE_START + KEY_REG_SIZE * 4,									// 0x4008_032c
    MAC_REG_SEC_KEY_VALUE3		= KEY_REG_BASE_START + KEY_REG_SIZE * 5,									// 0x4008_0330

    MAC_REG_SEC_STA_ADDRESS_0 = KEY_REG_BASE_START + KEY_REG_SIZE * 6,										// 0x4008_0334
    MAC_REG_SEC_STA_ADDRESS_1 = KEY_REG_BASE_START + KEY_REG_SIZE * 7,										// 0x4008_0338

    MAC_REG_SEC_STA_ADDRESS_1_MAC_ADDRESS = MAC_REG_SEC_STA_ADDRESS_1,
    MAC_REG_SEC_STA_ADDRESS_1_MAC_ADDRESS_SHIFT = 0,
    MAC_REG_SEC_STA_ADDRESS_1_MAC_ADDRESS_MASK = 0x0000ffff,

    MAC_REG_SEC_STA_ADDRESS_1_AID = MAC_REG_SEC_STA_ADDRESS_1,
    MAC_REG_SEC_STA_ADDRESS_1_AID_SHIFT = 16,
    MAC_REG_SEC_STA_ADDRESS_1_AID_MASK = 0x1fff0000,

    KEY_REG_SPP_ENABLE	= KEY_REG_BASE_START + KEY_REG_SIZE * 8,											// 0x4008_033c
    KEY_REG_KEY_BASE_PN = KEY_REG_BASE_START + KEY_REG_SIZE * 9,											// 0x4008_0340

    KEY_REG_KEY_CCMP_INFO = KEY_REG_BASE_START + KEY_REG_SIZE * 10,											// 0x4008_0344

    KEY_REG_KEY_CCMP_INFO_TID = KEY_REG_KEY_CCMP_INFO,
    KEY_REG_KEY_CCMP_INFO_TID_SHIFT = 0,
    KEY_REG_KEY_CCMP_INFO_TID_MASK = 0x0000000f,

    KEY_REG_KEY_CCMP_INFO_KEY_ID = KEY_REG_KEY_CCMP_INFO,
    KEY_REG_KEY_CCMP_INFO_KEY_ID_SHIFT = 4,
    KEY_REG_KEY_CCMP_INFO_KEY_ID_MASK = 0x00000030,

    KEY_REG_LAP_AROUND_THRESHOLD = KEY_REG_BASE_START + KEY_REG_SIZE * 11,									// 0x4008_0348

    KEY_REG_READ_BASE_ADDR				= KEY_REG_BASE_START + KEY_REG_SIZE * 12,							// 0x4008_034c
    KEY_REG_WRITE_BASE_ADDR				= KEY_REG_BASE_START + KEY_REG_SIZE * 13,							// 0x4008_0350

    KEY_REG_SEC_INFO_0					= KEY_REG_BASE_START + KEY_REG_SIZE * 14,							// 0x4008_0354

    KEY_REG_SEC_INFO_0_OP_TYPE			= KEY_REG_SEC_INFO_0,
    KEY_REG_SEC_INFO_0_OP_TYPE_SHIFT	= 0,
    KEY_REG_SEC_INFO_0_OP_TYPE_MASK		= 0x00000001,

    KEY_REG_SEC_INFO_0_CIPHER_TYPE			= KEY_REG_SEC_INFO_0,
    KEY_REG_SEC_INFO_0_CIPHER_TYPE_SHIFT	= 1,
    KEY_REG_SEC_INFO_0_CIPHER_TYPE_MASK		= 0x0000000e,

    KEY_REG_SEC_INFO_0_MPDU_LEN			= KEY_REG_SEC_INFO_0,
    KEY_REG_SEC_INFO_0_MPDU_LEN_SHIFT	= 4,
    KEY_REG_SEC_INFO_0_MPDU_LEN_MASK	= 0x0003fff0,


    KEY_REG_SEC_INFO_1					= KEY_REG_BASE_START + KEY_REG_SIZE * 15,							// 0x4008_0358
    KEY_REG_SEC_INFO_2					= KEY_REG_BASE_START + KEY_REG_SIZE * 16,							// 0x4008_035c
    KEY_REG_SEC_INFO_3					= KEY_REG_BASE_START + KEY_REG_SIZE * 17,							// 0x4008_0360
    KEY_REG_SEC_INFO_4					= KEY_REG_BASE_START + KEY_REG_SIZE * 18,							// 0x4008_0364

    KEY_REG_SEC_OFFSET					= KEY_REG_BASE_START + KEY_REG_SIZE * 19,							// 0x4008_0368
    KEY_REG_SEC_OFFSET_RD_ENCR_0		= KEY_REG_SEC_OFFSET,
    KEY_REG_SEC_OFFSET_RD_ENCR_0_SHIFT	= 0,
    KEY_REG_SEC_OFFSET_RD_ENCR_0_MASK	= 0x0000001f,

    KEY_REG_SEC_OFFSET_RD_ENCR_1		= KEY_REG_SEC_OFFSET,
    KEY_REG_SEC_OFFSET_RD_ENCR_1_SHIFT	= 8,
    KEY_REG_SEC_OFFSET_RD_ENCR_1_MASK	= 0x00001f00,

    KEY_REG_SEC_OFFSET_RD_DECR			= KEY_REG_SEC_OFFSET,
    KEY_REG_SEC_OFFSET_RD_DECR_SHIFT	= 16,
    KEY_REG_SEC_OFFSET_RD_DECR_MASK		= 0x001f0000,

    KEY_REG_DATA_IN_WAIT_CNT			= KEY_REG_BASE_START + KEY_REG_SIZE * 20,							// 0x4008_036c

    // READ ONLY Registers
    MAC_REG_KEY_CMD_RESULT_EN					= KEY_REG_BASE_RO_START + KEY_REG_SIZE * 0,					// 0x4008_4124
    MAC_REG_KEY_CMD_RESULT						= KEY_REG_BASE_RO_START + KEY_REG_SIZE * 1,					// 0x4008_4128

    MAC_REG_KEY_CMD_RESULT_ADDRESS				= MAC_REG_KEY_CMD_RESULT,
    MAC_REG_KEY_CMD_RESULT_ADDRESS_SHIFT		= 0,
    MAC_REG_KEY_CMD_RESULT_ADDRESS_MASK			= 0x000003ff,

    MAC_REG_KEY_CMD_RESULT_RESULT				= MAC_REG_KEY_CMD_RESULT,
    MAC_REG_KEY_CMD_RESULT_RESULT_SHIFT			= 20,
    MAC_REG_KEY_CMD_RESULT_RESULT_MASK			= 0x0ff00000,

    MAC_REG_KEY_CMD_RESULT_OP_CMD				= MAC_REG_KEY_CMD_RESULT,
    MAC_REG_KEY_CMD_RESULT_OP_CMD_SHIFT			= 28,
    MAC_REG_KEY_CMD_RESULT_OP_CMD_MASK			= 0xf0000000,

    KEY_REG_WRITE_DESC_RESULT					= KEY_REG_BASE_RO_START + KEY_REG_SIZE * 2,					// 0x4008_412c

    KEY_REG_WRITE_DESC_RESULT_MIC_FAIL			= KEY_REG_WRITE_DESC_RESULT,
    KEY_REG_WRITE_DESC_RESULT_MIC_FAIL_SHIFT 	= 0,
    KEY_REG_WRITE_DESC_RESULT_MIC_FAIL_MASK		= 0x00000001,


    ///========================================================
    ///
    ///     HW MAC Accelerator Register definitions
    ///
    ///========================================================
    //=====================================================
    //      MAC UL Register
    //=====================================================
    MAC_REG_RST_SW 										= MAC_REG_BASE_START + MAC_REG_SIZE * 0,				//0x4008_0000
    MAC_REG_CONFIG 										= MAC_REG_BASE_START + MAC_REG_SIZE * 1,				//0x4008_0004
    MAC_REG_CONFIG_AIFSN_UPPER                          = MAC_REG_CONFIG,
    MAC_REG_CONFIG_AIFSN_UPPER_SHIFT                    = 8,
    MAC_REG_CONFIG_AIFSN_UPPER_MASK                     = 0x00000F00,
    MAC_REG_CONFIG_CCA_IGNORE                           = MAC_REG_CONFIG,
    MAC_REG_CONFIG_CCA_IGNORE_SHIFT                     = 1,
    MAC_REG_CONFIG_CCA_IGNORE_MASK                      = 0x00000002,
    MAC_REG_CONFIG_RX_DMA_PROMISCUOUS_MODE              = MAC_REG_CONFIG,
    MAC_REG_CONFIG_RX_DMA_PROMISCUOUS_MODE_SHIFT        = 2,
    MAC_REG_CONFIG_RX_DMA_PROMISCUOUS_MODE_MASK         = 0x00000004,

    MAC_REG_SIFS_DURATION 				= MAC_REG_BASE_START + MAC_REG_SIZE * 2,								//0x4008_0008
    MAC_REG_SLOT_DURATION_USEC 			= MAC_REG_BASE_START + MAC_REG_SIZE * 3,								//0x4008_000c
    MAC_REG_TXPOWER_POST_DELAY_CLOCK 	= MAC_REG_BASE_START + MAC_REG_SIZE * 4,								//0x4008_0010
    MAC_REG_TX_CRASH 					= MAC_REG_BASE_START + MAC_REG_SIZE * 5,								//0x4008_0014
    MAC_REG_READY_MARGIN_CLOCK  		= MAC_REG_BASE_START + MAC_REG_SIZE * 6,								//0x4008_0018
    MAC_REG_OPERATION_BAND 				= MAC_REG_BASE_START + MAC_REG_SIZE * 7,								//0x4008_001c
    MAC_REG_TXPPDU_DELAY_CLOCK  		= MAC_REG_BASE_START + MAC_REG_SIZE * 8,								//0x4008_0020
    MAC_REG_READY_BEFORE_TXPPDU_CLOCK 	= MAC_REG_BASE_START + MAC_REG_SIZE * 9,								//0x4008_0024
    MAC_REG_READY_TO_TXREQUEST_CLOCK 	= MAC_REG_BASE_START + MAC_REG_SIZE * 10,								//0x4008_0028
    MAC_REG_TXPOWER_TO_TXREQUEST_CLOCK 	= MAC_REG_BASE_START + MAC_REG_SIZE * 11,								//0x4008_002c
    MAC_REG_RESPONSE_TIMEOUT			= MAC_REG_BASE_START + MAC_REG_SIZE * 12,								//0x4008_0030
    MAC_REG_RX_REG_INTERFACE_CONTROL	= MAC_REG_BASE_START + MAC_REG_SIZE * 13,								//0x4008_0034

    MAC_REG_STA_FILTER_MODE 			= MAC_REG_BASE_START + MAC_REG_SIZE * 14,								//0x4008_0038

    MAC_REG_STA_FILTER_MODE_RECEIVE_MY_ACK_FRAME          = MAC_REG_STA_FILTER_MODE,
    MAC_REG_STA_FILTER_MODE_RECEIVE_MY_ACK_FRAME_SHIFT    = 3,
    MAC_REG_STA_FILTER_MODE_RECEIVE_MY_ACK_FRAME_MASK     = 0x00000008,

    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL_NDP_FRAME         = MAC_REG_STA_FILTER_MODE,
    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL_NDP_FRAME_SHIFT   = 4,
    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL_NDP_FRAME_MASK    = 0x00000010,

    MAC_REG_STA_FILTER_MODE_RECEIVE_GROUP_ADDRESSED       = MAC_REG_STA_FILTER_MODE,
    MAC_REG_STA_FILTER_MODE_RECEIVE_GROUP_ADDRESSED_SHIFT = 5,
    MAC_REG_STA_FILTER_MODE_RECEIVE_GROUP_ADDRESSED_MASK  = 0x00000020,

    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL                 = MAC_REG_STA_FILTER_MODE,
    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL_SHIFT           = 9,
    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL_MASK            = 0x00000200,

    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL_BEACON 			= MAC_REG_STA_FILTER_MODE,
    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL_BEACON_SHIFT 	= 15,
    MAC_REG_STA_FILTER_MODE_RECEIVE_ALL_BEACON_MASK 	= 0x00008000,

    MAC_REG_BSS_ACTIVE   				= MAC_REG_BASE_START + MAC_REG_SIZE * 15,								//0x4008_003c
    MAC_REG_BSS_ACTIVE_BSS_ACTIVE_ENABLE                = MAC_REG_BSS_ACTIVE,
    MAC_REG_BSS_ACTIVE_BSS_ACTIVE_ENABLE_SHIFT          = 0,
    MAC_REG_BSS_ACTIVE_BSS_ACTIVE_ENABLE_MASK           = 0x0000000f,

    MAC_REG_BSSID_MODE_CONTROL								= MAC_REG_BASE_START + MAC_REG_SIZE * 16,			//0x4008_0040
    MAC_REG_BSSID_MODE_CONTROL_BSSID_MODE                 	= MAC_REG_BSSID_MODE_CONTROL,
    MAC_REG_BSSID_MODE_CONTROL_BSSID_MODE_SHIFT           	= 0,
    MAC_REG_BSSID_MODE_CONTROL_BSSID_MODE_MASK            	= 0x0000000f,

    MAC_REG_STA_BSSID0_LOWER = MAC_REG_BASE_START + MAC_REG_SIZE * 17,											//0x4008_0044

    MAC_REG_STA_BSSID0_UPPER = MAC_REG_BASE_START + MAC_REG_SIZE * 18,											//0x4008_0048
    MAC_REG_STA_BSSID0_UPPER_VAL = MAC_REG_STA_BSSID0_UPPER,
    MAC_REG_STA_BSSID0_UPPER_VAL_SHIFT = 0,
    MAC_REG_STA_BSSID0_UPPER_VAL_MASK = 0x0000ffff,

    MAC_REG_STA_BSSID1_LOWER = MAC_REG_BASE_START + MAC_REG_SIZE * 19,											//0x4008_004c
    MAC_REG_STA_BSSID1_UPPER = MAC_REG_BASE_START + MAC_REG_SIZE * 20,											//0x4008_0050
    MAC_REG_STA_BSSID2_LOWER = MAC_REG_BASE_START + MAC_REG_SIZE * 21,											//0x4008_0054
    MAC_REG_STA_BSSID2_UPPER = MAC_REG_BASE_START + MAC_REG_SIZE * 22,											//0x4008_0058
    MAC_REG_STA_BSSID3_LOWER = MAC_REG_BASE_START + MAC_REG_SIZE * 23,											//0x4008_005c
    MAC_REG_STA_BSSID3_UPPER = MAC_REG_BASE_START + MAC_REG_SIZE * 24,											//0x4008_0060

    MAC_REG_STA_MAC_ADDRESS0_LOWER = MAC_REG_BASE_START + MAC_REG_SIZE * 25,									//0x4008_0064
    MAC_REG_STA_MAC_ADDRESS0_UPPER = MAC_REG_BASE_START + MAC_REG_SIZE * 26,									//0x4008_0068
    MAC_REG_STA_MAC_ADDRESS1_LOWER = MAC_REG_BASE_START + MAC_REG_SIZE * 27,									//0x4008_006c
    MAC_REG_STA_MAC_ADDRESS1_UPPER = MAC_REG_BASE_START + MAC_REG_SIZE * 28,									//0x4008_0070
    MAC_REG_STA_MAC_ADDRESS2_LOWER = MAC_REG_BASE_START + MAC_REG_SIZE * 29,									//0x4008_0074
    MAC_REG_STA_MAC_ADDRESS2_UPPER = MAC_REG_BASE_START + MAC_REG_SIZE * 30,									//0x4008_0078
    MAC_REG_STA_MAC_ADDRESS3_LOWER = MAC_REG_BASE_START + MAC_REG_SIZE * 31,									//0x4008_007c
    MAC_REG_STA_MAC_ADDRESS3_UPPER = MAC_REG_BASE_START + MAC_REG_SIZE * 32,									//0x4008_0080

    MAC_REG_STA_AID0_0 = MAC_REG_BASE_START + MAC_REG_SIZE * 33,												//0x4008_0084
    MAC_REG_STA_AID0_1 = MAC_REG_BASE_START + MAC_REG_SIZE * 34,												//0x4008_0088
    MAC_REG_STA_AID0_2 = MAC_REG_BASE_START + MAC_REG_SIZE * 35,												//0x4008_008c
    MAC_REG_STA_AID1_0 = MAC_REG_BASE_START + MAC_REG_SIZE * 36,												//0x4008_0090
    MAC_REG_STA_AID1_1 = MAC_REG_BASE_START + MAC_REG_SIZE * 37,												//0x4008_0094
    MAC_REG_STA_AID1_2 = MAC_REG_BASE_START + MAC_REG_SIZE * 38,												//0x4008_0098
    MAC_REG_STA_AID2_0 = MAC_REG_BASE_START + MAC_REG_SIZE * 39,												//0x4008_009c
    MAC_REG_STA_AID2_1 = MAC_REG_BASE_START + MAC_REG_SIZE * 40,												//0x4008_00a0
    MAC_REG_STA_AID2_2 = MAC_REG_BASE_START + MAC_REG_SIZE * 41,												//0x4008_00a4
    MAC_REG_STA_AID3_0 = MAC_REG_BASE_START + MAC_REG_SIZE * 42,												//0x4008_00a8
    MAC_REG_STA_AID3_1 = MAC_REG_BASE_START + MAC_REG_SIZE * 43,												//0x4008_00ac
    MAC_REG_STA_AID3_2 = MAC_REG_BASE_START + MAC_REG_SIZE * 44,												//0x4008_00b0

    MAC_REG_DMA_BURST_MIN = MAC_REG_BASE_START + MAC_REG_SIZE * 45,												//0x4008_00b4
    MAC_REG_DMA_BURST_MAX = MAC_REG_BASE_START + MAC_REG_SIZE * 46,												//0x4008_00b8

    MAC_REG_TX_CONTROL_PARAMETER = MAC_REG_BASE_START + MAC_REG_SIZE * 48,										//0x4008_00c0

    MAC_REG_TX_CONTROL_PARAMETER_RESPONSE_WAIT_TIME_US = MAC_REG_TX_CONTROL_PARAMETER,
    MAC_REG_TX_CONTROL_PARAMETER_RESPONSE_WAIT_TIME_US_SHIFT = 0,
    MAC_REG_TX_CONTROL_PARAMETER_RESPONSE_WAIT_TIME_US_MASK = 0x000000ff,

    MAC_REG_TX_CONTROL_PARAMETER_FIRST_FRAG_DATA_WORD_OFFSET 		= MAC_REG_TX_CONTROL_PARAMETER,
    MAC_REG_TX_CONTROL_PARAMETER_FIRST_FRAG_DATA_WORD_OFFSET_SHIFT 	= 8,
    MAC_REG_TX_CONTROL_PARAMETER_FIRST_FRAG_DATA_WORD_OFFSET_MASK 	= 0x00000f00,

    MAC_REG_TX_CONTROL_PARAMETER_OTHER_FRAG_DATA_WORD_OFFSET 		= MAC_REG_TX_CONTROL_PARAMETER,
    MAC_REG_TX_CONTROL_PARAMETER_OTHER_FRAG_DATA_WORD_OFFSET_SHIFT 	= 12,
    MAC_REG_TX_CONTROL_PARAMETER_OTHER_FRAG_DATA_WORD_OFFSET_MASK 	= 0x0000f000,

    MAC_REG_TX_CONTROL_PARAMETER_CCA_LATE_DETECTION 				= MAC_REG_TX_CONTROL_PARAMETER,
    MAC_REG_TX_CONTROL_PARAMETER_CCA_LATE_DETECTION_SHIFT 			= 28,
    MAC_REG_TX_CONTROL_PARAMETER_CCA_LATE_DETECTION_MASK 			= 0x10000000,

	MAC_REG_RSP8						= MAC_REG_BASE_START + MAC_REG_SIZE * 57,								//0x4008_00e4
	MAC_REG_RSP_VALID					= 0x80000000,
	MAC_REG_RSP_RSP_CASE				= 0x7c000000,
	MAC_REG_RSP_MASK_BITMAP				= 0x03ffe000,
	MAC_REG_RSP_COND_BITMAP				= 0x00001fff,

    MAC_REG_RSP_CASE0                    = 0x40080144,
    MAC_REG_RSP_CASE1                    = 0x40080148,
    MAC_REG_RSP_CASE2                    = 0x4008014c,
    MAC_REG_RSP_CASE3                    = 0x40080150,
    MAC_REG_RSP_CASE4                    = 0x40080154,
    MAC_REG_RSP_CASE5                    = 0x40080158,
    MAC_REG_RSP_CASE6                    = 0x4008015c,
    MAC_REG_RSP_CASE7                    = 0x40080160,
    MAC_REG_RSP_CASE8                    = 0x40080164,
    MAC_REG_RSP_CASE9                    = 0x40080168,
    MAC_REG_RSP_CASE10                   = 0x4008016c,
    MAC_REG_RSP_CASE11                   = 0x40080170,

    //=====================================================
    //      MAC UL Register
    //=====================================================
    // Backoff Command
    MAC_REG_TX_COMMAND_0 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 0,											//0x4008_017c

    MAC_REG_TX_COMMAND_0_CW_COUNT = MAC_REG_TX_COMMAND_0,
    MAC_REG_TX_COMMAND_0_CW_COUNT_SHIFT = 0,
    MAC_REG_TX_COMMAND_0_CW_COUNT_MASK = 0x000003ff,

    MAC_REG_TX_COMMAND_0_AIFSN = MAC_REG_TX_COMMAND_0,
    MAC_REG_TX_COMMAND_0_AIFSN_SHIFT = 10,
    MAC_REG_TX_COMMAND_0_AIFSN_MASK = 0x00003c00,

    MAC_REG_TX_COMMAND_0_BANDWIDTH = MAC_REG_TX_COMMAND_0,
    MAC_REG_TX_COMMAND_0_BANDWIDTH_SHIFT = 14,
    MAC_REG_TX_COMMAND_0_BANDWIDTH_MASK = 0x0000c000,

    MAC_REG_TX_COMMAND_0_BUFFER_WORD_OFFSET = MAC_REG_TX_COMMAND_0,
    MAC_REG_TX_COMMAND_0_BUFFER_WORD_OFFSET_SHIFT = 16,
    MAC_REG_TX_COMMAND_0_BUFFER_WORD_OFFSET_MASK = 0xffff0000,

    MAC_REG_TX_COMMAND_1 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 1,											//0x4008_0180
    MAC_REG_TX_COMMAND_2 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 2,											//0x4008_0184
    MAC_REG_TX_COMMAND_3 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 3,											//0x4008_0188
    MAC_REG_TX_COMMAND_4 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 4,											//0x4008_018c
    MAC_REG_TX_COMMAND_5 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 5,											//0x4008_0190

    // SIFS TXOP Command
    MAC_REG_TXOP_COMMAND_0 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 6,											//0x4008_0194

    MAC_REG_TXOP_COMMAND_0_BUFFER_WORD_OFFSET 		= MAC_REG_TXOP_COMMAND_0,
    MAC_REG_TXOP_COMMAND_0_BUFFER_WORD_OFFSET_SHIFT = 16,
    MAC_REG_TXOP_COMMAND_0_BUFFER_WORD_OFFSET_MASK 	= 0xffff0000,

    MAC_REG_TXOP_COMMAND_1 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 7,											//0x4008_0198
    MAC_REG_TXOP_COMMAND_2 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 8,											//0x4008_019c
    MAC_REG_TXOP_COMMAND_3 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 9,											//0x4008_01a0
    MAC_REG_TXOP_COMMAND_4 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 10,											//0x4008_01a4
    MAC_REG_TXOP_COMMAND_5 = MAC_REG_UL_BASE_START + MAC_REG_SIZE * 11,											//0x4008_01a8

    MAC_REG_TX_BASE_ADDRESS			=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 12,								//0x4008_01ac

    MAC_REG_TSW_DATA_IN_WAIT_CNT	= MAC_REG_UL_BASE_START + MAC_REG_SIZE * 13,								//0x4008_01b0

    MAC_REG_TX_SUPPRESS_COMMAND		= MAC_REG_UL_BASE_START + MAC_REG_SIZE * 14,								//0x4008_01b4
    MAC_REG_TX_SUPPRESS_START_TSF	= MAC_REG_UL_BASE_START + MAC_REG_SIZE * 15,								//0x4008_01b8
    MAC_REG_TX_SUPPRESS_END_TSF		= MAC_REG_UL_BASE_START + MAC_REG_SIZE * 16,								//0x4008_01bc
    MAC_REG_TX_SUPPRESS_DURATION	= MAC_REG_UL_BASE_START + MAC_REG_SIZE * 17,								//0x4008_01c0
    MAC_REG_TX_SUPPRESS_SETTING		= MAC_REG_UL_BASE_START + MAC_REG_SIZE * 18,								//0x4008_01c4

    MAC_REG_TX_DATA_IN_WAIT			= MAC_REG_UL_BASE_START + MAC_REG_SIZE * 19,								//0x4008_01c8

    MAC_REG_TX_DATA_IN_WAIT_SECURITY_OFFLINE 		= MAC_REG_TX_DATA_IN_WAIT,
    MAC_REG_TX_DATA_IN_WAIT_SECURITY_OFFLINE_SHIFT	= 31,
    MAC_REG_TX_DATA_IN_WAIT_SECURITY_OFFLINE_MASK	= 0x80000000,


    MAC_REG_PHY_TXFIFO_MAX_DEPTH	= MAC_REG_UL_BASE_START + MAC_REG_SIZE * 20,								//0x4008_01cc

    MAC_REG_TXNAV_VALUE 				=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 21,							//0x4008_01d0
    MAC_REG_UL_RXNAV_VALUE				=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 22,							//0x4008_01d4
    MAC_REG_UL_RID_VALUE				=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 23,							//0x4008_01d8
    MAC_REG_UL_RXNAV_RESET				=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 24,							//0x4008_01dc
    MAC_REG_UL_RID_RESET				=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 25,							//0x4008_01e0
    MAC_REG_UL_TXNAV_MODE				=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 26,							//0x4008_01e4
    MAC_REG_UL_TXNAV_HW_SETTING_VALUE	=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 27,							//0x4008_01e8

    MAC_REG_UL_PREAMBLE_TYPE						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 28,				//0x4008_01ec
    MAC_REG_UL_NDP_CTS_PBSSID						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 29,				//0x4008_01f0
    MAC_REG_UL_SET_PS_POLL_ACK_SW					= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 30,				//0x4008_01f4
    MAC_REG_UL_SET_PS_POLL_ACK_DEFAULT				= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 31,				//0x4008_01f8
    MAC_REG_UL_SET_MORE_DATA						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 32,				//0x4008_01fc
    MAC_REG_CF_CHANNEL_WIDTH_SELECTION				= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 33,				//0x4008_0200

    MAC_REG_CF_CHANNEL_WIDTH_SELECTION_REG_DUP_1M_SUPPORT 					= MAC_REG_CF_CHANNEL_WIDTH_SELECTION,
    MAC_REG_CF_CHANNEL_WIDTH_SELECTION_REG_DUP_1M_SUPPORT_SHIFT 			= 0,
    MAC_REG_CF_CHANNEL_WIDTH_SELECTION_REG_DUP_1M_SUPPORT_MASK 				= 0x00000001,

	MAC_REG_CF_CHANNEL_WIDTH_SELECTION_REG_1M_RES_PREAMBLE_SUPPORT 			= MAC_REG_CF_CHANNEL_WIDTH_SELECTION,
    MAC_REG_CF_CHANNEL_WIDTH_SELECTION_REG_1M_RES_PREAMBLE_SUPPORT_SHIFT 	= 4,
    MAC_REG_CF_CHANNEL_WIDTH_SELECTION_REG_1M_RES_PREAMBLE_SUPPORT_MASK 	= 0x00000010,

    MAC_REG_UL_SET_PS_POLL_RES_INFO_0				= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 34,				//0x4008_0204
    MAC_REG_UL_SET_PS_POLL_RES_INFO_1				= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 35,				//0x4008_0208
    MAC_REG_UL_SET_NDP_ACK_SW						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 36,				//0x4008_020c
    MAC_REG_UL_SET_NDP_ACK_DEFAULT					= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 37,				//0x4008_0210
    MAC_REG_BASIC_RATE_BITMAP						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 38,				//0x4008_0214
    MAC_REG_UL_MCS_DIFFERENCE						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 39,				//0x4008_0218
    MAC_REG_UL_RESPONSE_TX_COMMAND					= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 40,				//0x4008_021c
    MAC_REG_UL_RESPONSE_TX_VECTOR  					= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 41,				//0x4008_0220
    MAC_REG_UL_RESPONSE_TX_SIG0	    				= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 42,				//0x4008_0224
    MAC_REG_UL_RESPONSE_TX_SIG1	    				= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 43,				//0x4008_0228
    MAC_REG_UL_RESPONSE_TX_INFO0					= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 44,				//0x4008_022c
    MAC_REG_UL_RESPONSE_TX_INFO1					= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 45,				//0x4008_0230

    MAC_REG_UL_BASEPN_BK							= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 58,				//0x4008_0264
	MAC_REG_UL_BASEPN_BE							= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 59,				//0x4008_0268
	MAC_REG_UL_BASEPN_VI							= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 60,				//0x4008_026c
	MAC_REG_UL_BASEPN_VO							= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 61,				//0x4008_0270

    MAC_REG_UL_BASEPN_TXOP_BK						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 62,				//0x4008_0274
	MAC_REG_UL_BASEPN_TXOP_BE						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 63,				//0x4008_0278
	MAC_REG_UL_BASEPN_TXOP_VI						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 64,				//0x4008_027c
	MAC_REG_UL_BASEPN_TXOP_VO						= 	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 65,				//0x4008_0280
	MAC_REG_MONITOR_INTERVAL						=	MAC_REG_UL_BASE_START + MAC_REG_SIZE * 66,				//0x4008_0284

    /// READ ONLY registers
    // TX Result
    MAC_REG_TX_RESULT_0 = MAC_REG_UL_RO_START + MAC_REG_SIZE * 0,												//0x4008_4000
    MAC_REG_TX_RESULT_1 = MAC_REG_UL_RO_START + MAC_REG_SIZE * 1,												//0x4008_4004
    MAC_REG_TX_RESULT_2 = MAC_REG_UL_RO_START + MAC_REG_SIZE * 2,												//0x4008_4008
    MAC_REG_TX_RESULT_3 = MAC_REG_UL_RO_START + MAC_REG_SIZE * 3,												//0x4008_400c
    MAC_REG_TX_RESULT_4 = MAC_REG_UL_RO_START + MAC_REG_SIZE * 4,												//0x4008_4010
    MAC_REG_TX_RESULT_5 = MAC_REG_UL_RO_START + MAC_REG_SIZE * 5,												//0x4008_4014
    MAC_REG_TX_RESULT_6 = MAC_REG_UL_RO_START + MAC_REG_SIZE * 6,												//0x4008_4018

    MAC_REG_TX_RESULT_0_ACK_SUCCESS = MAC_REG_TX_RESULT_0,
    MAC_REG_TX_RESULT_0_ACK_SUCCESS_SHIFT = 0,
    MAC_REG_TX_RESULT_0_ACK_SUCCESS_MASK = 0x00000001,

    MAC_REG_TX_RESULT_0_FAILED_BITMAP_VALID = MAC_REG_TX_RESULT_0,
    MAC_REG_TX_RESULT_0_FAILED_BITMAP_VALID_SHIFT = 1,
    MAC_REG_TX_RESULT_0_FAILED_BITMAP_VALID_MASK = 0x00000002,

    MAC_REG_TX_RESULT_0_TXOP_END = MAC_REG_TX_RESULT_0,
    MAC_REG_TX_RESULT_0_TXOP_END_SHIFT = 2,
    MAC_REG_TX_RESULT_0_TXOP_END_MASK = 0x00000004,

    MAC_REG_TX_RESULT_0_FAIL_REASON = MAC_REG_TX_RESULT_0,
    MAC_REG_TX_RESULT_0_FAIL_REASON_SHIFT = 3,
    MAC_REG_TX_RESULT_0_FAIL_REASON_MASK = 0x00000038,

    MAC_REG_TX_RESULT_0_ACK_POLICY = MAC_REG_TX_RESULT_0,
    MAC_REG_TX_RESULT_0_ACK_POLICY_SHIFT = 6,
    MAC_REG_TX_RESULT_0_ACK_POLICY_MASK = 0x00000040,

    MAC_REG_TX_RESULT_0_BW_MATCH_FAIL = MAC_REG_TX_RESULT_0,
    MAC_REG_TX_RESULT_0_BW_MATCH_FAIL_SHIFT = 7,
    MAC_REG_TX_RESULT_0_BW_MATCH_FAIL_MASK = 0x00000080,

    MAC_REG_TX_RESULT_0_COLLISION_BITMAP = MAC_REG_TX_RESULT_0,
    MAC_REG_TX_RESULT_0_COLLISION_BITMAP_SHIFT = 16,
    MAC_REG_TX_RESULT_0_COLLISION_BITMAP_MASK = 0xffff0000,

    /// ---------------------------------------------------------------------------------------- ///
    /// Valid only if 'fail bitmap valid' bit is configured per queue base						 ///
    /// MAC_REG_UL_RO_START + MAC_REG_SIZE * 7  ~ MAC_REG_UL_RO_START + MAC_REG_SIZE *  8: QM 0   ///
    /// MAC_REG_UL_RO_START + MAC_REG_SIZE * 9  ~ MAC_REG_UL_RO_START + MAC_REG_SIZE * 10: QM 1  ///
    /// MAC_REG_UL_RO_START + MAC_REG_SIZE * 11 ~ MAC_REG_UL_RO_START + MAC_REG_SIZE * 12: QM 2  ///
    /// MAC_REG_UL_RO_START + MAC_REG_SIZE * 13 ~ MAC_REG_UL_RO_START + MAC_REG_SIZE * 14: QM 3  ///
    /// MAC_REG_UL_RO_START + MAC_REG_SIZE * 15 ~ MAC_REG_UL_RO_START + MAC_REG_SIZE * 16: QM 4  ///
    /// MAC_REG_UL_RO_START + MAC_REG_SIZE * 17 ~ MAC_REG_UL_RO_START + MAC_REG_SIZE * 18: QM 5  ///
    /// MAC_REG_UL_RO_START + MAC_REG_SIZE * 19 ~ MAC_REG_UL_RO_START + MAC_REG_SIZE * 20: QM 6  ///
    /// ---------------------------------------------------------------------------------------- ///
    MAC_REG_TX_FAILED_BITMAP_LOWER_0 	= MAC_REG_UL_RO_START + MAC_REG_SIZE * 7,								//0x4008_401c
    MAC_REG_TX_FAILED_BITMAP_UPPER_0 	= MAC_REG_UL_RO_START + MAC_REG_SIZE * 8,								//0x4008_4020


    MAC_REG_UL_RESPONSE_TX_RESULT	= MAC_REG_UL_RO_START + MAC_REG_SIZE * 21,									//0x4008_4054

    //=====================================================
    //      MAC DL Register
    //=====================================================

    MAC_REG_RX_BASE_ADDRESS				= MAC_REG_DL_BASE_START + MAC_REG_SIZE * 0,						//0x4008_0288
    MAC_REG_RX_BASE_ADDRESS_VAL			= MAC_REG_RX_BASE_ADDRESS,
    MAC_REG_RX_BASE_ADDRESS_VAL_SHIFT	= 0,
    MAC_REG_RX_BASE_ADDRESS_VAL_MASK	= 0xffffffff,

    MAC_REG_RX_DSC_NUM			= MAC_REG_DL_BASE_START + MAC_REG_SIZE * 1,								//0x4008_028c

    MAC_REG_DL_DESC_CONTROL_OFFSET = 0x80,

    MAC_REG_RX_REG_DL_DESC0 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 2,									//0x4008_0290

    MAC_REG_RX_REG_DL_DESC0_DATA_ADDRESS_OFFSET = MAC_REG_RX_REG_DL_DESC0,
    MAC_REG_RX_REG_DL_DESC0_DATA_ADDRESS_OFFSET_SHIFT = 0,
    MAC_REG_RX_REG_DL_DESC0_DATA_ADDRESS_OFFSET_MASK = 0x00007fff,

    MAC_REG_RX_REG_DL_DESC0_BUFFER_LENGTH = MAC_REG_RX_REG_DL_DESC0,
    MAC_REG_RX_REG_DL_DESC0_BUFFER_LENGTH_SHIFT = 15,
    MAC_REG_RX_REG_DL_DESC0_BUFFER_LENGTH_MASK = 0x03ff8000,

    MAC_REG_DL_DESC_BUFFER_1 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 3,								//0x4008_0294
    MAC_REG_DL_DESC_BUFFER_2 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 4,								//0x4008_0298
    MAC_REG_DL_DESC_BUFFER_3 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 5,								//0x4008_029c
    MAC_REG_DL_DESC_BUFFER_4 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 6,								//0x4008_02a0
    MAC_REG_DL_DESC_BUFFER_5 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 7,								//0x4008_02a4
    MAC_REG_DL_DESC_BUFFER_6 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 8,								//0x4008_02a8
    MAC_REG_DL_DESC_BUFFER_7 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 9,								//0x4008_02ac
    MAC_REG_DL_DESC_BUFFER_8 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 10,								//0x4008_02b0
    MAC_REG_DL_DESC_BUFFER_9 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 11,								//0x4008_02b4
    MAC_REG_DL_DESC_BUFFER_10 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 12,								//0x4008_02b8
    MAC_REG_DL_DESC_BUFFER_11 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 13,								//0x4008_02bc
    MAC_REG_DL_DESC_BUFFER_12 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 14,								//0x4008_02c0
    MAC_REG_DL_DESC_BUFFER_13 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 15,								//0x4008_02c4
    MAC_REG_DL_DESC_BUFFER_14 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 16,								//0x4008_02c8
    MAC_REG_DL_DESC_BUFFER_15 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 17,								//0x4008_02cc
    MAC_REG_DL_DESC_BUFFER_16 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 18,								//0x4008_02d0
    MAC_REG_DL_DESC_BUFFER_17 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 19,								//0x4008_02d4
    MAC_REG_DL_DESC_BUFFER_18 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 20,								//0x4008_02d8
    MAC_REG_DL_DESC_BUFFER_19 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 21,								//0x4008_02dc
    MAC_REG_DL_DESC_BUFFER_20 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 22,								//0x4008_02e0
    MAC_REG_DL_DESC_BUFFER_21 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 23,								//0x4008_02e4
    MAC_REG_DL_DESC_BUFFER_22 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 24,								//0x4008_02e8
    MAC_REG_DL_DESC_BUFFER_23 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 25,								//0x4008_02ec
    MAC_REG_DL_DESC_BUFFER_24 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 26,								//0x4008_02f0
    MAC_REG_DL_DESC_BUFFER_25 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 27,								//0x4008_02f4
    MAC_REG_DL_DESC_BUFFER_26 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 28,								//0x4008_02f8
    MAC_REG_DL_DESC_BUFFER_27 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 29,								//0x4008_02fc
    MAC_REG_DL_DESC_BUFFER_28 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 30,								//0x4008_0300
    MAC_REG_DL_DESC_BUFFER_29 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 31,								//0x4008_0304
    MAC_REG_DL_DESC_BUFFER_30 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 32,								//0x4008_0308
    MAC_REG_DL_DESC_BUFFER_31 = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 33,								//0x4008_030c

    MAC_REG_SET_OWNER_ADDR = MAC_REG_DL_BASE_START + MAC_REG_SIZE * 34,									//0x4008_0310

    MAC_REG_RX_DATA_IN_WAIT		= MAC_REG_DL_BASE_START + MAC_REG_SIZE * 35,							//0x4008_0314
    MAC_REG_RX_DATA_IN_WAIT_SECURITY_OFFLINE 		= MAC_REG_RX_DATA_IN_WAIT,
    MAC_REG_RX_DATA_IN_WAIT_SECURITY_OFFLINE_SHIFT	= 31,
    MAC_REG_RX_DATA_IN_WAIT_SECURITY_OFFLINE_MASK	= 0x80000000,

    // READ ONLY Registers
    MAC_REG_RX_WRITE_EN_DL_DESC0 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 0,								//0x4008_4058

    MAC_REG_RX_WRITE_EN_DL_DESC0_FRAGMENT 			= MAC_REG_RX_WRITE_EN_DL_DESC0,
    MAC_REG_RX_WRITE_EN_DL_DESC0_FRAGMENT_SHIFT 	= 29,
    MAC_REG_RX_WRITE_EN_DL_DESC0_FRAGMENT_MASK 		= 0x60000000,

    MAC_REG_RX_WRITE_EN_DL_DESC0_OWNERSHIP 			= MAC_REG_RX_WRITE_EN_DL_DESC0,
    MAC_REG_RX_WRITE_EN_DL_DESC0_OWNERSHIP_SHIFT 	= 31,
    MAC_REG_RX_WRITE_EN_DL_DESC0_OWNERSHIP_MASK 	= 0x80000000,

    MAC_REG_DL_DESC_CONTROL_1 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 1,									//0x4008_405c
    MAC_REG_DL_DESC_CONTROL_2 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 2,									//0x4008_4060
    MAC_REG_DL_DESC_CONTROL_3 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 3,									//0x4008_4064
    MAC_REG_DL_DESC_CONTROL_4 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 4,									//0x4008_4068
    MAC_REG_DL_DESC_CONTROL_5 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 5,									//0x4008_406c
    MAC_REG_DL_DESC_CONTROL_6 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 6,									//0x4008_4070
    MAC_REG_DL_DESC_CONTROL_7 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 7,									//0x4008_4074
    MAC_REG_DL_DESC_CONTROL_8 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 8,									//0x4008_4078
    MAC_REG_DL_DESC_CONTROL_9 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 9,									//0x4008_407c
    MAC_REG_DL_DESC_CONTROL_10 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 10,								//0x4008_4080
    MAC_REG_DL_DESC_CONTROL_11 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 11,								//0x4008_4084
    MAC_REG_DL_DESC_CONTROL_12 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 12,								//0x4008_4088
    MAC_REG_DL_DESC_CONTROL_13 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 13,								//0x4008_408c
    MAC_REG_DL_DESC_CONTROL_14 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 14,								//0x4008_4090
    MAC_REG_DL_DESC_CONTROL_15 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 15,								//0x4008_4094
    MAC_REG_DL_DESC_CONTROL_16 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 16,								//0x4008_4098
    MAC_REG_DL_DESC_CONTROL_17 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 17,								//0x4008_409c
    MAC_REG_DL_DESC_CONTROL_18 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 18,								//0x4008_40a0
    MAC_REG_DL_DESC_CONTROL_19 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 19,								//0x4008_40a4
    MAC_REG_DL_DESC_CONTROL_20 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 20,								//0x4008_40a8
    MAC_REG_DL_DESC_CONTROL_21 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 21,								//0x4008_40ac
    MAC_REG_DL_DESC_CONTROL_22 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 22,								//0x4008_40b0
    MAC_REG_DL_DESC_CONTROL_23 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 23,								//0x4008_40b4
    MAC_REG_DL_DESC_CONTROL_24 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 24,								//0x4008_40b8
    MAC_REG_DL_DESC_CONTROL_25 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 25,								//0x4008_40bc
    MAC_REG_DL_DESC_CONTROL_26 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 26,								//0x4008_40c0
    MAC_REG_DL_DESC_CONTROL_27 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 27,								//0x4008_40c4
    MAC_REG_DL_DESC_CONTROL_28 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 28,								//0x4008_40c8
    MAC_REG_DL_DESC_CONTROL_29 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 29,								//0x4008_40cc
    MAC_REG_DL_DESC_CONTROL_30 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 30,								//0x4008_40d0
    MAC_REG_DL_DESC_CONTROL_31 = MAC_REG_DL_RO_START + MAC_REG_SIZE * 31,								//0x4008_40d4

    MAC_REG_RXSIG0		   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 32,									//0x4008_40d8
    MAC_REG_RXSIG1		   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 33,									//0x4008_40dc
    MAC_REG_RXVECTOR0	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 34,									//0x4008_40e0
    MAC_REG_RXVECTOR1	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 35,									//0x4008_40e4
    MAC_REG_RXVECTOR2	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 36,									//0x4008_40e8
    MAC_REG_RXINFO0	   	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 37,									//0x4008_40ec
    MAC_REG_RXINFO1	   	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 38,									//0x4008_40f0
    MAC_REG_RXINFO2	   	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 39,									//0x4008_40f4
    MAC_REG_RXINFO3	   	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 40,									//0x4008_40f8
    MAC_REG_DL_RX_HEADER_0	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 41,								//0x4008_40fc
    MAC_REG_DL_RX_HEADER_1	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 42,								//0x4008_4100
    MAC_REG_DL_RX_HEADER_2	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 43,								//0x4008_4104
    MAC_REG_DL_RX_HEADER_3	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 44,								//0x4008_4108
    MAC_REG_DL_RX_HEADER_4	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 45,								//0x4008_410c
    MAC_REG_DL_RX_HEADER_5	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 46,								//0x4008_4110
    MAC_REG_DL_RX_HEADER_6	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 47,								//0x4008_4114
    MAC_REG_DL_RX_HEADER_7	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 48,								//0x4008_4118
    MAC_REG_DL_RX_HEADER_8	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 49,								//0x4008_411c
    MAC_REG_DL_AMPDU_BITMAP	   = MAC_REG_DL_RO_START + MAC_REG_SIZE * 50,								//0x4008_4120


    // ************** [FIXME] to be modified **************
    //=====================================================
    //      MAC DL information Register
    //=====================================================

    MAC_REG_DL_RX_VECTOR_0_FORMAT = MAC_REG_RXVECTOR0,
    MAC_REG_DL_RX_VECTOR_0_FORMAT_SHIFT = 0,
    MAC_REG_DL_RX_VECTOR_0_FORMAT_MASK = 0x00000003,

    MAC_REG_DL_RX_VECTOR_0_PREAMBLE_TYPE = MAC_REG_RXVECTOR0,
    MAC_REG_DL_RX_VECTOR_0_PREAMBLE_TYPE_SHIFT = 2,
    MAC_REG_DL_RX_VECTOR_0_PREAMBLE_TYPE_MASK = 0x00000004,

    MAC_REG_DL_RX_VECTOR_0_BANDWIDTH = MAC_REG_RXVECTOR0,
    MAC_REG_DL_RX_VECTOR_0_BANDWIDTH_SHIFT = 4,
    MAC_REG_DL_RX_VECTOR_0_BANDWIDTH_MASK = 0x00000030,

    MAC_REG_DL_RX_VECTOR_0_OBSS_IND = MAC_REG_RXVECTOR0,
    MAC_REG_DL_RX_VECTOR_0_OBSS_IND_SHIFT = 7,
    MAC_REG_DL_RX_VECTOR_0_OBSS_IND_MASK = 0x00000008,

    MAC_REG_DL_RX_VECTOR_0_BYTE_LENGTH = MAC_REG_RXVECTOR0,
    MAC_REG_DL_RX_VECTOR_0_BYTE_LENGTH_SHIFT = 8,
    MAC_REG_DL_RX_VECTOR_0_BYTE_LENGTH_MASK = 0x0fffff00,

    MAC_REG_DL_RX_VECTOR_1_SCR_CRC = MAC_REG_RXVECTOR1,
    MAC_REG_DL_RX_VECTOR_1_SCR_CRC_SHIFT = 0,
    MAC_REG_DL_RX_VECTOR_1_SCR_CRC_MASK = 0x0000007f,

    MAC_REG_DL_RX_VECTOR_2_RCPI = MAC_REG_RXVECTOR2,
    MAC_REG_DL_RX_VECTOR_2_RCPI_SHIFT = 0,
    MAC_REG_DL_RX_VECTOR_2_RCPI_MASK = 0x000000ff,

    MAC_REG_DL_RX_VECTOR_2_RSSI_TYPE = MAC_REG_RXVECTOR2,
    MAC_REG_DL_RX_VECTOR_2_RSSI_TYPE_SHIFT = 8,
    MAC_REG_DL_RX_VECTOR_2_RSSI_TYPE_MASK = 0x0000ff00,

    MAC_REG_DL_SIG_NDP_1M_0 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 3,

    MAC_REG_DL_SIG_NDP_1M_0_TYPE = MAC_REG_DL_SIG_NDP_1M_0,
    MAC_REG_DL_SIG_NDP_1M_0_TYPE_SHIFT = 0,
    MAC_REG_DL_SIG_NDP_1M_0_TYPE_MASK = 0x00000007,

    MAC_REG_DL_SIG_NDP_1M_0_ACK_IDLE = MAC_REG_DL_SIG_NDP_1M_0,
    MAC_REG_DL_SIG_NDP_1M_0_ACK_IDLE_SHIFT = 13,
    MAC_REG_DL_SIG_NDP_1M_0_ACK_IDLE_MASK = 0x00002000,

    MAC_REG_DL_SIG_NDP_1M_0_ACK_DUR = MAC_REG_DL_SIG_NDP_1M_0,
    MAC_REG_DL_SIG_NDP_1M_0_ACK_DUR_SHIFT = 14,
    MAC_REG_DL_SIG_NDP_1M_0_ACK_DUR_MASK = 0x00ffc000,

    MAC_REG_DL_SIG_NDP_1M_0_CTS_IND = MAC_REG_DL_SIG_NDP_1M_0,
    MAC_REG_DL_SIG_NDP_1M_0_CTS_IND_SHIFT = 3,
    MAC_REG_DL_SIG_NDP_1M_0_CTS_IND_MASK = 0x00000008,

    MAC_REG_DL_SIG_NDP_1M_0_CTS_DUR = MAC_REG_DL_SIG_NDP_1M_0,
    MAC_REG_DL_SIG_NDP_1M_0_CTS_DUR_SHIFT = 14,
    MAC_REG_DL_SIG_NDP_1M_0_CTS_DUR_MASK = 0x00ffc000,

    MAC_REG_DL_SIG_NDP_1M_0_SSN = MAC_REG_DL_SIG_NDP_1M_0,
    MAC_REG_DL_SIG_NDP_1M_0_SSN_SHIFT = 5,
    MAC_REG_DL_SIG_NDP_1M_0_SSN_MASK = 0x0001ffe0,

    MAC_REG_DL_SIG_NDP_1M_0_BITMAP = MAC_REG_DL_SIG_NDP_1M_0,
    MAC_REG_DL_SIG_NDP_1M_0_BITMAP_SHIFT = 17,
    MAC_REG_DL_SIG_NDP_1M_0_BITMAP_MASK = 0x01fe0000,

    MAC_REG_DL_SIG_NDP_1M_0_NDP_IND = MAC_REG_DL_SIG_NDP_1M_0,
    MAC_REG_DL_SIG_NDP_1M_0_NDP_IND_SHIFT = 25,
    MAC_REG_DL_SIG_NDP_1M_0_NDP_IND_MASK = 0x02000000,

    MAC_REG_DL_SIG_NDP_1M_1 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 4,

    MAC_REG_DL_SIG_NDP_2M_0 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 3,

    MAC_REG_DL_SIG_NDP_2M_0_TYPE = MAC_REG_DL_SIG_NDP_2M_0,
    MAC_REG_DL_SIG_NDP_2M_0_TYPE_SHIFT = 0,
    MAC_REG_DL_SIG_NDP_2M_0_TYPE_MASK = 0x00000007,

    MAC_REG_DL_SIG_NDP_2M_0_SSN = MAC_REG_DL_SIG_NDP_2M_0,
    MAC_REG_DL_SIG_NDP_2M_0_SSN_SHIFT = 9,
    MAC_REG_DL_SIG_NDP_2M_0_SSN_MASK = 0x001ffe00,

    MAC_REG_DL_SIG_NDP_2M_0_BITMAP_LOW = MAC_REG_DL_SIG_NDP_2M_0,
    MAC_REG_DL_SIG_NDP_2M_0_BITMAP_LOW_SHIFT = 21,
    MAC_REG_DL_SIG_NDP_2M_0_BITMAP_LOW_MASK = 0x00e00000,

    MAC_REG_DL_SIG_NDP_2M_0_CTS_DUR_LOW = MAC_REG_DL_SIG_NDP_2M_0,
    MAC_REG_DL_SIG_NDP_2M_0_CTS_DUR_LOW_SHIFT = 14,
    MAC_REG_DL_SIG_NDP_2M_0_CTS_DUR_LOW_MASK = 0x00ffc000,

    MAC_REG_DL_SIG_NDP_2M_0_ACK_IDLE = MAC_REG_DL_SIG_NDP_2M_0,
    MAC_REG_DL_SIG_NDP_2M_0_ACK_IDLE_SHIFT = 20,
    MAC_REG_DL_SIG_NDP_2M_0_ACK_IDLE_MASK = 0x00100000,

    MAC_REG_DL_SIG_NDP_2M_0_ACK_DUR_LOW = MAC_REG_DL_SIG_NDP_2M_0,
    MAC_REG_DL_SIG_NDP_2M_0_ACK_DUR_LOW_SHIFT = 21,
    MAC_REG_DL_SIG_NDP_2M_0_ACK_DUR_LOW_MASK = 0x00e00000,


    MAC_REG_DL_SIG_NDP_2M_1 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 4,

    MAC_REG_DL_SIG_NDP_2M_1_BITMAP_HIGH = MAC_REG_DL_SIG_NDP_2M_1,
    MAC_REG_DL_SIG_NDP_2M_1_BITMAP_HIGH_SHIFT = 0,
    MAC_REG_DL_SIG_NDP_2M_1_BITMAP_HIGH_MASK = 0x00001fff,

    MAC_REG_DL_SIG_NDP_2M_1_NDP_IND = MAC_REG_DL_SIG_NDP_2M_1,
    MAC_REG_DL_SIG_NDP_2M_1_NDP_IND_SHIFT = 13,
    MAC_REG_DL_SIG_NDP_2M_1_NDP_IND_MASK = 0x00002000,

    MAC_REG_DL_SIG_NDP_2M_1_CTS_DUR_HIGH = MAC_REG_DL_SIG_NDP_2M_1,
    MAC_REG_DL_SIG_NDP_2M_1_CTS_DUR_HIGH_SHIFT = 0,
    MAC_REG_DL_SIG_NDP_2M_1_CTS_DUR_HIGH_MASK = 0x0000001f,

    MAC_REG_DL_SIG_NDP_2M_1_ACK_DUR_HIGH = MAC_REG_DL_SIG_NDP_2M_1,
    MAC_REG_DL_SIG_NDP_2M_1_ACK_DUR_HIGH_SHIFT = 0,
    MAC_REG_DL_SIG_NDP_2M_1_ACK_DUR_HIGH_MASK = 0x000007ff,

    // SIG 1 and SIG 2 format for S1G 1M

    MAC_REG_DL_SIG_1M_0 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 3,

    MAC_REG_DL_SIG_1M_0_NSTS = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_NSTS_SHIFT = 0,
    MAC_REG_DL_SIG_1M_0_NSTS_MASK = 0x00000003,

    MAC_REG_DL_SIG_1M_0_SHORT_GI_TYPE = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_SHORT_GI_TYPE_SHIFT = 2,
    MAC_REG_DL_SIG_1M_0_SHORT_GI_TYPE_MASK = 0x00000004,

    MAC_REG_DL_SIG_1M_0_CODING = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_CODING_SHIFT = 3,
    MAC_REG_DL_SIG_1M_0_CODING_MASK = 0x000000018,

    MAC_REG_DL_SIG_1M_0_STBC = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_STBC_SHIFT = 5,
    MAC_REG_DL_SIG_1M_0_STBC_MASK = 0x00000020,

    MAC_REG_DL_SIG_1M_0_MCS = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_MCS_SHIFT = 7,
    MAC_REG_DL_SIG_1M_0_MCS_MASK = 0x00000780,

    MAC_REG_DL_SIG_1M_0_AGGREGATION = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_AGGREGATION_SHIFT = 11,
    MAC_REG_DL_SIG_1M_0_AGGREGATION_MASK = 0x00000800,

    MAC_REG_DL_SIG_1M_0_LENGTH = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_LENGTH_SHIFT = 12,
    MAC_REG_DL_SIG_1M_0_LENGTH_MASK = 0x001ff000,

    MAC_REG_DL_SIG_1M_0_RSP_IND = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_RSP_IND_SHIFT = 21,
    MAC_REG_DL_SIG_1M_0_RSP_IND_MASK = 0x00600000,

    MAC_REG_DL_SIG_1M_0_SMOOTHING = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_SMOOTHING_SHIFT = 23,
    MAC_REG_DL_SIG_1M_0_SMOOTHING_MASK = 0x00800000,

    MAC_REG_DL_SIG_1M_0_DOPPLER = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_DOPPLER_SHIFT = 24,
    MAC_REG_DL_SIG_1M_0_DOPPLER_MASK = 0x01000000,

    MAC_REG_DL_SIG_1M_0_NDP_IND = MAC_REG_DL_SIG_1M_0,
    MAC_REG_DL_SIG_1M_0_NDP_IND_SHIFT = 25,
    MAC_REG_DL_SIG_1M_0_NDP_IND_MASK = 0x02000000,

    MAC_REG_DL_SIG_1M_1 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 4,

    // SIG 1 and SIG 2 format for S1G Short

    MAC_REG_DL_SIG_SHORT_0 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 3,

    MAC_REG_DL_SIG_SHORT_0_STBC = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_STBC_SHIFT = 1,
    MAC_REG_DL_SIG_SHORT_0_STBC_MASK = 0x00000002,

    MAC_REG_DL_SIG_SHORT_0_UL_IND = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_UL_IND_SHIFT = 2,
    MAC_REG_DL_SIG_SHORT_0_UL_IND_MASK = 0x00000004,

    MAC_REG_DL_SIG_SHORT_0_BW = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_BW_SHIFT = 3,
    MAC_REG_DL_SIG_SHORT_0_BW_MASK = 0x00000018,

    MAC_REG_DL_SIG_SHORT_0_NSTS = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_NSTS_SHIFT = 5,
    MAC_REG_DL_SIG_SHORT_0_NSTS_MASK = 0x00000060,

    MAC_REG_DL_SIG_SHORT_0_ID = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_ID_SHIFT = 7,
    MAC_REG_DL_SIG_SHORT_0_ID_MASK = 0x0000ff80,

    MAC_REG_DL_SIG_SHORT_0_SHORT_GI_TYPE = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_SHORT_GI_TYPE_SHIFT = 16,
    MAC_REG_DL_SIG_SHORT_0_SHORT_GI_TYPE_MASK = 0x00010000,

    MAC_REG_DL_SIG_SHORT_0_CODING = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_CODING_SHIFT = 17,
    MAC_REG_DL_SIG_SHORT_0_CODING_MASK = 0x00060000,

    MAC_REG_DL_SIG_SHORT_0_MCS = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_MCS_SHIFT = 19,
    MAC_REG_DL_SIG_SHORT_0_MCS_MASK = 0x00780000,

    MAC_REG_DL_SIG_SHORT_0_SMOOTHING = MAC_REG_DL_SIG_SHORT_0,
    MAC_REG_DL_SIG_SHORT_0_SMOOTHING_SHIFT = 23,
    MAC_REG_DL_SIG_SHORT_0_SMOOTHING_MASK = 0x00800000,


    MAC_REG_DL_SIG_SHORT_1 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 4,

    MAC_REG_DL_SIG_SHORT_1_AGGREGATION = MAC_REG_DL_SIG_SHORT_1,
    MAC_REG_DL_SIG_SHORT_1_AGGREGATION_SHIFT = 0,
    MAC_REG_DL_SIG_SHORT_1_AGGREGATION_MASK = 0x00000001,

    MAC_REG_DL_SIG_SHORT_1_LENGTH = MAC_REG_DL_SIG_SHORT_1,
    MAC_REG_DL_SIG_SHORT_1_LENGTH_SHIFT = 1,
    MAC_REG_DL_SIG_SHORT_1_LENGTH_MASK = 0x000003fe,

    MAC_REG_DL_SIG_SHORT_1_RSP_IND = MAC_REG_DL_SIG_SHORT_1,
    MAC_REG_DL_SIG_SHORT_1_RSP_IND_SHIFT = 10,
    MAC_REG_DL_SIG_SHORT_1_RSP_IND_MASK = 0x00000c00,

    MAC_REG_DL_SIG_SHORT_1_DOPPLER = MAC_REG_DL_SIG_SHORT_1,
    MAC_REG_DL_SIG_SHORT_1_DOPPLER_SHIFT = 12,
    MAC_REG_DL_SIG_SHORT_1_DOPPLER_MASK = 0x00001000,

    MAC_REG_DL_SIG_SHORT_1_NDP_IND = MAC_REG_DL_SIG_SHORT_1,
    MAC_REG_DL_SIG_SHORT_1_NDP_IND_SHIFT = 13,
    MAC_REG_DL_SIG_SHORT_1_NDP_IND_MASK = 0x00002000,


    MAC_REG_DL_INFO_0 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 5,

    MAC_REG_DL_INFO_0_LENGTH = MAC_REG_DL_INFO_0,
    MAC_REG_DL_INFO_0_LENGTH_SHIFT = 0,
    MAC_REG_DL_INFO_0_LENGTH_MASK = 0x00003fff,

    MAC_REG_DL_INFO_0_MPDU_COUNT = MAC_REG_DL_INFO_0,
    MAC_REG_DL_INFO_0_MPDU_COUNT_SHIFT = 24,
    MAC_REG_DL_INFO_0_MPDU_COUNT_MASK = 0xff000000,

    MAC_REG_DL_INFO_1 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 6,

    MAC_REG_DL_INFO_1_RXNAV_CHECK_NOTI			=	MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_RXNAV_CHECK_NOTI_SHIFT	=	17,
    MAC_REG_DL_INFO_1_RXNAV_CHECK_NOTI_MASK		=	0x00020000,

    MAC_REG_DL_INFO_1_DELIMITER_ERROR = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_DELIMITER_ERROR_SHIFT = 18,
    MAC_REG_DL_INFO_1_DELIMITER_ERROR_MASK = 0x00040000,

    MAC_REG_DL_INFO_1_EOF_IND = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_EOF_IND_SHIFT = 19,
    MAC_REG_DL_INFO_1_EOF_IND_MASK = 0x00080000,

    MAC_REG_DL_INFO_1_OBSS_FRAME = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_OBSS_FRAME_SHIFT = 20,
    MAC_REG_DL_INFO_1_OBSS_FRAME_MASK = 0x00100000,

    MAC_REG_DL_INFO_1_NDP_IND = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_NDP_IND_SHIFT = 21,
    MAC_REG_DL_INFO_1_NDP_IND_MASK = 0x00200000,

    MAC_REG_DL_INFO_1_2M_LONG_IND = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_2M_LONG_IND_SHIFT = 22,
    MAC_REG_DL_INFO_1_2M_LONG_IND_MASK = 0x00400000,

    MAC_REG_DL_INFO_1_AGGREGATION = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_AGGREGATION_SHIFT = 23,
    MAC_REG_DL_INFO_1_AGGREGATION_MASK = 0x00800000,

    MAC_REG_DL_INFO_1_MIC_ERROR = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_MIC_ERROR_SHIFT = 24,
    MAC_REG_DL_INFO_1_MIC_ERROR_MASK = 0x01000000,

    MAC_REG_DL_INFO_1_KEY_ERROR = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_KEY_ERROR_SHIFT = 25,
    MAC_REG_DL_INFO_1_KEY_ERROR_MASK = 0x02000000,

    MAC_REG_DL_INFO_1_PROTECTED = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_PROTECTED_SHIFT = 26,
    MAC_REG_DL_INFO_1_PROTECTED_MASK = 0x04000000,

    MAC_REG_DL_INFO_1_LEN_ERROR = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_LEN_ERROR_SHIFT = 27,
    MAC_REG_DL_INFO_1_LEN_ERROR_MASK = 0x08000000,

    MAC_REG_DL_INFO_1_MATCH_ERROR = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_MATCH_ERROR_SHIFT = 28,
    MAC_REG_DL_INFO_1_MATCH_ERROR_MASK = 0x10000000,

    MAC_REG_DL_INFO_1_CRC_ERROR = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_CRC_ERROR_SHIFT = 29,
    MAC_REG_DL_INFO_1_CRC_ERROR_MASK = 0x20000000,

    MAC_REG_DL_INFO_1_OK = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_OK_SHIFT = 30,
    MAC_REG_DL_INFO_1_OK_MASK = 0x40000000,

    MAC_REG_DL_INFO_1_SEQ_ERROR = MAC_REG_DL_INFO_1,
    MAC_REG_DL_INFO_1_SEQ_ERROR_SHIFT = 31,
    MAC_REG_DL_INFO_1_SEQ_ERROR_MASK = 0x80000000,

    MAC_REG_DL_INFO_2 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 7,

    MAC_REG_DL_INFO_2_TIMESTAMP = MAC_REG_DL_INFO_2,
    MAC_REG_DL_INFO_2_TIMESTAMP_SHIFT = 0,
    MAC_REG_DL_INFO_2_TIMESTAMP_MASK = 0xffffffff,

    MAC_REG_DL_INFO_3 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 8,

    MAC_REG_DL_INFO_3_FCS = MAC_REG_DL_INFO_3,
    MAC_REG_DL_INFO_3_FCS_SHIFT = 0,
    MAC_REG_DL_INFO_3_FCS_MASK = 0xffffffff,

    // MAC Header

    MAC_REG_DL_MAC_HEADER_0 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 9,

    MAC_REG_DL_MAC_HEADER_1 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 10,
    MAC_REG_DL_MAC_HEADER_2 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 11,
    MAC_REG_DL_MAC_HEADER_3 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 12,
    MAC_REG_DL_MAC_HEADER_4 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 13,
    MAC_REG_DL_MAC_HEADER_5 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 14,
    MAC_REG_DL_MAC_HEADER_6 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 15,

    MAC_REG_DL_MAC_HEADER_0_FRAME_CONTROL = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_FRAME_CONTROL_SHIFT = 0,
    MAC_REG_DL_MAC_HEADER_0_FRAME_CONTROL_MASK = 0x0000ffff,

    MAC_REG_DL_MAC_HEADER_0_PROTOCOL = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_PROTOCOL_SHIFT = 0,
    MAC_REG_DL_MAC_HEADER_0_PROTOCOL_MASK = 0x00000003,


    MAC_REG_DL_MAC_HEADER_0_PV0_TYPE = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_PV0_TYPE_SHIFT = 2,
    MAC_REG_DL_MAC_HEADER_0_PV0_TYPE_MASK = 0x0000000c,

    MAC_REG_DL_MAC_HEADER_0_PV0_SUBTYPE = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_PV0_SUBTYPE_SHIFT = 4,
    MAC_REG_DL_MAC_HEADER_0_PV0_SUBTYPE_MASK = 0x000000f0,

    MAC_REG_DL_MAC_HEADER_0_PV0_DURATION = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_PV0_DURATION_SHIFT = 16,
    MAC_REG_DL_MAC_HEADER_0_PV0_DURATION_MASK = 0xffff0000,

    MAC_REG_DL_MAC_HEADER_0_PV1_TYPE = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_PV1_TYPE_SHIFT = 2,
    MAC_REG_DL_MAC_HEADER_0_PV1_TYPE_MASK = 0x0000001c,

    MAC_REG_DL_MAC_HEADER_0_PV1_SUBTYPE =  MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_PV1_SUBTYPE_SHIFT = 5,
    MAC_REG_DL_MAC_HEADER_0_PV1_SUBTYPE_MASK = 0x000000e0,

    MAC_REG_DL_MAC_HEADER_0_PV1_ACK_POLICY = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_PV1_ACK_POLICY_SHIFT = 15,
    MAC_REG_DL_MAC_HEADER_0_PV1_ACK_POLICY_MASK = 0x00008000,

    MAC_REG_DL_MAC_HEADER_0_TYPE = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_TYPE_SHIFT = 2,
    MAC_REG_DL_MAC_HEADER_0_TYPE_MASK = 0x0000000c,

    MAC_REG_DL_MAC_HEADER_0_SUBTYPE = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_SUBTYPE_SHIFT = 4,
    MAC_REG_DL_MAC_HEADER_0_SUBTYPE_MASK = 0x000000f0,

    MAC_REG_DL_MAC_HEADER_0_DURATION = MAC_REG_DL_MAC_HEADER_0,
    MAC_REG_DL_MAC_HEADER_0_DURATION_SHIFT = 16,
    MAC_REG_DL_MAC_HEADER_0_DURATION_MASK = 0xffff0000,

    MAC_REG_DL_MAC_HEADER_2_TA_LOW          = MAC_REG_DL_MAC_HEADER_2,
    MAC_REG_DL_MAC_HEADER_2_TA_LOW_SHIFT    = 16,
    MAC_REG_DL_MAC_HEADER_2_TA_LOW_MASK     = 0xffff0000,

    MAC_REG_DL_MAC_HEADER_3_TA_HIGH         = MAC_REG_DL_MAC_HEADER_3,
    MAC_REG_DL_MAC_HEADER_3_TA_HIGH_SHIFT   = 0,
    MAC_REG_DL_MAC_HEADER_3_TA_HIGH_MASK    = 0xffffffff,

    MAC_REG_DL_MAC_HEADER_5_BAT_SSN			= MAC_REG_DL_MAC_HEADER_5,
    MAC_REG_DL_MAC_HEADER_5_BAT_SSN_SHIFT	= 16,
    MAC_REG_DL_MAC_HEADER_5_BAT_SSN_MASK	= 0xffff0000,

    MAC_REG_DL_MAC_HEADER_6_BAT_BITMAP			= MAC_REG_DL_MAC_HEADER_6,
    MAC_REG_DL_MAC_HEADER_6_BAT_BITMAP_SHIFT	= 0,
    MAC_REG_DL_MAC_HEADER_6_BAT_BITMAP_MASK		= 0xffffffff,

    MAC_REG_DL_MAC_HEADER_6_TID = MAC_REG_DL_MAC_HEADER_6,
    MAC_REG_DL_MAC_HEADER_6_TID_SHIFT = 0,
    MAC_REG_DL_MAC_HEADER_6_TID_MASK = 0x0000000c,

    MAC_REG_DL_MAC_HEADER_6_ACK_POLICY = MAC_REG_DL_MAC_HEADER_6,
    MAC_REG_DL_MAC_HEADER_6_ACK_POLICY_SHIFT = 5,
    MAC_REG_DL_MAC_HEADER_6_ACK_POLICY_MASK = 0x00000060,

    MAC_REG_DL_MAC_HEADER_7 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 16,
    MAC_REG_DL_MAC_HEADER_8 = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 17,

    MAC_REG_DL_AMPDU_FEEDBACK = MAC_REG_DL_INFO_START + MAC_REG_SIZE * 18,

    MAC_REG_DL_AMPDU_FEEDBACK_BITMAP = MAC_REG_DL_AMPDU_FEEDBACK,
    MAC_REG_DL_AMPDU_FEEDBACK_BITMAP_SHIFT = 0,
    MAC_REG_DL_AMPDU_FEEDBACK_BITMAP_MASK = 0x0000ffff,

    MAC_REG_DL_AMPDU_FEEDBACK_SSN = MAC_REG_DL_AMPDU_FEEDBACK,
    MAC_REG_DL_AMPDU_FEEDBACK_SSN_SHIFT = 16,
    MAC_REG_DL_AMPDU_FEEDBACK_SSN_MASK = 0x0fff0000,


    //=====================================================
    //      MAC Indirect Register
    //=====================================================
    MAC_REG_TX_INDIR_REG_ADDR  = MAC_REG_INDIRECT_START + MAC_REG_SIZE * 0,							//0x4008_0370
    MAC_REG_RX_INDIR_REG_ADDR  = MAC_REG_INDIRECT_START + MAC_REG_SIZE * 1,							//0x4008_0374
    MAC_REG_SEC_INDIR_REG_ADDR = MAC_REG_INDIRECT_START + MAC_REG_SIZE * 2,							//0x4008_0378
    MAC_REG_DMA_INDIR_REG_ADDR = MAC_REG_INDIRECT_START + MAC_REG_SIZE * 3,							//0x4008_037c
    MAC_REG_IRQ_INDIR_REG_ADDR = MAC_REG_INDIRECT_START + MAC_REG_SIZE * 4,							//0x4008_0380
    MAC_REG_MEM_INDIR_REG_ADDR = MAC_REG_INDIRECT_START + MAC_REG_SIZE * 5,							//0x4008_0384

    // Read Only
    MAC_REG_TX_INDIR_REG_DATA  = MAC_REG_INDIRECT_RO_START + MAC_REG_SIZE * 0,						//0x4008_4130
    MAC_REG_RX_INDIR_REG_DATA  = MAC_REG_INDIRECT_RO_START + MAC_REG_SIZE * 1,						//0x4008_4134
    MAC_REG_SEC_INDIR_REG_DATA = MAC_REG_INDIRECT_RO_START + MAC_REG_SIZE * 2,						//0x4008_4138
    MAC_REG_DMA_INDIR_REG_DATA = MAC_REG_INDIRECT_RO_START + MAC_REG_SIZE * 3,						//0x4008_413c
    MAC_REG_IRQ_INDIR_REG_DATA = MAC_REG_INDIRECT_RO_START + MAC_REG_SIZE * 4,						//0x4008_4140
    MAC_REG_MEM_INDIR_REG_DATA = MAC_REG_INDIRECT_RO_START + MAC_REG_SIZE * 5,						//0x4008_4144

    //=====================================================
    //      MAC Timer Register
    //=====================================================

    MAC_REG_TSF_0_LOWER        	= MAC_REG_TIMER_START + MAC_REG_SIZE * 0,							//0x4008_0388
    MAC_REG_TSF_0_UPPER       	= MAC_REG_TIMER_START + MAC_REG_SIZE * 1,							//0x4008_038c
    MAC_REG_TSF_0_ALARM_LOWER   = MAC_REG_TIMER_START + MAC_REG_SIZE * 2,							//0x4008_0390
    MAC_REG_BCN_INTERVAL_0      = MAC_REG_TIMER_START + MAC_REG_SIZE * 3,							//0x4008_0394
    MAC_REG_TSF_IRQ_MARGIN      = MAC_REG_TIMER_START + MAC_REG_SIZE * 4,							//0x4008_0398
    MAC_REG_TSF_RESTART_MARGIN  = MAC_REG_TIMER_START + MAC_REG_SIZE * 5,							//0x4008_039c

    // Read Only
    MAC_REG_TSF_0_LOWER_READONLY    = MAC_REG_TIMER_RO_START + MAC_REG_SIZE * 0,					//0x4008_4148
    MAC_REG_TSF_0_UPPER_READONLY 	= MAC_REG_TIMER_RO_START + MAC_REG_SIZE * 1,					//0x4008_414c
    // [FIXME] temp
    MAC_REG_MAC_TIMER      = MAC_REG_TIMER_RO_START + MAC_REG_SIZE * 0,       // read only (MAC TIMER low) //0x4008_4148

    //=====================================================
    //      MAC IRQ Register
    //=====================================================

    MAC_REG_IRQ_MASK = MAC_REG_IRQ_START + MAC_REG_SIZE * 0,										//0x4008_03a0

    MAC_REG_IRQ_MASK_WINAC_Q0 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_WINAC_Q0_SHIFT = 0,
    MAC_REG_IRQ_MASK_WINAC_Q0_MASK = 0x00000001,

    MAC_REG_IRQ_MASK_WINAC_Q1 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_WINAC_Q1_SHIFT = 1,
    MAC_REG_IRQ_MASK_WINAC_Q1_MASK = 0x00000002,

    MAC_REG_IRQ_MASK_WINAC_Q2 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_WINAC_Q2_SHIFT = 2,
    MAC_REG_IRQ_MASK_WINAC_Q2_MASK = 0x00000004,

    MAC_REG_IRQ_MASK_WINAC_Q3 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_WINAC_Q3_SHIFT = 3,
    MAC_REG_IRQ_MASK_WINAC_Q3_MASK = 0x00000008,

    MAC_REG_IRQ_MASK_WINAC_Q4 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_WINAC_Q4_SHIFT = 4,
    MAC_REG_IRQ_MASK_WINAC_Q4_MASK = 0x00000010,

    MAC_REG_IRQ_MASK_WINAC_Q5 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_WINAC_Q5_SHIFT = 5,
    MAC_REG_IRQ_MASK_WINAC_Q5_MASK = 0x00000020,

    MAC_REG_IRQ_MASK_WINAC_Q6 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_WINAC_Q6_SHIFT = 6,
    MAC_REG_IRQ_MASK_WINAC_Q6_MASK = 0x00000040,

    MAC_REG_IRQ_MASK_TX_DONE_Q0 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_TX_DONE_Q0_SHIFT = 7,
    MAC_REG_IRQ_MASK_TX_DONE_Q0_MASK = 0x00000080,

    MAC_REG_IRQ_MASK_TX_DONE_Q1 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_TX_DONE_Q1_SHIFT = 8,
    MAC_REG_IRQ_MASK_TX_DONE_Q1_MASK = 0x00000100,

    MAC_REG_IRQ_MASK_TX_DONE_Q2 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_TX_DONE_Q2_SHIFT = 9,
    MAC_REG_IRQ_MASK_TX_DONE_Q2_MASK = 0x00000200,

    MAC_REG_IRQ_MASK_TX_DONE_Q3 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_TX_DONE_Q3_SHIFT = 10,
    MAC_REG_IRQ_MASK_TX_DONE_Q3_MASK = 0x00000400,

    MAC_REG_IRQ_MASK_TX_DONE_Q4 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_TX_DONE_Q4_SHIFT = 11,
    MAC_REG_IRQ_MASK_TX_DONE_Q4_MASK = 0x00000800,

    MAC_REG_IRQ_MASK_TX_DONE_Q5 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_TX_DONE_Q5_SHIFT = 12,
    MAC_REG_IRQ_MASK_TX_DONE_Q5_MASK = 0x00001000,

    MAC_REG_IRQ_MASK_TX_DONE_Q6 = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_TX_DONE_Q6_SHIFT = 13,
    MAC_REG_IRQ_MASK_TX_DONE_Q6_MASK = 0x00002000,

    MAC_REG_IRQ_MASK_DL_DONE = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_DL_DONE_SHIFT = 14,
    MAC_REG_IRQ_MASK_DL_DONE_MASK = 0x00004000,

    MAC_REG_IRQ_MASK_DL_DATA_DONE = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_DL_DATA_DONE_SHIFT = 15,
    MAC_REG_IRQ_MASK_DL_DATA_DONE_MASK = 0x00008000,

    MAC_REG_IRQ_MASK_RSP_TO = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_RSP_TO_SHIFT = 16,
    MAC_REG_IRQ_MASK_RSP_TO_MASK = 0x00010000,

    MAC_REG_IRQ_MASK_DMA_ERROR = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_DMA_ERROR_SHIFT = 17,
    MAC_REG_IRQ_MASK_DMA_ERROR_MASK = 0x00020000,

    MAC_REG_IRQ_MASK_CIPHER = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_CIPHER_SHIFT = 18,
    MAC_REG_IRQ_MASK_CIPHER_MASK = 0x00040000,

    MAC_REG_IRQ_MASK_TSF = MAC_REG_IRQ_MASK,
    MAC_REG_IRQ_MASK_TSF_SHIFT = 19,
    MAC_REG_IRQ_MASK_TSF_MASK = 0x00080000,

    MAC_REG_INT_SOURCE_SELECT_0 = MAC_REG_IRQ_START + MAC_REG_SIZE * 1,							//0x4008_03a4


    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q0 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q0_SHIFT = 0,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q0_MASK = 0x00000001,

    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q1 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q1_SHIFT = 1,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q1_MASK = 0x00000002,

    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q2 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q2_SHIFT = 2,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q2_MASK = 0x00000004,

    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q3 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q3_SHIFT = 3,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q3_MASK = 0x00000008,

    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q4 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q4_SHIFT = 4,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q4_MASK = 0x00000010,

    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q5 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q5_SHIFT = 5,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q5_MASK = 0x00000020,

    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q6 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q6_SHIFT = 6,
    MAC_REG_INT_SOURCE_SELECT_0_WINAC_Q6_MASK = 0x00000040,

    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q0 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q0_SHIFT = 7,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q0_MASK = 0x00000080,

    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q1 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q1_SHIFT = 8,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q1_MASK = 0x00000100,

    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q2 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q2_SHIFT = 9,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q2_MASK = 0x00000200,

    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q3 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q3_SHIFT = 10,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q3_MASK = 0x00000400,

    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q4 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q4_SHIFT = 11,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q4_MASK = 0x00000800,

    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q5 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q5_SHIFT = 12,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q5_MASK = 0x00001000,

    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q6 = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q6_SHIFT = 13,
    MAC_REG_INT_SOURCE_SELECT_0_TX_DONE_Q6_MASK = 0x00002000,

    MAC_REG_INT_SOURCE_SELECT_0_DL_DONE = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_DL_DONE_SHIFT = 14,
    MAC_REG_INT_SOURCE_SELECT_0_DL_DONE_MASK = 0x00004000,

    MAC_REG_INT_SOURCE_SELECT_0_DL_DATA_DONE = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_DL_DATA_DONE_SHIFT = 15,
    MAC_REG_INT_SOURCE_SELECT_0_DL_DATA_DONE_MASK = 0x00008000,

    MAC_REG_INT_SOURCE_SELECT_0_RSP_TO = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_RSP_TO_SHIFT = 16,
    MAC_REG_INT_SOURCE_SELECT_0_RSP_TO_MASK = 0x00010000,

    MAC_REG_INT_SOURCE_SELECT_0_DMA_ERROR = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_DMA_ERROR_SHIFT = 17,
    MAC_REG_INT_SOURCE_SELECT_0_DMA_ERROR_MASK = 0x00020000,

    MAC_REG_INT_SOURCE_SELECT_0_CIPHER = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_CIPHER_SHIFT = 18,
    MAC_REG_INT_SOURCE_SELECT_0_CIPHER_MASK = 0x00040000,

    MAC_REG_INT_SOURCE_SELECT_0_TSF = MAC_REG_INT_SOURCE_SELECT_0,
    MAC_REG_INT_SOURCE_SELECT_0_TSF_SHIFT = 19,
    MAC_REG_INT_SOURCE_SELECT_0_TSF_MASK = 0x00080000,

    MAC_REG_INT_SOURCE_SELECT_1 = MAC_REG_IRQ_START + MAC_REG_SIZE * 2,						//0x4008_03a8
    MAC_REG_INT_SOURCE_SELECT_2 = MAC_REG_IRQ_START + MAC_REG_SIZE * 3,						//0x4008_03ac
    MAC_REG_INT_SOURCE_SELECT_3 = MAC_REG_IRQ_START + MAC_REG_SIZE * 4,						//0x4008_0380

    // Read Only
    MAC_REG_INT_SOURCE = MAC_REG_IRQ_RO_START + MAC_REG_SIZE * 0,							//0x4008_4150

    MAC_REG_INT_SOURCE_WINAC_BITMAP = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_WINAC_BITMAP_SHIFT = 0,
    MAC_REG_INT_SOURCE_WINAC_BITMAP_MASK = 0x0000007f,

    MAC_REG_INT_SOURCE_TX_DONE_BITMAP = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TX_DONE_BITMAP_SHIFT = 7,
    MAC_REG_INT_SOURCE_TX_DONE_BITMAP_MASK = 0x00003f80,

    MAC_REG_INT_SOURCE_WINAC_Q0 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_WINAC_Q0_SHIFT = 0,
    MAC_REG_INT_SOURCE_WINAC_Q0_MASK = 0x00000001,

    MAC_REG_INT_SOURCE_WINAC_Q1 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_WINAC_Q1_SHIFT = 1,
    MAC_REG_INT_SOURCE_WINAC_Q1_MASK = 0x00000002,

    MAC_REG_INT_SOURCE_WINAC_Q2 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_WINAC_Q2_SHIFT = 2,
    MAC_REG_INT_SOURCE_WINAC_Q2_MASK = 0x00000004,

    MAC_REG_INT_SOURCE_WINAC_Q3 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_WINAC_Q3_SHIFT = 3,
    MAC_REG_INT_SOURCE_WINAC_Q3_MASK = 0x00000008,

    MAC_REG_INT_SOURCE_WINAC_Q4 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_WINAC_Q4_SHIFT = 4,
    MAC_REG_INT_SOURCE_WINAC_Q4_MASK = 0x00000010,

    MAC_REG_INT_SOURCE_WINAC_Q5 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_WINAC_Q5_SHIFT = 5,
    MAC_REG_INT_SOURCE_WINAC_Q5_MASK = 0x00000020,

    MAC_REG_INT_SOURCE_WINAC_Q6 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_WINAC_Q6_SHIFT = 6,
    MAC_REG_INT_SOURCE_WINAC_Q6_MASK = 0x00000040,

    MAC_REG_INT_SOURCE_TX_DONE_Q0 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TX_DONE_Q0_SHIFT = 7,
    MAC_REG_INT_SOURCE_TX_DONE_Q0_MASK = 0x00000080,

    MAC_REG_INT_SOURCE_TX_DONE_Q1 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TX_DONE_Q1_SHIFT = 8,
    MAC_REG_INT_SOURCE_TX_DONE_Q1_MASK = 0x00000100,

    MAC_REG_INT_SOURCE_TX_DONE_Q2 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TX_DONE_Q2_SHIFT = 9,
    MAC_REG_INT_SOURCE_TX_DONE_Q2_MASK = 0x00000200,

    MAC_REG_INT_SOURCE_TX_DONE_Q3 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TX_DONE_Q3_SHIFT = 10,
    MAC_REG_INT_SOURCE_TX_DONE_Q3_MASK = 0x00000400,

    MAC_REG_INT_SOURCE_TX_DONE_Q4 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TX_DONE_Q4_SHIFT = 11,
    MAC_REG_INT_SOURCE_TX_DONE_Q4_MASK = 0x00000800,

    MAC_REG_INT_SOURCE_TX_DONE_Q5 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TX_DONE_Q5_SHIFT = 12,
    MAC_REG_INT_SOURCE_TX_DONE_Q5_MASK = 0x00001000,

    MAC_REG_INT_SOURCE_TX_DONE_Q6 = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TX_DONE_Q6_SHIFT = 13,
    MAC_REG_INT_SOURCE_TX_DONE_Q6_MASK = 0x00002000,

    MAC_REG_INT_SOURCE_DL_DONE = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_DL_DONE_SHIFT = 14,
    MAC_REG_INT_SOURCE_DL_DONE_MASK = 0x00004000,

    MAC_REG_INT_SOURCE_DL_DATA_DONE = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_DL_DATA_DONE_SHIFT = 15,
    MAC_REG_INT_SOURCE_DL_DATA_DONE_MASK = 0x00008000,

    MAC_REG_INT_SOURCE_RSP_TO = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_RSP_TO_SHIFT = 16,
    MAC_REG_INT_SOURCE_RSP_TO_MASK = 0x00010000,

    MAC_REG_INT_SOURCE_DMA_ERROR = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_DMA_ERROR_SHIFT = 17,
    MAC_REG_INT_SOURCE_DMA_ERROR_MASK = 0x00020000,

    MAC_REG_INT_SOURCE_CIPHER = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_CIPHER_SHIFT = 18,
    MAC_REG_INT_SOURCE_CIPHER_MASK = 0x00040000,

    MAC_REG_INT_SOURCE_TBTT = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TBTT_SHIFT = 19,
    MAC_REG_INT_SOURCE_TBTT_MASK = 0x00080000,

    MAC_REG_INT_SOURCE_TSF_ALARM = MAC_REG_INT_SOURCE,
    MAC_REG_INT_SOURCE_TSF_ALARM_SHIFT = 20,
    MAC_REG_INT_SOURCE_TSF_ALARM_MASK = 0x00100000,

    MAC_REG_INT_SOURCE_0 = MAC_REG_IRQ_RO_START + MAC_REG_SIZE * 1,								//0x4008_4154

    MAC_REG_INT_SOURCE_0_WINAC_AC_BITMAP = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_BITMAP_SHIFT = 0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_BITMAP_MASK = 0x0000007f,

    MAC_REG_INT_SOURCE_0_TX_DONE_BITMAP = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TX_DONE_BITMAP_SHIFT = 7,
    MAC_REG_INT_SOURCE_0_TX_DONE_BITMAP_MASK = 0x00003f80,

    MAC_REG_INT_SOURCE_0_WINAC_AC_Q0 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q0_SHIFT = 0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q0_MASK = 0x00000001,

    MAC_REG_INT_SOURCE_0_WINAC_AC_Q1 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q1_SHIFT = 1,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q1_MASK = 0x00000002,

    MAC_REG_INT_SOURCE_0_WINAC_AC_Q2 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q2_SHIFT = 2,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q2_MASK = 0x00000004,

    MAC_REG_INT_SOURCE_0_WINAC_AC_Q3 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q3_SHIFT = 3,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q3_MASK = 0x00000008,

    MAC_REG_INT_SOURCE_0_WINAC_AC_Q4 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q4_SHIFT = 4,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q4_MASK = 0x00000010,

    MAC_REG_INT_SOURCE_0_WINAC_AC_Q5 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q5_SHIFT = 5,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q5_MASK = 0x00000020,

    MAC_REG_INT_SOURCE_0_WINAC_AC_Q6 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q6_SHIFT = 6,
    MAC_REG_INT_SOURCE_0_WINAC_AC_Q6_MASK = 0x00000040,

    MAC_REG_INT_SOURCE_0_TX_DONE_Q0 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q0_SHIFT = 7,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q0_MASK = 0x00000080,

    MAC_REG_INT_SOURCE_0_TX_DONE_Q1 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q1_SHIFT = 8,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q1_MASK = 0x00000100,

    MAC_REG_INT_SOURCE_0_TX_DONE_Q2 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q2_SHIFT = 9,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q2_MASK = 0x00000200,

    MAC_REG_INT_SOURCE_0_TX_DONE_Q3 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q3_SHIFT = 10,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q3_MASK = 0x00000400,

    MAC_REG_INT_SOURCE_0_TX_DONE_Q4 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q4_SHIFT = 11,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q4_MASK = 0x00000800,

    MAC_REG_INT_SOURCE_0_TX_DONE_Q5 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q5_SHIFT = 12,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q5_MASK = 0x00001000,

    MAC_REG_INT_SOURCE_0_TX_DONE_Q6 = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q6_SHIFT = 13,
    MAC_REG_INT_SOURCE_0_TX_DONE_Q6_MASK = 0x00002000,

    MAC_REG_INT_SOURCE_0_DL_DONE = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_DL_DONE_SHIFT = 14,
    MAC_REG_INT_SOURCE_0_DL_DONE_MASK = 0x00004000,

    MAC_REG_INT_SOURCE_0_DL_DATA_DONE = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_DL_DATA_DONE_SHIFT = 15,
    MAC_REG_INT_SOURCE_0_DL_DATA_DONE_MASK = 0x00008000,

    MAC_REG_INT_SOURCE_0_RSP_TO = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_RSP_TO_SHIFT = 16,
    MAC_REG_INT_SOURCE_0_RSP_TO_MASK = 0x00010000,

    MAC_REG_INT_SOURCE_0_DMA_ERROR = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_DMA_ERROR_SHIFT = 17,
    MAC_REG_INT_SOURCE_0_DMA_ERROR_MASK = 0x00020000,

    MAC_REG_INT_SOURCE_0_CIPHER = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_CIPHER_SHIFT = 18,
    MAC_REG_INT_SOURCE_0_CIPHER_MASK = 0x00040000,

    MAC_REG_INT_SOURCE_0_TBTT = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TBTT_SHIFT = 19,
    MAC_REG_INT_SOURCE_0_TBTT_MASK = 0x00080000,

    MAC_REG_INT_SOURCE_0_TSF_ALARM = MAC_REG_INT_SOURCE_0,
    MAC_REG_INT_SOURCE_0_TSF_ALARM_SHIFT = 20,
    MAC_REG_INT_SOURCE_0_TSF_ALARM_MASK = 0x00100000,

    MAC_REG_INT_SOURCE_1 = MAC_REG_IRQ_RO_START + MAC_REG_SIZE * 2,								//0x4008_4158
    MAC_REG_INT_SOURCE_2 = MAC_REG_IRQ_RO_START + MAC_REG_SIZE * 3,								//0x4008_415c
    MAC_REG_INT_SOURCE_3 = MAC_REG_IRQ_RO_START + MAC_REG_SIZE * 4,								//0x4008_4160

    // [FIXME] to be modified
    ///========================================================
    ///
    ///     Host Interface Register definitions
    ///
    ///========================================================
    //=====================================================
    //      Host Interface Control Register
    //=====================================================
    HIF_REG_CTRL = HIF_REG_BASE_START + HIF_REG_SIZE * 0,

    HIF_REG_CTRL_RX_DESC_INI = HIF_REG_CTRL,
    HIF_REG_CTRL_RX_DESC_INI_SHIFT = 30,
    HIF_REG_CTRL_RX_DESC_INI_MASK = 0x40000000,

    HIF_REG_CTRL_TX_DESC_INI = HIF_REG_CTRL,
    HIF_REG_CTRL_TX_DESC_INI_SHIFT = 31,
    HIF_REG_CTRL_TX_DESC_INI_MASK = 0x80000000,

    HIF_REG_RX_CTRL = HIF_REG_BASE_START + HIF_REG_SIZE * 1,

    HIF_REG_RX_CTRL_VAL = HIF_REG_RX_CTRL,
    HIF_REG_RX_CTRL_VAL_SHIFT = 1,
    HIF_REG_RX_CTRL_VAL_MASK = 0xfffffffe,

    HIF_REG_RX_CTRL_RX_REQ = HIF_REG_RX_CTRL,
    HIF_REG_RX_CTRL_RX_REQ_SHIFT = 0,
    HIF_REG_RX_CTRL_RX_REQ_MASK = 0x00000001,

    HIF_REG_TX_CTRL = HIF_REG_BASE_START + HIF_REG_SIZE * 2,

    HIF_REG_TX_CTRL_VAL = HIF_REG_TX_CTRL,
    HIF_REG_TX_CTRL_VAL_SHIFT = 1,
    HIF_REG_TX_CTRL_VAL_MASK = 0xfffffffe,

    HIF_REG_TX_CTRL_TX_REQ = HIF_REG_TX_CTRL,
    HIF_REG_TX_CTRL_TX_REQ_SHIFT = 0,
    HIF_REG_TX_CTRL_TX_REQ_MASK = 0x00000001,

    HIF_REG_BASE_ADDR = HIF_REG_BASE_START + HIF_REG_SIZE * 3,

    HIF_REG_BASE_ADDR_VAL = HIF_REG_BASE_ADDR,
    HIF_REG_BASE_ADDR_VAL_SHIFT = 0,
    HIF_REG_BASE_ADDR_VAL_MASK = 0xffffffff,


    //=====================================================
    //      Host Interface RX Register
    //=====================================================
    HIF_REG_RX_DESC_0 = HIF_REG_BASE_START + HIF_REG_SIZE * 30,

    HIF_REG_RX_DESC_0_ADDR_OFFSET = HIF_REG_RX_DESC_0,
    HIF_REG_RX_DESC_0_ADDR_OFFSET_SHIFT = 0,
    HIF_REG_RX_DESC_0_ADDR_OFFSET_MASK = 0x00007fff,

    HIF_REG_RX_DESC_0_LENGTH = HIF_REG_RX_DESC_0,
    HIF_REG_RX_DESC_0_LENGTH_SHIFT = 15,
    HIF_REG_RX_DESC_0_LENGTH_MASK = 0x03ff8000,

    HIF_REG_RX_DESC_0_FRAGMENT = HIF_REG_RX_DESC_0,
    HIF_REG_RX_DESC_0_FRAGMENT_SHIFT = 29,
    HIF_REG_RX_DESC_0_FRAGMENT_MASK = 0x60000000,

    HIF_REG_RX_DESC_0_OWNER = HIF_REG_RX_DESC_0,
    HIF_REG_RX_DESC_0_OWNER_SHIFT = 31,
    HIF_REG_RX_DESC_0_OWNER_MASK = 0x80000000,

    HIF_REG_RX_DESC_1 = HIF_REG_BASE_START + HIF_REG_SIZE * 31,
    HIF_REG_RX_DESC_2 = HIF_REG_BASE_START + HIF_REG_SIZE * 32,
    HIF_REG_RX_DESC_3 = HIF_REG_BASE_START + HIF_REG_SIZE * 33,
    HIF_REG_RX_DESC_4 = HIF_REG_BASE_START + HIF_REG_SIZE * 34,
    HIF_REG_RX_DESC_5 = HIF_REG_BASE_START + HIF_REG_SIZE * 35,
    HIF_REG_RX_DESC_6 = HIF_REG_BASE_START + HIF_REG_SIZE * 36,
    HIF_REG_RX_DESC_7 = HIF_REG_BASE_START + HIF_REG_SIZE * 37,
    HIF_REG_RX_DESC_8 = HIF_REG_BASE_START + HIF_REG_SIZE * 38,
    HIF_REG_RX_DESC_9 = HIF_REG_BASE_START + HIF_REG_SIZE * 39,
    HIF_REG_RX_DESC_10 = HIF_REG_BASE_START + HIF_REG_SIZE * 40,
    HIF_REG_RX_DESC_11 = HIF_REG_BASE_START + HIF_REG_SIZE * 41,
    HIF_REG_RX_DESC_12 = HIF_REG_BASE_START + HIF_REG_SIZE * 42,
    HIF_REG_RX_DESC_13 = HIF_REG_BASE_START + HIF_REG_SIZE * 43,
    HIF_REG_RX_DESC_14 = HIF_REG_BASE_START + HIF_REG_SIZE * 44,
    HIF_REG_RX_DESC_15 = HIF_REG_BASE_START + HIF_REG_SIZE * 45,


    //=====================================================
    //      Host Interface TX Register
    //=====================================================
    HIF_REG_TX_DESC_0 = HIF_REG_BASE_START + HIF_REG_SIZE * 50,

    HIF_REG_TX_DESC_0_ADDR_OFFSET = HIF_REG_TX_DESC_0,
    HIF_REG_TX_DESC_0_ADDR_OFFSET_SHIFT = 0,
    HIF_REG_TX_DESC_0_ADDR_OFFSET_MASK = 0x00007fff,

    HIF_REG_TX_DESC_0_LENGTH = HIF_REG_TX_DESC_0,
    HIF_REG_TX_DESC_0_LENGTH_SHIFT = 15,
    HIF_REG_TX_DESC_0_LENGTH_MASK = 0x03ff8000,

    HIF_REG_TX_DESC_0_FRAGMENT = HIF_REG_TX_DESC_0,
    HIF_REG_TX_DESC_0_FRAGMENT_SHIFT = 29,
    HIF_REG_TX_DESC_0_FRAGMENT_MASK = 0x60000000,

    HIF_REG_TX_DESC_0_OWNER = HIF_REG_TX_DESC_0,
    HIF_REG_TX_DESC_0_OWNER_SHIFT = 31,
    HIF_REG_TX_DESC_0_OWNER_MASK = 0x80000000,

    HIF_REG_TX_DESC_1 = HIF_REG_BASE_START + HIF_REG_SIZE * 51,
    HIF_REG_TX_DESC_2 = HIF_REG_BASE_START + HIF_REG_SIZE * 52,
    HIF_REG_TX_DESC_3 = HIF_REG_BASE_START + HIF_REG_SIZE * 53,
    HIF_REG_TX_DESC_4 = HIF_REG_BASE_START + HIF_REG_SIZE * 54,
    HIF_REG_TX_DESC_5 = HIF_REG_BASE_START + HIF_REG_SIZE * 55,
    HIF_REG_TX_DESC_6 = HIF_REG_BASE_START + HIF_REG_SIZE * 56,
    HIF_REG_TX_DESC_7 = HIF_REG_BASE_START + HIF_REG_SIZE * 57,
    HIF_REG_TX_DESC_8 = HIF_REG_BASE_START + HIF_REG_SIZE * 58,
    HIF_REG_TX_DESC_9 = HIF_REG_BASE_START + HIF_REG_SIZE * 59,
    HIF_REG_TX_DESC_10 = HIF_REG_BASE_START + HIF_REG_SIZE * 60,
    HIF_REG_TX_DESC_11 = HIF_REG_BASE_START + HIF_REG_SIZE * 61,
    HIF_REG_TX_DESC_12 = HIF_REG_BASE_START + HIF_REG_SIZE * 62,
    HIF_REG_TX_DESC_13 = HIF_REG_BASE_START + HIF_REG_SIZE * 63,
    HIF_REG_TX_DESC_14 = HIF_REG_BASE_START + HIF_REG_SIZE * 64,
    HIF_REG_TX_DESC_15 = HIF_REG_BASE_START + HIF_REG_SIZE * 65,

    //=====================================================
    //      Read only Region
    //=====================================================

    ///========================================================
    ///
    ///     RF Register definitions
    ///
    ///========================================================
    RF_REG_BASE_START = 0x4004f000,
    RF_REG_SIZE = 4,

	RF_REG_SYSTEM_CTRL_OFFSET = 0x0,
	RF_REG_SYSTEM_CTRL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_SYSTEM_CTRL_OFFSET, // 0x4004 F000
	RF_REG_SYSTEM_CTRL_DEFAULT_VALUE = 0x000001e1,
	RF_REG_SYSTEM_CTRL_MASK = 0xffffff,

	RF_REG_RXEN_GAIN_OFFSET = 0x1,
	RF_REG_RXEN_GAIN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_RXEN_GAIN_OFFSET, // 0x4004 F004
	RF_REG_RXEN_GAIN_DEFAULT_VALUE = 0x00703fff,
	RF_REG_RXEN_GAIN_MASK = 0xffffff,

	RF_REG_RX_CAL_OFFSET = 0x2,
	RF_REG_RX_CAL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_RX_CAL_OFFSET, // 0x4004 F008
	RF_REG_RX_CAL_DEFAULT_VALUE = 0x00441070,
	RF_REG_RX_CAL_MASK = 0xffffff,

	RF_REG_BW_PD_OFFSET = 0x3,
	RF_REG_BW_PD = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_BW_PD_OFFSET, // 0x4004 F00C
	RF_REG_BW_PD_DEFAULT_VALUE = 0x000911ef,
	RF_REG_BW_PD_MASK = 0xffffff,

	RF_REG_RX_LOGIC_OFFSET = 0x4,
	RF_REG_RX_LOGIC = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_RX_LOGIC_OFFSET, // 0x4004 F010
	RF_REG_RX_LOGIC_DEFAULT_VALUE = 0x00000000,
	RF_REG_RX_LOGIC_MASK = 0xffffff,

	RF_REG_GMC_TUNE_CTRL_OFFSET = 0x5,
	RF_REG_GMC_TUNE_CTRL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_GMC_TUNE_CTRL_OFFSET, // 0x4004 F014
	RF_REG_GMC_TUNE_CTRL_DEFAULT_VALUE = 0x00020294,
	RF_REG_GMC_TUNE_CTRL_MASK = 0xffffff,

	RF_REG_TX_EN_GN_OFFSET = 0x6,
	RF_REG_TX_EN_GN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_TX_EN_GN_OFFSET, // 0x4004 F018
	RF_REG_TX_EN_GN_DEFAULT_VALUE = 0x001feff9,
	RF_REG_TX_EN_GN_MASK = 0xffffff,

	RF_REG_TX_CAP_MSB_OFFSET = 0x7,
	RF_REG_TX_CAP_MSB = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_TX_CAP_MSB_OFFSET, // 0x4004 F01C
	RF_REG_TX_CAP_MSB_DEFAULT_VALUE = 0x0048f2a3,
	RF_REG_TX_CAP_MSB_MASK = 0xffffff,

	RF_REG_TX_CAP_LSB_OFFSET = 0x8,
	RF_REG_TX_CAP_LSB = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_TX_CAP_LSB_OFFSET, // 0x4004 F020
	RF_REG_TX_CAP_LSM_DEFAULT_VALUE = 0x000032c4,
	RF_REG_TX_CAP_LSB_MASK = 0xffffff,

	RF_REG_PLL_EN_OFFSET = 0x9,
	RF_REG_PLL_EN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_EN_OFFSET, // 0x4004 F024
	RF_REG_PLL_EN_DEFAULT_VALUE = 0x000077fb,
	RF_REG_PLL_EN_MASK = 0xffffff,

	RF_REG_PLL_TRIM_OFFSET = 0xa,
	RF_REG_PLL_TRIM = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_TRIM_OFFSET, // 0x4004 F028
	RF_REG_PLL_TRIM_DEFAULT_VALUE = 0x0007f3e1,
	RF_REG_PLL_TRIM_MASK = 0xffffff,

	RF_REG_PLL_INIT_OFFSET = 0xb,
	RF_REG_PLL_INIT = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_INIT_OFFSET, // 0x4004 F02C
	RF_REG_PLL_INIT_DEFAULT_VALUE = 0x00203ebb,
	RF_REG_PLL_INIT_MASK = 0xffffff,

	RF_REG_PLL_FRAC_OFFSET = 0xc,
	RF_REG_PLL_FRAC = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_FRAC_OFFSET, // 0x4004 F030
	RF_REG_PLL_FRAC_DEFAULT_VALUE = 0x007fffff,
	RF_REG_PLL_FRAC_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE1_OFFSET = 0xd,
	RF_REG_PLL_VCO_TUNE1 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE1_OFFSET, // 0x4004 F034
	RF_REG_PLL_VCO_TUNE1_DEFAULT_VALUE = 0x00002008,
	RF_REG_PLL_VCO_TUNE1_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE2_OFFSET = 0xe,
	RF_REG_PLL_VCO_TUNE2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE2_OFFSET, // 0x4004 F038
	RF_REG_PLL_VCO_TUNE2_DEFAULT_VALUE = 0x00ffffff,
	RF_REG_PLL_VCO_TUNE2_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE3_OFFSET = 0xf,
	RF_REG_PLL_VCO_TUNE3 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE3_OFFSET, // 0x4004 F03C
	RF_REG_PLL_VCO_TUNE3_DEFAULT_VALUE = 0x00000000,
	RF_REG_PLL_VCO_TUNE3_MASK = 0xffffff,

	RF_REG_AUX_PLL_OFFSET = 0x10,
	RF_REG_AUX_PLL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_AUX_PLL_OFFSET, // 0x4004 F040
	RF_REG_AUX_PLL_DEFAULT_VALUE = 0x00000088,
	RF_REG_AUX_PLL_MASK = 0xffffff,

	RF_REG_XO_BG_CTRL_OFFSET = 0x11,
	RF_REG_XO_BG_CTRL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_XO_BG_CTRL_OFFSET, // 0x4004 F044
	RF_REG_XO_BG_CTRL_DEFAULT_VALUE = 0x0000000c,
	RF_REG_XO_BG_CTRL_MASK = 0xffffff,

	RF_REG_AUX_ADC_OFFSET = 0x12,
	RF_REG_AUX_ADC = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_AUX_ADC_OFFSET, // 0x4004 F048
	RF_REG_AUX_ADC_DEFAULT_VALUE = 0x00800050,
	RF_REG_AUX_ADC_MASK = 0xffffff,

	RF_REG_AUX_ADC_RDY_OFFSET = 0x13,
	RF_REG_AUX_ADC_RDY = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_AUX_ADC_RDY_OFFSET, // 0x4004 F04C
	RF_REG_AUX_ADC_RDY_DEFAULT_VALUE = 0x00000000,
	RF_REG_AUX_ADC_RDY_MASK = 0xffffff,

	RF_REG_DAC_FILT_OFFSET = 0x14,
	RF_REG_DAC_FILT = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DAC_FILT_OFFSET, // 0x4004 F050
	RF_REG_DAC_FILT_DEFAULT_VALUE = 0x00043245,
	RF_REG_DAC_FILT_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE4_OFFSET = 0x15,
	RF_REG_PLL_VCO_TUNE4 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE4_OFFSET, // 0x4004 F054
	RF_REG_PLL_VCO_TUNE4_DEFAULT_VALUE = 0x00000008,
	RF_REG_PLL_VCO_TUNE4_MASK = 0xffffff,

	RF_REG_PLL_VCO_TUNE5_OFFSET = 0x16,
	RF_REG_PLL_VCO_TUNE5 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_VCO_TUNE5_OFFSET, // 0x4004 F058
	RF_REG_PLL_VCO_TUNE5_DEFAULT_VALUE = 0x0000021f,
	RF_REG_PLL_VCO_TUNE5_MASK = 0xffffff,

	RF_REG_PLL_LF_TUNE1_OFFSET = 0x17,
	RF_REG_PLL_LF_TUNE1 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LF_TUNE1_OFFSET, // 0x4004 F05C
	RF_REG_PLL_LF_TUNE1_DEFAULT_VALUE = 0x0013e010,
	RF_REG_PLL_LF_TUNE1_MASK = 0xffffff,

	RF_REG_PLL_LF_TUNE2_OFFSET = 0x18,
	RF_REG_PLL_LF_TUNE2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LF_TUNE2_OFFSET, // 0x4004 F060
	RF_REG_PLL_LF_TUNE2_DEFAULT_VALUE = 0x00f825fc,
	RF_REG_PLL_LF_TUNE2_MASK = 0xffffff,

	RF_REG_PLL_LF_TUNE3_OFFSET = 0x19,
	RF_REG_PLL_LF_TUNE3 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LF_TUNE3_OFFSET, // 0x4004 F064
	RF_REG_PLL_LF_TUNE3_DEFAULT_VALUE = 0x006edc23,
	RF_REG_PLL_LF_TUNE3_MASK = 0xffffff,

	RF_REG_PLL_LF_TUNE4_OFFSET = 0x1a,
	RF_REG_PLL_LF_TUNE4 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LF_TUNE4_OFFSET, // 0x4004 F068
	RF_REG_PLL_LF_TUNE4_DEFAULT_VALUE = 0x00c84741,
	RF_REG_PLL_LF_TUNE4_MASK = 0xffffff,

	RF_REG_PLL_LDO_TRIM_OFFSET = 0x1b,
	RF_REG_PLL_LDO_TRIM = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_LDO_TRIM_OFFSET, // 0x4004 F06C
	RF_REG_PLL_LDO_TRIM_DEFAULT_VALUE = 0x00007000,
	RF_REG_PLL_LDO_TRIM_MASK = 0xffffff,

	RF_REG_PLL_SDM_OFFSET = 0x1c,
	RF_REG_PLL_SDM = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_PLL_SDM_OFFSET, // 0x4004 F070
	RF_REG_PLL_SDM_DEFAULT_VALUE = 0x00000000,
	RF_REG_PLL_SDM_MASK = 0xffffff,

	RF_REG_DOC_OFFSET0_OFFSET = 0x1d,
	RF_REG_DOC_OFFSET0 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET0_OFFSET, // 0x4004 F074
	RF_REG_DOC_OFFSET0_DEFAULT_VALUE = 0x00020100,
	RF_REG_DOC_OFFSET0_MASK = 0xffffff,

	RF_REG_DOC_OFFSET1_OFFSET = 0x1e,
	RF_REG_DOC_OFFSET1 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET1_OFFSET, // 0x4004 F078
	RF_REG_DOC_OFFSET1_DEFAULT_VALUE = 0x00050403,
	RF_REG_DOC_OFFSET1_MASK = 0xffffff,

	RF_REG_DOC_OFFSET2_OFFSET = 0x1f,
	RF_REG_DOC_OFFSET2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET2_OFFSET, // 0x4004 F07C
	RF_REG_DOC_OFFSET2_DEFAULT_VALUE = 0x00150d06,
	RF_REG_DOC_OFFSET2_MASK = 0xffffff,

	RF_REG_DOC_OFFSET3_OFFSET = 0x20,
	RF_REG_DOC_OFFSET3 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET3_OFFSET, // 0x4004 F080
	RF_REG_DOC_OFFSET3_DEFAULT_VALUE = 0x00181716,
	RF_REG_DOC_OFFSET3_MASK = 0xffffff,

	RF_REG_DOC_OFFSET4_OFFSET = 0x21,
	RF_REG_DOC_OFFSET4 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET4_OFFSET, // 0x4004 F084
	RF_REG_DOC_OFFSET4_DEFAULT_VALUE = 0x00242322,
	RF_REG_DOC_OFFSET4_MASK = 0xffffff,

	RF_REG_DOC_OFFSET5_OFFSET = 0x22,
	RF_REG_DOC_OFFSET5 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET5_OFFSET, // 0x4004 F088
	RF_REG_DOC_OFFSET5_DEFAULT_VALUE = 0x002f2e2d,
	RF_REG_DOC_OFFSET5_MASK = 0xffffff,

	RF_REG_DOC_OFFSET6_OFFSET = 0x23,
	RF_REG_DOC_OFFSET6 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET6_OFFSET, // 0x4004 F08C
	RF_REG_DOC_OFFSET6_DEFAULT_VALUE = 0x00433938,
	RF_REG_DOC_OFFSET6_MASK = 0xffffff,

	RF_REG_DOC_OFFSET7_OFFSET = 0x24,
	RF_REG_DOC_OFFSET7 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET7_OFFSET, // 0x4004 F090
	RF_REG_DOC_OFFSET7_DEFAULT_VALUE = 0x004e4544,
	RF_REG_DOC_OFFSET7_MASK = 0xffffff,

	RF_REG_DOC_OFFSET8_OFFSET = 0x25,
	RF_REG_DOC_OFFSET8 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET8_OFFSET, // 0x4004 F094
	RF_REG_DOC_OFFSET8_DEFAULT_VALUE = 0x0058504F,
	RF_REG_DOC_OFFSET8_MASK = 0xffffff,

	RF_REG_DOC_OFFSET9_OFFSET = 0x26,
	RF_REG_DOC_OFFSET9 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET9_OFFSET, // 0x4004 F098
	RF_REG_DOC_OFFSET9_DEFAULT_VALUE = 0x00C75A59,
	RF_REG_DOC_OFFSET9_MASK = 0xffffff,

	RF_REG_DOC_OFFSET10_OFFSET = 0x27,
	RF_REG_DOC_OFFSET10 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET10_OFFSET, // 0x4004 F09C
	RF_REG_DOC_OFFSET10_DEFAULT_VALUE = 0x00D1C9C8,
	RF_REG_DOC_OFFSET10_MASK = 0xffffff,

	RF_REG_DOC_OFFSET11_OFFSET = 0x28,
	RF_REG_DOC_OFFSET11 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET11_OFFSET, // 0x4004 F0A0
	RF_REG_DOC_OFFSET11_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET11_MASK = 0xffffff,

	RF_REG_DOC_OFFSET12_OFFSET = 0x29,
	RF_REG_DOC_OFFSET12 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET12_OFFSET, // 0x4004 F0A4
	RF_REG_DOC_OFFSET12_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET12_MASK = 0xffffff,

	RF_REG_DOC_OFFSET13_OFFSET = 0x2a,
	RF_REG_DOC_OFFSET13 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET13_OFFSET, // 0x4004 F0A8
	RF_REG_DOC_OFFSET13_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET13_MASK = 0xffffff,

	RF_REG_DOC_OFFSET14_OFFSET = 0x2b,
	RF_REG_DOC_OFFSET14 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET14_OFFSET, // 0x4004 F0AC
	RF_REG_DOC_OFFSET14_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET14_MASK = 0xffffff,

	RF_REG_DOC_OFFSET15_OFFSET = 0x2c,
	RF_REG_DOC_OFFSET15 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET15_OFFSET, // 0x4004 F0B0
	RF_REG_DOC_OFFSET15_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET15_MASK = 0xffffff,

	RF_REG_DOC_OFFSET16_OFFSET = 0x2d,
	RF_REG_DOC_OFFSET16 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET16_OFFSET, // 0x4004 F0B4
	RF_REG_DOC_OFFSET16_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET16_MASK = 0xffffff,

	RF_REG_DOC_OFFSET17_OFFSET = 0x2e,
	RF_REG_DOC_OFFSET17 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET17_OFFSET, // 0x4004 F0B8
	RF_REG_DOC_OFFSET17_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET17_MASK = 0xffffff,

	RF_REG_DOC_OFFSET18_OFFSET = 0x2f,
	RF_REG_DOC_OFFSET18 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_OFFSET18_OFFSET, // 0x4004 F0BC
	RF_REG_DOC_OFFSET18_DEFAULT_VALUE = 0x00D3D3D3,
	RF_REG_DOC_OFFSET18_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_00_OFFSET = 0x30,
	RF_REG_DOC_DAC_CODE_00 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_00_OFFSET, // 0x4004 F0C0
	RF_REG_DOC_DAC_CODE_00_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_00_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_01_OFFSET = 0x31,
	RF_REG_DOC_DAC_CODE_01 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_01_OFFSET, // 0x4004 F0C4
	RF_REG_DOC_DAC_CODE_01_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_01_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_02_OFFSET = 0x32,
	RF_REG_DOC_DAC_CODE_02 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_02_OFFSET, // 0x4004 F0C8
	RF_REG_DOC_DAC_CODE_02_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_02_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_03_OFFSET = 0x33,
	RF_REG_DOC_DAC_CODE_03 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_03_OFFSET, // 0x4004 F0CC
	RF_REG_DOC_DAC_CODE_03_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_03_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_04_OFFSET = 0x34,
	RF_REG_DOC_DAC_CODE_04 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_04_OFFSET, // 0x4004 F0D0
	RF_REG_DOC_DAC_CODE_04_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_04_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_05_OFFSET = 0x35,
	RF_REG_DOC_DAC_CODE_05 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_05_OFFSET, // 0x4004 F0D4
	RF_REG_DOC_DAC_CODE_05_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_05_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_06_OFFSET = 0x36,
	RF_REG_DOC_DAC_CODE_06 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_06_OFFSET, // 0x4004 F0D8
	RF_REG_DOC_DAC_CODE_06_DEFAULT_VALUE = 0x00,
	RF_REG_DOC_DAC_CODE_06_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_07_OFFSET = 0x37,
	RF_REG_DOC_DAC_CODE_07 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_07_OFFSET, // 0x4004 F0DC
	RF_REG_DOC_DAC_CODE_07_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_07_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_08_OFFSET = 0x38,
	RF_REG_DOC_DAC_CODE_08 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_08_OFFSET, // 0x4004 F0E0
	RF_REG_DOC_DAC_CODE_08_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_08_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_09_OFFSET = 0x39,
	RF_REG_DOC_DAC_CODE_09 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_09_OFFSET, // 0x4004 F0E4
	RF_REG_DOC_DAC_CODE_09_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_09_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_10_OFFSET = 0x3a,
	RF_REG_DOC_DAC_CODE_10 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_10_OFFSET, // 0x4004 F0E8
	RF_REG_DOC_DAC_CODE_10_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_10_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_11_OFFSET = 0x3b,
	RF_REG_DOC_DAC_CODE_11 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_11_OFFSET, // 0x4004 F0EC
	RF_REG_DOC_DAC_CODE_11_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_11_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_12_OFFSET = 0x3c,
	RF_REG_DOC_DAC_CODE_12 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_12_OFFSET, // 0x4004 F0F0
	RF_REG_DOC_DAC_CODE_12_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_12_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_13_OFFSET = 0x3d,
	RF_REG_DOC_DAC_CODE_13 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_13_OFFSET, // 0x4004 F0F4
	RF_REG_DOC_DAC_CODE_13_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_13_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_14_OFFSET = 0x3e,
	RF_REG_DOC_DAC_CODE_14 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_14_OFFSET, // 0x4004 F0F8
	RF_REG_DOC_DAC_CODE_14_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_14_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_15_OFFSET = 0x3f,
	RF_REG_DOC_DAC_CODE_15 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_15_OFFSET, // 0x4004 F0FC
	RF_REG_DOC_DAC_CODE_15_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_15_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_16_OFFSET = 0x40,
	RF_REG_DOC_DAC_CODE_16 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_16_OFFSET, // 0x4004 F100
	RF_REG_DOC_DAC_CODE_16_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_16_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_17_OFFSET = 0x41,
	RF_REG_DOC_DAC_CODE_17 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_17_OFFSET, // 0x4004 F104
	RF_REG_DOC_DAC_CODE_17_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_17_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_18_OFFSET = 0x42,
	RF_REG_DOC_DAC_CODE_18 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_18_OFFSET, // 0x4004 F108
	RF_REG_DOC_DAC_CODE_18_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_18_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_19_OFFSET = 0x43,
	RF_REG_DOC_DAC_CODE_19 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_19_OFFSET, // 0x4004 F10C
	RF_REG_DOC_DAC_CODE_19_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_19_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_20_OFFSET = 0x44,
	RF_REG_DOC_DAC_CODE_20 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_20_OFFSET, // 0x4004 F110
	RF_REG_DOC_DAC_CODE_20_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_20_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_21_OFFSET = 0x45,
	RF_REG_DOC_DAC_CODE_21 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_21_OFFSET, // 0x4004 F114
	RF_REG_DOC_DAC_CODE_21_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_21_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_22_OFFSET = 0x46,
	RF_REG_DOC_DAC_CODE_22 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_22_OFFSET, // 0x4004 F118
	RF_REG_DOC_DAC_CODE_22_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_22_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_23_OFFSET = 0x47,
	RF_REG_DOC_DAC_CODE_23 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_23_OFFSET, // 0x4004 F11C
	RF_REG_DOC_DAC_CODE_23_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_23_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_24_OFFSET = 0x48,
	RF_REG_DOC_DAC_CODE_24 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_24_OFFSET, // 0x4004 F120
	RF_REG_DOC_DAC_CODE_24_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_24_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_25_OFFSET = 0x49,
	RF_REG_DOC_DAC_CODE_25 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_25_OFFSET, // 0x4004 F124
	RF_REG_DOC_DAC_CODE_25_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_25_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_26_OFFSET = 0x4a,
	RF_REG_DOC_DAC_CODE_26 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_26_OFFSET, // 0x4004 F128
	RF_REG_DOC_DAC_CODE_26_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_26_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_27_OFFSET = 0x4b,
	RF_REG_DOC_DAC_CODE_27 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_27_OFFSET, // 0x4004 F12C
	RF_REG_DOC_DAC_CODE_27_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_27_MASK = 0xffffff,

	RF_REG_DOC_DAC_CODE_28_OFFSET = 0x4c,
	RF_REG_DOC_DAC_CODE_28 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_28_OFFSET, // 0x4004 F130
	RF_REG_DOC_DAC_CODE_28_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_28_MASK = 0xffffff,

	RF_REG_LDO_CONTROL_OFFSET = 0x4d,
	RF_REG_LDO_CONTROL = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_LDO_CONTROL_OFFSET, // 0x4004 F134
	RF_REG_LDO_CONTROL_DEFAULT_VALUE = 0x00100881,
	RF_REG_LDO_CONTROL_MASK = 0xffffff,

	RF_REG_SPARE_OFFSET = 0x4e,
	RF_REG_SPARE = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_SPARE_OFFSET, // 0x4004 F138
	RF_REG_SPARE_DEFAULT_VALUE = 0x00000000,
	RF_REG_SPARE_MASK = 0xffffff,

	RF_REG_IIR_FILTER_TUNE_OFFSET = 0x4f,
	RF_REG_IIR_FILTER_TUNE = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_IIR_FILTER_TUNE_OFFSET, // 0x4004 F13C
	RF_REG_IIR_FILTER_TUNE_DEFAULT_VALUE = 0x000001A0,
	RF_REG_IIR_FILTER_TUNE_MASK = 0x1fff,

	RF_REG_DOC_SPI_0_OFFSET = 0x50,
	RF_REG_DOC_SPI_0 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_SPI_0_OFFSET, // 0x4004 F140
	RF_REG_DOC_SPI_0_DEFAULT_VALUE = 0x00010404,
	RF_REG_DOC_SPI_0_MASK = 0xfffff,

	RF_REG_DOC_SPI_1_OFFSET = 0x51,
	RF_REG_DOC_SPI_1 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_SPI_1_OFFSET, // 0x4004 F144
	RF_REG_DOC_SPI_1_DEFAULT_VALUE = 0x00000A85,
	RF_REG_DOC_SPI_1_MASK = 0xfff,

	RF_REG_DOC_SPI_2_OFFSET = 0x52,
	RF_REG_DOC_SPI_2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_SPI_2_OFFSET, // 0x4004 F148
	RF_REG_DOC_SPI_2_DEFAULT_VALUE = 0x00000021,
	RF_REG_DOC_SPI_2_MASK = 0x1fff,

	RF_REG_MIXED_DOC_DAC_TEST_OFFSET = 0x53,
	RF_REG_MIXED_DOC_DAC_TEST = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_MIXED_DOC_DAC_TEST_OFFSET, // 0x4004 F14C
	RF_REG_MIXED_DOC_DAC_TEST_DEFAULT_VALUE = 0x00002040,
	RF_REG_MIXED_DOC_DAC_TEST_MASK = 0x1ffff,

	RF_REG_POLE_2ND_FST_REG_OFFSET = 0x54,
	RF_REG_POLE_2ND_FST_REG = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_POLE_2ND_FST_REG_OFFSET, // 0x4004 F150
	RF_REG_POLE_2ND_FST_REG_DEFAULT_VALUE = 0x00009876,
	RF_REG_POLE_2ND_FST_REG_MASK = 0xfffff,

	RF_REG_POLE_2ND_NOR_REG_OFFSET = 0x55,
	RF_REG_POLE_2ND_NOR_REG = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_POLE_2ND_NOR_REG_OFFSET, // 0x4004 F154
	RF_REG_POLE_2ND_NOR_REG_DEFAULT_VALUE = 0x00009876,
	RF_REG_POLE_2ND_NOR_REG_MASK = 0xffffff,

	RF_REG_SPI_TEST_GAIN_OFFSET = 0x56,
	RF_REG_SPI_TEST_GAIN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_SPI_TEST_GAIN_OFFSET, // 0x4004 F158
	RF_REG_SPI_TEST_GAIN_DEFAULT_VALUE = 0x00000001,
	RF_REG_SPI_TEST_GAIN_MASK = 0x1fffff,

	RF_REG_SPI_TEST_DOC_GAIN_OFFSET = 0x57,
	RF_REG_SPI_TEST_DOC_GAIN = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_SPI_TEST_DOC_GAIN_OFFSET, // 0x4004 F15C
	RF_REG_SPI_TEST_DOC_GAIN_DEFAULT_VALUE = 0x00000000,
	RF_REG_SPI_TEST_DOC_GAIN_MASK = 0x1fff,

	RF_REG_IIR_DELAY_OFFSET = 0x58,
	RF_REG_IIR_DELAY = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_IIR_DELAY_OFFSET, // 0x4004 F160
	RF_REG_IIR_DELAY_DEFAULT_VALUE = 0x00464646,
	RF_REG_IIR_DELAY_MASK = 0xffffff,

	RF_REG_DOC_POLE_TIME_1AND2_OFFSET = 0x59,
	RF_REG_DOC_POLE_TIME_1AND2 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_POLE_TIME_1AND2_OFFSET, // 0x4004 F164
	RF_REG_DOC_POLE_TIME_1AND2_DEFAULT_VALUE = 0x000a61f2,
	RF_REG_DOC_POLE_TIME_1AND2_MASK = 0xffffff,

	RF_REG_DOC_POLE_TIME_3_OFFSET = 0x5a,
	RF_REG_DOC_POLE_TIME_3 = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_POLE_TIME_3_OFFSET, // 0x4004 F168
	RF_REG_DOC_POLE_TIME_3_DEFAULT_VALUE = 0x000000a6,
	RF_REG_DOC_POLE_TIME_3_MASK = 0xfff,

	RF_REG_DOC_DAC_CODE_WR_OFFSET = 0x5b,
	RF_REG_DOC_DAC_CODE_WR = RF_REG_BASE_START + RF_REG_SIZE * RF_REG_DOC_DAC_CODE_WR_OFFSET, // 0x4004 F16C
	RF_REG_DOC_DAC_CODE_WR_DEFAULT_VALUE = 0x00000000,
	RF_REG_DOC_DAC_CODE_WR_MASK = 0xfffff,

};

#endif
