[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2577295 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128515 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7678822 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 30 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 10187189 heartbeat IPC: 3.987 cumulative IPC: 3.927 (Simulation time: 00 hr 16 min 32 sec)
Warmup finished CPU 0 instructions: 50000000 cycles: 12690574 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 35 sec)
Warmup complete CPU 0 instructions: 50000000 cycles: 12690574 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 35 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 12690576 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 20 min 35 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 17363983 heartbeat IPC: 2.14 cumulative IPC: 2.14 (Simulation time: 00 hr 26 min 24 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 22410371 heartbeat IPC: 1.982 cumulative IPC: 2.058 (Simulation time: 00 hr 32 min 29 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 27474577 heartbeat IPC: 1.975 cumulative IPC: 2.029 (Simulation time: 00 hr 38 min 37 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 32579354 heartbeat IPC: 1.959 cumulative IPC: 2.011 (Simulation time: 00 hr 44 min 33 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 37674621 heartbeat IPC: 1.963 cumulative IPC: 2.001 (Simulation time: 00 hr 50 min 33 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 42771219 heartbeat IPC: 1.962 cumulative IPC: 1.995 (Simulation time: 00 hr 56 min 34 sec)
Heartbeat CPU 0 instructions: 120000013 cycles: 47873824 heartbeat IPC: 1.96 cumulative IPC: 1.99 (Simulation time: 01 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 130000013 cycles: 52967846 heartbeat IPC: 1.963 cumulative IPC: 1.986 (Simulation time: 01 hr 08 min 31 sec)
Heartbeat CPU 0 instructions: 140000013 cycles: 58073718 heartbeat IPC: 1.959 cumulative IPC: 1.983 (Simulation time: 01 hr 14 min 26 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 50480947 cumulative IPC: 1.981 (Simulation time: 01 hr 20 min 11 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 50480947 cumulative IPC: 1.981 (Simulation time: 01 hr 20 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.981 instructions: 100000002 cycles: 50480947
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 106.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6784 HIT:       6779 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6784 HIT:       6779 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 666.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     670496 HIT:      91648 MISS:     578848 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137314 HIT:      80178 MISS:      57136 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:       1626 MISS:     264600 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     266946 HIT:       9843 MISS:     257103 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19895850 HIT:   19895842 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19895850 HIT:   19895842 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 207 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44726846 HIT:   42530820 MISS:    2196026 MSHR_MERGE:    1792483
cpu0->cpu0_L1D LOAD         ACCESS:   31889188 HIT:   31741223 MISS:     147965 MSHR_MERGE:      10659
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12837648 HIT:   10789597 MISS:    2048051 MSHR_MERGE:    1781824
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18527159 HIT:   18527159 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18527159 HIT:   18527159 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42646762 HIT:   42635361 MISS:      11401 MSHR_MERGE:       4617
cpu0->cpu0_DTLB LOAD         ACCESS:   42646762 HIT:   42635361 MISS:      11401 MSHR_MERGE:       4617
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.5 cycles
cpu0->LLC TOTAL        ACCESS:     586859 HIT:     518010 MISS:      68849 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      57136 HIT:      55713 MISS:       1423 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     264600 HIT:     197287 MISS:      67313 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     265114 HIT:     265009 MISS:        105 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:          9 HIT:          1 MISS:          8 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 204.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:      68732
  AVG DBUS CONGESTED CYCLE: 7.491
Channel 0 WQ ROW_BUFFER_HIT:       2425
  ROW_BUFFER_MISS:      65391
  FULL:          0
Channel 0 REFRESHES ISSUED:       4207
