/*
Developer   - Sriram Venkata Krishna
Date        - 17-09-2025
Platform    - HDL Bits
*/

//100. Decade Counter

module top_module 
    (
        input clk,
        input reset,
        output [3:0] q
    );
    
    wire [4:0] carry;
    integer i;
    
    assign carry[0] = 1'b1;
    
    always @(posedge clk) begin
        for(i = 0; i < 4; i = i+1) begin : decade_counter
            carry[i+1] = (carry[i] & q[i]);
            q[i] <= (carry[i] ^ q[i]);
        end 
        
        if(reset | (q[3] & q[0])) begin
            q[3:0] <= 4'b0;
        end
    end

endmodule
