
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_top/src/v/bp_mem_complex.v Cov: 98.5% </h3>
<pre style="margin:0; padding:0 ">   1: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   2: module bp_mem_complex</pre>
<pre style="margin:0; padding:0 ">   3:  import bp_common_pkg::*;</pre>
<pre style="margin:0; padding:0 ">   4:  import bp_common_aviary_pkg::*;</pre>
<pre style="margin:0; padding:0 ">   5:  import bp_cce_pkg::*;</pre>
<pre style="margin:0; padding:0 ">   6:  import bp_me_pkg::*;</pre>
<pre style="margin:0; padding:0 ">   7:  import bsg_noc_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:  import bsg_wormhole_router_pkg::*;</pre>
<pre id="id9" style="background-color: #FFB6C1; margin:0; padding:0 ">   9:  #(parameter bp_cfg_e cfg_p = e_bp_inv_cfg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:    `declare_bp_proc_params(cfg_p)</pre>
<pre style="margin:0; padding:0 ">  11:    `declare_bp_me_if_widths(paddr_width_p, cce_block_width_p, num_lce_p, lce_assoc_p)</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13:    , localparam bsg_ready_and_link_sif_width_lp = `bsg_ready_and_link_sif_width(mem_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:    )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   (input                                                               core_clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:    , input                                                             core_reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:    , input                                                             mem_clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:    , input                                                             mem_reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20: </pre>
<pre style="margin:0; padding:0 ">  21:    , input [num_mem_p-1:0][mem_noc_cord_width_p-1:0]                   mem_cord_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22: </pre>
<pre style="margin:0; padding:0 ">  23:    , output [num_core_p-1:0]                                           cfg_w_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:    , output [num_core_p-1:0][cfg_addr_width_p-1:0]                     cfg_addr_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:    , output [num_core_p-1:0][cfg_data_width_p-1:0]                     cfg_data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27:    , output [num_core_p-1:0]                                           soft_irq_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:    , output [num_core_p-1:0]                                           timer_irq_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:    , output [num_core_p-1:0]                                           external_irq_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30: </pre>
<pre style="margin:0; padding:0 ">  31:    , input [mem_noc_x_dim_p-1:0][bsg_ready_and_link_sif_width_lp-1:0]  mem_cmd_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:    , output [mem_noc_x_dim_p-1:0][bsg_ready_and_link_sif_width_lp-1:0] mem_cmd_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33: </pre>
<pre style="margin:0; padding:0 ">  34:    , input [mem_noc_x_dim_p-1:0][bsg_ready_and_link_sif_width_lp-1:0]  mem_resp_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:    , output [mem_noc_x_dim_p-1:0][bsg_ready_and_link_sif_width_lp-1:0] mem_resp_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36: </pre>
<pre style="margin:0; padding:0 ">  37:    , input [bsg_ready_and_link_sif_width_lp-1:0]                       prev_cmd_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:    , output [bsg_ready_and_link_sif_width_lp-1:0]                      prev_cmd_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39: </pre>
<pre style="margin:0; padding:0 ">  40:    , input [bsg_ready_and_link_sif_width_lp-1:0]                       prev_resp_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:    , output [bsg_ready_and_link_sif_width_lp-1:0]                      prev_resp_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42: </pre>
<pre style="margin:0; padding:0 ">  43:    , input [bsg_ready_and_link_sif_width_lp-1:0]                       next_cmd_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:    , output [bsg_ready_and_link_sif_width_lp-1:0]                      next_cmd_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45: </pre>
<pre style="margin:0; padding:0 ">  46:    , input [bsg_ready_and_link_sif_width_lp-1:0]                       next_resp_link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:    , output [bsg_ready_and_link_sif_width_lp-1:0]                      next_resp_link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:    );</pre>
<pre style="margin:0; padding:0 ">  49: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50: `declare_bsg_ready_and_link_sif_s(mem_noc_flit_width_p, bsg_ready_and_link_sif_s);</pre>
<pre style="margin:0; padding:0 ">  51: bsg_ready_and_link_sif_s [num_mem_p-1:0][S:W] cmd_link_li, cmd_link_lo, resp_link_li, resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52: bsg_ready_and_link_sif_s [S:N][num_mem_p-1:0] cmd_ver_link_li, cmd_ver_link_lo, resp_ver_link_li, resp_ver_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53: bsg_ready_and_link_sif_s [E:W]                cmd_hor_link_li, cmd_hor_link_lo, resp_hor_link_li, resp_hor_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54: </pre>
<pre style="margin:0; padding:0 ">  55: // bp_mem_complex is laid out like this:</pre>
<pre style="margin:0; padding:0 ">  56: //   [io] [0:cores/2-1] [mmio_node] [cores/2:cores-1] [io]</pre>
<pre style="margin:0; padding:0 ">  57: // Note: for single core, there is no router on between mmio_node[E] and io[W]</pre>
<pre style="margin:0; padding:0 ">  58: </pre>
<pre style="margin:0; padding:0 ">  59: for (genvar i = 0; i < num_mem_p; i++)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:   begin : node</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     if (i == mmio_x_pos_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:       begin : mmio</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:         bp_mmio_node</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:          #(.cfg_p(cfg_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:          mmio</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:           (.core_clk_i(core_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:            ,.core_reset_i(core_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68: </pre>
<pre style="margin:0; padding:0 ">  69:            ,.mem_clk_i(mem_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:            ,.mem_reset_i(mem_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71: </pre>
<pre style="margin:0; padding:0 ">  72:            ,.my_cord_i(mem_cord_i[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:            ,.my_cid_i('0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74: </pre>
<pre style="margin:0; padding:0 ">  75:            ,.cfg_w_v_o(cfg_w_v_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:            ,.cfg_addr_o(cfg_addr_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:            ,.cfg_data_o(cfg_data_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78: </pre>
<pre style="margin:0; padding:0 ">  79:            ,.soft_irq_o(soft_irq_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:            ,.timer_irq_o(timer_irq_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:            ,.external_irq_o(external_irq_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82: </pre>
<pre style="margin:0; padding:0 ">  83:            ,.mem_cmd_link_i(cmd_link_li[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:            ,.mem_cmd_link_o(cmd_link_lo[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85: </pre>
<pre style="margin:0; padding:0 ">  86:            ,.mem_resp_link_i(resp_link_li[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:            ,.mem_resp_link_o(resp_link_lo[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:            );</pre>
<pre style="margin:0; padding:0 ">  89:       end</pre>
<pre style="margin:0; padding:0 ">  90:     else</pre>
<pre style="margin:0; padding:0 ">  91:       begin : mem</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:         bsg_ready_and_link_sif_s rtr_cmd_link_li, rtr_cmd_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:         bsg_ready_and_link_sif_s rtr_resp_link_li, rtr_resp_link_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94: </pre>
<pre style="margin:0; padding:0 ">  95:         assign rtr_cmd_link_li = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:         bsg_wormhole_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:          #(.flit_width_p(mem_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:            ,.dims_p(mem_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:            ,.cord_dims_p(mem_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:            ,.cord_markers_pos_p(mem_noc_cord_markers_pos_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:            ,.len_width_p(mem_noc_len_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:            ,.reverse_order_p(0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:            ,.routing_matrix_p(StrictXY | XY_Allow_S)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:            )</pre>
<pre style="margin:0; padding:0 "> 105:          cmd_router </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:          (.clk_i(mem_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:           ,.reset_i(mem_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:           ,.my_cord_i(mem_cord_i[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:           ,.link_i({cmd_link_li[i], rtr_cmd_link_li})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:           ,.link_o({cmd_link_lo[i], rtr_cmd_link_lo})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:           );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:         </pre>
<pre id="id113" style="background-color: #FFB6C1; margin:0; padding:0 "> 113:         assign rtr_resp_link_li = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:         bsg_wormhole_router</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:          #(.flit_width_p(mem_noc_flit_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:            ,.dims_p(mem_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:            ,.cord_dims_p(mem_noc_dims_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:            ,.cord_markers_pos_p(mem_noc_cord_markers_pos_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:            ,.len_width_p(mem_noc_len_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:            ,.reverse_order_p(0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:            ,.routing_matrix_p(StrictXY | XY_Allow_S)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:            )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:          resp_router </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:           (.clk_i(mem_clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:            ,.reset_i(mem_reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:            ,.my_cord_i(mem_cord_i[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:            ,.link_i({resp_link_li[i], rtr_resp_link_li})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:            ,.link_o({resp_link_lo[i], rtr_resp_link_lo})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:            );</pre>
<pre style="margin:0; padding:0 "> 130:       end</pre>
<pre style="margin:0; padding:0 "> 131:   end</pre>
<pre style="margin:0; padding:0 "> 132: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   assign cmd_ver_link_li[N] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   assign cmd_ver_link_li[S] = {bsg_ready_and_link_sif_width_lp'('0), mem_cmd_link_i, bsg_ready_and_link_sif_width_lp'('0)};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   assign cmd_hor_link_li[W] = prev_cmd_link_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   assign cmd_hor_link_li[E] = next_cmd_link_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   bsg_mesh_stitch</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:    #(.width_p(bsg_ready_and_link_sif_width_lp)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:      ,.x_max_p(num_mem_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:      ,.y_max_p(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:      )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:    cmd_mesh</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:     (.outs_i(cmd_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:      ,.ins_o(cmd_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:      ,.hor_i(cmd_hor_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:      ,.hor_o(cmd_hor_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:      ,.ver_i(cmd_ver_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:      ,.ver_o(cmd_ver_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:      );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   assign mem_cmd_link_o  = cmd_ver_link_lo[S][num_mem_p-1:1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   assign prev_cmd_link_o = cmd_hor_link_lo[W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   assign next_cmd_link_o = cmd_hor_link_lo[E];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   assign resp_ver_link_li[N] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   assign resp_ver_link_li[S] = {bsg_ready_and_link_sif_width_lp'('0), mem_resp_link_i, bsg_ready_and_link_sif_width_lp'('0)};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   assign resp_hor_link_li[W] = prev_resp_link_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   assign resp_hor_link_li[E] = next_resp_link_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   bsg_mesh_stitch</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:    #(.width_p(bsg_ready_and_link_sif_width_lp)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:      ,.x_max_p(num_mem_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:      ,.y_max_p(1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:      )</pre>
<pre style="margin:0; padding:0 "> 164:    resp_mesh</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:     (.outs_i(resp_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:      ,.ins_o(resp_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167: </pre>
<pre style="margin:0; padding:0 "> 168:      ,.hor_i(resp_hor_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:      ,.hor_o(resp_hor_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:      ,.ver_i(resp_ver_link_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:      ,.ver_o(resp_ver_link_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:      );</pre>
<pre style="margin:0; padding:0 "> 173:   assign mem_resp_link_o  = resp_ver_link_lo[S][num_mem_p-1:1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   assign prev_resp_link_o = resp_hor_link_lo[W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   assign next_resp_link_o = resp_hor_link_lo[E];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176: </pre>
<pre style="margin:0; padding:0 "> 177: endmodule</pre>
<pre style="margin:0; padding:0 "> 178: </pre>
<pre style="margin:0; padding:0 "> 179: </pre>
</body>
</html>
