{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/test/design3_5_5_top/./rtl/design3_5_5_top.v",
        "2": "../../../.././rtl/invertion.v",
        "3": "../../../.././rtl/encoder.v",
        "4": "../../../.././rtl/large_mux.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "d_in0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "d_in1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "d_in2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "d_in3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "d_in4",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "d_out0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "d_out1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "d_out2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "d_out3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "d_out4",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "tmp",
                    "range": {
                        "lsb": 0,
                        "msb": 159
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 43,
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "design3_5_5_inst",
                    "line": 39,
                    "module": "design3_5_5_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "WIDTH",
                    "value": 32
                },
                {
                    "name": "CHANNEL",
                    "value": 5
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "in",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "design3_5_5_top"
        }
    ],
    "modules": {
        "design3_5_5_WIDTH#32": {
            "file": "1",
            "internalSignals": [
                {
                    "name": "wire_d0_0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d0_1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d0_2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d0_3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d1_0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d1_1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d1_2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d1_3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d2_0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d2_1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d2_2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d2_3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d3_0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d3_1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d3_2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d3_3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d4_0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d4_1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d4_2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "name": "wire_d4_3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 111,
            "module": "design3_5_5",
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "invertion_instance00",
                    "line": 80,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "encoder_instance01",
                    "line": 81,
                    "module": "encoder_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "encoder_instance02",
                    "line": 82,
                    "module": "encoder_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "invertion_instance03",
                    "line": 83,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "large_mux_instance04",
                    "line": 84,
                    "module": "large_mux_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "invertion_instance10",
                    "line": 86,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "invertion_instance11",
                    "line": 87,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "encoder_instance12",
                    "line": 88,
                    "module": "encoder_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "invertion_instance13",
                    "line": 89,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "large_mux_instance14",
                    "line": 90,
                    "module": "large_mux_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "large_mux_instance20",
                    "line": 92,
                    "module": "large_mux_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "large_mux_instance21",
                    "line": 93,
                    "module": "large_mux_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "invertion_instance22",
                    "line": 94,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "encoder_instance23",
                    "line": 95,
                    "module": "encoder_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "invertion_instance24",
                    "line": 96,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "large_mux_instance30",
                    "line": 98,
                    "module": "large_mux_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "encoder_instance31",
                    "line": 99,
                    "module": "encoder_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "encoder_instance32",
                    "line": 100,
                    "module": "encoder_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "encoder_instance33",
                    "line": 101,
                    "module": "encoder_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "large_mux_instance34",
                    "line": 102,
                    "module": "large_mux_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "encoder_instance40",
                    "line": 104,
                    "module": "encoder_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "large_mux_instance41",
                    "line": 105,
                    "module": "large_mux_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "invertion_instance42",
                    "line": 106,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "invertion_instance43",
                    "line": 107,
                    "module": "invertion_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                },
                {
                    "file": "1",
                    "instName": "large_mux_instance44",
                    "line": 108,
                    "module": "large_mux_WIDTH#32",
                    "parameters": [
                        {
                            "name": "WIDTH",
                            "value": "32"
                        }
                    ]
                }
            ],
            "parameters": [
                {
                    "name": "WIDTH",
                    "value": 32
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "d_in0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "d_in1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "d_in2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "d_in3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "d_in4",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "d_out0",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "d_out1",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "d_out2",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "d_out3",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "d_out4",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ]
        },
        "encoder_WIDTH#32": {
            "file": "3",
            "internalSignals": [
                {
                    "name": "data_out_wire",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 42,
            "module": "encoder",
            "parameters": [
                {
                    "name": "WIDTH",
                    "value": 32
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                }
            ]
        },
        "invertion_WIDTH#32": {
            "file": "2",
            "internalSignals": [
                {
                    "name": "data_out_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "data_out_wire",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 32,
            "module": "invertion",
            "parameters": [
                {
                    "name": "WIDTH",
                    "value": 32
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                }
            ]
        },
        "large_mux_WIDTH#32": {
            "file": "4",
            "language": "Verilog 2000",
            "line": 36,
            "module": "large_mux",
            "parameters": [
                {
                    "name": "WIDTH",
                    "value": 32
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_in",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "data_out",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                }
            ]
        }
    }
}
