5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd casex1.vcd -o casex1.cdd -v casex1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" casex1.v 1 30 1
2 1 5 a000a 5 1 100c 0 0 1 9 a
2 2 5 a000a b 29 100a 1 0 1 26 2
2 3 7 40007 1 0 21004 0 0 1 16 0
2 4 6 90009 6 1 100e 0 0 1 9 a
2 5 7 0 5 2e 114e 3 4 1 26 1102
2 6 8 40007 1 0 21008 0 0 1 20 1
2 7 8 0 1 2e 120a 6 4 1 26 1002
2 8 9 40007 0 0 21010 0 0 1 24 2
2 9 9 0 0 2e 1022 8 4 1 26 2
2 10 10 40007 0 0 21010 0 0 1 24 3
2 11 10 0 0 2e 1022 10 4 1 26 2
2 12 10 100013 0 0 21010 0 0 1 16 0
2 13 10 c000c 0 1 1410 0 0 1 9 b
2 14 10 c0013 0 37 32 12 13
2 15 9 100013 0 0 21010 0 0 1 20 1
2 16 9 c000c 0 1 1410 0 0 1 9 b
2 17 9 c0013 0 37 32 15 16
2 18 8 100013 1 0 21004 0 0 1 16 0
2 19 8 c000c 0 1 1410 0 0 1 9 b
2 20 8 c0013 1 37 16 18 19
2 21 7 100013 1 0 21008 0 0 1 20 1
2 22 7 c000c 0 1 1410 0 0 1 9 b
2 23 7 c0013 4 37 1a 21 22
1 a 3 30004 1 0 0 0 1 25 102
1 b 3 830007 1 0 0 0 1 25 1102
4 14 6 2 2
4 11 4 14 2
4 17 6 2 2
4 9 0 17 11
4 20 6 2 2
4 7 0 20 9
4 23 6 2 2
4 5 0 23 7
4 2 1 5 0
3 1 main.$u0 "main.$u0" casex1.v 0 28 1
