{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544043720178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544043720188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 16:02:00 2018 " "Processing started: Wed Dec 05 16:02:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544043720188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043720188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043720188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1544043720694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-arch " "Found design unit 1: calculadora-arch" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728745 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_calc-behav " "Found design unit 1: vga_calc-behav" {  } { { "vga_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/vga_calc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_calc " "Found entity 1: vga_calc" {  } { { "vga_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/vga_calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operaciones.vhd 1 0 " "Found 1 design units, including 0 entities, in source file operaciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operaciones " "Found design unit 1: operaciones" {  } { { "operaciones.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/operaciones.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado_calc-behav " "Found design unit 1: teclado_calc-behav" {  } { { "teclado_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado_calc " "Found entity 1: teclado_calc" {  } { { "teclado_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-estructura " "Found design unit 1: addsub-estructura" {  } { { "addsub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_calc-behav " "Found design unit 1: fsm_calc-behav" {  } { { "fsm_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_calc " "Found entity 1: fsm_calc" {  } { { "fsm_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_calc_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_calc_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_calc_slave-behav " "Found design unit 1: fsm_calc_slave-behav" {  } { { "fsm_calc_slave.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_calc_slave " "Found entity 1: fsm_calc_slave" {  } { { "fsm_calc_slave.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-archi " "Found design unit 1: registro-archi" {  } { { "registro.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/registro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_des-arch " "Found design unit 1: reg_des-arch" {  } { { "reg_des.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_des " "Found entity 1: reg_des" {  } { { "reg_des.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-arch " "Found design unit 1: multiplicador-arch" {  } { { "multiplicador.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-archi " "Found design unit 1: ffd-archi" {  } { { "ffd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/ffd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cir_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cir_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cir_add_sub-arch " "Found design unit 1: cir_add_sub-arch" {  } { { "cir_add_sub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 cir_add_sub " "Found entity 1: cir_add_sub" {  } { { "cir_add_sub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-behav " "Found design unit 1: divider-behav" {  } { { "divider.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_op-arch " "Found design unit 1: controlador_op-arch" {  } { { "controlador_op.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_op " "Found entity 1: controlador_op" {  } { { "controlador_op.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "datapath.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_enco bin_bcd.vhd(20) " "Unrecognized synthesis attribute \"syn_enco\" at bin_bcd.vhd(20)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-behav " "Found design unit 1: bin_bcd-behav" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa-arch2 " "Found design unit 1: hexa-arch2" {  } { { "hexa.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/hexa.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa " "Found entity 1: hexa" {  } { { "hexa.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/hexa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor500mil.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor500mil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor500mil-arch " "Found design unit 1: divisor500mil-arch" {  } { { "divisor500mil.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divisor500mil.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor500mil " "Found entity 1: divisor500mil" {  } { { "divisor500mil.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divisor500mil.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_binary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_binary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_binary-arch " "Found design unit 1: bcd_binary-arch" {  } { { "bcd_binary.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_binary " "Found entity 1: bcd_binary" {  } { { "bcd_binary.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544043728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544043728823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "residuo calculadora.vhd(186) " "Verilog HDL or VHDL warning at calculadora.vhd(186): object \"residuo\" assigned a value but never read" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043728823 "|calculadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado_calc teclado_calc:tec_calc " "Elaborating entity \"teclado_calc\" for hierarchy \"teclado_calc:tec_calc\"" {  } { { "calculadora.vhd" "tec_calc" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub teclado_calc:tec_calc\|addsub:u " "Elaborating entity \"addsub\" for hierarchy \"teclado_calc:tec_calc\|addsub:u\"" {  } { { "teclado_calc.vhd" "u" { Text "D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder teclado_calc:tec_calc\|addsub:u\|fulladder:\\gen1:0:stage0 " "Elaborating entity \"fulladder\" for hierarchy \"teclado_calc:tec_calc\|addsub:u\|fulladder:\\gen1:0:stage0\"" {  } { { "addsub.vhd" "\\gen1:0:stage0" { Text "D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub teclado_calc:tec_calc\|addsub:y " "Elaborating entity \"addsub\" for hierarchy \"teclado_calc:tec_calc\|addsub:y\"" {  } { { "teclado_calc.vhd" "y" { Text "D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_calc fsm_calc:fsm_calcu " "Elaborating entity \"fsm_calc\" for hierarchy \"fsm_calc:fsm_calcu\"" {  } { { "calculadora.vhd" "fsm_calcu" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728854 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_reg_DF fsm_calc.vhd(23) " "VHDL Signal Declaration warning at fsm_calc.vhd(23): used implicit default value for signal \"q_reg_DF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544043728854 "|calculadora|fsm_calc:fsm_calcu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_reg_DF_mas_uno fsm_calc.vhd(59) " "Verilog HDL or VHDL warning at fsm_calc.vhd(59): object \"q_reg_DF_mas_uno\" assigned a value but never read" {  } { { "fsm_calc.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043728854 "|calculadora|fsm_calc:fsm_calcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub fsm_calc:fsm_calcu\|addsub:add1 " "Elaborating entity \"addsub\" for hierarchy \"fsm_calc:fsm_calcu\|addsub:add1\"" {  } { { "fsm_calc.vhd" "add1" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor500mil fsm_calc:fsm_calcu\|divisor500mil:DF " "Elaborating entity \"divisor500mil\" for hierarchy \"fsm_calc:fsm_calcu\|divisor500mil:DF\"" {  } { { "fsm_calc.vhd" "DF" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_calc_slave fsm_calc:fsm_calcu\|fsm_calc_slave:U " "Elaborating entity \"fsm_calc_slave\" for hierarchy \"fsm_calc:fsm_calcu\|fsm_calc_slave:U\"" {  } { { "fsm_calc.vhd" "U" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:enganche_display_B " "Elaborating entity \"ffd\" for hierarchy \"ffd:enganche_display_B\"" {  } { { "calculadora.vhd" "enganche_display_B" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_des reg_des:reg_desp_A " "Elaborating entity \"reg_des\" for hierarchy \"reg_des:reg_desp_A\"" {  } { { "calculadora.vhd" "reg_desp_A" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro reg_des:reg_desp_A\|registro:stage4 " "Elaborating entity \"registro\" for hierarchy \"reg_des:reg_desp_A\|registro:stage4\"" {  } { { "reg_des.vhd" "stage4" { Text "D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_binary bcd_binary:bcd_A " "Elaborating entity \"bcd_binary\" for hierarchy \"bcd_binary:bcd_A\"" {  } { { "calculadora.vhd" "bcd_A" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage1 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage1\"" {  } { { "bcd_binary.vhd" "stage1" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage2 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage2\"" {  } { { "bcd_binary.vhd" "stage2" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage3 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage3\"" {  } { { "bcd_binary.vhd" "stage3" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage4 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage4\"" {  } { { "bcd_binary.vhd" "stage4" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage5 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage5\"" {  } { { "bcd_binary.vhd" "stage5" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage6 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage6\"" {  } { { "bcd_binary.vhd" "stage6" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage7 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage7\"" {  } { { "bcd_binary.vhd" "stage7" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bcd_binary:bcd_A\|addsub:stage8 " "Elaborating entity \"addsub\" for hierarchy \"bcd_binary:bcd_A\|addsub:stage8\"" {  } { { "bcd_binary.vhd" "stage8" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_op controlador_op:controlador " "Elaborating entity \"controlador_op\" for hierarchy \"controlador_op:controlador\"" {  } { { "calculadora.vhd" "controlador" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath controlador_op:controlador\|datapath:stage1 " "Elaborating entity \"datapath\" for hierarchy \"controlador_op:controlador\|datapath:stage1\"" {  } { { "controlador_op.vhd" "stage1" { Text "D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador multiplicador:multiplicacion " "Elaborating entity \"multiplicador\" for hierarchy \"multiplicador:multiplicacion\"" {  } { { "calculadora.vhd" "multiplicacion" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro multiplicador:multiplicacion\|registro:stagea " "Elaborating entity \"registro\" for hierarchy \"multiplicador:multiplicacion\|registro:stagea\"" {  } { { "multiplicador.vhd" "stagea" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub multiplicador:multiplicacion\|addsub:stageb " "Elaborating entity \"addsub\" for hierarchy \"multiplicador:multiplicacion\|addsub:stageb\"" {  } { { "multiplicador.vhd" "stageb" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro multiplicador:multiplicacion\|registro:stagec " "Elaborating entity \"registro\" for hierarchy \"multiplicador:multiplicacion\|registro:stagec\"" {  } { { "multiplicador.vhd" "stagec" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub multiplicador:multiplicacion\|addsub:staged " "Elaborating entity \"addsub\" for hierarchy \"multiplicador:multiplicacion\|addsub:staged\"" {  } { { "multiplicador.vhd" "staged" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cir_add_sub cir_add_sub:add_sub " "Elaborating entity \"cir_add_sub\" for hierarchy \"cir_add_sub:add_sub\"" {  } { { "calculadora.vhd" "add_sub" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divisor " "Elaborating entity \"divider\" for hierarchy \"divider:divisor\"" {  } { { "calculadora.vhd" "divisor" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728979 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE divider.vhd(108) " "VHDL warning at divider.vhd(108): comparison between unequal length operands always returns FALSE" {  } { { "divider.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd" 108 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728979 "|calculadora|divider:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:bintobcd " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:bintobcd\"" {  } { { "calculadora.vhd" "bintobcd" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_b bin_bcd.vhd(22) " "Verilog HDL or VHDL warning at bin_bcd.vhd(22): object \"en_b\" assigned a value but never read" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_u bin_bcd.vhd(22) " "Verilog HDL or VHDL warning at bin_bcd.vhd(22): object \"en_u\" assigned a value but never read" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_d bin_bcd.vhd(22) " "Verilog HDL or VHDL warning at bin_bcd.vhd(22): object \"en_d\" assigned a value but never read" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_c bin_bcd.vhd(22) " "Verilog HDL or VHDL warning at bin_bcd.vhd(22): object \"en_c\" assigned a value but never read" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_m bin_bcd.vhd(22) " "Verilog HDL or VHDL warning at bin_bcd.vhd(22): object \"en_m\" assigned a value but never read" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_dm bin_bcd.vhd(22) " "Verilog HDL or VHDL warning at bin_bcd.vhd(22): object \"en_dm\" assigned a value but never read" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "st_next bin_bcd.vhd(174) " "VHDL Process Statement warning at bin_bcd.vhd(174): inferring latch(es) for signal or variable \"st_next\", which holds its previous value in one or more paths through the process" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st13 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st13\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st12 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st12\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st11 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st11\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st10 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st10\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st9 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st9\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st8 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st8\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st7 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st7\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st6 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st6\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st5 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st5\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st4 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st4\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st3 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st3\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st2 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st2\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st1 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st1\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_next.st0 bin_bcd.vhd(174) " "Inferred latch for \"st_next.st0\" at bin_bcd.vhd(174)" {  } { { "bin_bcd.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043728995 "|calculadora|bin_bcd:bintobcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bin_bcd:bintobcd\|addsub:U_contador " "Elaborating entity \"addsub\" for hierarchy \"bin_bcd:bintobcd\|addsub:U_contador\"" {  } { { "bin_bcd.vhd" "U_contador" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043729010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub bin_bcd:bintobcd\|addsub:U1 " "Elaborating entity \"addsub\" for hierarchy \"bin_bcd:bintobcd\|addsub:U1\"" {  } { { "bin_bcd.vhd" "U1" { Text "D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043729010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa hexa:display_4s " "Elaborating entity \"hexa\" for hierarchy \"hexa:display_4s\"" {  } { { "calculadora.vhd" "display_4s" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043729026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_calc vga_calc:Pantalla " "Elaborating entity \"vga_calc\" for hierarchy \"vga_calc:Pantalla\"" {  } { { "calculadora.vhd" "Pantalla" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043729026 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|divider:divisor\|st_reg " "State machine \"\|calculadora\|divider:divisor\|st_reg\" will be implemented as a safe state machine." {  } { { "divider.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd" 30 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043730820 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|cir_add_sub:add_sub\|state_reg " "State machine \"\|calculadora\|cir_add_sub:add_sub\|state_reg\" will be implemented as a safe state machine." {  } { { "cir_add_sub.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd" 18 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043730820 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|multiplicador:multiplicacion\|state_reg " "State machine \"\|calculadora\|multiplicador:multiplicacion\|state_reg\" will be implemented as a safe state machine." {  } { { "multiplicador.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd" 18 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043730820 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|controlador_op:controlador\|state_reg " "State machine \"\|calculadora\|controlador_op:controlador\|state_reg\" will be implemented as a safe state machine." {  } { { "controlador_op.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043730820 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|calculadora\|fsm_calc:fsm_calcu\|fsm_calc_slave:U\|st_reg " "State machine \"\|calculadora\|fsm_calc:fsm_calcu\|fsm_calc_slave:U\|st_reg\" will be implemented as a safe state machine." {  } { { "fsm_calc_slave.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd" 21 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1544043730820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[0\] VCC " "Pin \"display5\[0\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043732988 "|calculadora|display5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[1\] VCC " "Pin \"display5\[1\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043732988 "|calculadora|display5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[2\] VCC " "Pin \"display5\[2\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043732988 "|calculadora|display5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[3\] VCC " "Pin \"display5\[3\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043732988 "|calculadora|display5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[4\] VCC " "Pin \"display5\[4\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043732988 "|calculadora|display5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[5\] VCC " "Pin \"display5\[5\]\" is stuck at VCC" {  } { { "calculadora.vhd" "" { Text "D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544043732988 "|calculadora|display5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544043732988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544043733082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544043735406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544043735406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1829 " "Implemented 1829 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544043735531 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544043735531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1763 " "Implemented 1763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544043735531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544043735531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544043735562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 16:02:15 2018 " "Processing ended: Wed Dec 05 16:02:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544043735562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544043735562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544043735562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544043735562 ""}
