Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\FETEL_WorkDir\Y4S2_HeThongNhung\DE10_Standard_Audio\audio_system.qsys --block-symbol-file --output-directory=D:\FETEL_WorkDir\Y4S2_HeThongNhung\DE10_Standard_Audio\audio_system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_Audio/audio_system.qsys
Progress: Reading input file
Progress: Adding audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio
Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_config
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding audio_rom [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module audio_rom
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module key_pio
Progress: Adding led_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switch_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module switch_pio
Progress: Adding timer_0 [altera_avalon_timer 23.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: audio_system.key_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: audio_system.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: audio_system.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\FETEL_WorkDir\Y4S2_HeThongNhung\DE10_Standard_Audio\audio_system.qsys --synthesis=VERILOG --output-directory=D:\FETEL_WorkDir\Y4S2_HeThongNhung\DE10_Standard_Audio\audio_system\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_Audio/audio_system.qsys
Progress: Reading input file
Progress: Adding audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio
Progress: Adding audio_config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_config
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding audio_rom [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module audio_rom
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module key_pio
Progress: Adding led_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switch_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module switch_pio
Progress: Adding timer_0 [altera_avalon_timer 23.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: audio_system.key_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: audio_system.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: audio_system.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_system: Generating audio_system "audio_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: audio: Starting Generation of Audio Controller
Info: audio: "audio_system" instantiated altera_up_avalon_audio "audio"
Info: audio_config: Starting Generation of Audio and Video Config
Info: audio_config: "audio_system" instantiated altera_up_avalon_audio_and_video_config "audio_config"
Info: audio_pll_0: "audio_system" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: audio_rom: Starting RTL generation for module 'audio_system_audio_rom'
Info: audio_rom:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_system_audio_rom --dir=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0004_audio_rom_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0004_audio_rom_gen//audio_system_audio_rom_component_configuration.pl --do_build_sim=0}]
Info: audio_rom: Done RTL generation for module 'audio_system_audio_rom'
Info: audio_rom: "audio_system" instantiated altera_avalon_onchip_memory2 "audio_rom"
Info: jtag_uart_0: Starting RTL generation for module 'audio_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_system_jtag_uart_0 --dir=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0005_jtag_uart_0_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0005_jtag_uart_0_gen//audio_system_jtag_uart_0_component_configuration.pl --do_build_sim=0}]
Info: jtag_uart_0: Done RTL generation for module 'audio_system_jtag_uart_0'
Info: jtag_uart_0: "audio_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key_pio: Starting RTL generation for module 'audio_system_key_pio'
Info: key_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_system_key_pio --dir=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0006_key_pio_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0006_key_pio_gen//audio_system_key_pio_component_configuration.pl --do_build_sim=0}]
Info: key_pio: Done RTL generation for module 'audio_system_key_pio'
Info: key_pio: "audio_system" instantiated altera_avalon_pio "key_pio"
Info: led_pio: Starting RTL generation for module 'audio_system_led_pio'
Info: led_pio:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_system_led_pio --dir=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0007_led_pio_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0007_led_pio_gen//audio_system_led_pio_component_configuration.pl --do_build_sim=0}]
Info: led_pio: Done RTL generation for module 'audio_system_led_pio'
Info: led_pio: "audio_system" instantiated altera_avalon_pio "led_pio"
Info: nios2_gen2_0: "audio_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'audio_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_system_onchip_memory2_0 --dir=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0008_onchip_memory2_0_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0008_onchip_memory2_0_gen//audio_system_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory2_0: Done RTL generation for module 'audio_system_onchip_memory2_0'
Info: onchip_memory2_0: "audio_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: timer_0: Starting RTL generation for module 'audio_system_timer_0'
Info: timer_0:   Generation command is [exec cmd /c {set LC_ALL=C&& D:/FETEL_WorkSoft/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I D:/FETEL_WorkSoft/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=audio_system_timer_0 --dir=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0009_timer_0_gen/ --quartus_dir=D:/fetel_worksoft/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0009_timer_0_gen//audio_system_timer_0_component_configuration.pl --do_build_sim=0}]
Info: timer_0: Done RTL generation for module 'audio_system_timer_0'
Info: timer_0: "audio_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "audio_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "audio_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "audio_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "audio_system" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'audio_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/FETEL_WorkSoft/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I D:/FETEL_WorkSoft/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fetel_worksoft/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=audio_system_nios2_gen2_0_cpu --dir=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0015_cpu_gen/ --quartus_bindir=D:/FETEL_WorkSoft/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/btdat/AppData/Local/Temp/alt0167_6845358327610609902.dir/0015_cpu_gen//audio_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.03.20 15:55:45 (*) Starting Nios II generation
Info: cpu: # 2025.03.20 15:55:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.03.20 15:55:45 (*)   Creating all objects for CPU
Info: cpu: # 2025.03.20 15:55:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.03.20 15:55:46 (*)   Creating plain-text RTL
Info: cpu: # 2025.03.20 15:55:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'audio_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: audio_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_avalon_audio_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: audio_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_avalon_audio_slave_agent"
Info: audio_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audio_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: audio_rom_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "audio_rom_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: audio_rom_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "audio_rom_s1_rsp_width_adapter"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/FETEL_WorkDir/Y4S2_HeThongNhung/DE10_Standard_Audio/audio_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: audio_system: Done "audio_system" with 43 modules, 88 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
