#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 23 15:35:26 2020
# Process ID: 21324
# Current directory: F:/testing_matrix/VHDL_74hc595_Matrix
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19200 F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.xpr
# Log file: F:/testing_matrix/VHDL_74hc595_Matrix/vivado.log
# Journal file: F:/testing_matrix/VHDL_74hc595_Matrix\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.xpr
INFO: [Project 1-313] Project file moved from 'D:/PXL/VHDL/Vivado/VHDL_74hc595_Matrix' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'F:/../Users/20002890/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store', nor could it be found using path 'D:/PXL/Users/20002890/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'F:/../Users/20002890/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'D:/PXL/Users/20002890/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/2019/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 854.551 ; gain = 176.742
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg225-1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_VHDL_74HC595_Matrix_0_2/design_1_VHDL_74HC595_Matrix_0_2.dcp' for cell 'design_1_i/VHDL_74HC595_Matrix_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_vhdlnoclk_0_0/design_1_vhdlnoclk_0_0.dcp' for cell 'design_1_i/vhdlnoclk_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1167.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1851.938 ; gain = 556.379
WARNING: [Vivado 12-2489] -input_jitter contains time 0.153840 which will be rounded to 0.154 to ensure it is an integer multiple of 1 picosecond [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [f:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/constrs_1/new/74HC595Matrix.xdc]
Finished Parsing XDC File [F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/constrs_1/new/74HC595Matrix.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1864.223 ; gain = 940.105
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
INFO: [Project 1-974] Auto Incremental Compile:: New reference dcp wns is less than threshold, current reference dcp will not be replaced
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat May 23 15:39:39 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3142.770 ; gain = 1209.809
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/vio_0' at location 'uuid_01A4B5947C445FA6BD66F70F5F031273' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
refresh_hw_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3191.082 ; gain = 11.176
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1100000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1010000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010000100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1111111111111111 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1010101010101010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1010101010101010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1010100010101010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000011100011101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1111111100000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1111111100000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1111111100000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0111000010111111 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/new/VHDL_74HC595_Matrix.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/new/VHDL_74HC595_Matrix.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/new/VHDL_74HC595_Matrix.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/new/VHDL_74HC595_Matrix.vhd:57]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0100000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1100000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000001000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000010000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000100000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000001000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000001000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000010000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000100000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000001000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000010000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000100000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1001000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1010000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1100000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0100000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1001011110010110 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1001011110010110 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000001000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000010000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000010010 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000010000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000100000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010000100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000100000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000001000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000010000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0001000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000111 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000111 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000111 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1000000000000101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1001011110010100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010000001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010001001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010101001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000011101001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000100011101001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0010100011101001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110100011101001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000000100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1001011100010110 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1001011100010100 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110100011101001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110100001101101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110100001100101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110100000100101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110000000100101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110001001001011 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110001001001001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000010001000 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0000000000010001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0110110001100001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1110100001100001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0111100001101001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0100100010001001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0100100000001101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0010100001000101 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0010101001000001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 0010101001000001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1110000001000001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
set_property OUTPUT_VALUE 1110000001000001 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:vhdlnoclk:1.0 - vhdlnoclk_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:module_ref:VHDL_74HC595_Matrix:1.0 - VHDL_74HC595_Matrix_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0/clk_10MHz(undef)
Successfully read diagram <design_1> from BD file <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3342.449 ; gain = 106.750
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 3342.449 ; gain = 106.750
reset_run synth_1
INFO: [Project 1-974] Auto Incremental Compile:: New reference dcp wns is less than threshold, current reference dcp will not be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 18:40:13 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 18:40:14 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3342.789 ; gain = 0.340
reset_run design_1_VHDL_74HC595_Matrix_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat May 23 18:43:43 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
[Sat May 23 18:43:44 2020] Launched synth_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3357.648 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs synth_1 -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat May 23 18:45:49 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
[Sat May 23 18:45:49 2020] Launched synth_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3359.750 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3410.711 ; gain = 13.367
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs synth_1 -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat May 23 18:53:29 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
[Sat May 23 18:53:29 2020] Launched synth_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3410.711 ; gain = 0.000
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 19:01:59 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat May 23 19:07:52 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z007s (JTAG device index = 1) and the probes file(s) F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx.
 The core at location uuid_01A4B5947C445FA6BD66F70F5F031273 has different widths for VIO output port 0. Port width in the device core is 1, but port width in the probes file is 16.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3472.363 ; gain = 61.039
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 19:14:39 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 19:14:40 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.969 ; gain = 4.082
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z007s_1 and the probes file(s) .
The device design has 0 ILA core(s) and 1 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3790.488 ; gain = 169.422
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 19:23:07 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 19:23:07 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3931.703 ; gain = 4.332
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3942.969 ; gain = 11.098
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 19:29:24 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
[Sat May 23 19:29:24 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3943.469 ; gain = 0.500
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/xilinx/2019/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3943.469 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3943.469 ; gain = 0.000
generate_target Simulation [get_files F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/sim_scripts -ip_user_files_dir F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files -ipstatic_source_dir F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.cache/compile_simlib/modelsim} {questa=F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.cache/compile_simlib/questa} {riviera=F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.cache/compile_simlib/riviera} {activehdl=F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/xilinx/2019/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/imports/DigitaleSystemenVHDL/vhdlnoclock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vhdlnoclk'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/new/VHDL_74HC595_Matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VHDL_74HC595_Matrix'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/bd/design_1/ip/design_1_vhdlnoclk_0_0/sim/design_1_vhdlnoclk_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_vhdlnoclk_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/bd/design_1/ip/design_1_VHDL_74HC595_Matrix_0_2/sim/design_1_VHDL_74HC595_Matrix_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_VHDL_74HC595_Matrix_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_vio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3943.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xelab -wto 5d8486f2ff234b42a51649d6aab5e973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx/2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d8486f2ff234b42a51649d6aab5e973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.VHDL_74HC595_Matrix [vhdl_74hc595_matrix_default]
Compiling architecture design_1_vhdl_74hc595_matrix_0_2_arch of entity xil_defaultlib.design_1_VHDL_74HC595_Matrix_0_2 [design_1_vhdl_74hc595_matrix_0_2...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2(1,5)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.vhdlnoclk [vhdlnoclk_default]
Compiling architecture design_1_vhdlnoclk_0_0_arch of entity xil_defaultlib.design_1_vhdlnoclk_0_0 [design_1_vhdlnoclk_0_0_default]
Compiling architecture design_1_vio_0_0_arch of entity xil_defaultlib.design_1_vio_0_0 [design_1_vio_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 23 20:12:02 2020. For additional details about this file, please refer to the WebTalk help file at F:/xilinx/2019/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 23 20:12:02 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3943.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {F:/testing_matrix/VHDL_74hc595_Matrix/design_1_wrapper_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config F:/testing_matrix/VHDL_74hc595_Matrix/design_1_wrapper_time_impl.wcfg
WARNING: Simulation object /design_1_wrapper/ds_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/sh_cp_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/sh_led_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/st_cp_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/st_led_OBUF was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3943.469 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 3943.469 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3943.469 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 20:17:14 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 20:17:14 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z007s (JTAG device index = 1) and the probes file(s) F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx.
 The core at location uuid_01A4B5947C445FA6BD66F70F5F031273 has different widths for VIO output port 0. Port width in the device core is 1, but port width in the probes file is 16.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 20:25:38 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 20:25:38 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 20:32:42 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 20:32:43 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 20:40:47 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 20:40:47 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 20:49:16 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 20:49:16 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4430.137 ; gain = 0.000
generate_target Simulation [get_files F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/sim_scripts -ip_user_files_dir F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files -ipstatic_source_dir F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.cache/compile_simlib/modelsim} {questa=F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.cache/compile_simlib/questa} {riviera=F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.cache/compile_simlib/riviera} {activehdl=F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/xilinx/2019/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/new/VHDL_74HC595_Matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VHDL_74HC595_Matrix'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/bd/design_1/ip/design_1_VHDL_74HC595_Matrix_0_2/sim/design_1_VHDL_74HC595_Matrix_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_VHDL_74HC595_Matrix_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xelab -wto 5d8486f2ff234b42a51649d6aab5e973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx/2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d8486f2ff234b42a51649d6aab5e973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.VHDL_74HC595_Matrix [vhdl_74hc595_matrix_default]
Compiling architecture design_1_vhdl_74hc595_matrix_0_2_arch of entity xil_defaultlib.design_1_VHDL_74HC595_Matrix_0_2 [design_1_vhdl_74hc595_matrix_0_2...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2(1,5)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.vhdlnoclk [vhdlnoclk_default]
Compiling architecture design_1_vhdlnoclk_0_0_arch of entity xil_defaultlib.design_1_vhdlnoclk_0_0 [design_1_vhdlnoclk_0_0_default]
Compiling architecture design_1_vio_0_0_arch of entity xil_defaultlib.design_1_vio_0_0 [design_1_vio_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4430.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {F:/testing_matrix/VHDL_74hc595_Matrix/design_1_wrapper_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config F:/testing_matrix/VHDL_74hc595_Matrix/design_1_wrapper_time_impl.wcfg
WARNING: Simulation object /design_1_wrapper/ds_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/sh_cp_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/sh_led_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/st_cp_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/st_led_OBUF was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 4430.137 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 4430.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 21:08:17 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 21:08:17 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/xilinx/2019/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/new/VHDL_74HC595_Matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VHDL_74HC595_Matrix'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xelab -wto 5d8486f2ff234b42a51649d6aab5e973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx/2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d8486f2ff234b42a51649d6aab5e973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.VHDL_74HC595_Matrix [vhdl_74hc595_matrix_default]
Compiling architecture design_1_vhdl_74hc595_matrix_0_2_arch of entity xil_defaultlib.design_1_VHDL_74HC595_Matrix_0_2 [design_1_vhdl_74hc595_matrix_0_2...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2(1,5)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.vhdlnoclk [vhdlnoclk_default]
Compiling architecture design_1_vhdlnoclk_0_0_arch of entity xil_defaultlib.design_1_vhdlnoclk_0_0 [design_1_vhdlnoclk_0_0_default]
Compiling architecture design_1_vio_0_0_arch of entity xil_defaultlib.design_1_vio_0_0 [design_1_vio_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {F:/testing_matrix/VHDL_74hc595_Matrix/design_1_wrapper_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config F:/testing_matrix/VHDL_74hc595_Matrix/design_1_wrapper_time_impl.wcfg
WARNING: Simulation object /design_1_wrapper/ds_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/sh_cp_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/sh_led_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/st_cp_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/st_led_OBUF was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 4430.137 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 4430.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target all [get_files F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd]
F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/xilinx/2019/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/new/VHDL_74HC595_Matrix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VHDL_74HC595_Matrix'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4430.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
"xelab -wto 5d8486f2ff234b42a51649d6aab5e973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx/2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d8486f2ff234b42a51649d6aab5e973 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.VHDL_74HC595_Matrix [vhdl_74hc595_matrix_default]
Compiling architecture design_1_vhdl_74hc595_matrix_0_2_arch of entity xil_defaultlib.design_1_VHDL_74HC595_Matrix_0_2 [design_1_vhdl_74hc595_matrix_0_2...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2(1,5)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.vhdlnoclk [vhdlnoclk_default]
Compiling architecture design_1_vhdlnoclk_0_0_arch of entity xil_defaultlib.design_1_vhdlnoclk_0_0 [design_1_vhdlnoclk_0_0_default]
Compiling architecture design_1_vio_0_0_arch of entity xil_defaultlib.design_1_vio_0_0 [design_1_vio_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {F:/testing_matrix/VHDL_74hc595_Matrix/design_1_wrapper_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config F:/testing_matrix/VHDL_74hc595_Matrix/design_1_wrapper_time_impl.wcfg
WARNING: Simulation object /design_1_wrapper/ds_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/sh_cp_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/sh_led_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/st_cp_0_OBUF was not found in the design.
WARNING: Simulation object /design_1_wrapper/st_led_OBUF was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 4430.137 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 21:33:06 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 21:33:07 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 21:39:28 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 21:39:29 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z007s (JTAG device index = 1) and the probes file(s) F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx.
 The core at location uuid_01A4B5947C445FA6BD66F70F5F031273 has different widths for VIO output port 0. Port width in the device core is 1, but port width in the probes file is 16.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-974] Auto Incremental Compile:: New reference dcp wns is less than threshold, current reference dcp will not be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 21:46:28 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 21:46:28 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 21:54:08 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 21:54:08 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 22:01:23 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 22:01:23 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
open_bd_design {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 22:08:38 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 22:08:38 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z007s_1 and the probes file(s) .
The device design has 0 ILA core(s) and 1 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 22:16:52 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 22:16:53 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 22:28:48 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 22:28:48 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 22:37:35 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 22:37:35 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z007s (JTAG device index = 1) and the probes file(s) F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx.
 The core at location uuid_01A4B5947C445FA6BD66F70F5F031273 has different widths for VIO output port 0. Port width in the device core is 1, but port width in the probes file is 16.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 22:50:24 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 22:50:24 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z007s (JTAG device index = 1) and the probes file(s) F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx.
 The core at location uuid_01A4B5947C445FA6BD66F70F5F031273 has different widths for VIO output port 0. Port width in the device core is 1, but port width in the probes file is 16.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-974] Auto Incremental Compile:: New reference dcp wns is less than threshold, current reference dcp will not be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 23:04:29 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 23:04:29 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

delete_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 23:47:21 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 23:47:21 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May 23 23:54:13 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sat May 23 23:54:13 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 24 00:00:10 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sun May 24 00:00:10 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 24 00:02:27 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sun May 24 00:02:27 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
set_property PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
open_bd_design {F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets vio_0_probe_out0] [get_bd_cells vio_0]
update_module_reference design_1_VHDL_74HC595_Matrix_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_VHDL_74HC595_Matrix_0_2 from VHDL_74HC595_Matrix_v1_0 1.0 to VHDL_74HC595_Matrix_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_VHDL_74HC595_Matrix_0_2'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VHDL_74HC595_Matrix_0_upgraded_ipi/clk_10MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /VHDL_74HC595_Matrix_0_upgraded_ipi/reset(rst)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_VHDL_74HC595_Matrix_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns is greater than threshold, current reference dcp will be replaced
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper_routed.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp'.
INFO: [filemgmt 20-762] Replacing file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp' with file 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/design_1_wrapper.dcp' to 'F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <F:\testing_matrix\VHDL_74hc595_Matrix\VHDL_74hc595_Matrix.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vhdlnoclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VHDL_74HC595_Matrix_0 .
Exporting to file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 24 00:11:24 2020] Launched design_1_VHDL_74HC595_Matrix_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_VHDL_74HC595_Matrix_0_2_synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/design_1_VHDL_74HC595_Matrix_0_2_synth_1/runme.log
synth_1: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/synth_1/runme.log
[Sun May 24 00:11:25 2020] Launched impl_1...
Run output will be captured here: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4430.137 ; gain = 0.000
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: F:/testing_matrix/VHDL_74hc595_Matrix/VHDL_74hc595_Matrix.runs/impl_1/design_1_wrapper.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4430.137 ; gain = 0.000
open_project {F:/pxl/VHDL 2019-2020/vivado/rotary_encoder/rotary_encoder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/2019/Vivado/2019.2/data/ip'.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4430.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 4430.137 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 4430.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4430.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4430.137 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
set_property PROGRAM.FILE {F:/pxl/VHDL 2019-2020/vivado/rotary_encoder/rotary_encoder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/pxl/VHDL 2019-2020/vivado/rotary_encoder/rotary_encoder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/pxl/VHDL 2019-2020/vivado/rotary_encoder/rotary_encoder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {F:/pxl/VHDL 2019-2020/vivado/rotary_encoder/rotary_encoder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 24 00:39:01 2020...
