/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  wire [7:0] _03_;
  wire [3:0] _04_;
  reg [5:0] _05_;
  wire [7:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [34:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  reg [6:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [10:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [14:0] celloutsig_0_48z;
  wire [10:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire [19:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_77z;
  wire [13:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = celloutsig_0_13z[4] ? celloutsig_0_31z : celloutsig_0_18z;
  assign celloutsig_0_6z = _00_ ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_0_7z = celloutsig_0_3z[3] ? celloutsig_0_4z : _00_;
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? in_data[4] : in_data[76];
  assign celloutsig_0_16z = celloutsig_0_14z[4] ? celloutsig_0_6z : celloutsig_0_3z[4];
  assign celloutsig_0_25z = celloutsig_0_11z ? celloutsig_0_4z : celloutsig_0_10z[6];
  assign celloutsig_0_27z = celloutsig_0_20z[2] ? celloutsig_0_9z[5] : celloutsig_0_9z[3];
  assign celloutsig_0_17z = ~(celloutsig_0_1z & celloutsig_0_10z[1]);
  assign celloutsig_0_44z = !(celloutsig_0_16z ? celloutsig_0_22z[1] : celloutsig_0_19z[4]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[2] | celloutsig_1_1z[1]);
  assign celloutsig_0_31z = ~(celloutsig_0_19z[1] | in_data[67]);
  assign celloutsig_0_56z = celloutsig_0_30z[1] | celloutsig_0_23z[0];
  assign celloutsig_0_2z = in_data[28] | celloutsig_0_0z[0];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_10z[6:1], celloutsig_0_6z };
  reg [7:0] _20_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 8'h00;
    else _20_ <= celloutsig_0_23z[8:1];
  assign { _03_[7], _01_, _03_[5:0] } = _20_;
  reg [3:0] _21_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= celloutsig_0_3z[6:3];
  assign { _04_[3:1], _00_ } = _21_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 6'h00;
    else _05_ <= { celloutsig_1_9z[2:1], celloutsig_1_10z };
  assign celloutsig_0_24z = { celloutsig_0_20z[2:1], celloutsig_0_21z, celloutsig_0_12z } & { celloutsig_0_13z[8:7], celloutsig_0_10z };
  assign celloutsig_0_78z = celloutsig_0_15z[33:20] / { 1'h1, in_data[13:1] };
  assign celloutsig_0_53z = celloutsig_0_52z[16] & ~(celloutsig_0_27z);
  assign celloutsig_0_34z = celloutsig_0_14z[8:3] % { 1'h1, celloutsig_0_26z[10:7], celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_0z[12], celloutsig_1_1z } % { 1'h1, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_13z[0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z } % { 1'h1, in_data[42:10], celloutsig_0_4z };
  assign celloutsig_0_3z = in_data[88:80] * { in_data[87:84], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_46z = celloutsig_0_14z * { celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_45z };
  assign celloutsig_0_49z = { celloutsig_0_48z[9:4], celloutsig_0_8z } * { celloutsig_0_26z[9:4], celloutsig_0_30z, celloutsig_0_44z };
  assign celloutsig_0_52z = { celloutsig_0_19z[17:6], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_0z } * { celloutsig_0_24z[1:0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_2z, celloutsig_0_41z, _03_[7], _01_, _03_[5:0], celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_1z[2:0] * in_data[98:96];
  assign celloutsig_1_18z = celloutsig_1_0z[10:0] * { celloutsig_1_0z[9:0], celloutsig_1_14z };
  assign celloutsig_0_8z = celloutsig_0_0z[5:1] * celloutsig_0_0z[6:2];
  assign celloutsig_0_13z = { _04_[1], _00_, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z } * { celloutsig_0_9z[5:4], celloutsig_0_9z };
  assign celloutsig_0_19z = { in_data[76:75], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } * { celloutsig_0_3z[8:7], celloutsig_0_17z, celloutsig_0_17z, _04_[3:1], _00_, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_6z } * celloutsig_0_0z[7:2];
  assign celloutsig_0_26z = { celloutsig_0_19z[14:5], celloutsig_0_25z, celloutsig_0_10z } * { celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[15] ? in_data[40:33] : { in_data[21:16], 1'h0, in_data[14] };
  assign celloutsig_0_32z = - { celloutsig_0_10z[6:4], celloutsig_0_16z };
  assign celloutsig_0_14z = - { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_30z = - in_data[48:45];
  assign celloutsig_0_45z = celloutsig_0_35z & celloutsig_0_6z;
  assign celloutsig_1_3z = celloutsig_1_2z[1] & celloutsig_1_1z[1];
  assign celloutsig_0_35z = ~^ { celloutsig_0_21z[2], celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_25z };
  assign celloutsig_0_41z = ~^ { celloutsig_0_34z[3:0], celloutsig_0_6z };
  assign celloutsig_0_4z = ~^ in_data[72:64];
  assign celloutsig_1_14z = ~^ celloutsig_1_0z[4:0];
  assign celloutsig_0_12z = ~^ celloutsig_0_0z[7:3];
  assign celloutsig_0_18z = ~^ celloutsig_0_15z[16:9];
  assign celloutsig_0_40z = ^ { celloutsig_0_33z[6:4], celloutsig_0_25z };
  assign celloutsig_0_11z = ^ celloutsig_0_0z[5:0];
  assign celloutsig_1_0z = in_data[133:121] >> in_data[116:104];
  assign celloutsig_1_4z = celloutsig_1_1z[5:1] >> celloutsig_1_0z[6:2];
  assign celloutsig_0_48z = { celloutsig_0_13z[4], celloutsig_0_9z, _02_ } >>> { in_data[27:19], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_62z = { celloutsig_0_49z[9:0], celloutsig_0_56z, celloutsig_0_53z, _03_[7], _01_, _03_[5:0] } >>> { celloutsig_0_38z[6:2], celloutsig_0_48z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z } >>> { celloutsig_0_0z[6:1], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_10z } >>> { celloutsig_0_15z[12:11], celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_77z = { celloutsig_0_46z[3:2], celloutsig_0_47z, _03_[7], _01_, _03_[5:0] } - celloutsig_0_62z[19:9];
  assign celloutsig_1_1z = in_data[155:150] - celloutsig_1_0z[12:7];
  assign celloutsig_1_6z = celloutsig_1_4z - celloutsig_1_0z[12:8];
  assign celloutsig_1_10z = celloutsig_1_6z[4:1] - celloutsig_1_8z[3:0];
  assign celloutsig_0_22z = celloutsig_0_3z[8:2] - { celloutsig_0_14z[6:3], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_38z = { celloutsig_0_24z[8:2], _04_[3:1], _00_ } ~^ { celloutsig_0_19z[11:5], celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_9z = { in_data[33:28], celloutsig_0_7z } ~^ { _04_[3:1], _00_, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_20z = { _04_[1], celloutsig_0_11z, celloutsig_0_12z } ~^ celloutsig_0_13z[5:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_33z = 7'h00;
    else if (clkin_data[160]) celloutsig_0_33z = { celloutsig_0_18z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 4'h0;
    else if (!clkin_data[192]) celloutsig_1_9z = { celloutsig_1_6z[2:0], celloutsig_1_5z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_19z = 7'h00;
    else if (!clkin_data[192]) celloutsig_1_19z = { _05_, celloutsig_1_3z };
  assign _03_[6] = _01_;
  assign _04_[0] = _00_;
  assign { out_data[138:128], out_data[102:96], out_data[42:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
