#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/corvus/Applications/iCEcube2/synpbase
#OS: Linux 
#Hostname: cpc

# Sat Oct 30 22:20:16 2021

#Implementation: ram_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :cpc
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/corvus/Applications/iCEcube2/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_alu.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_memory.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sign_ext.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sram16.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi_wo.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi.v" (library work)
@I:"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/crc.v" (library work)
Verilog syntax check successful!
File /home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sign_ext.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sram16.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi_wo.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/crc.v changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/../../common/include/chardata.hex changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/../../common/include/initdata.hex changed - recompiling
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/../../rv32i/include/microcode.hex changed - recompiling
Selecting top level module rv32i
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000000101
	dataWidth_p=32'b00000000000000000000000000100000
   Generated name = bram_dual_5s_32s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=32, width=32
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000000111
	dataWidth_p=32'b00000000000000000000000000100000
   Generated name = bram_dual_7s_32s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=128, width=32
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v":6:7:6:11|Synthesizing module stack in library work.

	XLEN=32'b00000000000000000000000000100000
	SIZE=32'b00000000000000000000000000000111
   Generated name = stack_32s_7s

@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v":30:50:30:54|Removing redundant assignment.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":8:7:8:21|Synthesizing module rv32i_registers in library work.

	XLEN=32'b00000000000000000000000000100000
	REG_BITS=32'b00000000000000000000000000000101
   Generated name = rv32i_registers_32s_5s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_alu.v":4:7:4:15|Synthesizing module rv32i_alu in library work.

	XLEN=32'b00000000000000000000000000100000
	OP_ADD=4'b0000
	OP_SUB=4'b1000
	OP_SLT=4'b0010
	OP_SLTU=4'b0011
	OP_AND=4'b0111
	OP_OR=4'b0110
	OP_XOR=4'b0100
	OP_SLL=4'b0001
	OP_SRL=4'b0101
	OP_SRA=4'b1101
   Generated name = rv32i_alu_Z1

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_memory.v":4:7:4:18|Synthesizing module rv32i_memory in library work.

	XLEN=32'b00000000000000000000000000100000
	PORT_LEN=32'b00000000000000000000000000010000
	MAP_SIZE=32'b00000000000000000000000000001001
	REGION_0_B=32'b00000000000000000000000000000000
	REGION_0_E=32'b00000000000000000000000000000000
	REGION_1_B=32'b00000000000000000001000000000000
	REGION_1_E=32'b00000000000000000001000001000000
	REGION_2_B=32'b00000000000000000010000000000000
	REGION_2_E=32'b00000000000000000100000000000100
	REGION_3_B=32'b00000000000000000101000000000000
	REGION_3_E=32'b00000000000000000101000000011000
	REGION_4_B=32'b00000000000000001001000000000000
	REGION_4_E=32'b00000000000000001001000000000100
	REGION_5_B=32'b00000000000000001010000000000000
	REGION_5_E=32'b00000000000000001010000000000100
	REGION_6_B=32'b00000000000000001011000000000000
	REGION_6_E=32'b00000000000000001011000000000100
	REGION_7_B=32'b00000000000000010000000000000000
	REGION_7_E=32'b00000000000000100000000000000000
	REGION_8_B=32'b00000000000000100000000000000000
	REGION_8_E=32'b00000000000000110000000000000000
   Generated name = rv32i_memory_Z2

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000001001
	dataWidth_p=32'b00000000000000000000000000001000
   Generated name = bram_dual_9s_8s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=512, width=8
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":6:7:6:10|Synthesizing module fifo in library work.

	memSize_p=32'b00000000000000000000000000001001
	dataWidth_p=32'b00000000000000000000000000001000
   Generated name = fifo_9s_8s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":5:7:5:10|Synthesizing module uart in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":7:7:7:17|Synthesizing module uartwrapper in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/crc.v":8:7:8:9|Synthesizing module crc in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000001000
	dataWidth_p=32'b00000000000000000000000000010000
   Generated name = bram_dual_8s_16s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=256, width=16
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi.v":4:7:4:9|Synthesizing module spi in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":21:7:21:11|Synthesizing module flash in library work.

@W: CL265 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|Removing unused bit 5 of status[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|Pruning unused bits 1 to 0 of status[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramDataIn[8] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramDataIn[9] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramDataIn[10] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramDataIn[11] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramDataIn[12] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramDataIn[13] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramDataIn[14] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramDataIn[15] is always 0.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Register bit bramWriteAddr[8] is always 0.
@W: CL260 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Pruning register bit 8 of bramWriteAddr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Pruning register bits 15 to 8 of bramDataIn[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":4:7:4:11|Synthesizing module timer in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000001000
	dataWidth_p=32'b00000000000000000000000000010000
   Generated name = bram_dual_8_16s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=256, width=16
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":6:7:6:15|Synthesizing module bram_dual in library work.

	memSize_p=32'b00000000000000000000000000001001
	dataWidth_p=32'b00000000000000000000000000010000
   Generated name = bram_dual_9s_16s

@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|Found RAM memory, depth=512, width=16
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":4:7:4:20|Synthesizing module bram_init_dual in library work.

	memSize_p=32'b00000000000000000000000000001010
	dataWidth_p=32'b00000000000000000000000000001000
	initFile_p=264'b001011100010111000101111001011100010111000101111011000110110111101101101011011010110111101101110001011110110100101101110011000110110110001110101011001000110010100101111011000110110100001100001011100100110010001100001011101000110000100101110011010000110010101111000
   Generated name = bram_init_dual_10s_8s_../../common/include/chardata.hex_Z3

@W: CG532 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":22:2:22:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Found RAM memory, depth=1024, width=8
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":8:7:8:11|Synthesizing module accel in library work.

	gpuSize_p=32'b00000000000000000000000000001001
	gpuInputWidth_p=32'b00000000000000000000000000001100
	SM_ACCEL_IDLE=32'b00000000000000000000000000000000
	SM_ACCEL_CLEAR=32'b00000000000000000000000000000001
	SM_ACCEL_READ1=32'b00000000000000000000000000000010
	SM_ACCEL_READ2=32'b00000000000000000000000000000011
	SM_ACCEL_INCR=32'b00000000000000000000000000000100
	SM_ACCEL_WRITE=32'b00000000000000000000000000000101
	SM_ACCEL_PREWRITE=32'b00000000000000000000000000000110
	SM_ACCEL_WRITE1=32'b00000000000000000000000000000111
	SM_ACCEL_WRITE2=32'b00000000000000000000000000001000
	SM_ACCEL_WRITE3=32'b00000000000000000000000000001001
	SM_ACCEL_WRITE4=32'b00000000000000000000000000001010
	SM_ACCEL_DONE=32'b00000000000000000000000000001110
	SM_ACCEL_EXIT=32'b00000000000000000000000000001111
   Generated name = accel_Z4

@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":267:87:267:91|Removing redundant assignment.
@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":270:88:270:92|Removing redundant assignment.
@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":279:87:279:91|Removing redundant assignment.
@N: CG179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":282:88:282:92|Removing redundant assignment.
@W: CL271 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|Pruning unused bits 3 to 0 of cleanedY[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi_wo.v":4:7:4:12|Synthesizing module spi_wo in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":7:7:7:9|Synthesizing module gpu in library work.

	gpuSize_p=32'b00000000000000000000000000001001
	gpuInputWidth_p=32'b00000000000000000000000000001100
	initData_p=264'b001011100010111000101111001011100010111000101111011000110110111101101101011011010110111101101110001011110110100101101110011000110110110001110101011001000110010100101111011010010110111001101001011101000110010001100001011101000110000100101110011010000110010101111000
	numWords=5'b11110
	delayBits=32'b00000000000000000000000000010100
	frameBits=32'b00000000000000000000000000010010
	frameCompare=19'b1110100100001011001
   Generated name = gpu_9s_12s_../../common/include/initdata.hex_30_20s_18s_477273_Z5

@W: CG532 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sram16.v":4:7:4:12|Synthesizing module sram16 in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":2:7:2:22|Synthesizing module rv32i_interrupts in library work.

	XLEN=32'b00000000000000000000000000100000
	ILEN=32'b00000000000000000000000000100000
	INT_VECT_LEN=32'b00000000000000000000000000000101
   Generated name = rv32i_interrupts_32s_32s_5s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sign_ext.v":5:7:5:14|Synthesizing module sign_ext in library work.

	XLEN=32'b00000000000000000000000000100000
	INPUT_LEN=32'b00000000000000000000000000010101
   Generated name = sign_ext_32s_21s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sign_ext.v":5:7:5:14|Synthesizing module sign_ext in library work.

	XLEN=32'b00000000000000000000000000100000
	INPUT_LEN=32'b00000000000000000000000000001101
   Generated name = sign_ext_32s_13s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sign_ext.v":5:7:5:14|Synthesizing module sign_ext in library work.

	XLEN=32'b00000000000000000000000000100000
	INPUT_LEN=32'b00000000000000000000000000001100
   Generated name = sign_ext_32s_12s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":4:7:4:21|Synthesizing module rv32i_microcode in library work.

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sign_ext.v":5:7:5:14|Synthesizing module sign_ext in library work.

	XLEN=32'b00000000000000000000000000100000
	INPUT_LEN=32'b00000000000000000000000000001000
   Generated name = sign_ext_32s_8s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sign_ext.v":5:7:5:14|Synthesizing module sign_ext in library work.

	XLEN=32'b00000000000000000000000000100000
	INPUT_LEN=32'b00000000000000000000000000010000
   Generated name = sign_ext_32s_16s

@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":14:7:14:19|Synthesizing module rv32i_control in library work.

	XLEN=32'b00000000000000000000000000100000
	ILEN=32'b00000000000000000000000000100000
	REG_BITS=32'b00000000000000000000000000000101
	INST_BITS=32'b00000000000000000000000000010000
	VECTOR_TABLE=32'b00000000000000010000000000000000
	MICRO_CODE=264'b001011100010111000101111001011100010111000101111011100100111011000110011001100100110100100101111011010010110111001100011011011000111010101100100011001010010111101101101011010010110001101110010011011110110001101101111011001000110010100101110011010000110010101111000
	INT_VECT_LEN=32'b00000000000000000000000000000101
	OP_L=5'b00000
	OP_FENCE=5'b00011
	OP_AI=5'b00100
	OP_AUIPC=5'b00101
	OP_S=5'b01000
	OP_A=5'b01100
	OP_LUI=5'b01101
	OP_B=5'b11000
	OP_JALR=5'b11001
	OP_JAL=5'b11011
	OP_SYS=5'b11100
	FETCH_SIZE=32'b00000000000000000000000000000010
	INTERRUPT_OFFSET=32'b00000000000000000000000000010001
	x1=5'b00001
	x5=5'b00101
   Generated name = rv32i_control_Z6

@W: CL271 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":255:2:255:7|Pruning unused bits 6 to 0 of instruction_8[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":37:7:37:11|Synthesizing module rv32i in library work.

@W: CS263 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":282:13:282:30|Port-width mismatch for port waddr_i. The port definition is 13 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":6:15:6:19|Input clk_i is unused.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":48:2:48:7|Trying to extract state machine for register interrupt_state_o.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/sram16.v":5:15:5:19|Input clk_i is unused.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Trying to extract state machine for register displayState.
@N: CL189 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Register bit displayState[3] is always 0.
@W: CL260 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Pruning register bit 3 of displayState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi_wo.v":33:2:33:7|Trying to extract state machine for register spiState.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|Trying to extract state machine for register accel_sm.
@N: CL134 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Found RAM treg[0], depth=4, width=16
@W: CL247 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":7:21:7:26|Input port bit 2 of addr_i[2:0] is unused

@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Trying to extract state machine for register write_sm.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Trying to extract state machine for register read_sm.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Trying to extract state machine for register flash_sm.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Trying to extract state machine for register erase_sm.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|Trying to extract state machine for register busy_sm.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":35:15:35:26|Input reset_states is unused.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi.v":36:2:36:7|Trying to extract state machine for register spiState.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/crc.v":10:15:10:21|Input spi_clk is unused.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|Trying to extract state machine for register TXstate.
@N: CL201 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|Trying to extract state machine for register RXstate.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_memory.v":35:30:35:35|Input data_i is unused.
@N: CL159 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_alu.v":9:15:9:19|Input clk_i is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 30 22:20:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":37:7:37:11|Selected library: work cell: rv32i view verilog as top level
@N: NF107 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":37:7:37:11|Selected library: work cell: rv32i view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 30 22:20:17 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 30 22:20:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/synwork/ram_project_comp.srs changed - recompiling
@N: NF107 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":37:7:37:11|Selected library: work cell: rv32i view verilog as top level
@N: NF107 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":37:7:37:11|Selected library: work cell: rv32i view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 30 22:20:18 2021

###########################################################]
Pre-mapping Report

# Sat Oct 30 22:20:19 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/ram_project_scck.rpt 
Printing clock  summary report in "/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/ram_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)

@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_memory.v":87:2:87:7|Removing sequential instance illegal_access_o (in view: work.rv32i_memory_Z2(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist rv32i

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                          Clock                     Clock
Clock                              Frequency     Period        Type                           Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
flash|spi_clk_derived_clock        1.0 MHz       1000.000      derived (from rv32i|clk_i)     Autoconstr_clkgroup_0     54   
rv32i|clk_i                        1.0 MHz       1000.000      inferred                       Autoconstr_clkgroup_0     1233 
spi_wo|clkdiv_derived_clock[3]     1.0 MHz       1000.000      derived (from rv32i|clk_i)     Autoconstr_clkgroup_0     5    
=============================================================================================================================

@W: MT529 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|Found inferred clock rv32i|clk_i which controls 1233 sequential elements including RV32I_REGISTERS.RS1.data_o[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/ram_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 53MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 30 22:20:19 2021

###########################################################]
Map & Optimize Report

# Sat Oct 30 22:20:19 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":125:22:125:43|ROM data_o_2[7:0] (in view: work.gpu_9s_12s_\.\.\/\.\.\/common\/include\/initdata\.hex_30_20s_18s_477273_Z5(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":125:22:125:43|ROM data_o_2[7:0] (in view: work.gpu_9s_12s_\.\.\/\.\.\/common\/include\/initdata\.hex_30_20s_18s_477273_Z5(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":125:22:125:43|Found ROM .delname. (in view: work.gpu_9s_12s_\.\.\/\.\.\/common\/include\/initdata\.hex_30_20s_18s_477273_Z5(verilog)) with 30 words by 8 bits.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|ROM microcode_o_1[31:6] (in view: work.rv32i_microcode(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|ROM microcode_o_1[3:0] (in view: work.rv32i_microcode(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|ROM microcode_o_1[31:6] (in view: work.rv32i_microcode(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|Found ROM .delname. (in view: work.rv32i_microcode(verilog)) with 21 words by 26 bits.
@W: FA239 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|ROM microcode_o_1[3:0] (in view: work.rv32i_microcode(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_microcode.v":12:4:12:7|Found ROM .delname. (in view: work.rv32i_microcode(verilog)) with 21 words by 4 bits.
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.index_read[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.index_write[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance UARTWRAPPER.INFIFO.BRAM.data_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.TXstate[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXstate[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.rx_acc[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.tx_acc[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.TXshift[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXready_o is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.rx_tick is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":37:2:37:7|User-specified initial value defined for instance UARTWRAPPER.UART.tx_tick is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uart.v":77:2:77:7|User-specified initial value defined for instance UARTWRAPPER.UART.RXbuffer_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.index_read[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":29:2:29:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.index_write[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance UARTWRAPPER.OUTFIFO.BRAM.data_o[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.sendRead is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.TXstart is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/uartwrapper.v":52:2:52:7|User-specified initial value defined for instance UARTWRAPPER.sendState is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/crc.v":27:4:27:9|User-specified initial value defined for instance FLASH.CRC.shift[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/spi.v":26:2:26:7|User-specified initial value defined for instance FLASH.SPI.start is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.spiDataIn[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.resetStatus is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.flash_sm[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.spiStart is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.bramReadAddr[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.cs is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.bramWrite is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.read_sm[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.write_sm[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.erase_sm[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.bramWriteAddrBus[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.readStatus[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.bramReadAddrBus[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.busy_sm[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.bramWriteBus is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.bramWriteAddr[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.status[8:6] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.status[4:2] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.bramDataInBus[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":234:2:234:7|User-specified initial value defined for instance FLASH.bramDataIn[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":93:2:93:7|User-specified initial value defined for instance FLASH.page[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/flash.v":129:2:129:7|User-specified initial value defined for instance FLASH.spi_clk is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance FLASH.FIFO.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.sprChrRaddr[9:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accel_sm[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.word2[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.xPos[3:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.reqRaddr[9:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.clearCount[8:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.word1[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.instr2[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.bramDataWrite2 is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.bramDataWrite1 is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.cleanedX[6:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.cleanedY[5:4] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accelDone is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.sprChrData[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.accelActive is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.instr1[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|User-specified initial value defined for instance GPU.ACCEL.init is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|User-specified initial value defined for instance GPU.ACCEL.clearWord[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|User-specified initial value defined for instance GPU.ACCEL.clear is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance GPU.ACCEL.BRAM_SPR.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance GPU.ACCEL.BRAM_REQ.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance GPU.ACCEL.BRAM2.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance GPU.ACCEL.BRAM1.data_o[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.resetDelay[20:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.frameDelay[18:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.frameReset is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|User-specified initial value defined for instance GPU.extCtrl is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":48:2:48:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_handling[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":27:2:27:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_vector[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_interrupts.v":27:2:27:7|User-specified initial value defined for instance RV32I_CONTROL.RV32I_INTERRUPTS.interrupt_mask[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":262:2:262:7|User-specified initial value defined for instance RV32I_CONTROL.operand_offset[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":318:2:318:7|User-specified initial value defined for instance RV32I_CONTROL.uepc[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":255:2:255:7|User-specified initial value defined for instance RV32I_CONTROL.instruction[31:7] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":220:2:220:7|User-specified initial value defined for instance RV32I_CONTROL.microcode_step[4:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":359:2:359:7|User-specified initial value defined for instance RV32I_CONTROL.initial_reset is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":359:2:359:7|User-specified initial value defined for instance RV32I_CONTROL.reset_delay[2:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_control.v":337:2:337:7|User-specified initial value defined for instance RV32I_CONTROL.load_temp[15:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_registers.v":36:2:36:7|User-specified initial value defined for instance RV32I_REGISTERS.pc[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/stack.v":25:2:25:7|User-specified initial value defined for instance RV32I_REGISTERS.RAS.index[7:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance RV32I_REGISTERS.RAS.BRAM_DUAL.data_o[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance RV32I_REGISTERS.RS2.data_o[31:0] is being ignored. 
@W: FX1039 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":28:2:28:7|User-specified initial value defined for instance RV32I_REGISTERS.RS1.data_o[31:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM RV32I_REGISTERS.RAS.BRAM_DUAL.memory[31:0] (in view: work.rv32i(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM RV32I_REGISTERS.RS2.memory[31:0] (in view: work.rv32i(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM RV32I_REGISTERS.RS1.memory[31:0] (in view: work.rv32i(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF794 |RAM treg\[0\][15:0] required 1 registers during mapping 
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i_alu.v":36:19:36:43|Found 32 by 32 bit equality operator ('==') equal_o (in view: work.rv32i_alu_Z1(verilog))
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM.memory[7:0] (in view: work.fifo_9s_8s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') index_read4 (in view: work.fifo_9s_8s_1(verilog))
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":27:19:27:44|Found 9 by 9 bit equality operator ('==') empty_o (in view: work.fifo_9s_8s_1(verilog))
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM.memory[7:0] (in view: work.fifo_9s_8s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') index_read4 (in view: work.fifo_9s_8s_0(verilog))
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/fifo.v":27:19:27:44|Found 9 by 9 bit equality operator ('==') empty_o (in view: work.fifo_9s_8s_0(verilog))
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM FIFO.memory[15:0] (in view: work.flash(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":31:2:31:7|Found counter in view:work.timer(verilog) instance prescaler0[7:0] 
@W: FX703 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Unable to map RAM instance treg\[0\][15:0] to RAM for technology specified. 
@N: MF135 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|RAM treg\[0\][15:0] (in view: work.timer(verilog)) is 4 words by 16 bits.
@N: MF179 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":33:10:33:27|Found 16 by 16 bit equality operator ('==') timer07 (in view: work.timer(verilog))
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[3] because it is equivalent to instance GPU.raddr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[4] because it is equivalent to instance GPU.raddr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[2] because it is equivalent to instance GPU.dataWord[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[5] because it is equivalent to instance GPU.dataWord[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[6] because it is equivalent to instance GPU.dataWord[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[7] because it is equivalent to instance GPU.dataWord[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.raddr[8] because it is equivalent to instance GPU.dataWord[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[0] because it is equivalent to instance GPU.raddr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|Removing instance GPU.dataWord[1] because it is equivalent to instance GPU.raddr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM2.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM1.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing instance GPU.ACCEL.clearWord[0] because it is equivalent to instance GPU.ACCEL.clear. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":158:2:158:7|Found counter in view:work.accel_Z4(verilog) instance instr2[15:0] 
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|RAM BRAM_CHR.memory[7:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Found startup values on RAM instance BRAM_CHR.memory[7:0] (in view: work.accel_Z4(verilog)).
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_00 = 256'h0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_01 = 256'h0FFF0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F0F1F.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_02 = 256'h034800000444008004E4052500E101E000300C7F024905FA0FAF030300700000.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_03 = 256'h035104A10AAA01A400A000A00F570F5F03590D5E09570F470A51025900F20F1E.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_04 = 256'h0E1E0FEF0F6F000F0B4F0F0801F10F4F0D5E055F055F0E1F011E0A5F0E5E065E.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_05 = 256'h000002120F110842011F035903C30B4B0FCF07870F0F01F1095206DF0E9E025F.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_06 = 256'h0C2C0C2E0EEE00F102CF0D0000D00C2F0EAC05E406AC0F2C022C0C2F0C6A0021.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_0.INIT_07 = 256'h0FFF013204B100B001B406EA0E8602C20ECE0E8E0E0E02F20AE4022C0E2C0C2E.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_00 = 256'h0111011101110111011101110111011101110111011101110111011101110111.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_01 = 256'h0111011101110111011101110111011101110111011101110111011101110111.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_02 = 256'h0001001000000001000000000001010000000110010000100101000000100000.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_03 = 256'h0010000100000100000100000011011100010111001101000011011100100011.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_04 = 256'h0010010101010111010100100111010101100001011100110110001101010110.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_05 = 256'h0111000001110000011101110010010101010010011000100011010101100001.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_06 = 256'h0010010101010111010101210010010101200010011001100110001101110000.
@N: FX276 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Initial value memory_0_1.INIT_07 = 256'h0111000000110010011001110120010101110010011001100011000103100013.
@N: FX702 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_init_dual.v":24:2:24:7|Found startup values on RAM instance BRAM_CHR.memory[7:0]
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM_SPR.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/bram_dual.v":24:2:24:7|RAM BRAM_REQ.memory[15:0] (in view: work.accel_Z4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[1] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[2] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[3] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[4] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[5] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[6] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[7] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[8] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[9] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[10] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[11] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[12] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[13] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[14] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clearWord[15] (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/accel.v":128:2:128:7|Removing sequential instance clear (in view: work.accel_Z4(verilog)) because it does not drive other instances.
@N: MF794 |RAM treg\[0\][15:0] required 65 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 195MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 170MB peak: 195MB)

@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[8] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[9] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[10] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[11] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[12] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[13] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[14] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[15] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[0] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[1] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[2] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[3] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[4] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[5] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[6] (in view: work.rv32i(verilog)) because it does not drive other instances.
@N: BN362 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/timer.v":24:2:24:7|Removing sequential instance TIMER.treg\[0\]_treg\[0\]_ram3_[7] (in view: work.rv32i(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 171MB peak: 195MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 195MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 174MB peak: 195MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 195MB)

@N: MF794 |RAM treg\[0\][15:0] required 24 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 195MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 207MB peak: 253MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		   -13.61ns		2996 /       756
   2		0h:00m:07s		   -13.61ns		2924 /       756

   3		0h:00m:08s		   -13.61ns		2988 /       756
   4		0h:00m:08s		   -11.65ns		2992 /       756
   5		0h:00m:08s		   -10.81ns		3009 /       756
   6		0h:00m:08s		   -10.25ns		3012 /       756
   7		0h:00m:08s		   -10.13ns		3012 /       756


   8		0h:00m:08s		    -8.68ns		3024 /       756
   9		0h:00m:08s		    -8.12ns		3021 /       756
  10		0h:00m:08s		    -8.01ns		3028 /       756
@A: BN291 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/crc.v":23:4:23:9|Boundary register FLASH.CRC.input_reg (in view: work.rv32i(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"/home/corvus/Documents/github/pers/corisc/src/rv32i/rv32i.v":38:10:38:14|SB_GB_IO inserted on the port clk_i.
@N: FX1017 :|SB_GB inserted on the net RV32I_CONTROL.control_vector[6].
@N: FX1017 :|SB_GB inserted on the net N_691.
@N: FX1017 :|SB_GB inserted on the net N_135_mux_i.
@N: FX1017 :|SB_GB inserted on the net N_3690.
@N: FX1017 :"/home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/gpu.v":95:2:95:7|SB_GB inserted on the net GPU.frameReset.
@N: FX1017 :|SB_GB inserted on the net N_752_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 208MB peak: 253MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 209MB peak: 253MB)

@N: MT611 :|Automatically generated clock flash|spi_clk_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock spi_wo|clkdiv_derived_clock[3] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 790 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
59 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_i_ibuf_gb_io     SB_GB_IO               790        RV32I_CONTROL.microcode_step[0]
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 172MB peak: 253MB)

Writing Analyst data base /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/synwork/ram_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 205MB peak: 253MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/corvus/Documents/github/pers/corisc/src/lattice/ram_project/ram_project_Implmnt/ram_project.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 206MB peak: 253MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 200MB peak: 253MB)

@W: MT420 |Found inferred clock rv32i|clk_i with period 36.55ns. Please declare a user-defined clock on object "p:clk_i"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 30 22:20:29 2021
#


Top view:               rv32i
Requested Frequency:    27.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -14.421

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
rv32i|clk_i        27.4 MHz      15.3 MHz      36.547        65.388        -14.421     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise   
--------------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack  
--------------------------------------------------------------------------------------------------------------------
rv32i|clk_i  rv32i|clk_i  |  36.547      -6.450  |  36.547      26.937  |  18.274      9.018  |  18.274      -14.421
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: rv32i|clk_i
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                         Arrival            
Instance                                            Reference       Type               Pin          Net              Time        Slack  
                                                    Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------
RV32I_REGISTERS.RS1.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     RDATA[1]     rs1_raw[1]       0.624       -14.421
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0     rv32i|clk_i     SB_RAM256x16NR     RDATA[1]     stack_out[1]     0.624       -14.372
RV32I_REGISTERS.RS1.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     RDATA[3]     rs1_raw[3]       0.624       -14.169
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0     rv32i|clk_i     SB_RAM256x16NR     RDATA[3]     stack_out[3]     0.624       -14.120
RV32I_REGISTERS.RS1.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     RDATA[4]     rs1_raw[4]       0.624       -14.029
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0     rv32i|clk_i     SB_RAM256x16NR     RDATA[4]     stack_out[4]     0.624       -13.979
RV32I_REGISTERS.RS1.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     RDATA[5]     rs1_raw[5]       0.624       -13.860
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0     rv32i|clk_i     SB_RAM256x16NR     RDATA[5]     stack_out[5]     0.624       -13.811
RV32I_REGISTERS.RS1.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     RDATA[6]     rs1_raw[6]       0.624       -13.671
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0     rv32i|clk_i     SB_RAM256x16NR     RDATA[6]     stack_out[6]     0.624       -13.650
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                Required            
Instance                                            Reference       Type               Pin           Net                    Time         Slack  
                                                    Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------
RV32I_REGISTERS.RS1.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16NR     WDATA[11]     registers_data[27]     18.112       -14.421
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1     rv32i|clk_i     SB_RAM256x16NR     WDATA[11]     registers_data[27]     18.112       -14.421
RV32I_REGISTERS.RS2.memory_memory_0_1               rv32i|clk_i     SB_RAM256x16NR     WDATA[11]     registers_data[27]     18.112       -14.421
RV32I_REGISTERS.RS2.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     WDATA[8]      registers_data[8]      18.112       -14.400
RV32I_REGISTERS.RS1.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     WDATA[8]      registers_data[8]      18.112       -14.400
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0     rv32i|clk_i     SB_RAM256x16NR     WDATA[8]      registers_data[8]      18.112       -14.400
RV32I_REGISTERS.RS1.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     WDATA[9]      registers_data[9]      18.112       -14.400
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_0     rv32i|clk_i     SB_RAM256x16NR     WDATA[9]      registers_data[9]      18.112       -14.400
RV32I_REGISTERS.RS2.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     WDATA[9]      registers_data[9]      18.112       -14.400
RV32I_REGISTERS.RS1.memory_memory_0_0               rv32i|clk_i     SB_RAM256x16NR     WDATA[10]     registers_data[10]     18.112       -14.400
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.274
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.112

    - Propagation time:                      32.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.421

    Number of logic level(s):                24
    Starting point:                          RV32I_REGISTERS.RS1.memory_memory_0_0 / RDATA[1]
    Ending point:                            RV32I_REGISTERS.RS2.memory_memory_0_1 / WDATA[11]
    The start point is clocked by            rv32i|clk_i [falling] on pin RCLKN
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                          Pin           Pin               Arrival     No. of    
Name                                                 Type               Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
RV32I_REGISTERS.RS1.memory_memory_0_0                SB_RAM256x16NR     RDATA[1]      Out     0.624     0.624       -         
rs1_raw[1]                                           Net                -             -       2.259     -           4         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            I0            In      -         2.883       -         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            O             Out     0.449     3.332       -         
instruction_RNIR9LT5_6[17]                           Net                -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            I1            In      -         4.703       -         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            O             Out     0.400     5.103       -         
N_676                                                Net                -             -       1.371     -           1         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            I1            In      -         6.474       -         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            O             Out     0.400     6.873       -         
initial_reset_RNIOK61H                               Net                -             -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           I1            In      -         7.778       -         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           CO            Out     0.229     8.007       -         
memory_addr_o_cry_1                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CI            In      -         8.021       -         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CO            Out     0.126     8.147       -         
memory_addr_o_cry_2                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CI            In      -         8.161       -         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CO            Out     0.126     8.288       -         
memory_addr_o_cry_3                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CI            In      -         8.302       -         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CO            Out     0.126     8.428       -         
memory_addr_o_cry_4                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CI            In      -         8.442       -         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CO            Out     0.126     8.568       -         
memory_addr_o_cry_5                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CI            In      -         8.582       -         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CO            Out     0.126     8.708       -         
memory_addr_o_cry_6                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CI            In      -         8.722       -         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CO            Out     0.126     8.848       -         
memory_addr_o_cry_7                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CI            In      -         8.862       -         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CO            Out     0.126     8.989       -         
memory_addr_o_cry_8                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CI            In      -         9.003       -         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CO            Out     0.126     9.129       -         
memory_addr_o_cry_9                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CI            In      -         9.143       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CO            Out     0.126     9.269       -         
memory_addr_o_cry_10                                 Net                -             -       0.386     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            I3            In      -         9.655       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            O             Out     0.316     9.971       -         
SRAM_ADDR_c[10]                                      Net                -             -       1.371     -           4         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            I3            In      -         11.342      -         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            O             Out     0.316     11.657      -         
un1_memory_write_0_a2_1_4                            Net                -             -       1.371     -           1         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            I0            In      -         13.028      -         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            O             Out     0.449     13.477      -         
N_492                                                Net                -             -       1.371     -           4         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            I0            In      -         14.848      -         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            O             Out     0.449     15.297      -         
regions_0_a2_1[1]                                    Net                -             -       1.371     -           1         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            I1            In      -         16.668      -         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            O             Out     0.400     17.068      -         
memory_region[1]                                     Net                -             -       1.371     -           61        
RV32I_REGISTERS.general_out_1[11]                    SB_LUT4            I2            In      -         18.439      -         
RV32I_REGISTERS.general_out_1[11]                    SB_LUT4            O             Out     0.379     18.817      -         
N_210                                                Net                -             -       1.371     -           1         
RV32I_REGISTERS.general_out[11]                      SB_LUT4            I0            In      -         20.188      -         
RV32I_REGISTERS.general_out[11]                      SB_LUT4            O             Out     0.449     20.637      -         
general_out[11]                                      Net                -             -       1.371     -           3         
RV32I_REGISTERS.pc_RNIKU2NAE1[27]                    SB_LUT4            I1            In      -         22.008      -         
RV32I_REGISTERS.pc_RNIKU2NAE1[27]                    SB_LUT4            O             Out     0.400     22.408      -         
N_4                                                  Net                -             -       1.371     -           1         
RV32I_REGISTERS.pc_RNI8EDLIE1[27]                    SB_LUT4            I0            In      -         23.779      -         
RV32I_REGISTERS.pc_RNI8EDLIE1[27]                    SB_LUT4            O             Out     0.449     24.228      -         
N_6                                                  Net                -             -       1.371     -           1         
RV32I_REGISTERS.pc_RNI3OSCEU1[27]                    SB_LUT4            I0            In      -         25.599      -         
RV32I_REGISTERS.pc_RNI3OSCEU1[27]                    SB_LUT4            O             Out     0.449     26.047      -         
pc_RNI3OSCEU1[27]                                    Net                -             -       1.371     -           1         
SRAM_DATA_iobuf_RNIUG1NH41[11]                       SB_LUT4            I1            In      -         27.418      -         
SRAM_DATA_iobuf_RNIUG1NH41[11]                       SB_LUT4            O             Out     0.400     27.818      -         
registers_data[27]                                   Net                -             -       4.715     -           3         
RV32I_REGISTERS.RS2.memory_memory_0_1                SB_RAM256x16NR     WDATA[11]     In      -         32.533      -         
==============================================================================================================================
Total path delay (propagation time + setup) of 32.694 is 7.851(24.0%) logic and 24.843(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      18.274
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.112

    - Propagation time:                      32.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.421

    Number of logic level(s):                24
    Starting point:                          RV32I_REGISTERS.RS1.memory_memory_0_0 / RDATA[1]
    Ending point:                            RV32I_REGISTERS.RS1.memory_memory_0_1 / WDATA[11]
    The start point is clocked by            rv32i|clk_i [falling] on pin RCLKN
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                          Pin           Pin               Arrival     No. of    
Name                                                 Type               Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
RV32I_REGISTERS.RS1.memory_memory_0_0                SB_RAM256x16NR     RDATA[1]      Out     0.624     0.624       -         
rs1_raw[1]                                           Net                -             -       2.259     -           4         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            I0            In      -         2.883       -         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            O             Out     0.449     3.332       -         
instruction_RNIR9LT5_6[17]                           Net                -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            I1            In      -         4.703       -         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            O             Out     0.400     5.103       -         
N_676                                                Net                -             -       1.371     -           1         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            I1            In      -         6.474       -         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            O             Out     0.400     6.873       -         
initial_reset_RNIOK61H                               Net                -             -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           I1            In      -         7.778       -         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           CO            Out     0.229     8.007       -         
memory_addr_o_cry_1                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CI            In      -         8.021       -         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CO            Out     0.126     8.147       -         
memory_addr_o_cry_2                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CI            In      -         8.161       -         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CO            Out     0.126     8.288       -         
memory_addr_o_cry_3                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CI            In      -         8.302       -         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CO            Out     0.126     8.428       -         
memory_addr_o_cry_4                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CI            In      -         8.442       -         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CO            Out     0.126     8.568       -         
memory_addr_o_cry_5                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CI            In      -         8.582       -         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CO            Out     0.126     8.708       -         
memory_addr_o_cry_6                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CI            In      -         8.722       -         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CO            Out     0.126     8.848       -         
memory_addr_o_cry_7                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CI            In      -         8.862       -         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CO            Out     0.126     8.989       -         
memory_addr_o_cry_8                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CI            In      -         9.003       -         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CO            Out     0.126     9.129       -         
memory_addr_o_cry_9                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CI            In      -         9.143       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CO            Out     0.126     9.269       -         
memory_addr_o_cry_10                                 Net                -             -       0.386     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            I3            In      -         9.655       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            O             Out     0.316     9.971       -         
SRAM_ADDR_c[10]                                      Net                -             -       1.371     -           4         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            I3            In      -         11.342      -         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            O             Out     0.316     11.657      -         
un1_memory_write_0_a2_1_4                            Net                -             -       1.371     -           1         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            I0            In      -         13.028      -         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            O             Out     0.449     13.477      -         
N_492                                                Net                -             -       1.371     -           4         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            I0            In      -         14.848      -         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            O             Out     0.449     15.297      -         
regions_0_a2_1[1]                                    Net                -             -       1.371     -           1         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            I1            In      -         16.668      -         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            O             Out     0.400     17.068      -         
memory_region[1]                                     Net                -             -       1.371     -           61        
RV32I_REGISTERS.general_out_1[11]                    SB_LUT4            I2            In      -         18.439      -         
RV32I_REGISTERS.general_out_1[11]                    SB_LUT4            O             Out     0.379     18.817      -         
N_210                                                Net                -             -       1.371     -           1         
RV32I_REGISTERS.general_out[11]                      SB_LUT4            I0            In      -         20.188      -         
RV32I_REGISTERS.general_out[11]                      SB_LUT4            O             Out     0.449     20.637      -         
general_out[11]                                      Net                -             -       1.371     -           3         
RV32I_REGISTERS.pc_RNIKU2NAE1[27]                    SB_LUT4            I1            In      -         22.008      -         
RV32I_REGISTERS.pc_RNIKU2NAE1[27]                    SB_LUT4            O             Out     0.400     22.408      -         
N_4                                                  Net                -             -       1.371     -           1         
RV32I_REGISTERS.pc_RNI8EDLIE1[27]                    SB_LUT4            I0            In      -         23.779      -         
RV32I_REGISTERS.pc_RNI8EDLIE1[27]                    SB_LUT4            O             Out     0.449     24.228      -         
N_6                                                  Net                -             -       1.371     -           1         
RV32I_REGISTERS.pc_RNI3OSCEU1[27]                    SB_LUT4            I0            In      -         25.599      -         
RV32I_REGISTERS.pc_RNI3OSCEU1[27]                    SB_LUT4            O             Out     0.449     26.047      -         
pc_RNI3OSCEU1[27]                                    Net                -             -       1.371     -           1         
SRAM_DATA_iobuf_RNIUG1NH41[11]                       SB_LUT4            I1            In      -         27.418      -         
SRAM_DATA_iobuf_RNIUG1NH41[11]                       SB_LUT4            O             Out     0.400     27.818      -         
registers_data[27]                                   Net                -             -       4.715     -           3         
RV32I_REGISTERS.RS1.memory_memory_0_1                SB_RAM256x16NR     WDATA[11]     In      -         32.533      -         
==============================================================================================================================
Total path delay (propagation time + setup) of 32.694 is 7.851(24.0%) logic and 24.843(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      18.274
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.112

    - Propagation time:                      32.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.421

    Number of logic level(s):                24
    Starting point:                          RV32I_REGISTERS.RS1.memory_memory_0_0 / RDATA[1]
    Ending point:                            RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1 / WDATA[11]
    The start point is clocked by            rv32i|clk_i [falling] on pin RCLKN
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                          Pin           Pin               Arrival     No. of    
Name                                                 Type               Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
RV32I_REGISTERS.RS1.memory_memory_0_0                SB_RAM256x16NR     RDATA[1]      Out     0.624     0.624       -         
rs1_raw[1]                                           Net                -             -       2.259     -           4         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            I0            In      -         2.883       -         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            O             Out     0.449     3.332       -         
instruction_RNIR9LT5_6[17]                           Net                -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            I1            In      -         4.703       -         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            O             Out     0.400     5.103       -         
N_676                                                Net                -             -       1.371     -           1         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            I1            In      -         6.474       -         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            O             Out     0.400     6.873       -         
initial_reset_RNIOK61H                               Net                -             -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           I1            In      -         7.778       -         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           CO            Out     0.229     8.007       -         
memory_addr_o_cry_1                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CI            In      -         8.021       -         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CO            Out     0.126     8.147       -         
memory_addr_o_cry_2                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CI            In      -         8.161       -         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CO            Out     0.126     8.288       -         
memory_addr_o_cry_3                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CI            In      -         8.302       -         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CO            Out     0.126     8.428       -         
memory_addr_o_cry_4                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CI            In      -         8.442       -         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CO            Out     0.126     8.568       -         
memory_addr_o_cry_5                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CI            In      -         8.582       -         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CO            Out     0.126     8.708       -         
memory_addr_o_cry_6                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CI            In      -         8.722       -         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CO            Out     0.126     8.848       -         
memory_addr_o_cry_7                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CI            In      -         8.862       -         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CO            Out     0.126     8.989       -         
memory_addr_o_cry_8                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CI            In      -         9.003       -         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CO            Out     0.126     9.129       -         
memory_addr_o_cry_9                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CI            In      -         9.143       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CO            Out     0.126     9.269       -         
memory_addr_o_cry_10                                 Net                -             -       0.386     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            I3            In      -         9.655       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            O             Out     0.316     9.971       -         
SRAM_ADDR_c[10]                                      Net                -             -       1.371     -           4         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            I3            In      -         11.342      -         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            O             Out     0.316     11.657      -         
un1_memory_write_0_a2_1_4                            Net                -             -       1.371     -           1         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            I0            In      -         13.028      -         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            O             Out     0.449     13.477      -         
N_492                                                Net                -             -       1.371     -           4         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            I0            In      -         14.848      -         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            O             Out     0.449     15.297      -         
regions_0_a2_1[1]                                    Net                -             -       1.371     -           1         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            I1            In      -         16.668      -         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            O             Out     0.400     17.068      -         
memory_region[1]                                     Net                -             -       1.371     -           61        
RV32I_REGISTERS.general_out_1[11]                    SB_LUT4            I2            In      -         18.439      -         
RV32I_REGISTERS.general_out_1[11]                    SB_LUT4            O             Out     0.379     18.817      -         
N_210                                                Net                -             -       1.371     -           1         
RV32I_REGISTERS.general_out[11]                      SB_LUT4            I0            In      -         20.188      -         
RV32I_REGISTERS.general_out[11]                      SB_LUT4            O             Out     0.449     20.637      -         
general_out[11]                                      Net                -             -       1.371     -           3         
RV32I_REGISTERS.pc_RNIKU2NAE1[27]                    SB_LUT4            I1            In      -         22.008      -         
RV32I_REGISTERS.pc_RNIKU2NAE1[27]                    SB_LUT4            O             Out     0.400     22.408      -         
N_4                                                  Net                -             -       1.371     -           1         
RV32I_REGISTERS.pc_RNI8EDLIE1[27]                    SB_LUT4            I0            In      -         23.779      -         
RV32I_REGISTERS.pc_RNI8EDLIE1[27]                    SB_LUT4            O             Out     0.449     24.228      -         
N_6                                                  Net                -             -       1.371     -           1         
RV32I_REGISTERS.pc_RNI3OSCEU1[27]                    SB_LUT4            I0            In      -         25.599      -         
RV32I_REGISTERS.pc_RNI3OSCEU1[27]                    SB_LUT4            O             Out     0.449     26.047      -         
pc_RNI3OSCEU1[27]                                    Net                -             -       1.371     -           1         
SRAM_DATA_iobuf_RNIUG1NH41[11]                       SB_LUT4            I1            In      -         27.418      -         
SRAM_DATA_iobuf_RNIUG1NH41[11]                       SB_LUT4            O             Out     0.400     27.818      -         
registers_data[27]                                   Net                -             -       4.715     -           3         
RV32I_REGISTERS.RAS.BRAM_DUAL.memory_memory_0_1      SB_RAM256x16NR     WDATA[11]     In      -         32.533      -         
==============================================================================================================================
Total path delay (propagation time + setup) of 32.694 is 7.851(24.0%) logic and 24.843(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      18.274
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.112

    - Propagation time:                      32.512
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -14.400

    Number of logic level(s):                24
    Starting point:                          RV32I_REGISTERS.RS1.memory_memory_0_0 / RDATA[1]
    Ending point:                            RV32I_REGISTERS.RS2.memory_memory_0_0 / WDATA[15]
    The start point is clocked by            rv32i|clk_i [falling] on pin RCLKN
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                          Pin           Pin               Arrival     No. of    
Name                                                 Type               Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
RV32I_REGISTERS.RS1.memory_memory_0_0                SB_RAM256x16NR     RDATA[1]      Out     0.624     0.624       -         
rs1_raw[1]                                           Net                -             -       2.259     -           4         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            I0            In      -         2.883       -         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            O             Out     0.449     3.332       -         
instruction_RNIR9LT5_6[17]                           Net                -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            I1            In      -         4.703       -         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            O             Out     0.400     5.103       -         
N_676                                                Net                -             -       1.371     -           1         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            I1            In      -         6.474       -         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            O             Out     0.400     6.873       -         
initial_reset_RNIOK61H                               Net                -             -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           I1            In      -         7.778       -         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           CO            Out     0.229     8.007       -         
memory_addr_o_cry_1                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CI            In      -         8.021       -         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CO            Out     0.126     8.147       -         
memory_addr_o_cry_2                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CI            In      -         8.161       -         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CO            Out     0.126     8.288       -         
memory_addr_o_cry_3                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CI            In      -         8.302       -         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CO            Out     0.126     8.428       -         
memory_addr_o_cry_4                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CI            In      -         8.442       -         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CO            Out     0.126     8.568       -         
memory_addr_o_cry_5                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CI            In      -         8.582       -         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CO            Out     0.126     8.708       -         
memory_addr_o_cry_6                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CI            In      -         8.722       -         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CO            Out     0.126     8.848       -         
memory_addr_o_cry_7                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CI            In      -         8.862       -         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CO            Out     0.126     8.989       -         
memory_addr_o_cry_8                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CI            In      -         9.003       -         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CO            Out     0.126     9.129       -         
memory_addr_o_cry_9                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CI            In      -         9.143       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CO            Out     0.126     9.269       -         
memory_addr_o_cry_10                                 Net                -             -       0.386     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            I3            In      -         9.655       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            O             Out     0.316     9.971       -         
SRAM_ADDR_c[10]                                      Net                -             -       1.371     -           4         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            I3            In      -         11.342      -         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            O             Out     0.316     11.657      -         
un1_memory_write_0_a2_1_4                            Net                -             -       1.371     -           1         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            I0            In      -         13.028      -         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            O             Out     0.449     13.477      -         
N_492                                                Net                -             -       1.371     -           4         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            I0            In      -         14.848      -         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            O             Out     0.449     15.297      -         
regions_0_a2_1[1]                                    Net                -             -       1.371     -           1         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            I1            In      -         16.668      -         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            O             Out     0.400     17.068      -         
memory_region[1]                                     Net                -             -       1.371     -           61        
FLASH.general_timer_0_a8                             SB_LUT4            I1            In      -         18.439      -         
FLASH.general_timer_0_a8                             SB_LUT4            O             Out     0.400     18.838      -         
general_timer                                        Net                -             -       1.371     -           13        
RV32I_REGISTERS.general_out_1_ns[7]                  SB_LUT4            I2            In      -         20.209      -         
RV32I_REGISTERS.general_out_1_ns[7]                  SB_LUT4            O             Out     0.379     20.588      -         
N_206                                                Net                -             -       1.371     -           1         
RV32I_REGISTERS.general_out[7]                       SB_LUT4            I0            In      -         21.959      -         
RV32I_REGISTERS.general_out[7]                       SB_LUT4            O             Out     0.449     22.408      -         
general_out[7]                                       Net                -             -       1.371     -           4         
RV32I_CONTROL.byte_offset_am[7]                      SB_LUT4            I2            In      -         23.779      -         
RV32I_CONTROL.byte_offset_am[7]                      SB_LUT4            O             Out     0.379     24.157      -         
byte_offset_am[7]                                    Net                -             -       1.371     -           2         
RV32I_CONTROL.initial_reset_RNIL6S0DA2               SB_LUT4            I0            In      -         25.528      -         
RV32I_CONTROL.initial_reset_RNIL6S0DA2               SB_LUT4            O             Out     0.449     25.977      -         
byte_offset[7]                                       Net                -             -       1.371     -           2         
RV32I_CONTROL.instruction_RNI0FMO9S2[14]             SB_LUT4            I0            In      -         27.348      -         
RV32I_CONTROL.instruction_RNI0FMO9S2[14]             SB_LUT4            O             Out     0.449     27.797      -         
registers_data[15]                                   Net                -             -       4.715     -           3         
RV32I_REGISTERS.RS2.memory_memory_0_0                SB_RAM256x16NR     WDATA[15]     In      -         32.512      -         
==============================================================================================================================
Total path delay (propagation time + setup) of 32.673 is 7.830(24.0%) logic and 24.843(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      18.274
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.112

    - Propagation time:                      32.512
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -14.400

    Number of logic level(s):                24
    Starting point:                          RV32I_REGISTERS.RS1.memory_memory_0_0 / RDATA[1]
    Ending point:                            RV32I_REGISTERS.RS2.memory_memory_0_0 / WDATA[11]
    The start point is clocked by            rv32i|clk_i [falling] on pin RCLKN
    The end   point is clocked by            rv32i|clk_i [rising] on pin WCLK

Instance / Net                                                          Pin           Pin               Arrival     No. of    
Name                                                 Type               Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
RV32I_REGISTERS.RS1.memory_memory_0_0                SB_RAM256x16NR     RDATA[1]      Out     0.624     0.624       -         
rs1_raw[1]                                           Net                -             -       2.259     -           4         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            I0            In      -         2.883       -         
RV32I_CONTROL.instruction_RNIR9LT5_6[17]             SB_LUT4            O             Out     0.449     3.332       -         
instruction_RNIR9LT5_6[17]                           Net                -             -       1.371     -           1         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            I1            In      -         4.703       -         
RV32I_CONTROL.instruction_RNITIDID[17]               SB_LUT4            O             Out     0.400     5.103       -         
N_676                                                Net                -             -       1.371     -           1         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            I1            In      -         6.474       -         
RV32I_CONTROL.initial_reset_RNIOK61H                 SB_LUT4            O             Out     0.400     6.873       -         
initial_reset_RNIOK61H                               Net                -             -       0.905     -           2         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           I1            In      -         7.778       -         
RV32I_CONTROL.memory_addr_o_cry_1_0_c                SB_CARRY           CO            Out     0.229     8.007       -         
memory_addr_o_cry_1                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CI            In      -         8.021       -         
RV32I_CONTROL.memory_addr_o_cry_2_c                  SB_CARRY           CO            Out     0.126     8.147       -         
memory_addr_o_cry_2                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CI            In      -         8.161       -         
RV32I_CONTROL.memory_addr_o_cry_3_c                  SB_CARRY           CO            Out     0.126     8.288       -         
memory_addr_o_cry_3                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CI            In      -         8.302       -         
RV32I_CONTROL.memory_addr_o_cry_4_c                  SB_CARRY           CO            Out     0.126     8.428       -         
memory_addr_o_cry_4                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CI            In      -         8.442       -         
RV32I_CONTROL.memory_addr_o_cry_5_0_c                SB_CARRY           CO            Out     0.126     8.568       -         
memory_addr_o_cry_5                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CI            In      -         8.582       -         
RV32I_CONTROL.memory_addr_o_cry_6_0_c                SB_CARRY           CO            Out     0.126     8.708       -         
memory_addr_o_cry_6                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CI            In      -         8.722       -         
RV32I_CONTROL.memory_addr_o_cry_7_0_c                SB_CARRY           CO            Out     0.126     8.848       -         
memory_addr_o_cry_7                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CI            In      -         8.862       -         
RV32I_CONTROL.memory_addr_o_cry_8_0_c                SB_CARRY           CO            Out     0.126     8.989       -         
memory_addr_o_cry_8                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CI            In      -         9.003       -         
RV32I_CONTROL.memory_addr_o_cry_9_0_c                SB_CARRY           CO            Out     0.126     9.129       -         
memory_addr_o_cry_9                                  Net                -             -       0.014     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CI            In      -         9.143       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c               SB_CARRY           CO            Out     0.126     9.269       -         
memory_addr_o_cry_10                                 Net                -             -       0.386     -           2         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            I3            In      -         9.655       -         
RV32I_CONTROL.memory_addr_o_cry_10_0_c_RNI4RSDB1     SB_LUT4            O             Out     0.316     9.971       -         
SRAM_ADDR_c[10]                                      Net                -             -       1.371     -           4         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            I3            In      -         11.342      -         
FLASH.un1_memory_write_0_a2_1_4                      SB_LUT4            O             Out     0.316     11.657      -         
un1_memory_write_0_a2_1_4                            Net                -             -       1.371     -           1         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            I0            In      -         13.028      -         
FLASH.un1_memory_write_0_a2_1                        SB_LUT4            O             Out     0.449     13.477      -         
N_492                                                Net                -             -       1.371     -           4         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            I0            In      -         14.848      -         
RV32I_MEMORY.regions_0_a2_1[1]                       SB_LUT4            O             Out     0.449     15.297      -         
regions_0_a2_1[1]                                    Net                -             -       1.371     -           1         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            I1            In      -         16.668      -         
RV32I_MEMORY.regions_0_a2[1]                         SB_LUT4            O             Out     0.400     17.068      -         
memory_region[1]                                     Net                -             -       1.371     -           61        
FLASH.general_timer_0_a8                             SB_LUT4            I1            In      -         18.439      -         
FLASH.general_timer_0_a8                             SB_LUT4            O             Out     0.400     18.838      -         
general_timer                                        Net                -             -       1.371     -           13        
RV32I_REGISTERS.general_out_1_ns[7]                  SB_LUT4            I2            In      -         20.209      -         
RV32I_REGISTERS.general_out_1_ns[7]                  SB_LUT4            O             Out     0.379     20.588      -         
N_206                                                Net                -             -       1.371     -           1         
RV32I_REGISTERS.general_out[7]                       SB_LUT4            I0            In      -         21.959      -         
RV32I_REGISTERS.general_out[7]                       SB_LUT4            O             Out     0.449     22.408      -         
general_out[7]                                       Net                -             -       1.371     -           4         
RV32I_CONTROL.byte_offset_am[7]                      SB_LUT4            I2            In      -         23.779      -         
RV32I_CONTROL.byte_offset_am[7]                      SB_LUT4            O             Out     0.379     24.157      -         
byte_offset_am[7]                                    Net                -             -       1.371     -           2         
RV32I_CONTROL.instruction_RNIJ19IGA2[14]             SB_LUT4            I0            In      -         25.528      -         
RV32I_CONTROL.instruction_RNIJ19IGA2[14]             SB_LUT4            O             Out     0.449     25.977      -         
instruction_RNIJ19IGA2[14]                           Net                -             -       1.371     -           6         
RV32I_CONTROL.instruction_RNI2T28241[14]             SB_LUT4            I0            In      -         27.348      -         
RV32I_CONTROL.instruction_RNI2T28241[14]             SB_LUT4            O             Out     0.449     27.797      -         
registers_data[11]                                   Net                -             -       4.715     -           3         
RV32I_REGISTERS.RS2.memory_memory_0_0                SB_RAM256x16NR     WDATA[11]     In      -         32.512      -         
==============================================================================================================================
Total path delay (propagation time + setup) of 32.673 is 7.830(24.0%) logic and 24.843(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 201MB peak: 253MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 201MB peak: 253MB)

---------------------------------------
Resource Usage Report for rv32i 

Mapping to part: ice40hx8kct256
Cell usage:
GND             29 uses
SB_CARRY        506 uses
SB_DFF          146 uses
SB_DFFE         349 uses
SB_DFFESR       22 uses
SB_DFFN         67 uses
SB_DFFNE        34 uses
SB_DFFNSR       18 uses
SB_DFFSR        120 uses
SB_GB           6 uses
SB_RAM1024x4    2 uses
SB_RAM256x16NR  9 uses
SB_RAM512x8     6 uses
VCC             29 uses
SB_LUT4         3065 uses

I/O ports: 49
I/O primitives: 49
SB_GB_IO       1 use
SB_IO          48 uses

I/O Register bits:                  0
Register bits not including I/Os:   756 (9%)

RAM/ROM usage summary
Block Rams : 17 of 32 (53%)

Total load per clock:
   rv32i|clk_i: 1

@S |Mapping Summary:
Total  LUTs: 3065 (39%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3065 = 3065 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 39MB peak: 253MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Sat Oct 30 22:20:29 2021

###########################################################]
