###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID ufrgs-server-09)
#  Generated on:      Tue Nov 20 16:37:50 2018
#  Design:            z80_topzera
#  Command:           report_ccopt_clock_trees -filename logs/clock_trees.rpt 
###############################################################

Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock          304        55        0       0           0           0        0       5       0        0         0          5       100    459.71    7123.36     178.315   0.939  0.793  CLK
clock<1>       304        55        0       0           0           0        0       5       0        0         0          5       100    459.71    7123.36     178.315   0.939  0.793  IOPADS_INST/PAD_CLK/Y
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 1 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
2 clock trees contain a total of 2 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Summary across all clock trees :
================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                          (Ohms)                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   304        55        0       0           0           0        0       5       0        0         0          5         3       100     71.8    459.710   7123.357     178.315   0.939  0.793
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

--------------------------------------------------------------------------
Metric                               Minimum  Average   Maximum   Std.dev
--------------------------------------------------------------------------
Source-sink routed net length (um)    0.000    343.999   459.710   144.909
Source-sink manhattan distance (um)   0.000    267.716   380.275   116.720
Source-sink resistance (Ohm)          0.000   4915.366  7123.357  2432.577
--------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clock               0                 0               0             0            0
clock<1>            0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clock
============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   5
# Inverters           :   0
  Total               :   5
Minimum depth         :   0
Maximum depth         :   2
Buffering area (um^2) : 178.315

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0        304        55        0       0           0           0
---------------------------------------------------------------------------
Total    0        304        55        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
---------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:hold.early      0.373          0.343         0.500          0.500      ignored             -      ignored             -
default_emulate_delay_corner:hold.late       0.373          0.343         0.500          0.500      ignored             -      ignored             -
default_emulate_delay_corner:setup.early     0.373          0.343         0.500          0.500      ignored             -      ignored             -
default_emulate_delay_corner:setup.late      0.373          0.343         0.500          0.500      auto extracted   0.500     auto extracted   0.500
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clock<1>
===============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   5
# Inverters           :   0
  Total               :   5
Minimum depth         :   1
Maximum depth         :   1
Buffering area (um^2) : 178.315

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0        304        55        0       0           0           0
---------------------------------------------------------------------------
Total    0        304        55        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
---------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:hold.early      0.373          0.343         0.090          0.095      ignored             -      ignored             -
default_emulate_delay_corner:hold.late       0.373          0.343         0.090          0.095      ignored             -      ignored             -
default_emulate_delay_corner:setup.early     0.373          0.343         0.090          0.095      ignored             -      ignored             -
default_emulate_delay_corner:setup.late      0.373          0.343         0.090          0.095      auto extracted   0.500     auto extracted   0.500
---------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

