// Seed: 1067727499
module module_0 (
    output wor id_0
);
  wire id_2;
  wire id_3;
  if (id_3) assign id_0 = 1;
  else wire id_4;
  assign id_4 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    output logic id_4,
    output uwire id_5,
    output wire id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input logic id_10
);
  initial id_4 <= id_10;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_0 = 0;
endmodule
