
---------- Begin Simulation Statistics ----------
final_tick                                 7479983000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874500                       # Number of bytes of host memory used
host_op_rate                                    36581                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   302.89                       # Real time elapsed on the host
host_tick_rate                               24695072                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      11080067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007480                       # Number of seconds simulated
sim_ticks                                  7479983000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.757662                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1116800                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1119513                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30809                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1798700                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30711                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           31186                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              475                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2289873                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  102138                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4077909                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4006684                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             30352                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2158599                       # Number of branches committed
system.cpu.commit.bw_lim_events                366980                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          400510                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019043                       # Number of instructions committed
system.cpu.commit.committedOps               11099107                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13777590                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.805591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.752009                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9593974     69.63%     69.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1987281     14.42%     84.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       781123      5.67%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       411421      2.99%     92.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       254628      1.85%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       107986      0.78%     95.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        98344      0.71%     96.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       175853      1.28%     97.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       366980      2.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13777590                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                98924                       # Number of function calls committed.
system.cpu.commit.int_insts                   9757360                       # Number of committed integer instructions.
system.cpu.commit.loads                       1803847                       # Number of loads committed
system.cpu.commit.membars                        4121                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7895309     71.13%     71.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           38813      0.35%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            10452      0.09%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5112      0.05%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         18270      0.16%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.01%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.01%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1803847     16.25%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1324864     11.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11099107                       # Class of committed instruction
system.cpu.commit.refs                        3128711                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     80890                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      11080067                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.496001                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.496001                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                768734                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   463                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1113435                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11659146                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10621476                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2390109                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  30523                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1680                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 28593                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2289873                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1808840                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2861285                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 20387                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10586851                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   61960                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.153066                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           10947148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1249649                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.707677                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           13839435                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.846145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.131459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11379644     82.23%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   357673      2.58%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   321947      2.33%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   275923      1.99%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   252214      1.82%     90.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   214147      1.55%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   183906      1.33%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   134041      0.97%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   719940      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13839435                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      2270715                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     22533845                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     27353532                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull      2014586                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     272103422                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1120579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31520                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2209185                       # Number of branches executed
system.cpu.iew.exec_nop                         20113                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.762225                       # Inst execution rate
system.cpu.iew.exec_refs                      3268777                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1339599                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   33985                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1874601                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4162                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             44342                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1350290                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11499798                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1929178                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46048                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11402892                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     69                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1436                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  30523                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1540                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            98336                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1489                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        81291                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        70752                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        25426                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            113                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16960                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14560                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9635669                       # num instructions consuming a value
system.cpu.iew.wb_count                      11304192                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572895                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5520231                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.755627                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11307261                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12899326                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8096824                       # number of integer regfile writes
system.cpu.ipc                               0.668449                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.668449                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               204      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8086737     70.63%     70.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39022      0.34%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10454      0.09%     71.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5112      0.04%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              20841      0.18%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  479      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  720      0.01%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  666      0.01%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 545      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1941708     16.96%     88.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1342404     11.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11448947                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      138291                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012079                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   32417     23.44%     23.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    870      0.63%     24.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     24.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     24.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.03%     24.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     24.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     24.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     24      0.02%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22541     16.30%     40.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 82382     59.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11494745                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           36700336                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11221928                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11789201                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11475523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11448947                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4162                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          399604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1441                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       246283                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13839435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.827270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.552212                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9396038     67.89%     67.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1664341     12.03%     79.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              920385      6.65%     86.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              690665      4.99%     91.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              538279      3.89%     95.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              295790      2.14%     97.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              175172      1.27%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               81377      0.59%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               77388      0.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13839435                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.765303                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  92289                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             176718                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        82264                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             90197                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             67742                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60491                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1874601                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1350290                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7810988                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  21648                       # number of misc regfile writes
system.cpu.numCycles                         14960014                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   35895                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11881573                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    697                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10635081                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1205                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17635663                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11612516                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12509427                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2406353                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 328372                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  30523                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                353408                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   627822                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13100307                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         378175                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              22465                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     88853                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           4171                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            66372                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     24909200                       # The number of ROB reads
system.cpu.rob.rob_writes                    23061117                       # The number of ROB writes
system.cpu.timesIdled                          309998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    63789                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   35133                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1287144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2575442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1036                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2176                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2176                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1036                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       205568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  205568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3227                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3227    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3227                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3792000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17417250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1286068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1285514                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2213                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1285644                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          426                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3856800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3863738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    164553984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       256896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              164810880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1288298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001476                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038385                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1286397     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1901      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1288298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2784269051                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             37.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3977976                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1928463000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            25.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               396673                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       888200                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1285071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              396673                       # number of overall hits
system.l2.overall_hits::.cpu.data                 198                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       888200                       # number of overall hits
system.l2.overall_hits::total                 1285071                       # number of overall hits
system.l2.demand_misses::.cpu.inst                771                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2441                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3212                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               771                       # number of overall misses
system.l2.overall_misses::.cpu.data              2441                       # number of overall misses
system.l2.overall_misses::total                  3212                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59822500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    211713000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        271535500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59822500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    211713000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       271535500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           397444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       888200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1288283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          397444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       888200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1288283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.924972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002493                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.924972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002493                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77590.791180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86732.077018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84537.826899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77590.791180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86732.077018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84537.826899                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3212                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3212                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    187303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    239415500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    187303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    239415500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.924972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.924972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002493                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67590.791180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76732.077018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74537.826899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67590.791180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76732.077018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74537.826899                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1283613                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1283613                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1283613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1283613                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2176                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    188507000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     188507000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86630.055147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86630.055147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    166747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    166747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76630.055147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76630.055147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         396673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       888200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1284873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59822500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59822500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       397444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       888200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1285644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77590.791180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77590.791180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52112500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67590.791180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67590.791180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23206000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23206000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.622066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.622066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87569.811321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87569.811321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20556000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20556000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.622066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.622066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77569.811321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77569.811321                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       286000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       286000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19066.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19066.666667                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2191.382150                       # Cycle average of tags in use
system.l2.tags.total_refs                     2573526                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3225                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    797.992558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.869058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       768.190789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1416.322303                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.043223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.066876                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2947                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.098419                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20591553                       # Number of tag accesses
system.l2.tags.data_accesses                 20591553                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         156224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             205568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49344                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3212                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6596806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20885609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27482415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6596806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6596806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6596806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20885609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27482415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     47013000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               107238000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14636.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33386.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.853441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.546716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   118.276008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1953     87.27%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          187      8.36%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      1.39%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      0.85%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      0.58%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.40%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.13%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.18%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2238                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 205568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  205568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        27.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     27.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7473849500                       # Total gap between requests
system.mem_ctrls.avgGap                    2326852.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       156224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6596806.436592169106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20885608.964619304985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20387250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     86850750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26442.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35579.99                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    30.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6161820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3275085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8282400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     590054400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1204290300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1858174560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3670238565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.674720                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4817683500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    249600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2412699500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9817500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5218125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14651280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     590054400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1733885850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1412199360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3765826515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.453887                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3652151750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    249600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3578231250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1378663                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1378663                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1378663                       # number of overall hits
system.cpu.icache.overall_hits::total         1378663                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       430176                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         430176                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       430176                       # number of overall misses
system.cpu.icache.overall_misses::total        430176                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5698966498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5698966498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5698966498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5698966498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1808839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1808839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1808839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1808839                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.237819                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.237819                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.237819                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.237819                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13247.988028                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13247.988028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13247.988028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13247.988028                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4038                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               538                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.505576                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            573232                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      1285514                       # number of writebacks
system.cpu.icache.writebacks::total           1285514                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        32732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        32732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        32732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        32732                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       397444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       397444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       397444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       888200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1285644                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5035274998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5035274998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5035274998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  10578109317                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15613384315                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.219723                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.219723                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.219723                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.710756                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12669.143321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12669.143321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12669.143321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11909.602924                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12144.407250                       # average overall mshr miss latency
system.cpu.icache.replacements                1285514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1378663                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1378663                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       430176                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        430176                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5698966498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5698966498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1808839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1808839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.237819                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.237819                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13247.988028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13247.988028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        32732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        32732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       397444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       397444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5035274998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5035274998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.219723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.219723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12669.143321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12669.143321                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       888200                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       888200                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  10578109317                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  10578109317                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11909.602924                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11909.602924                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.910938                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2664305                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1285642                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.072354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    43.915768                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    83.995170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.343092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.656212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.304688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4903320                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4903320                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3050918                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3050918                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3064170                       # number of overall hits
system.cpu.dcache.overall_hits::total         3064170                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11841                       # number of overall misses
system.cpu.dcache.overall_misses::total         11841                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1004732457                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1004732457                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1004732457                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1004732457                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3062752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3062752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3076011                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3076011                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003849                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003849                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84902.184975                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84902.184975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84851.993666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84851.993666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3913                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                75                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.173333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1375                       # number of writebacks
system.cpu.dcache.writebacks::total              1375                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9183                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9183                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    218127493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    218127493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    218358493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    218358493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000863                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82281.211995                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82281.211995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82275.242276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82275.242276                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1630                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1739171                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1739171                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    224972000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    224972000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1742010                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1742010                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79243.395562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79243.395562                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60113.475177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60113.475177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1311740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1311740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    779505459                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    779505459                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86737.004451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86737.004451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    192452495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    192452495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86690.313063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86690.313063                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13252                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13252                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        13259                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        13259                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000528                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000528                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       254998                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       254998                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31874.750000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31874.750000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       246998                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       246998                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30874.750000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30874.750000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4132                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4132                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           865.208051                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3075077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1158.657498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   865.208051                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.844930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.844930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          748                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6171182                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6171182                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7479983000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   7479983000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
