INFO-FLOW: Workspace F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1 opened at Wed Dec 05 18:23:39 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.109 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.111 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.201 sec.
Execute   set_part xc7vx690tffg1761-3 -tool vivado 
Execute     add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx690t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed fast 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling image_core.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted image_core.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "image_core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E image_core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp
Command       clang done; 0.979 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp"  -o "F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/useless.bc
Command       clang done; 3.641 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.849 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.753 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.diag.yml F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.err.log 
Command       ap_eval done; 2.766 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.877 sec.
INFO-FLOW: tidy-3.1 time 12 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.33 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.2.cpp
Command       clang done; 0.847 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.bc
Command       clang done; 4.002 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/image_core.g.bc -hls-opt -except-internalize SIFT2_Core -LE:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 6.421 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 104.230 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 104.230 ; gain = 46.098
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.pp.bc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.694 sec.
Execute         llvm-ld F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 4.584 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top SIFT2_Core -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g.0.bc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<16, 128, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<32, 128, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<16, 128, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<32, 128, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<256, 256, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<256, 256, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::init' into 'hls::Mat<256, 256, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 128, 0>::init' into 'hls::Mat<32, 128, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<16, 128, 0>::init' into 'hls::Mat<16, 128, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 256, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::write' into 'hls::Mat<256, 256, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 256, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::read' into 'hls::Mat<256, 256, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'hls::Mat2Array2D<256, 256, 0, unsigned char>' (./type.h:297).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<17, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:519).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:519).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:484).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:482).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:367).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:361).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:361).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:271).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:270).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:269).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:186).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:139).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:128).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:139).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::createInitialImage<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:109).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::createInitialImage<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:109).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 10, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<65, 27, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<25, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<44, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<52, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<81, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<67, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<67, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<66, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<67, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<37, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<37, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<27, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<81, 49, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:312).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<81, 49, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:311).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 16, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<63, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:315).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:446).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<96, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:333).
INFO: [XFORM 203-603] Inlining function '_ZN13ap_fixed_baseILi24ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE423' into '_ZN13ap_fixed_baseILi24ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE421' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>=' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:719).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:185).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<43, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:183).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<40, 1, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<40, 1, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<128, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:724).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<40, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:726).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 48, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:365).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:455).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<97, 81, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:455).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<29, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_fixed<32, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<97, 49, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:523).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 128, 0>::write' into 'hls::Mat<32, 128, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 128, 0>::operator<<' into 'hls::Array2D2Mat<32, 128, unsigned char, 0>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<16, 128, 0>::write' into 'hls::Mat<16, 128, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<16, 128, 0>::operator<<' into 'hls::Array2D2Mat<16, 128, unsigned char, 0>' (./type.h:369).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 128, 0>::read' into 'hls::Mat<32, 128, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 128, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 32, 128, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 32, 128, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 16, 128, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<16, 128, 0>::read' into 'hls::Mat<16, 128, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<16, 128, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 16, 128, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
Command         transform done; 13.452 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:57 . Memory (MB): peak = 644.715 ; gain = 586.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g.1.bc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'hls::log' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef425' into '_ZN9fp_structIfEC1Ef413' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'generic_round<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' (./imgproc.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'hls::createInitialImage<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >420' (./sift.h:108) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::createInitialImage<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >420' (./sift.h:108) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<15, 15, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >422' into 'hls::createInitialImage<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >420' (./sift.h:109) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::Resize<256, 256, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./imgproc.h:282) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'generic_isinf<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:16) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'generic_isnan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:317) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv417' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow' into 'hls::powf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::powf' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:123) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:130) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<15, 15, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:139) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<32, 16>' into 'hls::abs<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:269) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::powf' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:310) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN13ap_fixed_baseILi24ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE421' into '_ZNK9fp_structIfE8mantissaEv415' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:326) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:674) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:684) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE8mantissaEv415' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:715) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:184->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:724) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:186->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:724) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:188->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:724) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'cordic_::atan2_cordic_Q1<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:737) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:739) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:740) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:750) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:752) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:753) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE9__signbitEv419' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:809) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2' into 'hls::atan2f' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:360) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2f' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:365) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:367) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:367) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs<32, 16>' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:417) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:446) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:446) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<511, hls::KeyPoint_<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >::push' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:458) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:465) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv417' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:341) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:249) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt.1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'floor_fixed<32, 16>' into 'hls::floor<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:483) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:483) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:485) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:486) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt.1' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:518) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2f' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:519) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:576) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >428' (./sift.h:582) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow' into 'hls::calcDescriptors<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >417' (./sift.h:608) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<511, hls::KeyPoint_<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >::clear' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:726) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<511, hls::Array1D<128, unsigned char> >::clear' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:727) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:729) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::buildDoGPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:741) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::calcDescriptors<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >417' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:745) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<511, hls::Match>::push' into 'hls::match<511>' (./sift.h:662) automatically.
Command         transform done; 5.025 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:264: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] ./sift.h:518: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
Command         transform done; 1.123 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:01:03 . Memory (MB): peak = 830.969 ; gain = 772.836
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.g.1.bc to F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.o.1.bc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_dst0.data_stream.V' (image_core.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_dst1.data_stream.V' (image_core.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src0.data_stream.V' (image_core.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src1.data_stream.V' (image_core.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 32>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:13).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:294) in function 'scaled_fixed2ieee<29, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./imgproc.h:102) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:672).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./sift.h:450) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (./sift.h:311) in function 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (./sift.h:312) in function 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (./sift.h:193) in function 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (./sift.h:505) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./sift.h:333) in function 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./imgproc.h:102) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 32>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 32>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:262) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:280) in function 'sqrt_fixed<32, 16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:294) in function 'scaled_fixed2ieee<29, 1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./imgproc.h:45) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (./imgproc.h:47) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (./imgproc.h:60) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (./imgproc.h:62) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./imgproc.h:108) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./imgproc.h:140) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./imgproc.h:144) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./imgproc.h:145) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./imgproc.h:150) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./imgproc.h:157) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./imgproc.h:158) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:162) in function 'cordic_::atan2_generic<float>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (./sift.h:455) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (./sift.h:311) in function 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (./sift.h:312) in function 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./sift.h:172) in function 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (./sift.h:175) in function 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1' (./sift.h:199) in function 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (./sift.h:206) in function 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (./sift.h:523) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./sift.h:333) in function 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./imgproc.h:108) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./imgproc.h:140) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./imgproc.h:144) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./imgproc.h:145) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./imgproc.h:150) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./imgproc.h:157) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./imgproc.h:158) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src1.data_stream.V' (image_core.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_dst0.data_stream.V' (image_core.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_dst1.data_stream.V' (image_core.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src0.data_stream.V' (image_core.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kval' (./imgproc.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gauss_pyr.val.V' (./sift.h:720) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gauss_pyr.rows' (./sift.h:720) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gauss_pyr.cols' (./sift.h:720) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dog_pyr.val.V' (./sift.h:721) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dog_pyr.rows' (./sift.h:721) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dog_pyr.cols' (./sift.h:721) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val' (./imgproc.h:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val' (./imgproc.h:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H.V' (./sift.h:254) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dD.V' (./sift.h:244) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V' (./sift.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_A.V' (./sift.h:162) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_b.V' (./sift.h:163) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./imgproc.h:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./imgproc.h:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./imgproc.h:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src1.data_stream.V' (image_core.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_dst0.data_stream.V' (image_core.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_dst1.data_stream.V' (image_core.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src0.data_stream.V' (image_core.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kval' (./imgproc.h:35) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:187) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V' (./imgproc.h:187) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val' (./imgproc.h:91) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'H.V' (./sift.h:254) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_A.V' (./sift.h:162) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./imgproc.h:91) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'hls::log' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef425' into '_ZN9fp_structIfEC1Ef413' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'generic_round<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'hls::round' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' (./imgproc.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'hls::createInitialImage<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:108) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::createInitialImage<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:108) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::Resize<256, 256, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./imgproc.h:282) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'generic_isinf<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:16) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'generic_isnan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:317) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv417' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow' into 'hls::powf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::powf' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:123) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:130) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::CopyArray2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:136) automatically.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<32, 16>' into 'hls::abs<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1208) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs<32, 16>' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:263) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:269) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::powf' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:310) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:674) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:684) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE8mantissaEv415' into 'cordic_::atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:715) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'cordic_::atan2_cordic_Q1<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:737) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:739) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:740) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:750) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:752) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:753) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE9__signbitEv419' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:789) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:809) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:811) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2' into 'hls::atan2f' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/atan2float.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:360) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2f' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:365) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:367) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:367) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs<32, 16>' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:417) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:446) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:446) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<511, hls::KeyPoint_<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >::push' into 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:458) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:465) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv417' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:341) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef413' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:249) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt.1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'floor_fixed<32, 16>' into 'hls::floor<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:483) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:483) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:485) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:486) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt.1' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 16>' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:518) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2f' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:519) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::floor<32, 16>' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:528) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:576) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:582) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow' into 'hls::calcDescriptors<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:608) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::calcDescriptors<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:609) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:729) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::createInitialImage<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:734) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::vector<511, hls::Match>::push' into 'hls::match<511>' (./sift.h:662) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 128 for loop 'Loop-0-0' in function 'hls::Array2D2Mat<32, 128, unsigned char, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'Loop-0' in function 'hls::Array2D2Mat<32, 128, unsigned char, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 128 for loop 'Loop-0-0' in function 'hls::Array2D2Mat<16, 128, unsigned char, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0' in function 'hls::Array2D2Mat<16, 128, unsigned char, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'src0.val' should be updated in process function 'hls::Mat2Array2D<256, 256, 0, unsigned char>617', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'src1.val' should be updated in process function 'hls::Mat2Array2D<256, 256, 0, unsigned char>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints0.val.pt.x' should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints0.val.pt.y' should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints0.val.angle.V'  should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints0.val.sigma.V'  should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints0.val.octave'  should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints0.val.layer'  should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints1.val.pt.x' should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints1.val.pt.y' should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints1.val.angle.V'  should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints1.val.sigma.V'  should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints1.val.octave'  should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'keypoints1.val.layer'  should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'descriptors0.val.val' should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'descriptors1.val.val' should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'matches.val.idx0' should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'matches.val.idx1' should be updated in process function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dst0.val' should be updated in process function 'hls::Result2Array2D<511>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dst1.val' should be updated in process function 'hls::Result2Array2D<511>.1', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'SIFT2_Core', detected/extracted 12 process function(s): 
	 'Block_Mat.exit412_proc689'
	 'hls::AXIvideo2Mat<8, 256, 256, 0>616'
	 'hls::AXIvideo2Mat<8, 256, 256, 0>'
	 'hls::Mat2Array2D<256, 256, 0, unsigned char>617'
	 'hls::Mat2Array2D<256, 256, 0, unsigned char>'
	 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'
	 'hls::Result2Array2D<511>'
	 'hls::Result2Array2D<511>.1'
	 'hls::Array2D2Mat<32, 128, unsigned char, 0>'
	 'hls::Array2D2Mat<16, 128, unsigned char, 0>'
	 'hls::Mat2AXIvideo<8, 32, 128, 0>'
	 'hls::Mat2AXIvideo<8, 16, 128, 0>'.
Command         transform done; 89.002 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:39:1) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 32>'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:1) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:345:1) in function 'sqrt_fixed<32, 16>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314:20) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:342:1) in function 'scaled_fixed2ieee<29, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313:19) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:677:3) in function 'pow_reduce::pow_generic<float>'... converting 36 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:235:18) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313:12) in function 'hotbm_::sin_or_cos<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:193:24) to (./sift.h:193:19) in function 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:186:27) to (./sift.h:188:14) in function 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:5:21) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6:12) in function 'hls::round'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:654:6) to (./sift.h:638:25) in function 'hls::match<511>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:694:6) to (./sift.h:678:25) in function 'hls::match<511>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:29:4) to (./imgproc.h:67:1) in function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>'... converting 3151 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:455:52) to (./sift.h:459:25) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:418:30) to (./sift.h:418:30) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:427:29) to (./sift.h:427:29) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:418:56) to (./sift.h:418:56) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:427:55) to (./sift.h:427:55) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:419:17) to (./sift.h:419:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:428:17) to (./sift.h:428:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:419:45) to (./sift.h:419:45) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:428:45) to (./sift.h:428:45) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:419:71) to (./sift.h:419:71) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:428:71) to (./sift.h:428:71) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:420:17) to (./sift.h:420:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:429:17) to (./sift.h:429:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:420:45) to (./sift.h:420:45) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:429:45) to (./sift.h:429:45) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:420:71) to (./sift.h:420:71) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:429:71) to (./sift.h:429:71) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:421:17) to (./sift.h:421:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:430:17) to (./sift.h:430:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:421:44) to (./sift.h:421:44) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:430:44) to (./sift.h:430:44) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:421:69) to (./sift.h:421:69) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:430:69) to (./sift.h:430:69) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:422:17) to (./sift.h:422:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:431:17) to (./sift.h:431:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:422:46) to (./sift.h:422:46) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:431:46) to (./sift.h:431:46) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:422:73) to (./sift.h:422:73) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:431:73) to (./sift.h:431:73) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:423:17) to (./sift.h:423:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:432:17) to (./sift.h:432:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:423:46) to (./sift.h:423:46) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:432:46) to (./sift.h:432:46) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:423:73) to (./sift.h:423:73) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:432:73) to (./sift.h:432:73) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:424:17) to (./sift.h:424:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:433:17) to (./sift.h:433:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:424:44) to (./sift.h:424:44) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:433:44) to (./sift.h:433:44) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:424:69) to (./sift.h:424:69) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:433:69) to (./sift.h:433:69) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:425:17) to (./sift.h:425:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:434:17) to (./sift.h:434:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:425:46) to (./sift.h:425:46) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:434:46) to (./sift.h:434:46) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:425:73) to (./sift.h:425:73) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:434:73) to (./sift.h:434:73) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:426:17) to (./sift.h:426:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:435:17) to (./sift.h:435:17) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:426:46) to (./sift.h:426:46) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:435:46) to (./sift.h:435:46) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:426:73) to (./sift.h:426:73) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:435:73) to (./sift.h:435:73) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:445:30) to (./sift.h:450:29) in function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:93:28) to (./sift.h:735:3) in function 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:242:11) to (./sift.h:731:13) in function 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:769:2) in function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:516:20) to (./sift.h:552:10) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 45 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:568:27) to (./sift.h:568:22) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:574:27) to (./sift.h:574:22) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:584:27) to (./sift.h:584:22) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./sift.h:494:13) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 27 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:358:16) to (./sift.h:370:6) in function 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:334) to (./sift.h:338:13) in function 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:128:38) to (./sift.h:127:24) in function 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:139:4) to (./sift.h:139:62) in function 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:121) to (./sift.h:127:16) in function 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:146:26) to (./sift.h:272:6) in function 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sift.h:310:22) to (./sift.h:317:5) in function 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 38 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:296:35) to (./imgproc.h:296:30) in function 'hls::Resize<256, 256, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:102:32) to (./imgproc.h:156:4) in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:102:32) to (./imgproc.h:156:4) in function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:712:17) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:726:12) in function 'cordic_::atan2_generic<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:726:12) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:726:12) in function 'cordic_::atan2_generic<float>'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::Resize<256, 256, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./imgproc.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::round' into 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:269) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::calcDescriptors<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:745) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sqrt_fixed<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_sqrt_apfixed.h:39:108)...24 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./sift.h:5:35)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./imgproc.h:89:27)...224 expression(s) balanced.
Command         transform done; 39.679 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:30 ; elapsed = 00:03:12 . Memory (MB): peak = 1198.773 ; gain = 1140.641
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.o.2.bc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'sqrt_fixed<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066:12) in function 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6:12) in function 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./sift.h:495:17) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./sift.h:494:13) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (./sift.h:559:17) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (./sift.h:558:13) in function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<29, 1>' to 'scaled_fixed2ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:109:37)
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<float>' to 'pow_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<float>' to 'sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:235)
WARNING: [XFORM 203-631] Renaming function 'hls::solve<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'solve<ap_fixed >' (./sift.h:181:2)
WARNING: [XFORM 203-631] Renaming function 'hls::match<511>' to 'match<511>' (./sift.h:619)
WARNING: [XFORM 203-631] Renaming function 'hls::getGaussianKernel<15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0>, float>' to 'getGaussianKernel' (./imgproc.h:15:4)
WARNING: [XFORM 203-631] Renaming function 'hls::findScaleSpaceExtrema<511, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'findScaleSpaceExtrem' (./sift.h:14:25)
WARNING: [XFORM 203-631] Renaming function 'hls::detect<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'detect' (./sift.h:6:25)
WARNING: [XFORM 203-631] Renaming function 'hls::compute<4, 511, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'compute' (./sift.h:761:18)
WARNING: [XFORM 203-631] Renaming function 'hls::calcSIFTDescriptor<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >12' to 'calcSIFTDescriptor12' (./sift.h:5:35)
WARNING: [XFORM 203-631] Renaming function 'hls::calcOrientationHist<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'calcOrientationHist' (./sift.h:5:34)
WARNING: [XFORM 203-631] Renaming function 'hls::buildGaussianPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'buildGaussianPyramid' (./type.h:6:21)
WARNING: [XFORM 203-631] Renaming function 'hls::buildDoGPyramid<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'buildDoGPyramid' (./sift.h:150:3)
WARNING: [XFORM 203-631] Renaming function 'hls::adjustLocalExtrema<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'adjustLocalExtrema' (./sift.h:6:34)
WARNING: [XFORM 203-631] Renaming function 'hls::SubArray2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'SubArray2D' (./type.h:456:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Result2Array2D<511>.1' to 'Result2Array2D<511>.1' (./sift.h:804:6)
WARNING: [XFORM 203-631] Renaming function 'hls::Result2Array2D<511>' to 'Result2Array2D<511>' (./sift.h:969)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<256, 256, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'Resize' (./imgproc.h:14:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<256, 256, 0, unsigned char>617' to 'Mat2Array2D617' (./type.h:286:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<256, 256, 0, unsigned char>' to 'Mat2Array2D' (./type.h:286:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 32, 128, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 16, 128, 0>' to 'Mat2AXIvideo.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<15, 15, 256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >15' to 'GaussianBlur15' (./imgproc.h:188:1)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<15, 15, 256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'GaussianBlur' (./imgproc.h:188:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<256, 256, unsigned char, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >16' to 'Filter2D16' (./imgproc.h:89:27)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<256, 256, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 15, ap_fixed<32, 10, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Filter2D' (./imgproc.h:89:4)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<32, 128, unsigned char, 0>' to 'Array2D2Mat' (./type.h:361:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<16, 128, unsigned char, 0>' to 'Array2D2Mat.1' (./type.h:361:22)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 256, 256, 0>616' to 'AXIvideo2Mat616' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 256, 256, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_generic<float>' to 'atan2_generic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:672)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_cordic<float>' to 'atan2_cordic<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:749)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' to 'addsub' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:122:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:122:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:122:5)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit412_proc689' to 'Block_Mat.exit412_pr' (image_core.cpp:27)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[14]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[9]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[11]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[7]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[8]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[5]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[13]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[12]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[6]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[10]' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[2].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[4].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[0].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[3].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[1].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst[5].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[6].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[8].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[12].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[5].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[7].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[14].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[10].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[13].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[9].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[11].V' (./imgproc.h:89).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./imgproc.h:89).
Command         transform done; 61.973 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:31 ; elapsed = 00:04:14 . Memory (MB): peak = 1739.488 ; gain = 1681.355
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 216.615 sec.
Command     elaborate done; 253.065 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'SIFT2_Core' ...
Execute       ap_set_top_model SIFT2_Core 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit412_pr' to 'Block_Mat_exit412_pr'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 16>' to 'sqrt_fixed_32_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'solve<ap_fixed >' to 'solve_ap_fixed_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.1' to 'addsub_1'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.2' to 'addsub_2'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>' to 'atan2_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<float>' to 'atan2_cordic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<float>' to 'sin_or_cos_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 32>' to 'sqrt_fixed_32_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'match<511>' to 'match_511_s'.
WARNING: [SYN 201-103] Legalizing function name 'Result2Array2D<511>' to 'Result2Array2D_511_s'.
WARNING: [SYN 201-103] Legalizing function name 'Result2Array2D<511>.1' to 'Result2Array2D_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'Array2D2Mat.1' to 'Array2D2Mat_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2AXIvideo.1' to 'Mat2AXIvideo_1'.
Command       ap_set_top_model done; 0.163 sec.
Execute       get_model_list SIFT2_Core -filter all-wo-channel -topdown 
Execute       preproc_iomode -model SIFT2_Core 
Execute       preproc_iomode -model Mat2AXIvideo.1 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Array2D2Mat.1 
Execute       preproc_iomode -model Array2D2Mat 
Execute       preproc_iomode -model Result2Array2D<511>.1 
Execute       preproc_iomode -model Result2Array2D<511> 
Execute       preproc_iomode -model compute 
Execute       preproc_iomode -model match<511> 
Execute       preproc_iomode -model detect 
Execute       preproc_iomode -model calcSIFTDescriptor12 
Execute       preproc_iomode -model sqrt_fixed<32, 32> 
Execute       preproc_iomode -model sin_or_cos<float> 
Execute       preproc_iomode -model scaled_fixed2ieee 
Execute       preproc_iomode -model findScaleSpaceExtrem 
Execute       preproc_iomode -model calcOrientationHist 
Execute       preproc_iomode -model atan2_cordic<float> 
Execute       preproc_iomode -model atan2_generic<float> 
Execute       preproc_iomode -model addsub.2 
Execute       preproc_iomode -model addsub 
Execute       preproc_iomode -model addsub.1 
Execute       preproc_iomode -model adjustLocalExtrema 
Execute       preproc_iomode -model solve<ap_fixed > 
Execute       preproc_iomode -model buildDoGPyramid 
Execute       preproc_iomode -model SubArray2D 
Execute       preproc_iomode -model buildGaussianPyramid 
Execute       preproc_iomode -model GaussianBlur 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model sqrt_fixed<32, 16> 
Execute       preproc_iomode -model pow_generic<float> 
Execute       preproc_iomode -model GaussianBlur15 
Execute       preproc_iomode -model Filter2D16 
Execute       preproc_iomode -model getGaussianKernel 
Execute       preproc_iomode -model Resize 
Execute       preproc_iomode -model Mat2Array2D 
Execute       preproc_iomode -model Mat2Array2D617 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model AXIvideo2Mat616 
Execute       preproc_iomode -model Block_Mat.exit412_pr 
Execute       get_model_list SIFT2_Core -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core
INFO-FLOW: Configuring Module : Block_Mat.exit412_pr ...
Execute       set_default_model Block_Mat.exit412_pr 
Execute       apply_spec_resource_limit Block_Mat.exit412_pr 
INFO-FLOW: Configuring Module : AXIvideo2Mat616 ...
Execute       set_default_model AXIvideo2Mat616 
Execute       apply_spec_resource_limit AXIvideo2Mat616 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Mat2Array2D617 ...
Execute       set_default_model Mat2Array2D617 
Execute       apply_spec_resource_limit Mat2Array2D617 
INFO-FLOW: Configuring Module : Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       apply_spec_resource_limit Mat2Array2D 
INFO-FLOW: Configuring Module : Resize ...
Execute       set_default_model Resize 
Execute       apply_spec_resource_limit Resize 
INFO-FLOW: Configuring Module : getGaussianKernel ...
Execute       set_default_model getGaussianKernel 
Execute       apply_spec_resource_limit getGaussianKernel 
INFO-FLOW: Configuring Module : Filter2D16 ...
Execute       set_default_model Filter2D16 
Execute       apply_spec_resource_limit Filter2D16 
INFO-FLOW: Configuring Module : GaussianBlur15 ...
Execute       set_default_model GaussianBlur15 
Execute       apply_spec_resource_limit GaussianBlur15 
INFO-FLOW: Configuring Module : pow_generic<float> ...
Execute       set_default_model pow_generic<float> 
Execute       apply_spec_resource_limit pow_generic<float> 
INFO-FLOW: Configuring Module : sqrt_fixed<32, 16> ...
Execute       set_default_model sqrt_fixed<32, 16> 
Execute       apply_spec_resource_limit sqrt_fixed<32, 16> 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       apply_spec_resource_limit GaussianBlur 
INFO-FLOW: Configuring Module : buildGaussianPyramid ...
Execute       set_default_model buildGaussianPyramid 
Execute       apply_spec_resource_limit buildGaussianPyramid 
INFO-FLOW: Configuring Module : SubArray2D ...
Execute       set_default_model SubArray2D 
Execute       apply_spec_resource_limit SubArray2D 
INFO-FLOW: Configuring Module : buildDoGPyramid ...
Execute       set_default_model buildDoGPyramid 
Execute       apply_spec_resource_limit buildDoGPyramid 
INFO-FLOW: Configuring Module : solve<ap_fixed > ...
Execute       set_default_model solve<ap_fixed > 
Execute       apply_spec_resource_limit solve<ap_fixed > 
INFO-FLOW: Configuring Module : adjustLocalExtrema ...
Execute       set_default_model adjustLocalExtrema 
Execute       apply_spec_resource_limit adjustLocalExtrema 
INFO-FLOW: Configuring Module : addsub.1 ...
Execute       set_default_model addsub.1 
Execute       apply_spec_resource_limit addsub.1 
INFO-FLOW: Configuring Module : addsub ...
Execute       set_default_model addsub 
Execute       apply_spec_resource_limit addsub 
INFO-FLOW: Configuring Module : addsub.2 ...
Execute       set_default_model addsub.2 
Execute       apply_spec_resource_limit addsub.2 
INFO-FLOW: Configuring Module : atan2_generic<float> ...
Execute       set_default_model atan2_generic<float> 
Execute       apply_spec_resource_limit atan2_generic<float> 
INFO-FLOW: Configuring Module : atan2_cordic<float> ...
Execute       set_default_model atan2_cordic<float> 
Execute       apply_spec_resource_limit atan2_cordic<float> 
INFO-FLOW: Configuring Module : calcOrientationHist ...
Execute       set_default_model calcOrientationHist 
Execute       apply_spec_resource_limit calcOrientationHist 
INFO-FLOW: Configuring Module : findScaleSpaceExtrem ...
Execute       set_default_model findScaleSpaceExtrem 
Execute       apply_spec_resource_limit findScaleSpaceExtrem 
INFO-FLOW: Configuring Module : scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       apply_spec_resource_limit scaled_fixed2ieee 
INFO-FLOW: Configuring Module : sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       apply_spec_resource_limit sin_or_cos<float> 
INFO-FLOW: Configuring Module : sqrt_fixed<32, 32> ...
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       apply_spec_resource_limit sqrt_fixed<32, 32> 
INFO-FLOW: Configuring Module : calcSIFTDescriptor12 ...
Execute       set_default_model calcSIFTDescriptor12 
Execute       apply_spec_resource_limit calcSIFTDescriptor12 
INFO-FLOW: Configuring Module : detect ...
Execute       set_default_model detect 
Execute       apply_spec_resource_limit detect 
INFO-FLOW: Configuring Module : match<511> ...
Execute       set_default_model match<511> 
Execute       apply_spec_resource_limit match<511> 
INFO-FLOW: Configuring Module : compute ...
Execute       set_default_model compute 
Execute       apply_spec_resource_limit compute 
INFO-FLOW: Configuring Module : Result2Array2D<511> ...
Execute       set_default_model Result2Array2D<511> 
Execute       apply_spec_resource_limit Result2Array2D<511> 
INFO-FLOW: Configuring Module : Result2Array2D<511>.1 ...
Execute       set_default_model Result2Array2D<511>.1 
Execute       apply_spec_resource_limit Result2Array2D<511>.1 
INFO-FLOW: Configuring Module : Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       apply_spec_resource_limit Array2D2Mat 
INFO-FLOW: Configuring Module : Array2D2Mat.1 ...
Execute       set_default_model Array2D2Mat.1 
Execute       apply_spec_resource_limit Array2D2Mat.1 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : Mat2AXIvideo.1 ...
Execute       set_default_model Mat2AXIvideo.1 
Execute       apply_spec_resource_limit Mat2AXIvideo.1 
INFO-FLOW: Configuring Module : SIFT2_Core ...
Execute       set_default_model SIFT2_Core 
Execute       apply_spec_resource_limit SIFT2_Core 
INFO-FLOW: Model list for preprocess: Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core
INFO-FLOW: Preprocessing Module: Block_Mat.exit412_pr ...
Execute       set_default_model Block_Mat.exit412_pr 
Execute       cdfg_preprocess -model Block_Mat.exit412_pr 
Execute       rtl_gen_preprocess Block_Mat.exit412_pr 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat616 ...
Execute       set_default_model AXIvideo2Mat616 
Execute       cdfg_preprocess -model AXIvideo2Mat616 
Execute       rtl_gen_preprocess AXIvideo2Mat616 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Mat2Array2D617 ...
Execute       set_default_model Mat2Array2D617 
Execute       cdfg_preprocess -model Mat2Array2D617 
Execute       rtl_gen_preprocess Mat2Array2D617 
INFO-FLOW: Preprocessing Module: Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       cdfg_preprocess -model Mat2Array2D 
Execute       rtl_gen_preprocess Mat2Array2D 
INFO-FLOW: Preprocessing Module: Resize ...
Execute       set_default_model Resize 
Execute       cdfg_preprocess -model Resize 
Execute       rtl_gen_preprocess Resize 
INFO-FLOW: Preprocessing Module: getGaussianKernel ...
Execute       set_default_model getGaussianKernel 
Execute       cdfg_preprocess -model getGaussianKernel 
Execute       rtl_gen_preprocess getGaussianKernel 
INFO-FLOW: Preprocessing Module: Filter2D16 ...
Execute       set_default_model Filter2D16 
Execute       cdfg_preprocess -model Filter2D16 
Execute       rtl_gen_preprocess Filter2D16 
INFO-FLOW: Preprocessing Module: GaussianBlur15 ...
Execute       set_default_model GaussianBlur15 
Execute       cdfg_preprocess -model GaussianBlur15 
Execute       rtl_gen_preprocess GaussianBlur15 
INFO-FLOW: Preprocessing Module: pow_generic<float> ...
Execute       set_default_model pow_generic<float> 
Execute       cdfg_preprocess -model pow_generic<float> 
Execute       rtl_gen_preprocess pow_generic<float> 
INFO-FLOW: Preprocessing Module: sqrt_fixed<32, 16> ...
Execute       set_default_model sqrt_fixed<32, 16> 
Execute       cdfg_preprocess -model sqrt_fixed<32, 16> 
Execute       rtl_gen_preprocess sqrt_fixed<32, 16> 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       cdfg_preprocess -model GaussianBlur 
Execute       rtl_gen_preprocess GaussianBlur 
INFO-FLOW: Preprocessing Module: buildGaussianPyramid ...
Execute       set_default_model buildGaussianPyramid 
Execute       cdfg_preprocess -model buildGaussianPyramid 
Execute       rtl_gen_preprocess buildGaussianPyramid 
INFO-FLOW: Preprocessing Module: SubArray2D ...
Execute       set_default_model SubArray2D 
Execute       cdfg_preprocess -model SubArray2D 
Execute       rtl_gen_preprocess SubArray2D 
INFO-FLOW: Preprocessing Module: buildDoGPyramid ...
Execute       set_default_model buildDoGPyramid 
Execute       cdfg_preprocess -model buildDoGPyramid 
Execute       rtl_gen_preprocess buildDoGPyramid 
INFO-FLOW: Preprocessing Module: solve<ap_fixed > ...
Execute       set_default_model solve<ap_fixed > 
Execute       cdfg_preprocess -model solve<ap_fixed > 
Execute       rtl_gen_preprocess solve<ap_fixed > 
INFO-FLOW: Preprocessing Module: adjustLocalExtrema ...
Execute       set_default_model adjustLocalExtrema 
Execute       cdfg_preprocess -model adjustLocalExtrema 
Execute       rtl_gen_preprocess adjustLocalExtrema 
INFO-FLOW: Preprocessing Module: addsub.1 ...
Execute       set_default_model addsub.1 
Execute       cdfg_preprocess -model addsub.1 
Execute       rtl_gen_preprocess addsub.1 
INFO-FLOW: Preprocessing Module: addsub ...
Execute       set_default_model addsub 
Execute       cdfg_preprocess -model addsub 
Execute       rtl_gen_preprocess addsub 
INFO-FLOW: Preprocessing Module: addsub.2 ...
Execute       set_default_model addsub.2 
Execute       cdfg_preprocess -model addsub.2 
Execute       rtl_gen_preprocess addsub.2 
INFO-FLOW: Preprocessing Module: atan2_generic<float> ...
Execute       set_default_model atan2_generic<float> 
Execute       cdfg_preprocess -model atan2_generic<float> 
Execute       rtl_gen_preprocess atan2_generic<float> 
INFO-FLOW: Preprocessing Module: atan2_cordic<float> ...
Execute       set_default_model atan2_cordic<float> 
Execute       cdfg_preprocess -model atan2_cordic<float> 
Execute       rtl_gen_preprocess atan2_cordic<float> 
INFO-FLOW: Preprocessing Module: calcOrientationHist ...
Execute       set_default_model calcOrientationHist 
Execute       cdfg_preprocess -model calcOrientationHist 
Execute       rtl_gen_preprocess calcOrientationHist 
INFO-FLOW: Preprocessing Module: findScaleSpaceExtrem ...
Execute       set_default_model findScaleSpaceExtrem 
Execute       cdfg_preprocess -model findScaleSpaceExtrem 
Execute       rtl_gen_preprocess findScaleSpaceExtrem 
INFO-FLOW: Preprocessing Module: scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       cdfg_preprocess -model scaled_fixed2ieee 
Execute       rtl_gen_preprocess scaled_fixed2ieee 
INFO-FLOW: Preprocessing Module: sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       cdfg_preprocess -model sin_or_cos<float> 
Execute       rtl_gen_preprocess sin_or_cos<float> 
INFO-FLOW: Preprocessing Module: sqrt_fixed<32, 32> ...
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       cdfg_preprocess -model sqrt_fixed<32, 32> 
Execute       rtl_gen_preprocess sqrt_fixed<32, 32> 
INFO-FLOW: Preprocessing Module: calcSIFTDescriptor12 ...
Execute       set_default_model calcSIFTDescriptor12 
Execute       cdfg_preprocess -model calcSIFTDescriptor12 
Execute       rtl_gen_preprocess calcSIFTDescriptor12 
INFO-FLOW: Preprocessing Module: detect ...
Execute       set_default_model detect 
Execute       cdfg_preprocess -model detect 
Execute       rtl_gen_preprocess detect 
INFO-FLOW: Preprocessing Module: match<511> ...
Execute       set_default_model match<511> 
Execute       cdfg_preprocess -model match<511> 
Execute       rtl_gen_preprocess match<511> 
INFO-FLOW: Preprocessing Module: compute ...
Execute       set_default_model compute 
Execute       cdfg_preprocess -model compute 
Execute       rtl_gen_preprocess compute 
INFO-FLOW: Preprocessing Module: Result2Array2D<511> ...
Execute       set_default_model Result2Array2D<511> 
Execute       cdfg_preprocess -model Result2Array2D<511> 
Execute       rtl_gen_preprocess Result2Array2D<511> 
INFO-FLOW: Preprocessing Module: Result2Array2D<511>.1 ...
Execute       set_default_model Result2Array2D<511>.1 
Execute       cdfg_preprocess -model Result2Array2D<511>.1 
Execute       rtl_gen_preprocess Result2Array2D<511>.1 
INFO-FLOW: Preprocessing Module: Array2D2Mat ...
Execute       set_default_model Array2D2Mat 
Execute       cdfg_preprocess -model Array2D2Mat 
Execute       rtl_gen_preprocess Array2D2Mat 
INFO-FLOW: Preprocessing Module: Array2D2Mat.1 ...
Execute       set_default_model Array2D2Mat.1 
Execute       cdfg_preprocess -model Array2D2Mat.1 
Execute       rtl_gen_preprocess Array2D2Mat.1 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo.1 ...
Execute       set_default_model Mat2AXIvideo.1 
Execute       cdfg_preprocess -model Mat2AXIvideo.1 
Execute       rtl_gen_preprocess Mat2AXIvideo.1 
INFO-FLOW: Preprocessing Module: SIFT2_Core ...
Execute       set_default_model SIFT2_Core 
Execute       cdfg_preprocess -model SIFT2_Core 
Execute       rtl_gen_preprocess SIFT2_Core 
INFO-FLOW: Model list for synthesis: Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit412_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit412_pr 
Execute       schedule -model Block_Mat.exit412_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.268 sec.
INFO: [HLS 200-111]  Elapsed time: 254.982 seconds; current allocated memory: 1.551 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit412_pr.
Execute       set_default_model Block_Mat.exit412_pr 
Execute       bind -model Block_Mat.exit412_pr 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit412_pr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.551 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit412_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat616' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat616 
Execute       schedule -model AXIvideo2Mat616 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.294 sec.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 1.551 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Command       report done; 0.101 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat616.
Execute       set_default_model AXIvideo2Mat616 
Execute       bind -model AXIvideo2Mat616 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat616
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 1.552 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat616.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.282 sec.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 1.552 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 1.552 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D617' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array2D617 
Execute       schedule -model Mat2Array2D617 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.205 sec.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 1.552 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array2D617.
Execute       set_default_model Mat2Array2D617 
Execute       bind -model Mat2Array2D617 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2Array2D617
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 1.552 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array2D617.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array2D 
Execute       schedule -model Mat2Array2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 1.553 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array2D.
Execute       set_default_model Mat2Array2D 
Execute       bind -model Mat2Array2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2Array2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 1.553 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize 
Execute       schedule -model Resize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.217 sec.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 1.553 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.verbose.sched.rpt -verbose -f 
Command       report done; 0.14 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.sched.adb -f 
Command       db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling Resize.
Execute       set_default_model Resize 
Execute       bind -model Resize 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resize
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 1.554 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.verbose.bind.rpt -verbose -f 
Command       report done; 0.19 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.bind.adb -f 
Command       db_write done; 0.136 sec.
INFO-FLOW: Finish binding Resize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getGaussianKernel 
Execute       schedule -model getGaussianKernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.306 sec.
INFO: [HLS 200-111]  Elapsed time: 9.911 seconds; current allocated memory: 1.569 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.verbose.sched.rpt -verbose -f 
Command       report done; 6.122 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.sched.adb -f 
Command       db_write done; 4.309 sec.
INFO-FLOW: Finish scheduling getGaussianKernel.
Execute       set_default_model getGaussianKernel 
Execute       bind -model getGaussianKernel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=getGaussianKernel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.205 sec.
INFO: [HLS 200-111]  Elapsed time: 13.907 seconds; current allocated memory: 1.591 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.verbose.bind.rpt -verbose -f 
Command       report done; 8.526 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.bind.adb -f 
Command       db_write done; 4.52 sec.
INFO-FLOW: Finish binding getGaussianKernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D16 
Execute       schedule -model Filter2D16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.001 sec.
INFO: [HLS 200-111]  Elapsed time: 15.346 seconds; current allocated memory: 1.597 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.verbose.sched.rpt -verbose -f 
Command       report done; 1.279 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.sched.adb -f 
Command       db_write done; 1.224 sec.
INFO-FLOW: Finish scheduling Filter2D16.
Execute       set_default_model Filter2D16 
Execute       bind -model Filter2D16 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D16
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.358 sec.
INFO: [HLS 200-111]  Elapsed time: 3.131 seconds; current allocated memory: 1.602 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.verbose.bind.rpt -verbose -f 
Command       report done; 1.733 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.bind.adb -f 
Command       db_write done; 1.271 sec.
INFO-FLOW: Finish binding Filter2D16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur15 
Execute       schedule -model GaussianBlur15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.219 sec.
INFO: [HLS 200-111]  Elapsed time: 3.522 seconds; current allocated memory: 1.603 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.verbose.sched.rpt -verbose -f 
Command       report done; 0.174 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.sched.adb -f 
Command       db_write done; 0.184 sec.
INFO-FLOW: Finish scheduling GaussianBlur15.
Execute       set_default_model GaussianBlur15 
Execute       bind -model GaussianBlur15 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GaussianBlur15
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.451 sec.
INFO: [HLS 200-111]  Elapsed time: 4.096 seconds; current allocated memory: 1.607 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.verbose.bind.rpt -verbose -f 
Command       report done; 3.928 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.bind.adb -f 
Command       db_write done; 0.194 sec.
INFO-FLOW: Finish binding GaussianBlur15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<float> 
Execute       schedule -model pow_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.417 sec.
INFO: [HLS 200-111]  Elapsed time: 4.843 seconds; current allocated memory: 1.611 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.279 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.sched.adb -f 
Command       db_write done; 0.275 sec.
INFO-FLOW: Finish scheduling pow_generic<float>.
Execute       set_default_model pow_generic<float> 
Execute       bind -model pow_generic<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pow_generic<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 1.612 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.437 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.bind.adb -f 
Command       db_write done; 0.274 sec.
INFO-FLOW: Finish binding pow_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_fixed<32, 16> 
Execute       schedule -model sqrt_fixed<32, 16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.763 sec.
INFO: [HLS 200-111]  Elapsed time: 1.782 seconds; current allocated memory: 1.613 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.436 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.sched.adb -f 
Command       db_write done; 0.412 sec.
INFO-FLOW: Finish scheduling sqrt_fixed<32, 16>.
Execute       set_default_model sqrt_fixed<32, 16> 
Execute       bind -model sqrt_fixed<32, 16> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sqrt_fixed<32, 16>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.182 sec.
INFO: [HLS 200-111]  Elapsed time: 1.306 seconds; current allocated memory: 1.615 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.792 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.bind.adb -f 
Command       db_write done; 0.418 sec.
INFO-FLOW: Finish binding sqrt_fixed<32, 16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 137.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.863 sec.
INFO: [HLS 200-111]  Elapsed time: 11.395 seconds; current allocated memory: 1.627 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.verbose.sched.rpt -verbose -f 
Command       report done; 4.18 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.sched.adb -f 
Command       db_write done; 3.689 sec.
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Filter2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.201 sec.
INFO: [HLS 200-111]  Elapsed time: 9.378 seconds; current allocated memory: 1.641 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.verbose.bind.rpt -verbose -f 
Command       report done; 5.004 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.bind.adb -f 
Command       db_write done; 3.897 sec.
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur 
Execute       schedule -model GaussianBlur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.214 sec.
INFO: [HLS 200-111]  Elapsed time: 9.455 seconds; current allocated memory: 1.643 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.verbose.sched.rpt -verbose -f 
Command       report done; 0.185 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.sched.adb -f 
Command       db_write done; 0.192 sec.
INFO-FLOW: Finish scheduling GaussianBlur.
Execute       set_default_model GaussianBlur 
Execute       bind -model GaussianBlur 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GaussianBlur
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.071 sec.
INFO: [HLS 200-111]  Elapsed time: 4.754 seconds; current allocated memory: 1.648 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.verbose.bind.rpt -verbose -f 
Command       report done; 4.166 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.bind.adb -f 
Command       db_write done; 0.196 sec.
INFO-FLOW: Finish binding GaussianBlur.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buildGaussianPyramid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model buildGaussianPyramid 
Execute       schedule -model buildGaussianPyramid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.347 sec.
INFO: [HLS 200-111]  Elapsed time: 5.045 seconds; current allocated memory: 1.653 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.verbose.sched.rpt -verbose -f 
Command       report done; 0.284 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.sched.adb -f 
Command       db_write done; 0.226 sec.
INFO-FLOW: Finish scheduling buildGaussianPyramid.
Execute       set_default_model buildGaussianPyramid 
Execute       bind -model buildGaussianPyramid 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=buildGaussianPyramid
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.212 sec.
INFO: [HLS 200-111]  Elapsed time: 4.028 seconds; current allocated memory: 1.657 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.verbose.bind.rpt -verbose -f 
Command       report done; 4.821 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.bind.adb -f 
Command       db_write done; 0.247 sec.
INFO-FLOW: Finish binding buildGaussianPyramid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubArray2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SubArray2D 
Execute       schedule -model SubArray2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111]  Elapsed time: 5.525 seconds; current allocated memory: 1.661 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.sched.adb -f 
INFO-FLOW: Finish scheduling SubArray2D.
Execute       set_default_model SubArray2D 
Execute       bind -model SubArray2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SubArray2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 1.662 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.bind.adb -f 
INFO-FLOW: Finish binding SubArray2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buildDoGPyramid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model buildDoGPyramid 
Execute       schedule -model buildDoGPyramid 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 1.662 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.sched.adb -f 
INFO-FLOW: Finish scheduling buildDoGPyramid.
Execute       set_default_model buildDoGPyramid 
Execute       bind -model buildDoGPyramid 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=buildDoGPyramid
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 1.662 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.verbose.bind.rpt -verbose -f 
Command       report done; 0.135 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.bind.adb -f 
INFO-FLOW: Finish binding buildDoGPyramid.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solve<ap_fixed > 
Execute       schedule -model solve<ap_fixed > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.467 sec.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 1.663 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.2 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
Command       report done; 0.292 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.sched.adb -f 
Command       db_write done; 0.237 sec.
INFO-FLOW: Finish scheduling solve<ap_fixed >.
Execute       set_default_model solve<ap_fixed > 
Execute       bind -model solve<ap_fixed > 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=solve<ap_fixed >
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1.664 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.2 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
Command       report done; 0.415 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.bind.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish binding solve<ap_fixed >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adjustLocalExtrema' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adjustLocalExtrema 
Execute       schedule -model adjustLocalExtrema 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.325 sec.
INFO: [HLS 200-111]  Elapsed time: 2.344 seconds; current allocated memory: 1.668 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.verbose.sched.rpt -verbose -f 
Command       report done; 1.148 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.sched.adb -f 
Command       db_write done; 1.002 sec.
INFO-FLOW: Finish scheduling adjustLocalExtrema.
Execute       set_default_model adjustLocalExtrema 
Execute       bind -model adjustLocalExtrema 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=adjustLocalExtrema
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.617 sec.
INFO: [HLS 200-111]  Elapsed time: 3.105 seconds; current allocated memory: 1.671 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.verbose.bind.rpt -verbose -f 
Command       report done; 1.87 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.bind.adb -f 
Command       db_write done; 0.999 sec.
INFO-FLOW: Finish binding adjustLocalExtrema.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub.1 
Execute       schedule -model addsub.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.282 seconds; current allocated memory: 1.672 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.sched.adb -f 
INFO-FLOW: Finish scheduling addsub.1.
Execute       set_default_model addsub.1 
Execute       bind -model addsub.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=addsub.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 1.672 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.bind.adb -f 
INFO-FLOW: Finish binding addsub.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub 
Execute       schedule -model addsub 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.672 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.sched.adb -f 
INFO-FLOW: Finish scheduling addsub.
Execute       set_default_model addsub 
Execute       bind -model addsub 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=addsub
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 1.672 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.bind.adb -f 
INFO-FLOW: Finish binding addsub.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addsub.2 
Execute       schedule -model addsub.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 1.672 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.sched.adb -f 
INFO-FLOW: Finish scheduling addsub.2.
Execute       set_default_model addsub.2 
Execute       bind -model addsub.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=addsub.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 1.672 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.bind.adb -f 
INFO-FLOW: Finish binding addsub.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atan2_generic<float> 
Execute       schedule -model atan2_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.807 sec.
INFO: [HLS 200-111]  Elapsed time: 1.181 seconds; current allocated memory: 1.674 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.442 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.sched.adb -f 
Command       db_write done; 0.471 sec.
INFO-FLOW: Finish scheduling atan2_generic<float>.
Execute       set_default_model atan2_generic<float> 
Execute       bind -model atan2_generic<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=atan2_generic<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.238 sec.
INFO: [HLS 200-111]  Elapsed time: 1.469 seconds; current allocated memory: 1.676 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.912 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.bind.adb -f 
Command       db_write done; 0.479 sec.
INFO-FLOW: Finish binding atan2_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model atan2_cordic<float> 
Execute       schedule -model atan2_cordic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_cordic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.185 sec.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 1.677 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.132 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.sched.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish scheduling atan2_cordic<float>.
Execute       set_default_model atan2_cordic<float> 
Execute       bind -model atan2_cordic<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=atan2_cordic<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.222 sec.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 1.678 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.603 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.bind.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish binding atan2_cordic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcOrientationHist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calcOrientationHist 
Execute       schedule -model calcOrientationHist 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 64.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.783 sec.
INFO: [HLS 200-111]  Elapsed time: 1.873 seconds; current allocated memory: 1.680 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.verbose.sched.rpt -verbose -f 
Command       report done; 0.63 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.sched.adb -f 
Command       db_write done; 0.508 sec.
INFO-FLOW: Finish scheduling calcOrientationHist.
Execute       set_default_model calcOrientationHist 
Execute       bind -model calcOrientationHist 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calcOrientationHist
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.732 sec.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1.683 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.verbose.bind.rpt -verbose -f 
Command       report done; 1.682 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.bind.adb -f 
Command       db_write done; 0.576 sec.
INFO-FLOW: Finish binding calcOrientationHist.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findScaleSpaceExtrem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model findScaleSpaceExtrem 
Execute       schedule -model findScaleSpaceExtrem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.744 sec.
INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 1.688 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.verbose.sched.rpt -verbose -f 
Command       report done; 0.978 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.sched.adb -f 
Command       db_write done; 0.75 sec.
INFO-FLOW: Finish scheduling findScaleSpaceExtrem.
Execute       set_default_model findScaleSpaceExtrem 
Execute       bind -model findScaleSpaceExtrem 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=findScaleSpaceExtrem
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.371 sec.
INFO: [HLS 200-111]  Elapsed time: 3.426 seconds; current allocated memory: 1.692 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.verbose.bind.rpt -verbose -f 
Command       report done; 2.776 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.bind.adb -f 
Command       db_write done; 0.772 sec.
INFO-FLOW: Finish binding findScaleSpaceExtrem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model scaled_fixed2ieee 
Execute       schedule -model scaled_fixed2ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 4.012 seconds; current allocated memory: 1.694 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.sched.adb -f 
INFO-FLOW: Finish scheduling scaled_fixed2ieee.
Execute       set_default_model scaled_fixed2ieee 
Execute       bind -model scaled_fixed2ieee 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=scaled_fixed2ieee
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 1.694 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.bind.adb -f 
INFO-FLOW: Finish binding scaled_fixed2ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sin_or_cos<float> 
Execute       schedule -model sin_or_cos<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 1.695 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.124 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.sched.adb -f 
Command       db_write done; 0.108 sec.
INFO-FLOW: Finish scheduling sin_or_cos<float>.
Execute       set_default_model sin_or_cos<float> 
Execute       bind -model sin_or_cos<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sin_or_cos<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 1.695 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.187 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.bind.adb -f 
Command       db_write done; 0.112 sec.
INFO-FLOW: Finish binding sin_or_cos<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       schedule -model sqrt_fixed<32, 32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.237 sec.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 1.696 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.141 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.sched.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish scheduling sqrt_fixed<32, 32>.
Execute       set_default_model sqrt_fixed<32, 32> 
Execute       bind -model sqrt_fixed<32, 32> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=sqrt_fixed<32, 32>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.696 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.208 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.bind.adb -f 
Command       db_write done; 0.142 sec.
INFO-FLOW: Finish binding sqrt_fixed<32, 32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcSIFTDescriptor12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calcSIFTDescriptor12 
Execute       schedule -model calcSIFTDescriptor12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 58.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.538 sec.
INFO: [HLS 200-111]  Elapsed time: 2.256 seconds; current allocated memory: 1.700 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 1.154 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.sched.adb -f 
Command       db_write done; 0.802 sec.
INFO-FLOW: Finish scheduling calcSIFTDescriptor12.
Execute       set_default_model calcSIFTDescriptor12 
Execute       bind -model calcSIFTDescriptor12 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calcSIFTDescriptor12
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.186 sec.
INFO: [HLS 200-111]  Elapsed time: 3.475 seconds; current allocated memory: 1.704 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 2.391 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.bind.adb -f 
Command       db_write done; 0.856 sec.
INFO-FLOW: Finish binding calcSIFTDescriptor12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model detect 
Execute       schedule -model detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.368 sec.
INFO: [HLS 200-111]  Elapsed time: 3.988 seconds; current allocated memory: 1.707 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.verbose.sched.rpt -verbose -f 
Command       report done; 0.32 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.sched.adb -f 
Command       db_write done; 0.306 sec.
INFO-FLOW: Finish scheduling detect.
Execute       set_default_model detect 
Execute       bind -model detect 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=detect
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 21.247 sec.
INFO: [HLS 200-111]  Elapsed time: 22.229 seconds; current allocated memory: 1.729 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.verbose.bind.rpt -verbose -f 
Command       report done; 12.111 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.bind.adb -f 
Command       db_write done; 0.31 sec.
INFO-FLOW: Finish binding detect.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'match_511_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model match<511> 
Execute       schedule -model match<511> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.247 sec.
INFO: [HLS 200-111]  Elapsed time: 13.06 seconds; current allocated memory: 1.741 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.144 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.sched.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish scheduling match<511>.
Execute       set_default_model match<511> 
Execute       bind -model match<511> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=match<511>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.741 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.179 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding match<511>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute 
Execute       schedule -model compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.382 sec.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 1.742 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.sched.adb -f 
INFO-FLOW: Finish scheduling compute.
Execute       set_default_model compute 
Execute       bind -model compute 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 11.534 sec.
INFO: [HLS 200-111]  Elapsed time: 12.067 seconds; current allocated memory: 1.753 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.verbose.bind.rpt -verbose -f 
Command       report done; 11.543 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.bind.adb -f 
INFO-FLOW: Finish binding compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Result2Array2D_511_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Result2Array2D<511> 
Execute       schedule -model Result2Array2D<511> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.322 sec.
INFO: [HLS 200-111]  Elapsed time: 12.347 seconds; current allocated memory: 1.765 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.203 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.sched.adb -f 
Command       db_write done; 0.167 sec.
INFO-FLOW: Finish scheduling Result2Array2D<511>.
Execute       set_default_model Result2Array2D<511> 
Execute       bind -model Result2Array2D<511> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Result2Array2D<511>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 1.766 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.215 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.bind.adb -f 
Command       db_write done; 0.172 sec.
INFO-FLOW: Finish binding Result2Array2D<511>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Result2Array2D_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Result2Array2D<511>.1 
Execute       schedule -model Result2Array2D<511>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.213 sec.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 1.766 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.107 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.sched.adb -f 
Command       db_write done; 0.105 sec.
INFO-FLOW: Finish scheduling Result2Array2D<511>.1.
Execute       set_default_model Result2Array2D<511>.1 
Execute       bind -model Result2Array2D<511>.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Result2Array2D<511>.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 1.767 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.122 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.bind.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish binding Result2Array2D<511>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2D2Mat 
Execute       schedule -model Array2D2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.767 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2D2Mat.
Execute       set_default_model Array2D2Mat 
Execute       bind -model Array2D2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2D2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.767 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.bind.adb -f 
INFO-FLOW: Finish binding Array2D2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2D2Mat.1 
Execute       schedule -model Array2D2Mat.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 1.767 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.sched.adb -f 
INFO-FLOW: Finish scheduling Array2D2Mat.1.
Execute       set_default_model Array2D2Mat.1 
Execute       bind -model Array2D2Mat.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2D2Mat.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.767 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.bind.adb -f 
INFO-FLOW: Finish binding Array2D2Mat.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.185 sec.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 1.767 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 1.767 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo.1 
Execute       schedule -model Mat2AXIvideo.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.199 sec.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 1.768 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.1.
Execute       set_default_model Mat2AXIvideo.1 
Execute       bind -model Mat2AXIvideo.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 1.768 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIFT2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SIFT2_Core 
Execute       schedule -model SIFT2_Core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.173 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.768 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.verbose.sched.rpt -verbose -f 
Command       report done; 0.133 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.sched.adb -f 
Command       db_write done; 0.139 sec.
INFO-FLOW: Finish scheduling SIFT2_Core.
Execute       set_default_model SIFT2_Core 
Execute       bind -model SIFT2_Core 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=SIFT2_Core
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 35.247 sec.
INFO: [HLS 200-111]  Elapsed time: 35.891 seconds; current allocated memory: 1.803 GB.
Execute       report -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.verbose.bind.rpt -verbose -f 
Command       report done; 11.658 sec.
Execute       db_write -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.bind.adb -f 
Command       db_write done; 0.138 sec.
INFO-FLOW: Finish binding SIFT2_Core.
Execute       get_model_list SIFT2_Core -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit412_pr 
Execute       rtl_gen_preprocess AXIvideo2Mat616 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Mat2Array2D617 
Execute       rtl_gen_preprocess Mat2Array2D 
Execute       rtl_gen_preprocess Resize 
Execute       rtl_gen_preprocess getGaussianKernel 
Execute       rtl_gen_preprocess Filter2D16 
Execute       rtl_gen_preprocess GaussianBlur15 
Execute       rtl_gen_preprocess pow_generic<float> 
Execute       rtl_gen_preprocess sqrt_fixed<32, 16> 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess GaussianBlur 
Execute       rtl_gen_preprocess buildGaussianPyramid 
Execute       rtl_gen_preprocess SubArray2D 
Execute       rtl_gen_preprocess buildDoGPyramid 
Execute       rtl_gen_preprocess solve<ap_fixed > 
Execute       rtl_gen_preprocess adjustLocalExtrema 
Execute       rtl_gen_preprocess addsub.1 
Execute       rtl_gen_preprocess addsub 
Execute       rtl_gen_preprocess addsub.2 
Execute       rtl_gen_preprocess atan2_generic<float> 
Execute       rtl_gen_preprocess atan2_cordic<float> 
Execute       rtl_gen_preprocess calcOrientationHist 
Execute       rtl_gen_preprocess findScaleSpaceExtrem 
Execute       rtl_gen_preprocess scaled_fixed2ieee 
Execute       rtl_gen_preprocess sin_or_cos<float> 
Execute       rtl_gen_preprocess sqrt_fixed<32, 32> 
Execute       rtl_gen_preprocess calcSIFTDescriptor12 
Execute       rtl_gen_preprocess detect 
Execute       rtl_gen_preprocess match<511> 
Execute       rtl_gen_preprocess compute 
Execute       rtl_gen_preprocess Result2Array2D<511> 
Execute       rtl_gen_preprocess Result2Array2D<511>.1 
Execute       rtl_gen_preprocess Array2D2Mat 
Execute       rtl_gen_preprocess Array2D2Mat.1 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo.1 
Execute       rtl_gen_preprocess SIFT2_Core 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit412_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit412_pr -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit412_pr'.
INFO: [HLS 200-111]  Elapsed time: 12.251 seconds; current allocated memory: 1.815 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit412_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Block_Mat_exit412_pr -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Block_Mat.exit412_pr -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Block_Mat_exit412_pr 
Execute       gen_rtl Block_Mat.exit412_pr -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Block_Mat_exit412_pr 
Execute       gen_tb_info Block_Mat.exit412_pr -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit412_pr -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Block_Mat_exit412_pr_csynth.rpt -f 
Execute       report -model Block_Mat.exit412_pr -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Block_Mat_exit412_pr_csynth.xml -f -x 
Execute       report -model Block_Mat.exit412_pr -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit412_pr -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat616' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat616 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat616'.
Command       create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 1.816 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat616 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/AXIvideo2Mat616 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl AXIvideo2Mat616 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/AXIvideo2Mat616 
Execute       gen_rtl AXIvideo2Mat616 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/AXIvideo2Mat616 
Execute       gen_tb_info AXIvideo2Mat616 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat616 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/AXIvideo2Mat616_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat616 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/AXIvideo2Mat616_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat616 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.11 sec.
Execute       db_write -model AXIvideo2Mat616 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
Command       create_rtl_model done; 0.378 sec.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 1.817 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.12 sec.
Execute       db_write -model AXIvideo2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
Command       db_write done; 0.102 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D617' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2Array2D617 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D617'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.817 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array2D617 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Mat2Array2D617 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Mat2Array2D617 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Mat2Array2D617 
Execute       gen_rtl Mat2Array2D617 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Mat2Array2D617 
Execute       gen_tb_info Mat2Array2D617 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Mat2Array2D617 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Mat2Array2D617_csynth.rpt -f 
Execute       report -model Mat2Array2D617 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Mat2Array2D617_csynth.xml -f -x 
Execute       report -model Mat2Array2D617 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.verbose.rpt -verbose -f 
Execute       db_write -model Mat2Array2D617 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2Array2D -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 1.817 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Mat2Array2D -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Mat2Array2D 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Mat2Array2D 
Execute       gen_tb_info Mat2Array2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Mat2Array2D_csynth.rpt -f 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Mat2Array2D_csynth.xml -f -x 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.verbose.rpt -verbose -f 
Execute       db_write -model Mat2Array2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Resize -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Resize_mask_table1687' to 'Resize_mask_tablebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_one_half_table2683' to 'Resize_one_half_tcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_fmul_32ns_32ns_32_2_max_dsp_1' to 'SIFT2_Core_fmul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_sitofp_32ns_32_2_1' to 'SIFT2_Core_sitofpeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fmul_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_sitofpeOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.819 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Resize -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Resize -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Resize 
Execute       gen_rtl Resize -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Resize 
Execute       gen_tb_info Resize -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Resize -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Resize_csynth.rpt -f 
Execute       report -model Resize -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Resize_csynth.xml -f -x 
Execute       report -model Resize -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.verbose.rpt -verbose -f 
Command       report done; 0.222 sec.
Execute       db_write -model Resize -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.adb -f 
Command       db_write done; 0.183 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getGaussianKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model getGaussianKernel -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_fadd_32ns_32ns_32_4_full_dsp_1' to 'SIFT2_Core_fadd_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_fdiv_32ns_32ns_32_7_1' to 'SIFT2_Core_fdiv_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_fpext_32ns_64_1_1' to 'SIFT2_Core_fpext_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_fcmp_32ns_32ns_1_1_1' to 'SIFT2_Core_fcmp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'SIFT2_Core_fexp_3jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'getGaussianKernel' is 7524 from HDL expression: (1'b1 == ap_CS_fsm_state932)
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fadd_3fYi': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fcmp_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fdiv_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fexp_3jbC': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fmul_3dEe': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fpext_hbi': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getGaussianKernel'.
Command       create_rtl_model done; 7.705 sec.
INFO: [HLS 200-111]  Elapsed time: 8.815 seconds; current allocated memory: 1.960 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl getGaussianKernel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/getGaussianKernel -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Command       gen_rtl done; 0.147 sec.
Execute       gen_rtl getGaussianKernel -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/getGaussianKernel 
Command       gen_rtl done; 0.116 sec.
Execute       gen_rtl getGaussianKernel -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/getGaussianKernel 
Execute       gen_tb_info getGaussianKernel -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Command       gen_tb_info done; 1.014 sec.
Execute       report -model getGaussianKernel -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/getGaussianKernel_csynth.rpt -f 
Command       report done; 1.082 sec.
Execute       report -model getGaussianKernel -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/getGaussianKernel_csynth.xml -f -x 
Command       report done; 1.017 sec.
Execute       report -model getGaussianKernel -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.verbose.rpt -verbose -f 
Command       report done; 10.041 sec.
Execute       db_write -model getGaussianKernel -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.adb -f 
Command       db_write done; 7.58 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D16 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_1' to 'Filter2D16_LineBukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_2' to 'Filter2D16_LineBulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_3' to 'Filter2D16_LineBumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_4' to 'Filter2D16_LineBuncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_5' to 'Filter2D16_LineBuocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_6' to 'Filter2D16_LineBupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_7' to 'Filter2D16_LineBuqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_8' to 'Filter2D16_LineBurcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_9' to 'Filter2D16_LineBusc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_10' to 'Filter2D16_LineButde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_11' to 'Filter2D16_LineBuudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_12' to 'Filter2D16_LineBuvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_13' to 'Filter2D16_LineBuwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D16_LineBuffer_val_14' to 'Filter2D16_LineBuxdS' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Filter2D16' is 9000 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D16'.
Command       create_rtl_model done; 0.583 sec.
INFO: [HLS 200-111]  Elapsed time: 29.368 seconds; current allocated memory: 1.979 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Filter2D16 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Filter2D16 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Filter2D16 
Execute       gen_rtl Filter2D16 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Filter2D16 
Execute       gen_tb_info Filter2D16 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Command       gen_tb_info done; 0.147 sec.
Execute       report -model Filter2D16 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Filter2D16_csynth.rpt -f 
Command       report done; 0.155 sec.
Execute       report -model Filter2D16 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Filter2D16_csynth.xml -f -x 
Command       report done; 0.143 sec.
Execute       report -model Filter2D16 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.verbose.rpt -verbose -f 
Command       report done; 1.778 sec.
Execute       db_write -model Filter2D16 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.adb -f 
Command       db_write done; 1.989 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GaussianBlur15 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'GaussianBlur15' is 7200 from HDL expression: ((grp_getGaussianKernel_fu_28_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur15'.
Command       create_rtl_model done; 1.851 sec.
INFO: [HLS 200-111]  Elapsed time: 8.239 seconds; current allocated memory: 2.042 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur15 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/GaussianBlur15 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl GaussianBlur15 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/GaussianBlur15 
Execute       gen_rtl GaussianBlur15 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/GaussianBlur15 
Execute       gen_tb_info GaussianBlur15 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model GaussianBlur15 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/GaussianBlur15_csynth.rpt -f 
Execute       report -model GaussianBlur15 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/GaussianBlur15_csynth.xml -f -x 
Execute       report -model GaussianBlur15 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.verbose.rpt -verbose -f 
Command       report done; 3.402 sec.
Execute       db_write -model GaussianBlur15 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.adb -f 
Command       db_write done; 0.644 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model pow_generic<float> -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_7' to 'pow_generic_floatyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_6' to 'pow_generic_floatzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_9' to 'pow_generic_floatAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_10' to 'pow_generic_floatBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_8' to 'pow_generic_floatCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_11' to 'pow_generic_floatDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo' to 'pow_generic_floatEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mac_muladd_13ns_13s_16s_25_1_1' to 'SIFT2_Core_mac_muFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mul_mul_18ns_18ns_36_1_1' to 'SIFT2_Core_mul_muGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mac_muFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mul_muGfk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
Command       create_rtl_model done; 0.357 sec.
INFO: [HLS 200-111]  Elapsed time: 5.354 seconds; current allocated memory: 2.047 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/pow_generic_float_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl pow_generic<float> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/pow_generic_float_s 
Execute       gen_rtl pow_generic<float> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/pow_generic_float_s 
Execute       gen_tb_info pow_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model pow_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/pow_generic_float_s_csynth.rpt -f 
Execute       report -model pow_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/pow_generic_float_s_csynth.xml -f -x 
Execute       report -model pow_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.verbose.rpt -verbose -f 
Command       report done; 0.5 sec.
Execute       db_write -model pow_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.adb -f 
Command       db_write done; 0.807 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sqrt_fixed<32, 16> -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_16_s'.
Command       create_rtl_model done; 0.178 sec.
INFO: [HLS 200-111]  Elapsed time: 2.309 seconds; current allocated memory: 2.051 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_fixed<32, 16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/sqrt_fixed_32_16_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl sqrt_fixed<32, 16> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/sqrt_fixed_32_16_s 
Execute       gen_rtl sqrt_fixed<32, 16> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/sqrt_fixed_32_16_s 
Execute       gen_tb_info sqrt_fixed<32, 16> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Command       gen_tb_info done; 0.123 sec.
Execute       report -model sqrt_fixed<32, 16> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/sqrt_fixed_32_16_s_csynth.rpt -f 
Command       report done; 0.159 sec.
Execute       report -model sqrt_fixed<32, 16> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/sqrt_fixed_32_16_s_csynth.xml -f -x 
Command       report done; 0.116 sec.
Execute       report -model sqrt_fixed<32, 16> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.verbose.rpt -verbose -f 
Command       report done; 0.904 sec.
Execute       db_write -model sqrt_fixed<32, 16> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.adb -f 
Command       db_write done; 1.08 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_1_V' to 'Filter2D_LineBuffHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_2_V' to 'Filter2D_LineBuffIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_3_V' to 'Filter2D_LineBuffJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_4_V' to 'Filter2D_LineBuffKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_5_V' to 'Filter2D_LineBuffLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_6_V' to 'Filter2D_LineBuffMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_7_V' to 'Filter2D_LineBuffNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_8_V' to 'Filter2D_LineBuffOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_9_V' to 'Filter2D_LineBuffPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_10_V' to 'Filter2D_LineBuffQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_11_V' to 'Filter2D_LineBuffRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_12_V' to 'Filter2D_LineBuffShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_13_V' to 'Filter2D_LineBuffThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_LineBuffer_val_14_V' to 'Filter2D_LineBuffUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mux_63_32_1_1' to 'SIFT2_Core_mux_63VhK' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Filter2D' is 448143 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_63VhK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 4.805 sec.
INFO: [HLS 200-111]  Elapsed time: 8.589 seconds; current allocated memory: 2.095 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Filter2D -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Command       gen_rtl done; 0.19 sec.
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Filter2D 
Command       gen_rtl done; 0.125 sec.
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Filter2D 
Command       gen_rtl done; 0.154 sec.
Execute       gen_tb_info Filter2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Command       gen_tb_info done; 0.581 sec.
Execute       report -model Filter2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Filter2D_csynth.rpt -f 
Command       report done; 0.624 sec.
Execute       report -model Filter2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Filter2D_csynth.xml -f -x 
Command       report done; 0.583 sec.
Execute       report -model Filter2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.verbose.rpt -verbose -f 
Command       report done; 5.667 sec.
Execute       db_write -model Filter2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.adb -f 
Command       db_write done; 6.548 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GaussianBlur -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'GaussianBlur' is 7200 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (grp_getGaussianKernel_fu_70_ap_done == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
Command       create_rtl_model done; 1.825 sec.
INFO: [HLS 200-111]  Elapsed time: 23.301 seconds; current allocated memory: 2.160 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/GaussianBlur -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/GaussianBlur 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/GaussianBlur 
Execute       gen_tb_info GaussianBlur -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model GaussianBlur -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/GaussianBlur_csynth.rpt -f 
Execute       report -model GaussianBlur -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/GaussianBlur_csynth.xml -f -x 
Execute       report -model GaussianBlur -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.verbose.rpt -verbose -f 
Command       report done; 4.13 sec.
Execute       db_write -model GaussianBlur -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.adb -f 
Command       db_write done; 1.038 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buildGaussianPyramid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model buildGaussianPyramid -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'buildGaussianPyramid_sig_V' to 'buildGaussianPyraWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_uitofp_32ns_32_2_1' to 'SIFT2_Core_uitofpXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mux_83_32_1_1' to 'SIFT2_Core_mux_83Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mux_83_1_1_1' to 'SIFT2_Core_mux_83Zio' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_83Yie': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_83Zio': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_sitofpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_uitofpXh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buildGaussianPyramid'.
Command       create_rtl_model done; 0.294 sec.
INFO: [HLS 200-111]  Elapsed time: 6.5 seconds; current allocated memory: 2.167 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl buildGaussianPyramid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/buildGaussianPyramid -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl buildGaussianPyramid -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/buildGaussianPyramid 
Execute       gen_rtl buildGaussianPyramid -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/buildGaussianPyramid 
Execute       gen_tb_info buildGaussianPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model buildGaussianPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/buildGaussianPyramid_csynth.rpt -f 
Execute       report -model buildGaussianPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/buildGaussianPyramid_csynth.xml -f -x 
Execute       report -model buildGaussianPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.verbose.rpt -verbose -f 
Command       report done; 4.9 sec.
Execute       db_write -model buildGaussianPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.adb -f 
Command       db_write done; 1.22 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubArray2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SubArray2D -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'SIFT2_Core_mux_63VhK' is changed to 'SIFT2_Core_mux_63VhK_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_63VhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_63VhK_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubArray2D'.
INFO: [HLS 200-111]  Elapsed time: 7.374 seconds; current allocated memory: 2.172 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl SubArray2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/SubArray2D -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl SubArray2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/SubArray2D 
Execute       gen_rtl SubArray2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/SubArray2D 
Execute       gen_tb_info SubArray2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model SubArray2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/SubArray2D_csynth.rpt -f 
Execute       report -model SubArray2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/SubArray2D_csynth.xml -f -x 
Execute       report -model SubArray2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.verbose.rpt -verbose -f 
Command       report done; 0.104 sec.
Execute       db_write -model SubArray2D -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.adb -f 
Command       db_write done; 1.014 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buildDoGPyramid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model buildDoGPyramid -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'SIFT2_Core_mux_83Zio' is changed to 'SIFT2_Core_mux_83Zio_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_83Yie': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_83Zio_x': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buildDoGPyramid'.
Command       create_rtl_model done; 0.135 sec.
INFO: [HLS 200-111]  Elapsed time: 2.106 seconds; current allocated memory: 2.174 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl buildDoGPyramid -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/buildDoGPyramid -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl buildDoGPyramid -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/buildDoGPyramid 
Execute       gen_rtl buildDoGPyramid -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/buildDoGPyramid 
Execute       gen_tb_info buildDoGPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model buildDoGPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/buildDoGPyramid_csynth.rpt -f 
Execute       report -model buildDoGPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/buildDoGPyramid_csynth.xml -f -x 
Execute       report -model buildDoGPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.verbose.rpt -verbose -f 
Command       report done; 0.142 sec.
Execute       db_write -model buildDoGPyramid -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.adb -f 
Command       db_write done; 0.971 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model solve<ap_fixed > -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mux_32_32_1_1' to 'SIFT2_Core_mux_320iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mux_94_32_1_1' to 'SIFT2_Core_mux_941iI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fdiv_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_320iy': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_941iI': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_uitofpXh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_ap_fixed_s'.
Command       create_rtl_model done; 0.212 sec.
INFO: [HLS 200-111]  Elapsed time: 2.139 seconds; current allocated memory: 2.176 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl solve<ap_fixed > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/solve_ap_fixed_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl solve<ap_fixed > -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/solve_ap_fixed_s 
Execute       gen_rtl solve<ap_fixed > -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/solve_ap_fixed_s 
Execute       gen_tb_info solve<ap_fixed > -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model solve<ap_fixed > -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/solve_ap_fixed_s_csynth.rpt -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.2 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
Execute       report -model solve<ap_fixed > -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/solve_ap_fixed_s_csynth.xml -f -x 
Execute       report -model solve<ap_fixed > -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.2 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
Command       report done; 0.478 sec.
Execute       db_write -model solve<ap_fixed > -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.adb -f 
Command       db_write done; 1.25 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adjustLocalExtrema' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model adjustLocalExtrema -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'adjustLocalExtrema_mask_table1687' to 'adjustLocalExtrem2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'adjustLocalExtrema_one_half_table2683' to 'adjustLocalExtrem3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mux_53_32_1_1' to 'SIFT2_Core_mux_534jc' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fdiv_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_534jc': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_sitofpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_uitofpXh4': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adjustLocalExtrema'.
Command       create_rtl_model done; 0.409 sec.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 2.183 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl adjustLocalExtrema -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/adjustLocalExtrema -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl adjustLocalExtrema -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/adjustLocalExtrema 
Execute       gen_rtl adjustLocalExtrema -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/adjustLocalExtrema 
Execute       gen_tb_info adjustLocalExtrema -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Command       gen_tb_info done; 0.135 sec.
Execute       report -model adjustLocalExtrema -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/adjustLocalExtrema_csynth.rpt -f 
Command       report done; 0.141 sec.
Execute       report -model adjustLocalExtrema -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/adjustLocalExtrema_csynth.xml -f -x 
Command       report done; 0.129 sec.
Execute       report -model adjustLocalExtrema -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.verbose.rpt -verbose -f 
Command       report done; 1.814 sec.
Execute       db_write -model adjustLocalExtrema -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.adb -f 
Command       db_write done; 2.161 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model addsub.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_1'.
INFO: [HLS 200-111]  Elapsed time: 6.384 seconds; current allocated memory: 2.185 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/addsub_1 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl addsub.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/addsub_1 
Execute       gen_rtl addsub.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/addsub_1 
Execute       gen_tb_info addsub.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model addsub.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/addsub_1_csynth.rpt -f 
Execute       report -model addsub.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/addsub_1_csynth.xml -f -x 
Execute       report -model addsub.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.verbose.rpt -verbose -f 
Execute       db_write -model addsub.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.adb -f 
Command       db_write done; 0.953 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model addsub -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub'.
INFO: [HLS 200-111]  Elapsed time: 1.661 seconds; current allocated memory: 2.185 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/addsub -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl addsub -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/addsub 
Execute       gen_rtl addsub -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/addsub 
Execute       gen_tb_info addsub -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model addsub -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/addsub_csynth.rpt -f 
Execute       report -model addsub -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/addsub_csynth.xml -f -x 
Execute       report -model addsub -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.verbose.rpt -verbose -f 
Execute       db_write -model addsub -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.adb -f 
Command       db_write done; 0.965 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model addsub.2 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_2'.
INFO: [HLS 200-111]  Elapsed time: 1.786 seconds; current allocated memory: 2.185 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl addsub.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/addsub_2 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl addsub.2 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/addsub_2 
Execute       gen_rtl addsub.2 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/addsub_2 
Execute       gen_tb_info addsub.2 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model addsub.2 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/addsub_2_csynth.rpt -f 
Execute       report -model addsub.2 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/addsub_2_csynth.xml -f -x 
Execute       report -model addsub.2 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.verbose.rpt -verbose -f 
Execute       db_write -model addsub.2 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.adb -f 
Command       db_write done; 0.965 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model atan2_generic<float> -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fdiv_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_uitofpXh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_s'.
Command       create_rtl_model done; 0.328 sec.
INFO: [HLS 200-111]  Elapsed time: 1.971 seconds; current allocated memory: 2.189 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl atan2_generic<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/atan2_generic_float_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl atan2_generic<float> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/atan2_generic_float_s 
Execute       gen_rtl atan2_generic<float> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/atan2_generic_float_s 
Execute       gen_tb_info atan2_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model atan2_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/atan2_generic_float_s_csynth.rpt -f 
Execute       report -model atan2_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/atan2_generic_float_s_csynth.xml -f -x 
Execute       report -model atan2_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.verbose.rpt -verbose -f 
Command       report done; 0.93 sec.
Execute       db_write -model atan2_generic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.adb -f 
Command       db_write done; 1.546 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model atan2_cordic<float> -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_fsub_32ns_32ns_32_4_full_dsp_1' to 'SIFT2_Core_fsub_35jm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fcmp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fsub_35jm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_float_s'.
Command       create_rtl_model done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 3.482 seconds; current allocated memory: 2.192 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl atan2_cordic<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/atan2_cordic_float_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl atan2_cordic<float> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/atan2_cordic_float_s 
Execute       gen_rtl atan2_cordic<float> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/atan2_cordic_float_s 
Execute       gen_tb_info atan2_cordic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model atan2_cordic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/atan2_cordic_float_s_csynth.rpt -f 
Execute       report -model atan2_cordic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/atan2_cordic_float_s_csynth.xml -f -x 
Execute       report -model atan2_cordic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.verbose.rpt -verbose -f 
Command       report done; 0.629 sec.
Execute       db_write -model atan2_cordic<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.adb -f 
Command       db_write done; 1.157 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcOrientationHist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model calcOrientationHist -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'calcOrientationHist_mask_table1' to 'calcOrientationHi6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcOrientationHist_one_half_table2' to 'calcOrientationHi7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcOrientationHist_temphist_V' to 'calcOrientationHi8jQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fdiv_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fexp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_63VhK_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_uitofpXh4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcOrientationHist'.
Command       create_rtl_model done; 0.387 sec.
INFO: [HLS 200-111]  Elapsed time: 2.974 seconds; current allocated memory: 2.196 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl calcOrientationHist -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/calcOrientationHist -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl calcOrientationHist -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/calcOrientationHist 
Execute       gen_rtl calcOrientationHist -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/calcOrientationHist 
Execute       gen_tb_info calcOrientationHist -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model calcOrientationHist -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/calcOrientationHist_csynth.rpt -f 
Execute       report -model calcOrientationHist -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/calcOrientationHist_csynth.xml -f -x 
Execute       report -model calcOrientationHist -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.verbose.rpt -verbose -f 
Command       report done; 1.76 sec.
Execute       db_write -model calcOrientationHist -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.adb -f 
Command       db_write done; 1.728 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findScaleSpaceExtrem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model findScaleSpaceExtrem -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'findScaleSpaceExtrem_mask_table1686' to 'findScaleSpaceExt9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'findScaleSpaceExtrem_one_half_table2682' to 'findScaleSpaceExtbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'findScaleSpaceExtrem_hist_V' to 'findScaleSpaceExtbbk' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'SIFT2_Core_mux_63VhK' is changed to 'SIFT2_Core_mux_63VhK_x_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fdiv_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_63VhK_x_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_uitofpXh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findScaleSpaceExtrem'.
Command       create_rtl_model done; 0.691 sec.
INFO: [HLS 200-111]  Elapsed time: 5.941 seconds; current allocated memory: 2.204 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl findScaleSpaceExtrem -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/findScaleSpaceExtrem -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl findScaleSpaceExtrem -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/findScaleSpaceExtrem 
Execute       gen_rtl findScaleSpaceExtrem -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/findScaleSpaceExtrem 
Execute       gen_tb_info findScaleSpaceExtrem -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Command       gen_tb_info done; 0.118 sec.
Execute       report -model findScaleSpaceExtrem -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/findScaleSpaceExtrem_csynth.rpt -f 
Command       report done; 0.114 sec.
Execute       report -model findScaleSpaceExtrem -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/findScaleSpaceExtrem_csynth.xml -f -x 
Command       report done; 0.103 sec.
Execute       report -model findScaleSpaceExtrem -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.verbose.rpt -verbose -f 
Command       report done; 2.93 sec.
Execute       db_write -model findScaleSpaceExtrem -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.adb -f 
Command       db_write done; 2.022 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model scaled_fixed2ieee -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeebck' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 7.217 seconds; current allocated memory: 2.208 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/scaled_fixed2ieee -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/scaled_fixed2ieee 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/scaled_fixed2ieee 
Execute       gen_tb_info scaled_fixed2ieee -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model scaled_fixed2ieee -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/scaled_fixed2ieee_csynth.rpt -f 
Execute       report -model scaled_fixed2ieee -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/scaled_fixed2ieee_csynth.xml -f -x 
Execute       report -model scaled_fixed2ieee -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.verbose.rpt -verbose -f 
Execute       db_write -model scaled_fixed2ieee -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.adb -f 
Command       db_write done; 1.162 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sin_or_cos<float> -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_ref_4oPi_table_100_V' to 'sin_or_cos_float_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_2' to 'sin_or_cos_float_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_3' to 'sin_or_cos_float_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_s' to 'sin_or_cos_float_bgk' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'SIFT2_Core_mux_83Zio' is changed to 'SIFT2_Core_mux_83Zio_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mux_164_1_1_1' to 'SIFT2_Core_mux_16bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mul_mul_15ns_15ns_30_1_1' to 'SIFT2_Core_mul_mubil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mul_mul_15ns_15s_30_1_1' to 'SIFT2_Core_mul_mubjl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mul_mubil': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mul_mubjl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_16bhl': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_83Zio_x_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_float_s'.
Command       create_rtl_model done; 0.297 sec.
INFO: [HLS 200-111]  Elapsed time: 2.264 seconds; current allocated memory: 2.209 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl sin_or_cos<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/sin_or_cos_float_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/sin_or_cos_float_s 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/sin_or_cos_float_s 
Execute       gen_tb_info sin_or_cos<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model sin_or_cos<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/sin_or_cos_float_s_csynth.rpt -f 
Execute       report -model sin_or_cos<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/sin_or_cos_float_s_csynth.xml -f -x 
Execute       report -model sin_or_cos<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.verbose.rpt -verbose -f 
Command       report done; 0.219 sec.
Execute       db_write -model sin_or_cos<float> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.adb -f 
Command       db_write done; 1.231 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model sqrt_fixed<32, 32> -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 2.265 seconds; current allocated memory: 2.211 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/sqrt_fixed_32_32_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/sqrt_fixed_32_32_s 
Execute       gen_rtl sqrt_fixed<32, 32> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/sqrt_fixed_32_32_s 
Execute       gen_tb_info sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/sqrt_fixed_32_32_s_csynth.rpt -f 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/sqrt_fixed_32_32_s_csynth.xml -f -x 
Execute       report -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.verbose.rpt -verbose -f 
Command       report done; 0.234 sec.
Execute       db_write -model sqrt_fixed<32, 32> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.adb -f 
Command       db_write done; 1.285 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcSIFTDescriptor12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model calcSIFTDescriptor12 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'calcSIFTDescriptor12_mask_table1685' to 'calcSIFTDescriptobkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcSIFTDescriptor12_one_half_table2681' to 'calcSIFTDescriptobll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcSIFTDescriptor12_hist_V' to 'calcSIFTDescriptobml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcSIFTDescriptor12_desc_buf_val_V' to 'calcSIFTDescriptobnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_fsqrt_32ns_32ns_32_7_1' to 'SIFT2_Core_fsqrt_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mul_mul_16ns_15ns_31_1_1' to 'SIFT2_Core_mul_mubpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fdiv_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fexp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fmul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fpext_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fsqrt_bom': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mul_mubpm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_63VhK_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_sitofpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_uitofpXh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcSIFTDescriptor12'.
Command       create_rtl_model done; 0.651 sec.
INFO: [HLS 200-111]  Elapsed time: 2.953 seconds; current allocated memory: 2.217 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl calcSIFTDescriptor12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/calcSIFTDescriptor12 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl calcSIFTDescriptor12 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/calcSIFTDescriptor12 
Execute       gen_rtl calcSIFTDescriptor12 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/calcSIFTDescriptor12 
Execute       gen_tb_info calcSIFTDescriptor12 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Command       gen_tb_info done; 0.155 sec.
Execute       report -model calcSIFTDescriptor12 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/calcSIFTDescriptor12_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.208 sec.
Execute       report -model calcSIFTDescriptor12 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/calcSIFTDescriptor12_csynth.xml -f -x 
Command       report done; 0.15 sec.
Execute       report -model calcSIFTDescriptor12 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 2.588 sec.
Execute       db_write -model calcSIFTDescriptor12 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.adb -f 
Command       db_write done; 2.288 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model detect -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'detect_mask_table1688' to 'detect_mask_tablebqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_one_half_table2684' to 'detect_one_half_tbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_gauss_pyr_0_val_V' to 'detect_gauss_pyr_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_gauss_pyr_1_val_V' to 'detect_gauss_pyr_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_gauss_pyr_2_val_V' to 'detect_gauss_pyr_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_gauss_pyr_3_val_V' to 'detect_gauss_pyr_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_gauss_pyr_4_val_V' to 'detect_gauss_pyr_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_gauss_pyr_5_val_V' to 'detect_gauss_pyr_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_dog_pyr_0_val_V' to 'detect_dog_pyr_0_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_dog_pyr_1_val_V' to 'detect_dog_pyr_1_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_dog_pyr_2_val_V' to 'detect_dog_pyr_2_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_dog_pyr_3_val_V' to 'detect_dog_pyr_3_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'detect_dog_pyr_4_val_V' to 'detect_dog_pyr_4_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_sitofp_32s_32_2_1' to 'SIFT2_Core_sitofpbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_flog_32ns_32ns_32_6_full_dsp_1' to 'SIFT2_Core_flog_3bEo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fadd_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fdiv_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_flog_3bEo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_63VhK_x_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mux_83Yie': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_sitofpbDo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_sitofpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'detect'.
Command       create_rtl_model done; 0.79 sec.
INFO: [HLS 200-111]  Elapsed time: 8.185 seconds; current allocated memory: 2.224 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl detect -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/detect -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl detect -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/detect 
Execute       gen_rtl detect -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/detect 
Execute       gen_tb_info detect -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model detect -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/detect_csynth.rpt -f 
Execute       report -model detect -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/detect_csynth.xml -f -x 
Execute       report -model detect -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.verbose.rpt -verbose -f 
Command       report done; 12.253 sec.
Execute       db_write -model detect -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.adb -f 
Command       db_write done; 1.578 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'match_511_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model match<511> -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_mac_muladd_9s_9s_24s_24_1_1' to 'SIFT2_Core_mac_mubFp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_mac_mubFp': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'match_511_s'.
INFO: [HLS 200-111]  Elapsed time: 15.05 seconds; current allocated memory: 2.237 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl match<511> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/match_511_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl match<511> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/match_511_s 
Execute       gen_rtl match<511> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/match_511_s 
Execute       gen_tb_info match<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model match<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/match_511_s_csynth.rpt -f 
Execute       report -model match<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/match_511_s_csynth.xml -f -x 
Execute       report -model match<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.verbose.rpt -verbose -f 
Command       report done; 0.239 sec.
Execute       db_write -model match<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.adb -f 
Command       db_write done; 1.394 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'SIFT2_Core_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 2.659 seconds; current allocated memory: 2.238 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/compute -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl compute -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/compute 
Execute       gen_rtl compute -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/compute 
Execute       gen_tb_info compute -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model compute -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/compute_csynth.rpt -f 
Execute       report -model compute -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/compute_csynth.xml -f -x 
Execute       report -model compute -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.verbose.rpt -verbose -f 
Command       report done; 11.605 sec.
Execute       db_write -model compute -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.adb -f 
Command       db_write done; 1.309 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Result2Array2D_511_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Result2Array2D<511> -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Result2Array2D_511_s'.
INFO: [HLS 200-111]  Elapsed time: 13.877 seconds; current allocated memory: 2.251 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Result2Array2D<511> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Result2Array2D_511_s -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Result2Array2D<511> -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Result2Array2D_511_s 
Execute       gen_rtl Result2Array2D<511> -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Result2Array2D_511_s 
Execute       gen_tb_info Result2Array2D<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Result2Array2D<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Result2Array2D_511_s_csynth.rpt -f 
Execute       report -model Result2Array2D<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Result2Array2D_511_s_csynth.xml -f -x 
Execute       report -model Result2Array2D<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.verbose.rpt -verbose -f 
Command       report done; 0.224 sec.
Execute       db_write -model Result2Array2D<511> -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.adb -f 
Command       db_write done; 1.402 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Result2Array2D_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Result2Array2D<511>.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Result2Array2D_511_1'.
INFO: [HLS 200-111]  Elapsed time: 2.794 seconds; current allocated memory: 2.252 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Result2Array2D<511>.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Result2Array2D_511_1 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Result2Array2D<511>.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Result2Array2D_511_1 
Execute       gen_rtl Result2Array2D<511>.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Result2Array2D_511_1 
Execute       gen_tb_info Result2Array2D<511>.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Result2Array2D<511>.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Result2Array2D_511_1_csynth.rpt -f 
Execute       report -model Result2Array2D<511>.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Result2Array2D_511_1_csynth.xml -f -x 
Execute       report -model Result2Array2D<511>.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.verbose.rpt -verbose -f 
Command       report done; 0.139 sec.
Execute       db_write -model Result2Array2D<511>.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.adb -f 
Command       db_write done; 1.325 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Array2D2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
Command       create_rtl_model done; 0.191 sec.
INFO: [HLS 200-111]  Elapsed time: 2.535 seconds; current allocated memory: 2.252 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2D2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Array2D2Mat -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Array2D2Mat 
Execute       gen_rtl Array2D2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Array2D2Mat 
Execute       gen_tb_info Array2D2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Array2D2Mat_csynth.rpt -f 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Array2D2Mat_csynth.xml -f -x 
Execute       report -model Array2D2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.verbose.rpt -verbose -f 
Execute       db_write -model Array2D2Mat -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.adb -f 
Command       db_write done; 1.25 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Array2D2Mat.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat_1'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111]  Elapsed time: 2.245 seconds; current allocated memory: 2.253 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2D2Mat.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Array2D2Mat_1 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Array2D2Mat.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Array2D2Mat_1 
Execute       gen_rtl Array2D2Mat.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Array2D2Mat_1 
Execute       gen_tb_info Array2D2Mat.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Array2D2Mat.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Array2D2Mat_1_csynth.rpt -f 
Execute       report -model Array2D2Mat.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Array2D2Mat_1_csynth.xml -f -x 
Execute       report -model Array2D2Mat.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.verbose.rpt -verbose -f 
Execute       db_write -model Array2D2Mat.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.adb -f 
Command       db_write done; 1.252 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 2.254 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Mat2AXIvideo -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
Command       db_write done; 1.28 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo_1'.
INFO: [HLS 200-111]  Elapsed time: 2.179 seconds; current allocated memory: 2.254 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/Mat2AXIvideo_1 -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl Mat2AXIvideo.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/Mat2AXIvideo_1 
Execute       gen_rtl Mat2AXIvideo.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/Mat2AXIvideo_1 
Execute       gen_tb_info Mat2AXIvideo.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1 -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Mat2AXIvideo_1_csynth.rpt -f 
Execute       report -model Mat2AXIvideo.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/Mat2AXIvideo_1_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo.1 -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.adb -f 
Command       db_write done; 1.275 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIFT2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model SIFT2_Core -vendor xilinx -mg_file F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src0_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src0_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src0_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src0_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src0_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src0_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src0_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src1_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src1_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src1_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src1_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src1_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src1_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/src1_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst0_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst0_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst0_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst0_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst0_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst0_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst0_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst1_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst1_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst1_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst1_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst1_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst1_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/dst1_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/rows0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/cols0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/rows1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/cols1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SIFT2_Core/thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SIFT2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows0', 'cols0', 'rows1', 'cols1' and 'thresh' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints0_val_pt_x' to 'SIFT2_Core_keypoibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints0_val_pt_y' to 'SIFT2_Core_keypoibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints0_val_angle' to 'SIFT2_Core_keypoibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints0_val_sigma' to 'SIFT2_Core_keypoibJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints0_val_octav' to 'SIFT2_Core_keypoibKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints0_val_layer' to 'SIFT2_Core_keypoibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints1_val_pt_x' to 'SIFT2_Core_keypoibMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints1_val_pt_y' to 'SIFT2_Core_keypoibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints1_val_angle' to 'SIFT2_Core_keypoibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints1_val_sigma' to 'SIFT2_Core_keypoibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints1_val_octav' to 'SIFT2_Core_keypoibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_keypoints1_val_layer' to 'SIFT2_Core_keypoibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_descriptors0_val_val' to 'SIFT2_Core_describSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_descriptors1_val_val' to 'SIFT2_Core_describTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_matches_val_idx0' to 'SIFT2_Core_matchebUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SIFT2_Core_matches_val_idx1' to 'SIFT2_Core_matchebVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D617_U0' to 'start_for_Mat2ArrbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_1_U0' to 'start_for_Mat2AXIbZs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIFT2_Core'.
Command       create_rtl_model done; 2.004 sec.
INFO: [HLS 200-111]  Elapsed time: 4.109 seconds; current allocated memory: 2.257 GB.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl SIFT2_Core -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/systemc/SIFT2_Core -synmodules Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core 
Execute       gen_rtl SIFT2_Core -istop -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/vhdl/SIFT2_Core 
Command       gen_rtl done; 0.112 sec.
Execute       gen_rtl SIFT2_Core -istop -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/verilog/SIFT2_Core 
Execute       export_constraint_db -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.constraint.tcl -f -tool general 
Execute       report -model SIFT2_Core -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.design.xml -verbose -f -dv 
Command       report done; 5.642 sec.
Execute       report -model SIFT2_Core -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.158 sec.
Execute       gen_tb_info SIFT2_Core -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core -p F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db 
Execute       report -model SIFT2_Core -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/SIFT2_Core_csynth.rpt -f 
Execute       report -model SIFT2_Core -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/syn/report/SIFT2_Core_csynth.xml -f -x 
Execute       report -model SIFT2_Core -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.verbose.rpt -verbose -f 
Command       report done; 11.782 sec.
Execute       db_write -model SIFT2_Core -o F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.adb -f 
Command       db_write done; 1.417 sec.
Execute       sc_get_clocks SIFT2_Core 
Execute       sc_get_portdomain SIFT2_Core 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic<float> {sqrt_fixed<32, 16>} Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid {solve<ap_fixed >} adjustLocalExtrema addsub.1 addsub addsub.2 atan2_generic<float> atan2_cordic<float> calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos<float> {sqrt_fixed<32, 32>} calcSIFTDescriptor12 detect match<511> compute Result2Array2D<511> Result2Array2D<511>.1 Array2D2Mat Array2D2Mat.1 Mat2AXIvideo Mat2AXIvideo.1 SIFT2_Core
INFO-FLOW: Handling components in module [Block_Mat_exit412_pr] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat616] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Array2D617] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Array2D] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO-FLOW: Handling components in module [Resize] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_fmul_3dEe.
INFO-FLOW: Append model SIFT2_Core_fmul_3dEe
INFO-FLOW: Found component SIFT2_Core_sitofpeOg.
INFO-FLOW: Append model SIFT2_Core_sitofpeOg
INFO-FLOW: Found component Resize_mask_tablebkb.
INFO-FLOW: Append model Resize_mask_tablebkb
INFO-FLOW: Found component Resize_one_half_tcud.
INFO-FLOW: Append model Resize_one_half_tcud
INFO-FLOW: Handling components in module [getGaussianKernel] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_fadd_3fYi.
INFO-FLOW: Append model SIFT2_Core_fadd_3fYi
INFO-FLOW: Found component SIFT2_Core_fdiv_3g8j.
INFO-FLOW: Append model SIFT2_Core_fdiv_3g8j
INFO-FLOW: Found component SIFT2_Core_fpext_hbi.
INFO-FLOW: Append model SIFT2_Core_fpext_hbi
INFO-FLOW: Found component SIFT2_Core_fcmp_3ibs.
INFO-FLOW: Append model SIFT2_Core_fcmp_3ibs
INFO-FLOW: Found component SIFT2_Core_fexp_3jbC.
INFO-FLOW: Append model SIFT2_Core_fexp_3jbC
INFO-FLOW: Handling components in module [Filter2D16] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
INFO-FLOW: Found component Filter2D16_LineBukbM.
INFO-FLOW: Append model Filter2D16_LineBukbM
INFO-FLOW: Handling components in module [GaussianBlur15] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
INFO-FLOW: Handling components in module [pow_generic_float_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mac_muFfa.
INFO-FLOW: Append model SIFT2_Core_mac_muFfa
INFO-FLOW: Found component SIFT2_Core_mul_muGfk.
INFO-FLOW: Append model SIFT2_Core_mul_muGfk
INFO-FLOW: Found component pow_generic_floatyd2.
INFO-FLOW: Append model pow_generic_floatyd2
INFO-FLOW: Found component pow_generic_floatzec.
INFO-FLOW: Append model pow_generic_floatzec
INFO-FLOW: Found component pow_generic_floatAem.
INFO-FLOW: Append model pow_generic_floatAem
INFO-FLOW: Found component pow_generic_floatBew.
INFO-FLOW: Append model pow_generic_floatBew
INFO-FLOW: Found component pow_generic_floatCeG.
INFO-FLOW: Append model pow_generic_floatCeG
INFO-FLOW: Found component pow_generic_floatDeQ.
INFO-FLOW: Append model pow_generic_floatDeQ
INFO-FLOW: Found component pow_generic_floatEe0.
INFO-FLOW: Append model pow_generic_floatEe0
INFO-FLOW: Handling components in module [sqrt_fixed_32_16_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mux_63VhK.
INFO-FLOW: Append model SIFT2_Core_mux_63VhK
INFO-FLOW: Found component Filter2D_LineBuffHfu.
INFO-FLOW: Append model Filter2D_LineBuffHfu
INFO-FLOW: Handling components in module [GaussianBlur] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO-FLOW: Handling components in module [buildGaussianPyramid] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_uitofpXh4.
INFO-FLOW: Append model SIFT2_Core_uitofpXh4
INFO-FLOW: Found component SIFT2_Core_mux_83Yie.
INFO-FLOW: Append model SIFT2_Core_mux_83Yie
INFO-FLOW: Found component SIFT2_Core_mux_83Zio.
INFO-FLOW: Append model SIFT2_Core_mux_83Zio
INFO-FLOW: Found component buildGaussianPyraWhU.
INFO-FLOW: Append model buildGaussianPyraWhU
INFO-FLOW: Handling components in module [SubArray2D] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mux_63VhK_x.
INFO-FLOW: Append model SIFT2_Core_mux_63VhK_x
INFO-FLOW: Handling components in module [buildDoGPyramid] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mux_83Zio_x.
INFO-FLOW: Append model SIFT2_Core_mux_83Zio_x
INFO-FLOW: Found component SIFT2_Core_mux_83Zio_x.
INFO-FLOW: Append model SIFT2_Core_mux_83Zio_x
INFO-FLOW: Found component SIFT2_Core_mux_83Zio_x.
INFO-FLOW: Append model SIFT2_Core_mux_83Zio_x
INFO-FLOW: Found component SIFT2_Core_mux_83Zio_x.
INFO-FLOW: Append model SIFT2_Core_mux_83Zio_x
INFO-FLOW: Found component SIFT2_Core_mux_83Zio_x.
INFO-FLOW: Append model SIFT2_Core_mux_83Zio_x
INFO-FLOW: Handling components in module [solve_ap_fixed_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mux_320iy.
INFO-FLOW: Append model SIFT2_Core_mux_320iy
INFO-FLOW: Found component SIFT2_Core_mux_941iI.
INFO-FLOW: Append model SIFT2_Core_mux_941iI
INFO-FLOW: Handling components in module [adjustLocalExtrema] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mux_534jc.
INFO-FLOW: Append model SIFT2_Core_mux_534jc
INFO-FLOW: Found component adjustLocalExtrem2iS.
INFO-FLOW: Append model adjustLocalExtrem2iS
INFO-FLOW: Found component adjustLocalExtrem3i2.
INFO-FLOW: Append model adjustLocalExtrem3i2
INFO-FLOW: Handling components in module [addsub_1] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
INFO-FLOW: Handling components in module [addsub] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
INFO-FLOW: Handling components in module [addsub_2] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
INFO-FLOW: Handling components in module [atan2_generic_float_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [atan2_cordic_float_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_fsub_35jm.
INFO-FLOW: Append model SIFT2_Core_fsub_35jm
INFO-FLOW: Handling components in module [calcOrientationHist] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
INFO-FLOW: Found component calcOrientationHi6jw.
INFO-FLOW: Append model calcOrientationHi6jw
INFO-FLOW: Found component calcOrientationHi7jG.
INFO-FLOW: Append model calcOrientationHi7jG
INFO-FLOW: Found component calcOrientationHi8jQ.
INFO-FLOW: Append model calcOrientationHi8jQ
INFO-FLOW: Handling components in module [findScaleSpaceExtrem] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mux_63VhK_x_x.
INFO-FLOW: Append model SIFT2_Core_mux_63VhK_x_x
INFO-FLOW: Found component findScaleSpaceExtbbk.
INFO-FLOW: Append model findScaleSpaceExtbbk
INFO-FLOW: Handling components in module [scaled_fixed2ieee] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO-FLOW: Found component scaled_fixed2ieeebck.
INFO-FLOW: Append model scaled_fixed2ieeebck
INFO-FLOW: Found component scaled_fixed2ieee_c.
INFO-FLOW: Append model scaled_fixed2ieee_c
INFO-FLOW: Handling components in module [sin_or_cos_float_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mux_83Zio_x_x.
INFO-FLOW: Append model SIFT2_Core_mux_83Zio_x_x
INFO-FLOW: Found component SIFT2_Core_mux_16bhl.
INFO-FLOW: Append model SIFT2_Core_mux_16bhl
INFO-FLOW: Found component SIFT2_Core_mux_16bhl.
INFO-FLOW: Append model SIFT2_Core_mux_16bhl
INFO-FLOW: Found component SIFT2_Core_mul_mubil.
INFO-FLOW: Append model SIFT2_Core_mul_mubil
INFO-FLOW: Found component SIFT2_Core_mul_mubjl.
INFO-FLOW: Append model SIFT2_Core_mul_mubjl
INFO-FLOW: Found component sin_or_cos_float_bdk.
INFO-FLOW: Append model sin_or_cos_float_bdk
INFO-FLOW: Found component sin_or_cos_float_bek.
INFO-FLOW: Append model sin_or_cos_float_bek
INFO-FLOW: Found component sin_or_cos_float_bfk.
INFO-FLOW: Append model sin_or_cos_float_bfk
INFO-FLOW: Found component sin_or_cos_float_bgk.
INFO-FLOW: Append model sin_or_cos_float_bgk
INFO-FLOW: Handling components in module [sqrt_fixed_32_32_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [calcSIFTDescriptor12] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_fsqrt_bom.
INFO-FLOW: Append model SIFT2_Core_fsqrt_bom
INFO-FLOW: Found component SIFT2_Core_mul_mubpm.
INFO-FLOW: Append model SIFT2_Core_mul_mubpm
INFO-FLOW: Found component calcSIFTDescriptobml.
INFO-FLOW: Append model calcSIFTDescriptobml
INFO-FLOW: Found component calcSIFTDescriptobnm.
INFO-FLOW: Append model calcSIFTDescriptobnm
INFO-FLOW: Handling components in module [detect] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_sitofpbDo.
INFO-FLOW: Append model SIFT2_Core_sitofpbDo
INFO-FLOW: Found component SIFT2_Core_flog_3bEo.
INFO-FLOW: Append model SIFT2_Core_flog_3bEo
INFO-FLOW: Found component detect_base_val_V.
INFO-FLOW: Append model detect_base_val_V
INFO-FLOW: Found component detect_gauss_pyr_bsm.
INFO-FLOW: Append model detect_gauss_pyr_bsm
INFO-FLOW: Found component detect_gauss_pyr_btn.
INFO-FLOW: Append model detect_gauss_pyr_btn
INFO-FLOW: Found component detect_gauss_pyr_bxn.
INFO-FLOW: Append model detect_gauss_pyr_bxn
INFO-FLOW: Handling components in module [match_511_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_mac_mubFp.
INFO-FLOW: Append model SIFT2_Core_mac_mubFp
INFO-FLOW: Handling components in module [compute] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
INFO-FLOW: Handling components in module [Result2Array2D_511_s] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
INFO-FLOW: Handling components in module [Result2Array2D_511_1] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
INFO-FLOW: Handling components in module [Array2D2Mat] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2D2Mat_1] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo_1] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
INFO-FLOW: Handling components in module [SIFT2_Core] ... 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
INFO-FLOW: Found component SIFT2_Core_keypoibIp.
INFO-FLOW: Append model SIFT2_Core_keypoibIp
INFO-FLOW: Found component SIFT2_Core_keypoibKp.
INFO-FLOW: Append model SIFT2_Core_keypoibKp
INFO-FLOW: Found component SIFT2_Core_describSr.
INFO-FLOW: Append model SIFT2_Core_describSr
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w1_d4_A.
INFO-FLOW: Append model fifo_w1_d4_A
INFO-FLOW: Found component fifo_w1_d4_A.
INFO-FLOW: Append model fifo_w1_d4_A
INFO-FLOW: Found component fifo_w1_d4_A.
INFO-FLOW: Append model fifo_w1_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w7_d2_A.
INFO-FLOW: Append model fifo_w7_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component start_for_Mat2ArrbWr.
INFO-FLOW: Append model start_for_Mat2ArrbWr
INFO-FLOW: Found component start_for_Mat2ArrbXr.
INFO-FLOW: Append model start_for_Mat2ArrbXr
INFO-FLOW: Found component start_for_Mat2AXIbYs.
INFO-FLOW: Append model start_for_Mat2AXIbYs
INFO-FLOW: Found component start_for_Mat2AXIbZs.
INFO-FLOW: Append model start_for_Mat2AXIbZs
INFO-FLOW: Found component SIFT2_Core_AXILiteS_s_axi.
INFO-FLOW: Append model SIFT2_Core_AXILiteS_s_axi
INFO-FLOW: Append model Block_Mat_exit412_pr
INFO-FLOW: Append model AXIvideo2Mat616
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Mat2Array2D617
INFO-FLOW: Append model Mat2Array2D
INFO-FLOW: Append model Resize
INFO-FLOW: Append model getGaussianKernel
INFO-FLOW: Append model Filter2D16
INFO-FLOW: Append model GaussianBlur15
INFO-FLOW: Append model pow_generic_float_s
INFO-FLOW: Append model sqrt_fixed_32_16_s
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model GaussianBlur
INFO-FLOW: Append model buildGaussianPyramid
INFO-FLOW: Append model SubArray2D
INFO-FLOW: Append model buildDoGPyramid
INFO-FLOW: Append model solve_ap_fixed_s
INFO-FLOW: Append model adjustLocalExtrema
INFO-FLOW: Append model addsub_1
INFO-FLOW: Append model addsub
INFO-FLOW: Append model addsub_2
INFO-FLOW: Append model atan2_generic_float_s
INFO-FLOW: Append model atan2_cordic_float_s
INFO-FLOW: Append model calcOrientationHist
INFO-FLOW: Append model findScaleSpaceExtrem
INFO-FLOW: Append model scaled_fixed2ieee
INFO-FLOW: Append model sin_or_cos_float_s
INFO-FLOW: Append model sqrt_fixed_32_32_s
INFO-FLOW: Append model calcSIFTDescriptor12
INFO-FLOW: Append model detect
INFO-FLOW: Append model match_511_s
INFO-FLOW: Append model compute
INFO-FLOW: Append model Result2Array2D_511_s
INFO-FLOW: Append model Result2Array2D_511_1
INFO-FLOW: Append model Array2D2Mat
INFO-FLOW: Append model Array2D2Mat_1
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model Mat2AXIvideo_1
INFO-FLOW: Append model SIFT2_Core
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: SIFT2_Core_fmul_3dEe SIFT2_Core_sitofpeOg Resize_mask_tablebkb Resize_one_half_tcud SIFT2_Core_fadd_3fYi SIFT2_Core_fdiv_3g8j SIFT2_Core_fpext_hbi SIFT2_Core_fcmp_3ibs SIFT2_Core_fexp_3jbC Filter2D16_LineBukbM SIFT2_Core_mac_muFfa SIFT2_Core_mul_muGfk pow_generic_floatyd2 pow_generic_floatzec pow_generic_floatAem pow_generic_floatBew pow_generic_floatCeG pow_generic_floatDeQ pow_generic_floatEe0 SIFT2_Core_mux_63VhK Filter2D_LineBuffHfu SIFT2_Core_uitofpXh4 SIFT2_Core_mux_83Yie SIFT2_Core_mux_83Zio buildGaussianPyraWhU SIFT2_Core_mux_63VhK_x SIFT2_Core_mux_83Zio_x SIFT2_Core_mux_83Zio_x SIFT2_Core_mux_83Zio_x SIFT2_Core_mux_83Zio_x SIFT2_Core_mux_83Zio_x SIFT2_Core_mux_320iy SIFT2_Core_mux_941iI SIFT2_Core_mux_534jc adjustLocalExtrem2iS adjustLocalExtrem3i2 SIFT2_Core_fsub_35jm calcOrientationHi6jw calcOrientationHi7jG calcOrientationHi8jQ SIFT2_Core_mux_63VhK_x_x findScaleSpaceExtbbk scaled_fixed2ieeebck scaled_fixed2ieee_c SIFT2_Core_mux_83Zio_x_x SIFT2_Core_mux_16bhl SIFT2_Core_mux_16bhl SIFT2_Core_mul_mubil SIFT2_Core_mul_mubjl sin_or_cos_float_bdk sin_or_cos_float_bek sin_or_cos_float_bfk sin_or_cos_float_bgk SIFT2_Core_fsqrt_bom SIFT2_Core_mul_mubpm calcSIFTDescriptobml calcSIFTDescriptobnm SIFT2_Core_sitofpbDo SIFT2_Core_flog_3bEo detect_base_val_V detect_gauss_pyr_bsm detect_gauss_pyr_btn detect_gauss_pyr_bxn SIFT2_Core_mac_mubFp SIFT2_Core_keypoibIp SIFT2_Core_keypoibKp SIFT2_Core_describSr fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d4_A fifo_w32_d4_A fifo_w1_d4_A fifo_w1_d4_A fifo_w1_d4_A fifo_w32_d4_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w7_d2_A fifo_w9_d2_A fifo_w8_d2_A fifo_w6_d2_A fifo_w9_d2_A start_for_Mat2ArrbWr start_for_Mat2ArrbXr start_for_Mat2AXIbYs start_for_Mat2AXIbZs SIFT2_Core_AXILiteS_s_axi Block_Mat_exit412_pr AXIvideo2Mat616 AXIvideo2Mat Mat2Array2D617 Mat2Array2D Resize getGaussianKernel Filter2D16 GaussianBlur15 pow_generic_float_s sqrt_fixed_32_16_s Filter2D GaussianBlur buildGaussianPyramid SubArray2D buildDoGPyramid solve_ap_fixed_s adjustLocalExtrema addsub_1 addsub addsub_2 atan2_generic_float_s atan2_cordic_float_s calcOrientationHist findScaleSpaceExtrem scaled_fixed2ieee sin_or_cos_float_s sqrt_fixed_32_32_s calcSIFTDescriptor12 detect match_511_s compute Result2Array2D_511_s Result2Array2D_511_1 Array2D2Mat Array2D2Mat_1 Mat2AXIvideo Mat2AXIvideo_1 SIFT2_Core
INFO-FLOW: To file: write model SIFT2_Core_fmul_3dEe
INFO-FLOW: To file: write model SIFT2_Core_sitofpeOg
INFO-FLOW: To file: write model Resize_mask_tablebkb
INFO-FLOW: To file: write model Resize_one_half_tcud
INFO-FLOW: To file: write model SIFT2_Core_fadd_3fYi
INFO-FLOW: To file: write model SIFT2_Core_fdiv_3g8j
INFO-FLOW: To file: write model SIFT2_Core_fpext_hbi
INFO-FLOW: To file: write model SIFT2_Core_fcmp_3ibs
INFO-FLOW: To file: write model SIFT2_Core_fexp_3jbC
INFO-FLOW: To file: write model Filter2D16_LineBukbM
INFO-FLOW: To file: write model SIFT2_Core_mac_muFfa
INFO-FLOW: To file: write model SIFT2_Core_mul_muGfk
INFO-FLOW: To file: write model pow_generic_floatyd2
INFO-FLOW: To file: write model pow_generic_floatzec
INFO-FLOW: To file: write model pow_generic_floatAem
INFO-FLOW: To file: write model pow_generic_floatBew
INFO-FLOW: To file: write model pow_generic_floatCeG
INFO-FLOW: To file: write model pow_generic_floatDeQ
INFO-FLOW: To file: write model pow_generic_floatEe0
INFO-FLOW: To file: write model SIFT2_Core_mux_63VhK
INFO-FLOW: To file: write model Filter2D_LineBuffHfu
INFO-FLOW: To file: write model SIFT2_Core_uitofpXh4
INFO-FLOW: To file: write model SIFT2_Core_mux_83Yie
INFO-FLOW: To file: write model SIFT2_Core_mux_83Zio
INFO-FLOW: To file: write model buildGaussianPyraWhU
INFO-FLOW: To file: write model SIFT2_Core_mux_63VhK_x
INFO-FLOW: To file: write model SIFT2_Core_mux_83Zio_x
INFO-FLOW: To file: write model SIFT2_Core_mux_83Zio_x
INFO-FLOW: To file: write model SIFT2_Core_mux_83Zio_x
INFO-FLOW: To file: write model SIFT2_Core_mux_83Zio_x
INFO-FLOW: To file: write model SIFT2_Core_mux_83Zio_x
INFO-FLOW: To file: write model SIFT2_Core_mux_320iy
INFO-FLOW: To file: write model SIFT2_Core_mux_941iI
INFO-FLOW: To file: write model SIFT2_Core_mux_534jc
INFO-FLOW: To file: write model adjustLocalExtrem2iS
INFO-FLOW: To file: write model adjustLocalExtrem3i2
INFO-FLOW: To file: write model SIFT2_Core_fsub_35jm
INFO-FLOW: To file: write model calcOrientationHi6jw
INFO-FLOW: To file: write model calcOrientationHi7jG
INFO-FLOW: To file: write model calcOrientationHi8jQ
INFO-FLOW: To file: write model SIFT2_Core_mux_63VhK_x_x
INFO-FLOW: To file: write model findScaleSpaceExtbbk
INFO-FLOW: To file: write model scaled_fixed2ieeebck
INFO-FLOW: To file: write model scaled_fixed2ieee_c
INFO-FLOW: To file: write model SIFT2_Core_mux_83Zio_x_x
INFO-FLOW: To file: write model SIFT2_Core_mux_16bhl
INFO-FLOW: To file: write model SIFT2_Core_mux_16bhl
INFO-FLOW: To file: write model SIFT2_Core_mul_mubil
INFO-FLOW: To file: write model SIFT2_Core_mul_mubjl
INFO-FLOW: To file: write model sin_or_cos_float_bdk
INFO-FLOW: To file: write model sin_or_cos_float_bek
INFO-FLOW: To file: write model sin_or_cos_float_bfk
INFO-FLOW: To file: write model sin_or_cos_float_bgk
INFO-FLOW: To file: write model SIFT2_Core_fsqrt_bom
INFO-FLOW: To file: write model SIFT2_Core_mul_mubpm
INFO-FLOW: To file: write model calcSIFTDescriptobml
INFO-FLOW: To file: write model calcSIFTDescriptobnm
INFO-FLOW: To file: write model SIFT2_Core_sitofpbDo
INFO-FLOW: To file: write model SIFT2_Core_flog_3bEo
INFO-FLOW: To file: write model detect_base_val_V
INFO-FLOW: To file: write model detect_gauss_pyr_bsm
INFO-FLOW: To file: write model detect_gauss_pyr_btn
INFO-FLOW: To file: write model detect_gauss_pyr_bxn
INFO-FLOW: To file: write model SIFT2_Core_mac_mubFp
INFO-FLOW: To file: write model SIFT2_Core_keypoibIp
INFO-FLOW: To file: write model SIFT2_Core_keypoibKp
INFO-FLOW: To file: write model SIFT2_Core_describSr
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w1_d4_A
INFO-FLOW: To file: write model fifo_w1_d4_A
INFO-FLOW: To file: write model fifo_w1_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w7_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model start_for_Mat2ArrbWr
INFO-FLOW: To file: write model start_for_Mat2ArrbXr
INFO-FLOW: To file: write model start_for_Mat2AXIbYs
INFO-FLOW: To file: write model start_for_Mat2AXIbZs
INFO-FLOW: To file: write model SIFT2_Core_AXILiteS_s_axi
INFO-FLOW: To file: write model Block_Mat_exit412_pr
INFO-FLOW: To file: write model AXIvideo2Mat616
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Mat2Array2D617
INFO-FLOW: To file: write model Mat2Array2D
INFO-FLOW: To file: write model Resize
INFO-FLOW: To file: write model getGaussianKernel
INFO-FLOW: To file: write model Filter2D16
INFO-FLOW: To file: write model GaussianBlur15
INFO-FLOW: To file: write model pow_generic_float_s
INFO-FLOW: To file: write model sqrt_fixed_32_16_s
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model GaussianBlur
INFO-FLOW: To file: write model buildGaussianPyramid
INFO-FLOW: To file: write model SubArray2D
INFO-FLOW: To file: write model buildDoGPyramid
INFO-FLOW: To file: write model solve_ap_fixed_s
INFO-FLOW: To file: write model adjustLocalExtrema
INFO-FLOW: To file: write model addsub_1
INFO-FLOW: To file: write model addsub
INFO-FLOW: To file: write model addsub_2
INFO-FLOW: To file: write model atan2_generic_float_s
INFO-FLOW: To file: write model atan2_cordic_float_s
INFO-FLOW: To file: write model calcOrientationHist
INFO-FLOW: To file: write model findScaleSpaceExtrem
INFO-FLOW: To file: write model scaled_fixed2ieee
INFO-FLOW: To file: write model sin_or_cos_float_s
INFO-FLOW: To file: write model sqrt_fixed_32_32_s
INFO-FLOW: To file: write model calcSIFTDescriptor12
INFO-FLOW: To file: write model detect
INFO-FLOW: To file: write model match_511_s
INFO-FLOW: To file: write model compute
INFO-FLOW: To file: write model Result2Array2D_511_s
INFO-FLOW: To file: write model Result2Array2D_511_1
INFO-FLOW: To file: write model Array2D2Mat
INFO-FLOW: To file: write model Array2D2Mat_1
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model Mat2AXIvideo_1
INFO-FLOW: To file: write model SIFT2_Core
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.102 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       ap_source done; 0.105 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Resize_mask_tablebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Resize_one_half_tcud_rom' using distributed ROMs.
Command       ap_source done; 0.135 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
Command       ap_source done; 0.151 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D16_LineBukbM_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatzec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatEe0_rom' using distributed ROMs.
Command       ap_source done; 0.322 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_LineBuffHfu_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'buildGaussianPyraWhU_ram (RAM)' using distributed RAMs.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'adjustLocalExtrem2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'adjustLocalExtrem3i2_rom' using distributed ROMs.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'calcOrientationHi6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcOrientationHi7jG_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcOrientationHi8jQ_ram (RAM)' using block RAMs.
Command       ap_source done; 0.108 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'findScaleSpaceExtbbk_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeebck_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_bdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_bfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_bgk_rom' using distributed ROMs.
Command       ap_source done; 0.24 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'calcSIFTDescriptobml_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'calcSIFTDescriptobnm_ram (RAM)' using block RAMs.
Command       ap_source done; 0.121 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'detect_base_val_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'detect_gauss_pyr_bsm_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'detect_gauss_pyr_btn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'detect_gauss_pyr_bxn_ram (RAM)' using block RAMs.
Command       ap_source done; 0.193 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'SIFT2_Core_src0_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SIFT2_Core_dst0_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SIFT2_Core_dst1_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SIFT2_Core_keypoibGp_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SIFT2_Core_keypoibIp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SIFT2_Core_keypoibKp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'SIFT2_Core_describSr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_src0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src1_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src1_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'descriptors0_length_s_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'descriptors1_length_s_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matches_length_c_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'thresh_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src0_rows_V_c36_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src0_cols_V_c37_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src1_rows_V_c38_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src1_cols_V_c39_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints0_length_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keypoints1_length_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matches_length_c40_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst0_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst0_rows_V_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst0_cols_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst1_cols_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrbWr_U(start_for_Mat2ArrbWr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrbXr_U(start_for_Mat2ArrbXr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIbYs_U(start_for_Mat2AXIbYs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIbZs_U(start_for_Mat2AXIbZs)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 1.343 sec.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.118 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.121 sec.
Command       ap_source done; 0.122 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
Command       ap_source done; 0.106 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
Command       ap_source done; 0.104 sec.
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.constraint.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.constraint.tcl 
Execute       sc_get_clocks SIFT2_Core 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_fdiv_5_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_fexp_3_full_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_flog_4_full_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_fsqrt_5_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_sitofp_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/impl/misc/SIFT2_Core_ap_uitofp_0_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:32 ; elapsed = 00:12:52 . Memory (MB): peak = 2817.098 ; gain = 2758.965
INFO: [SYSC 207-301] Generating SystemC RTL for SIFT2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for SIFT2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for SIFT2_Core.
Command     autosyn done; 518.367 sec.
Command   csynth_design done; 771.439 sec.
Command ap_source done; 771.728 sec.
Execute cleanup_all 
Command cleanup_all done; 0.785 sec.
INFO-FLOW: Workspace F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1 opened at Wed Dec 05 18:38:20 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.106 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.109 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.196 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.101 sec.
Command     ap_source done; 0.101 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
Command     ap_source done; 0.109 sec.
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Block_Mat_exit412_pr.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat616.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D617.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/getGaussianKernel.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D16.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur15.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_16_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildGaussianPyramid.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SubArray2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/buildDoGPyramid.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/solve_ap_fixed_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/adjustLocalExtrema.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/addsub_2.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_generic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/atan2_cordic_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcOrientationHist.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/findScaleSpaceExtrem.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/sqrt_fixed_32_32_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/calcSIFTDescriptor12.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/detect.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/match_511_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/compute.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_s.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Result2Array2D_511_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Array2D2Mat_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/Mat2AXIvideo_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/SIFT2_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/SIFT_2.0/SIFT/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 33.852 sec.
Command ap_source done; 34.052 sec.
Execute cleanup_all 
