// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_add_patch_111 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n_patches,
        n_patches_ap_vld,
        n_patches_read,
        patches_superpoints_0_address0,
        patches_superpoints_0_ce0,
        patches_superpoints_0_we0,
        patches_superpoints_0_d0,
        patches_superpoints_0_q0,
        patches_superpoints_1_address0,
        patches_superpoints_1_ce0,
        patches_superpoints_1_we0,
        patches_superpoints_1_d0,
        patches_superpoints_1_q0,
        patches_superpoints_2_address0,
        patches_superpoints_2_ce0,
        patches_superpoints_2_we0,
        patches_superpoints_2_d0,
        patches_superpoints_2_q0,
        patches_superpoints_3_address0,
        patches_superpoints_3_ce0,
        patches_superpoints_3_we0,
        patches_superpoints_3_d0,
        patches_superpoints_3_q0,
        patches_superpoints_4_address0,
        patches_superpoints_4_ce0,
        patches_superpoints_4_we0,
        patches_superpoints_4_d0,
        patches_superpoints_4_q0,
        patches_superpoints_5_address0,
        patches_superpoints_5_ce0,
        patches_superpoints_5_we0,
        patches_superpoints_5_d0,
        patches_superpoints_5_q0,
        patches_superpoints_6_address0,
        patches_superpoints_6_ce0,
        patches_superpoints_6_we0,
        patches_superpoints_6_d0,
        patches_superpoints_6_q0,
        patches_superpoints_7_address0,
        patches_superpoints_7_ce0,
        patches_superpoints_7_we0,
        patches_superpoints_7_d0,
        patches_superpoints_7_q0,
        patches_superpoints_8_address0,
        patches_superpoints_8_ce0,
        patches_superpoints_8_we0,
        patches_superpoints_8_d0,
        patches_superpoints_8_q0,
        patches_superpoints_9_address0,
        patches_superpoints_9_ce0,
        patches_superpoints_9_we0,
        patches_superpoints_9_d0,
        patches_superpoints_9_q0,
        patches_superpoints_10_address0,
        patches_superpoints_10_ce0,
        patches_superpoints_10_we0,
        patches_superpoints_10_d0,
        patches_superpoints_10_q0,
        patches_superpoints_11_address0,
        patches_superpoints_11_ce0,
        patches_superpoints_11_we0,
        patches_superpoints_11_d0,
        patches_superpoints_11_q0,
        patches_superpoints_12_address0,
        patches_superpoints_12_ce0,
        patches_superpoints_12_we0,
        patches_superpoints_12_d0,
        patches_superpoints_12_q0,
        patches_superpoints_13_address0,
        patches_superpoints_13_ce0,
        patches_superpoints_13_we0,
        patches_superpoints_13_d0,
        patches_superpoints_13_q0,
        patches_superpoints_14_address0,
        patches_superpoints_14_ce0,
        patches_superpoints_14_we0,
        patches_superpoints_14_d0,
        patches_superpoints_14_q0,
        patches_superpoints_15_address0,
        patches_superpoints_15_ce0,
        patches_superpoints_15_we0,
        patches_superpoints_15_d0,
        patches_superpoints_15_q0,
        patches_superpoints_16_address0,
        patches_superpoints_16_ce0,
        patches_superpoints_16_we0,
        patches_superpoints_16_d0,
        patches_superpoints_16_q0,
        patches_superpoints_17_address0,
        patches_superpoints_17_ce0,
        patches_superpoints_17_we0,
        patches_superpoints_17_d0,
        patches_superpoints_17_q0,
        patches_superpoints_18_address0,
        patches_superpoints_18_ce0,
        patches_superpoints_18_we0,
        patches_superpoints_18_d0,
        patches_superpoints_18_q0,
        patches_superpoints_19_address0,
        patches_superpoints_19_ce0,
        patches_superpoints_19_we0,
        patches_superpoints_19_d0,
        patches_superpoints_19_q0,
        patches_superpoints_20_address0,
        patches_superpoints_20_ce0,
        patches_superpoints_20_we0,
        patches_superpoints_20_d0,
        patches_superpoints_20_q0,
        patches_superpoints_21_address0,
        patches_superpoints_21_ce0,
        patches_superpoints_21_we0,
        patches_superpoints_21_d0,
        patches_superpoints_21_q0,
        patches_superpoints_22_address0,
        patches_superpoints_22_ce0,
        patches_superpoints_22_we0,
        patches_superpoints_22_d0,
        patches_superpoints_22_q0,
        patches_superpoints_23_address0,
        patches_superpoints_23_ce0,
        patches_superpoints_23_we0,
        patches_superpoints_23_d0,
        patches_superpoints_23_q0,
        patches_superpoints_24_address0,
        patches_superpoints_24_ce0,
        patches_superpoints_24_we0,
        patches_superpoints_24_d0,
        patches_superpoints_24_q0,
        patches_superpoints_25_address0,
        patches_superpoints_25_ce0,
        patches_superpoints_25_we0,
        patches_superpoints_25_d0,
        patches_superpoints_25_q0,
        patches_superpoints_26_address0,
        patches_superpoints_26_ce0,
        patches_superpoints_26_we0,
        patches_superpoints_26_d0,
        patches_superpoints_26_q0,
        patches_superpoints_27_address0,
        patches_superpoints_27_ce0,
        patches_superpoints_27_we0,
        patches_superpoints_27_d0,
        patches_superpoints_27_q0,
        patches_superpoints_28_address0,
        patches_superpoints_28_ce0,
        patches_superpoints_28_we0,
        patches_superpoints_28_d0,
        patches_superpoints_28_q0,
        patches_superpoints_29_address0,
        patches_superpoints_29_ce0,
        patches_superpoints_29_we0,
        patches_superpoints_29_d0,
        patches_superpoints_29_q0,
        patches_superpoints_30_address0,
        patches_superpoints_30_ce0,
        patches_superpoints_30_we0,
        patches_superpoints_30_d0,
        patches_superpoints_30_q0,
        patches_superpoints_31_address0,
        patches_superpoints_31_ce0,
        patches_superpoints_31_we0,
        patches_superpoints_31_d0,
        patches_superpoints_31_q0,
        patches_parameters_0_address0,
        patches_parameters_0_ce0,
        patches_parameters_0_we0,
        patches_parameters_0_d0,
        patches_parameters_1_address0,
        patches_parameters_1_ce0,
        patches_parameters_1_we0,
        patches_parameters_1_d0,
        patches_parameters_2_address0,
        patches_parameters_2_ce0,
        patches_parameters_2_we0,
        patches_parameters_2_d0,
        patches_parameters_3_address0,
        patches_parameters_3_ce0,
        patches_parameters_3_we0,
        patches_parameters_3_d0,
        patches_parameters_4_address0,
        patches_parameters_4_ce0,
        patches_parameters_4_we0,
        patches_parameters_4_d0,
        patches_parameters_4_q0,
        wp_superpoints_address0,
        wp_superpoints_ce0,
        wp_superpoints_q0,
        wp_superpoints_address1,
        wp_superpoints_ce1,
        wp_superpoints_q1,
        wp_superpoints1_address0,
        wp_superpoints1_ce0,
        wp_superpoints1_q0,
        wp_superpoints1_address1,
        wp_superpoints1_ce1,
        wp_superpoints1_q1,
        wp_superpoints2_address0,
        wp_superpoints2_ce0,
        wp_superpoints2_q0,
        wp_superpoints2_address1,
        wp_superpoints2_ce1,
        wp_superpoints2_q1,
        wp_superpoints3_address0,
        wp_superpoints3_ce0,
        wp_superpoints3_q0,
        wp_superpoints3_address1,
        wp_superpoints3_ce1,
        wp_superpoints3_q1,
        wp_superpoints4_address0,
        wp_superpoints4_ce0,
        wp_superpoints4_q0,
        wp_superpoints4_address1,
        wp_superpoints4_ce1,
        wp_superpoints4_q1,
        wp_parameters_address0,
        wp_parameters_ce0,
        wp_parameters_q0,
        wp_parameters5_address0,
        wp_parameters5_ce0,
        wp_parameters5_q0,
        wp_parameters6_address0,
        wp_parameters6_ce0,
        wp_parameters6_q0,
        wp_parameters7_address0,
        wp_parameters7_ce0,
        wp_parameters7_q0,
        wp_parameters8_address0,
        wp_parameters8_ce0,
        wp_parameters8_q0
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_pp1_stage0 = 16'd128;
parameter    ap_ST_fsm_state10 = 16'd256;
parameter    ap_ST_fsm_pp2_stage0 = 16'd512;
parameter    ap_ST_fsm_state13 = 16'd1024;
parameter    ap_ST_fsm_state14 = 16'd2048;
parameter    ap_ST_fsm_pp3_stage0 = 16'd4096;
parameter    ap_ST_fsm_state17 = 16'd8192;
parameter    ap_ST_fsm_pp4_stage0 = 16'd16384;
parameter    ap_ST_fsm_state20 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] n_patches;
output   n_patches_ap_vld;
input  [31:0] n_patches_read;
output  [9:0] patches_superpoints_0_address0;
output   patches_superpoints_0_ce0;
output   patches_superpoints_0_we0;
output  [63:0] patches_superpoints_0_d0;
input  [63:0] patches_superpoints_0_q0;
output  [9:0] patches_superpoints_1_address0;
output   patches_superpoints_1_ce0;
output   patches_superpoints_1_we0;
output  [63:0] patches_superpoints_1_d0;
input  [63:0] patches_superpoints_1_q0;
output  [9:0] patches_superpoints_2_address0;
output   patches_superpoints_2_ce0;
output   patches_superpoints_2_we0;
output  [63:0] patches_superpoints_2_d0;
input  [63:0] patches_superpoints_2_q0;
output  [9:0] patches_superpoints_3_address0;
output   patches_superpoints_3_ce0;
output   patches_superpoints_3_we0;
output  [63:0] patches_superpoints_3_d0;
input  [63:0] patches_superpoints_3_q0;
output  [9:0] patches_superpoints_4_address0;
output   patches_superpoints_4_ce0;
output   patches_superpoints_4_we0;
output  [63:0] patches_superpoints_4_d0;
input  [63:0] patches_superpoints_4_q0;
output  [9:0] patches_superpoints_5_address0;
output   patches_superpoints_5_ce0;
output   patches_superpoints_5_we0;
output  [63:0] patches_superpoints_5_d0;
input  [63:0] patches_superpoints_5_q0;
output  [9:0] patches_superpoints_6_address0;
output   patches_superpoints_6_ce0;
output   patches_superpoints_6_we0;
output  [63:0] patches_superpoints_6_d0;
input  [63:0] patches_superpoints_6_q0;
output  [9:0] patches_superpoints_7_address0;
output   patches_superpoints_7_ce0;
output   patches_superpoints_7_we0;
output  [63:0] patches_superpoints_7_d0;
input  [63:0] patches_superpoints_7_q0;
output  [9:0] patches_superpoints_8_address0;
output   patches_superpoints_8_ce0;
output   patches_superpoints_8_we0;
output  [63:0] patches_superpoints_8_d0;
input  [63:0] patches_superpoints_8_q0;
output  [9:0] patches_superpoints_9_address0;
output   patches_superpoints_9_ce0;
output   patches_superpoints_9_we0;
output  [63:0] patches_superpoints_9_d0;
input  [63:0] patches_superpoints_9_q0;
output  [9:0] patches_superpoints_10_address0;
output   patches_superpoints_10_ce0;
output   patches_superpoints_10_we0;
output  [63:0] patches_superpoints_10_d0;
input  [63:0] patches_superpoints_10_q0;
output  [9:0] patches_superpoints_11_address0;
output   patches_superpoints_11_ce0;
output   patches_superpoints_11_we0;
output  [63:0] patches_superpoints_11_d0;
input  [63:0] patches_superpoints_11_q0;
output  [9:0] patches_superpoints_12_address0;
output   patches_superpoints_12_ce0;
output   patches_superpoints_12_we0;
output  [63:0] patches_superpoints_12_d0;
input  [63:0] patches_superpoints_12_q0;
output  [9:0] patches_superpoints_13_address0;
output   patches_superpoints_13_ce0;
output   patches_superpoints_13_we0;
output  [63:0] patches_superpoints_13_d0;
input  [63:0] patches_superpoints_13_q0;
output  [9:0] patches_superpoints_14_address0;
output   patches_superpoints_14_ce0;
output   patches_superpoints_14_we0;
output  [63:0] patches_superpoints_14_d0;
input  [63:0] patches_superpoints_14_q0;
output  [9:0] patches_superpoints_15_address0;
output   patches_superpoints_15_ce0;
output   patches_superpoints_15_we0;
output  [63:0] patches_superpoints_15_d0;
input  [63:0] patches_superpoints_15_q0;
output  [9:0] patches_superpoints_16_address0;
output   patches_superpoints_16_ce0;
output   patches_superpoints_16_we0;
output  [63:0] patches_superpoints_16_d0;
input  [63:0] patches_superpoints_16_q0;
output  [9:0] patches_superpoints_17_address0;
output   patches_superpoints_17_ce0;
output   patches_superpoints_17_we0;
output  [63:0] patches_superpoints_17_d0;
input  [63:0] patches_superpoints_17_q0;
output  [9:0] patches_superpoints_18_address0;
output   patches_superpoints_18_ce0;
output   patches_superpoints_18_we0;
output  [63:0] patches_superpoints_18_d0;
input  [63:0] patches_superpoints_18_q0;
output  [9:0] patches_superpoints_19_address0;
output   patches_superpoints_19_ce0;
output   patches_superpoints_19_we0;
output  [63:0] patches_superpoints_19_d0;
input  [63:0] patches_superpoints_19_q0;
output  [9:0] patches_superpoints_20_address0;
output   patches_superpoints_20_ce0;
output   patches_superpoints_20_we0;
output  [63:0] patches_superpoints_20_d0;
input  [63:0] patches_superpoints_20_q0;
output  [9:0] patches_superpoints_21_address0;
output   patches_superpoints_21_ce0;
output   patches_superpoints_21_we0;
output  [63:0] patches_superpoints_21_d0;
input  [63:0] patches_superpoints_21_q0;
output  [9:0] patches_superpoints_22_address0;
output   patches_superpoints_22_ce0;
output   patches_superpoints_22_we0;
output  [63:0] patches_superpoints_22_d0;
input  [63:0] patches_superpoints_22_q0;
output  [9:0] patches_superpoints_23_address0;
output   patches_superpoints_23_ce0;
output   patches_superpoints_23_we0;
output  [63:0] patches_superpoints_23_d0;
input  [63:0] patches_superpoints_23_q0;
output  [9:0] patches_superpoints_24_address0;
output   patches_superpoints_24_ce0;
output   patches_superpoints_24_we0;
output  [63:0] patches_superpoints_24_d0;
input  [63:0] patches_superpoints_24_q0;
output  [9:0] patches_superpoints_25_address0;
output   patches_superpoints_25_ce0;
output   patches_superpoints_25_we0;
output  [63:0] patches_superpoints_25_d0;
input  [63:0] patches_superpoints_25_q0;
output  [9:0] patches_superpoints_26_address0;
output   patches_superpoints_26_ce0;
output   patches_superpoints_26_we0;
output  [63:0] patches_superpoints_26_d0;
input  [63:0] patches_superpoints_26_q0;
output  [9:0] patches_superpoints_27_address0;
output   patches_superpoints_27_ce0;
output   patches_superpoints_27_we0;
output  [63:0] patches_superpoints_27_d0;
input  [63:0] patches_superpoints_27_q0;
output  [9:0] patches_superpoints_28_address0;
output   patches_superpoints_28_ce0;
output   patches_superpoints_28_we0;
output  [63:0] patches_superpoints_28_d0;
input  [63:0] patches_superpoints_28_q0;
output  [9:0] patches_superpoints_29_address0;
output   patches_superpoints_29_ce0;
output   patches_superpoints_29_we0;
output  [63:0] patches_superpoints_29_d0;
input  [63:0] patches_superpoints_29_q0;
output  [9:0] patches_superpoints_30_address0;
output   patches_superpoints_30_ce0;
output   patches_superpoints_30_we0;
output  [63:0] patches_superpoints_30_d0;
input  [63:0] patches_superpoints_30_q0;
output  [9:0] patches_superpoints_31_address0;
output   patches_superpoints_31_ce0;
output   patches_superpoints_31_we0;
output  [63:0] patches_superpoints_31_d0;
input  [63:0] patches_superpoints_31_q0;
output  [9:0] patches_parameters_0_address0;
output   patches_parameters_0_ce0;
output   patches_parameters_0_we0;
output  [63:0] patches_parameters_0_d0;
output  [9:0] patches_parameters_1_address0;
output   patches_parameters_1_ce0;
output   patches_parameters_1_we0;
output  [63:0] patches_parameters_1_d0;
output  [9:0] patches_parameters_2_address0;
output   patches_parameters_2_ce0;
output   patches_parameters_2_we0;
output  [63:0] patches_parameters_2_d0;
output  [9:0] patches_parameters_3_address0;
output   patches_parameters_3_ce0;
output   patches_parameters_3_we0;
output  [63:0] patches_parameters_3_d0;
output  [9:0] patches_parameters_4_address0;
output   patches_parameters_4_ce0;
output   patches_parameters_4_we0;
output  [63:0] patches_parameters_4_d0;
input  [63:0] patches_parameters_4_q0;
output  [7:0] wp_superpoints_address0;
output   wp_superpoints_ce0;
input  [63:0] wp_superpoints_q0;
output  [7:0] wp_superpoints_address1;
output   wp_superpoints_ce1;
input  [63:0] wp_superpoints_q1;
output  [7:0] wp_superpoints1_address0;
output   wp_superpoints1_ce0;
input  [63:0] wp_superpoints1_q0;
output  [7:0] wp_superpoints1_address1;
output   wp_superpoints1_ce1;
input  [63:0] wp_superpoints1_q1;
output  [7:0] wp_superpoints2_address0;
output   wp_superpoints2_ce0;
input  [63:0] wp_superpoints2_q0;
output  [7:0] wp_superpoints2_address1;
output   wp_superpoints2_ce1;
input  [63:0] wp_superpoints2_q1;
output  [7:0] wp_superpoints3_address0;
output   wp_superpoints3_ce0;
input  [63:0] wp_superpoints3_q0;
output  [7:0] wp_superpoints3_address1;
output   wp_superpoints3_ce1;
input  [63:0] wp_superpoints3_q1;
output  [7:0] wp_superpoints4_address0;
output   wp_superpoints4_ce0;
input  [63:0] wp_superpoints4_q0;
output  [7:0] wp_superpoints4_address1;
output   wp_superpoints4_ce1;
input  [63:0] wp_superpoints4_q1;
output  [4:0] wp_parameters_address0;
output   wp_parameters_ce0;
input  [63:0] wp_parameters_q0;
output  [4:0] wp_parameters5_address0;
output   wp_parameters5_ce0;
input  [0:0] wp_parameters5_q0;
output  [4:0] wp_parameters6_address0;
output   wp_parameters6_ce0;
input  [63:0] wp_parameters6_q0;
output  [4:0] wp_parameters7_address0;
output   wp_parameters7_ce0;
input  [0:0] wp_parameters7_q0;
output  [4:0] wp_parameters8_address0;
output   wp_parameters8_ce0;
input  [63:0] wp_parameters8_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] n_patches;
reg n_patches_ap_vld;
reg[9:0] patches_superpoints_0_address0;
reg patches_superpoints_0_ce0;
reg patches_superpoints_0_we0;
reg[63:0] patches_superpoints_0_d0;
reg[9:0] patches_superpoints_1_address0;
reg patches_superpoints_1_ce0;
reg patches_superpoints_1_we0;
reg[9:0] patches_superpoints_2_address0;
reg patches_superpoints_2_ce0;
reg patches_superpoints_2_we0;
reg[9:0] patches_superpoints_3_address0;
reg patches_superpoints_3_ce0;
reg patches_superpoints_3_we0;
reg[9:0] patches_superpoints_4_address0;
reg patches_superpoints_4_ce0;
reg patches_superpoints_4_we0;
reg[9:0] patches_superpoints_5_address0;
reg patches_superpoints_5_ce0;
reg patches_superpoints_5_we0;
reg[9:0] patches_superpoints_6_address0;
reg patches_superpoints_6_ce0;
reg patches_superpoints_6_we0;
reg[9:0] patches_superpoints_7_address0;
reg patches_superpoints_7_ce0;
reg patches_superpoints_7_we0;
reg[9:0] patches_superpoints_8_address0;
reg patches_superpoints_8_ce0;
reg patches_superpoints_8_we0;
reg[9:0] patches_superpoints_9_address0;
reg patches_superpoints_9_ce0;
reg patches_superpoints_9_we0;
reg[9:0] patches_superpoints_10_address0;
reg patches_superpoints_10_ce0;
reg patches_superpoints_10_we0;
reg[9:0] patches_superpoints_11_address0;
reg patches_superpoints_11_ce0;
reg patches_superpoints_11_we0;
reg[9:0] patches_superpoints_12_address0;
reg patches_superpoints_12_ce0;
reg patches_superpoints_12_we0;
reg[9:0] patches_superpoints_13_address0;
reg patches_superpoints_13_ce0;
reg patches_superpoints_13_we0;
reg[9:0] patches_superpoints_14_address0;
reg patches_superpoints_14_ce0;
reg patches_superpoints_14_we0;
reg[9:0] patches_superpoints_15_address0;
reg patches_superpoints_15_ce0;
reg patches_superpoints_15_we0;
reg[9:0] patches_superpoints_16_address0;
reg patches_superpoints_16_ce0;
reg patches_superpoints_16_we0;
reg[9:0] patches_superpoints_17_address0;
reg patches_superpoints_17_ce0;
reg patches_superpoints_17_we0;
reg[9:0] patches_superpoints_18_address0;
reg patches_superpoints_18_ce0;
reg patches_superpoints_18_we0;
reg[9:0] patches_superpoints_19_address0;
reg patches_superpoints_19_ce0;
reg patches_superpoints_19_we0;
reg[9:0] patches_superpoints_20_address0;
reg patches_superpoints_20_ce0;
reg patches_superpoints_20_we0;
reg[9:0] patches_superpoints_21_address0;
reg patches_superpoints_21_ce0;
reg patches_superpoints_21_we0;
reg[9:0] patches_superpoints_22_address0;
reg patches_superpoints_22_ce0;
reg patches_superpoints_22_we0;
reg[9:0] patches_superpoints_23_address0;
reg patches_superpoints_23_ce0;
reg patches_superpoints_23_we0;
reg[9:0] patches_superpoints_24_address0;
reg patches_superpoints_24_ce0;
reg patches_superpoints_24_we0;
reg[9:0] patches_superpoints_25_address0;
reg patches_superpoints_25_ce0;
reg patches_superpoints_25_we0;
reg[9:0] patches_superpoints_26_address0;
reg patches_superpoints_26_ce0;
reg patches_superpoints_26_we0;
reg[9:0] patches_superpoints_27_address0;
reg patches_superpoints_27_ce0;
reg patches_superpoints_27_we0;
reg[9:0] patches_superpoints_28_address0;
reg patches_superpoints_28_ce0;
reg patches_superpoints_28_we0;
reg[9:0] patches_superpoints_29_address0;
reg patches_superpoints_29_ce0;
reg patches_superpoints_29_we0;
reg[9:0] patches_superpoints_30_address0;
reg patches_superpoints_30_ce0;
reg patches_superpoints_30_we0;
reg[9:0] patches_superpoints_31_address0;
reg patches_superpoints_31_ce0;
reg patches_superpoints_31_we0;
reg[9:0] patches_parameters_0_address0;
reg patches_parameters_0_ce0;
reg patches_parameters_0_we0;
reg[63:0] patches_parameters_0_d0;
reg[9:0] patches_parameters_1_address0;
reg patches_parameters_1_ce0;
reg patches_parameters_1_we0;
reg[63:0] patches_parameters_1_d0;
reg[9:0] patches_parameters_2_address0;
reg patches_parameters_2_ce0;
reg patches_parameters_2_we0;
reg[63:0] patches_parameters_2_d0;
reg[9:0] patches_parameters_3_address0;
reg patches_parameters_3_ce0;
reg patches_parameters_3_we0;
reg[63:0] patches_parameters_3_d0;
reg[9:0] patches_parameters_4_address0;
reg patches_parameters_4_ce0;
reg patches_parameters_4_we0;
reg[63:0] patches_parameters_4_d0;
reg[7:0] wp_superpoints_address0;
reg wp_superpoints_ce0;
reg[7:0] wp_superpoints_address1;
reg wp_superpoints_ce1;
reg[7:0] wp_superpoints1_address0;
reg wp_superpoints1_ce0;
reg[7:0] wp_superpoints1_address1;
reg wp_superpoints1_ce1;
reg[7:0] wp_superpoints2_address0;
reg wp_superpoints2_ce0;
reg[7:0] wp_superpoints2_address1;
reg wp_superpoints2_ce1;
reg[7:0] wp_superpoints3_address0;
reg wp_superpoints3_ce0;
reg[7:0] wp_superpoints3_address1;
reg wp_superpoints3_ce1;
reg[7:0] wp_superpoints4_address0;
reg wp_superpoints4_ce0;
reg[7:0] wp_superpoints4_address1;
reg wp_superpoints4_ce1;
reg[4:0] wp_parameters_address0;
reg wp_parameters_ce0;
reg[4:0] wp_parameters5_address0;
reg wp_parameters5_ce0;
reg[4:0] wp_parameters6_address0;
reg wp_parameters6_ce0;
reg[4:0] wp_parameters7_address0;
reg wp_parameters7_ce0;
reg[4:0] wp_parameters8_address0;
reg wp_parameters8_ce0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten104_reg_1869;
reg   [2:0] a_16_reg_1880;
reg   [7:0] indvar_flatten80_reg_1891;
reg   [1:0] b_19_reg_1902;
reg   [6:0] indvar_flatten66_reg_1913;
reg   [4:0] c_19_reg_1924;
reg   [1:0] d_11_reg_1935;
reg   [6:0] indvar_flatten126_reg_1946;
reg   [2:0] a_17_reg_1957;
reg   [5:0] indvar_flatten112_reg_1968;
reg   [2:0] b_20_reg_1979;
reg   [2:0] c_20_reg_1990;
reg   [9:0] indvar_flatten37_reg_2001;
reg   [2:0] a_reg_2012;
reg   [7:0] indvar_flatten13_reg_2023;
reg   [1:0] b_reg_2034;
reg   [6:0] indvar_flatten_reg_2045;
reg   [4:0] c_reg_2056;
reg   [1:0] d_reg_2067;
reg   [6:0] indvar_flatten58_reg_2078;
reg   [2:0] a_15_reg_2089;
reg   [5:0] indvar_flatten44_reg_2100;
reg   [2:0] b_18_reg_2111;
reg   [2:0] c_18_reg_2122;
wire   [31:0] n_patches_read_8_read_fu_320_p2;
wire   [0:0] icmp_ln295_fu_2133_p2;
reg   [0:0] icmp_ln295_reg_3649;
wire   [31:0] empty_161_fu_2194_p1;
reg   [31:0] empty_161_reg_3658;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln333_fu_2198_p2;
reg   [0:0] icmp_ln333_reg_3663;
reg   [63:0] wp_superpoints_load_reg_3667;
wire    ap_CS_fsm_state3;
reg   [63:0] wp_superpoints1_load_reg_3672;
reg   [63:0] wp_superpoints2_load_reg_3677;
reg   [63:0] wp_superpoints3_load_reg_3682;
reg   [63:0] wp_superpoints4_load_reg_3687;
reg   [63:0] wp_superpoints_load_5_reg_3692;
reg   [63:0] wp_superpoints1_load_5_reg_3697;
reg   [63:0] wp_superpoints2_load_5_reg_3702;
reg   [63:0] wp_superpoints3_load_5_reg_3707;
reg   [63:0] wp_superpoints4_load_5_reg_3712;
wire   [0:0] icmp_ln333_2_fu_2208_p2;
reg   [0:0] icmp_ln333_2_reg_3717;
wire    ap_CS_fsm_state4;
wire   [30:0] add_ln333_fu_2213_p2;
reg   [30:0] add_ln333_reg_3721;
wire   [2:0] trunc_ln335_fu_2219_p1;
reg   [2:0] trunc_ln335_reg_3726;
reg   [9:0] patches_superpoints_0_addr_9_reg_3737;
reg   [9:0] patches_superpoints_1_addr_8_reg_3747;
reg   [9:0] patches_superpoints_2_addr_8_reg_3757;
reg   [9:0] patches_superpoints_3_addr_8_reg_3767;
reg   [9:0] patches_superpoints_4_addr_8_reg_3777;
reg   [9:0] patches_superpoints_5_addr_8_reg_3787;
reg   [9:0] patches_superpoints_6_addr_8_reg_3797;
reg   [9:0] patches_superpoints_7_addr_8_reg_3807;
reg   [9:0] patches_superpoints_8_addr_8_reg_3817;
reg   [9:0] patches_superpoints_9_addr_8_reg_3827;
reg   [9:0] patches_superpoints_10_addr_8_reg_3837;
reg   [9:0] patches_superpoints_11_addr_8_reg_3847;
reg   [9:0] patches_superpoints_12_addr_8_reg_3857;
reg   [9:0] patches_superpoints_13_addr_8_reg_3867;
reg   [9:0] patches_superpoints_14_addr_8_reg_3877;
reg   [9:0] patches_superpoints_15_addr_8_reg_3887;
reg   [9:0] patches_superpoints_16_addr_8_reg_3897;
reg   [9:0] patches_superpoints_17_addr_8_reg_3907;
reg   [9:0] patches_superpoints_18_addr_8_reg_3917;
reg   [9:0] patches_superpoints_19_addr_8_reg_3927;
reg   [9:0] patches_superpoints_20_addr_8_reg_3937;
reg   [9:0] patches_superpoints_21_addr_8_reg_3947;
reg   [9:0] patches_superpoints_22_addr_8_reg_3957;
reg   [9:0] patches_superpoints_23_addr_8_reg_3967;
reg   [9:0] patches_superpoints_24_addr_8_reg_3977;
reg   [9:0] patches_superpoints_25_addr_8_reg_3987;
reg   [9:0] patches_superpoints_26_addr_8_reg_3997;
reg   [9:0] patches_superpoints_27_addr_8_reg_4007;
reg   [9:0] patches_superpoints_28_addr_8_reg_4017;
reg   [9:0] patches_superpoints_29_addr_8_reg_4027;
reg   [9:0] patches_superpoints_30_addr_9_reg_4037;
reg   [9:0] patches_superpoints_31_addr_13_reg_4047;
wire   [0:0] icmp_ln335_fu_2343_p2;
reg   [0:0] icmp_ln335_reg_4052;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln346_fu_2374_p2;
reg   [0:0] icmp_ln346_reg_4059;
wire    ap_CS_fsm_state7;
wire   [34:0] zext_ln348_fu_2387_p1;
reg   [34:0] zext_ln348_reg_4063;
wire   [9:0] add_ln348_3_fu_2391_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state8_pp1_stage0_iter0;
wire    ap_block_state9_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln348_fu_2397_p2;
reg   [0:0] icmp_ln348_reg_4073;
wire   [2:0] select_ln348_3_fu_2423_p3;
reg   [2:0] select_ln348_3_reg_4077;
wire   [1:0] select_ln350_5_fu_2507_p3;
reg   [1:0] select_ln350_5_reg_4083;
wire   [4:0] select_ln352_5_fu_2593_p3;
reg   [4:0] select_ln352_5_reg_4088;
wire   [9:0] add_ln356_11_fu_2669_p2;
reg   [9:0] add_ln356_11_reg_4093;
wire   [1:0] add_ln354_fu_2690_p2;
wire   [6:0] select_ln352_6_fu_2702_p3;
wire   [7:0] select_ln350_6_fu_2716_p3;
wire   [6:0] add_ln362_3_fu_2806_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state11_pp2_stage0_iter0;
wire    ap_block_state12_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln362_fu_2812_p2;
reg   [0:0] icmp_ln362_reg_4143;
wire   [2:0] select_ln362_3_fu_2856_p3;
reg   [2:0] select_ln362_3_reg_4147;
wire   [2:0] select_ln364_fu_2876_p3;
reg   [2:0] select_ln364_reg_4153;
wire   [2:0] select_ln364_5_fu_2884_p3;
reg   [2:0] select_ln364_5_reg_4158;
wire   [2:0] add_ln366_fu_2941_p2;
wire   [5:0] select_ln364_6_fu_2953_p3;
wire   [9:0] add_ln298_3_fu_3051_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state15_pp3_stage0_iter0;
wire    ap_block_state16_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [0:0] icmp_ln298_fu_3057_p2;
reg   [0:0] icmp_ln298_reg_4204;
wire   [2:0] select_ln298_3_fu_3083_p3;
reg   [2:0] select_ln298_3_reg_4208;
wire   [1:0] select_ln300_5_fu_3167_p3;
reg   [1:0] select_ln300_5_reg_4214;
wire   [4:0] select_ln302_5_fu_3253_p3;
reg   [4:0] select_ln302_5_reg_4219;
wire   [9:0] add_ln306_11_fu_3329_p2;
reg   [9:0] add_ln306_11_reg_4224;
wire   [1:0] add_ln304_fu_3350_p2;
wire   [6:0] select_ln302_6_fu_3362_p3;
wire   [7:0] select_ln300_6_fu_3376_p3;
wire   [6:0] add_ln312_3_fu_3404_p2;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state18_pp4_stage0_iter0;
wire    ap_block_state19_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [0:0] icmp_ln312_fu_3410_p2;
reg   [0:0] icmp_ln312_reg_4274;
wire   [2:0] select_ln312_3_fu_3454_p3;
reg   [2:0] select_ln312_3_reg_4278;
wire   [2:0] select_ln314_5_fu_3482_p3;
reg   [2:0] select_ln314_5_reg_4284;
reg   [9:0] patches_parameters_0_addr_reg_4289;
reg   [9:0] patches_parameters_1_addr_reg_4294;
reg   [9:0] patches_parameters_2_addr_reg_4299;
reg   [9:0] patches_parameters_3_addr_reg_4304;
reg   [9:0] patches_parameters_4_addr_5_reg_4309;
wire   [2:0] add_ln316_fu_3544_p2;
wire   [5:0] select_ln314_6_fu_3556_p3;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state8;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state10;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state11;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state15;
reg    ap_enable_reg_pp3_iter1;
wire    ap_CS_fsm_state17;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state18;
reg    ap_enable_reg_pp4_iter1;
reg   [30:0] i_reg_1656;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln336_fu_2359_p2;
reg   [63:0] ap_phi_mux_empty_162_phi_fu_1670_p64;
reg   [63:0] ap_phi_mux_empty_163_phi_fu_1771_p64;
reg   [2:0] ap_phi_mux_a_16_phi_fu_1884_p4;
wire    ap_block_pp1_stage0;
reg   [1:0] ap_phi_mux_b_19_phi_fu_1906_p4;
reg   [4:0] ap_phi_mux_c_19_phi_fu_1928_p4;
reg   [2:0] ap_phi_mux_a_17_phi_fu_1961_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_b_20_phi_fu_1983_p4;
reg   [2:0] ap_phi_mux_a_phi_fu_2016_p4;
wire    ap_block_pp3_stage0;
reg   [1:0] ap_phi_mux_b_phi_fu_2038_p4;
reg   [4:0] ap_phi_mux_c_phi_fu_2060_p4;
reg   [2:0] ap_phi_mux_a_15_phi_fu_2093_p4;
wire    ap_block_pp4_stage0;
reg   [2:0] ap_phi_mux_b_18_phi_fu_2115_p4;
wire   [63:0] p_cast_fu_2189_p1;
wire   [63:0] zext_ln335_fu_2255_p1;
wire   [63:0] zext_ln336_fu_2297_p1;
wire   [63:0] zext_ln356_21_fu_2681_p1;
wire   [63:0] zext_ln356_20_fu_2724_p1;
wire   [63:0] zext_ln368_24_fu_2932_p1;
wire   [63:0] zext_ln368_23_fu_3008_p1;
wire   [63:0] zext_ln306_21_fu_3341_p1;
wire   [63:0] zext_ln306_20_fu_3384_p1;
wire   [63:0] zext_ln318_13_fu_3530_p1;
wire   [31:0] add_ln376_fu_3045_p2;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire   [63:0] tmp_130_fu_3025_p7;
wire   [63:0] tmp_127_fu_3572_p7;
wire   [63:0] tmp_129_fu_2759_p7;
wire   [63:0] tmp_s_fu_3388_p7;
wire   [31:0] sub_fu_2139_p2;
wire   [33:0] tmp_154_fu_2145_p3;
wire   [33:0] empty_157_fu_2153_p2;
wire   [6:0] empty_158_fu_2159_p1;
wire   [8:0] empty_159_fu_2171_p1;
wire   [9:0] p_shl7_cast_fu_2163_p3;
wire   [9:0] p_shl8_cast_fu_2175_p3;
wire   [9:0] empty_160_fu_2183_p2;
wire   [31:0] i_cast_fu_2204_p1;
wire   [5:0] trunc_ln335_3_fu_2231_p1;
wire   [9:0] tmp_347_cast_fu_2223_p3;
wire   [9:0] tmp_348_cast_fu_2235_p3;
wire   [9:0] add_ln335_fu_2243_p2;
wire   [9:0] add_ln335_3_fu_2249_p2;
wire   [9:0] add_ln336_fu_2291_p2;
wire   [63:0] tmp_fu_2333_p7;
wire   [63:0] tmp_128_fu_2349_p7;
wire   [26:0] tmp_213_fu_2365_p4;
wire   [33:0] tmp_156_fu_2380_p3;
wire   [0:0] icmp_ln350_fu_2409_p2;
wire   [2:0] add_ln348_fu_2403_p2;
wire   [4:0] tmp_157_fu_2435_p3;
wire   [5:0] zext_ln356_15_fu_2443_p1;
wire   [5:0] zext_ln356_fu_2431_p1;
wire   [5:0] sub_ln356_fu_2447_p2;
wire   [0:0] icmp_ln354_fu_2463_p2;
wire   [0:0] xor_ln348_fu_2457_p2;
wire   [0:0] icmp_ln352_fu_2475_p2;
wire   [1:0] select_ln348_fu_2415_p3;
wire   [0:0] and_ln348_3_fu_2481_p2;
wire   [0:0] or_ln350_fu_2493_p2;
wire   [1:0] add_ln350_fu_2487_p2;
wire  signed [6:0] sext_ln350_fu_2453_p1;
wire   [6:0] zext_ln356_16_fu_2515_p1;
wire   [6:0] add_ln356_fu_2519_p2;
wire   [10:0] tmp_214_fu_2525_p3;
wire   [5:0] tmp_215_fu_2537_p3;
wire   [0:0] xor_ln350_fu_2549_p2;
wire   [0:0] and_ln348_fu_2469_p2;
wire   [0:0] or_ln350_3_fu_2555_p2;
wire   [4:0] select_ln350_fu_2499_p3;
wire   [0:0] and_ln350_fu_2561_p2;
wire   [0:0] or_ln352_fu_2573_p2;
wire   [0:0] or_ln352_3_fu_2579_p2;
wire   [4:0] add_ln352_fu_2567_p2;
wire  signed [61:0] sext_ln356_fu_2533_p1;
wire   [61:0] zext_ln356_17_fu_2601_p1;
wire   [61:0] add_ln356_9_fu_2605_p2;
wire   [7:0] trunc_ln356_7_fu_2615_p1;
wire   [9:0] p_shl12_cast_fu_2619_p3;
wire   [9:0] trunc_ln356_fu_2611_p1;
wire   [61:0] zext_ln352_fu_2545_p1;
wire   [61:0] add_ln356_10_fu_2633_p2;
wire   [5:0] trunc_ln356_9_fu_2643_p1;
wire   [7:0] p_shl11_cast_fu_2647_p3;
wire   [7:0] trunc_ln356_8_fu_2639_p1;
wire   [1:0] select_ln352_fu_2585_p3;
wire   [9:0] sub_ln356_5_fu_2627_p2;
wire   [9:0] zext_ln356_19_fu_2665_p1;
wire   [7:0] sub_ln356_6_fu_2655_p2;
wire   [7:0] zext_ln356_18_fu_2661_p1;
wire   [7:0] add_ln356_12_fu_2675_p2;
wire   [6:0] add_ln352_3_fu_2696_p2;
wire   [7:0] add_ln350_3_fu_2710_p2;
wire   [0:0] icmp_ln364_fu_2824_p2;
wire   [0:0] icmp_ln366_fu_2844_p2;
wire   [0:0] xor_ln362_fu_2838_p2;
wire   [2:0] add_ln362_fu_2818_p2;
wire   [2:0] select_ln362_fu_2830_p3;
wire   [0:0] and_ln362_fu_2850_p2;
wire   [0:0] or_ln364_fu_2870_p2;
wire   [2:0] add_ln364_fu_2864_p2;
wire   [1:0] trunc_ln368_7_fu_2892_p1;
wire   [3:0] tmp_216_fu_2904_p3;
wire   [4:0] p_shl14_cast_fu_2896_p3;
wire   [4:0] zext_ln368_20_fu_2912_p1;
wire   [4:0] sub_ln368_3_fu_2916_p2;
wire   [4:0] zext_ln368_21_fu_2922_p1;
wire   [4:0] add_ln368_6_fu_2926_p2;
wire   [5:0] add_ln364_3_fu_2947_p2;
wire   [34:0] zext_ln368_19_fu_2961_p1;
wire   [34:0] add_ln368_fu_2964_p2;
wire   [6:0] trunc_ln368_fu_2969_p1;
wire   [8:0] trunc_ln368_6_fu_2981_p1;
wire   [9:0] p_shl16_cast_fu_2973_p3;
wire   [9:0] p_shl17_cast_fu_2985_p3;
wire   [9:0] sub_ln368_fu_2993_p2;
wire   [9:0] zext_ln368_22_fu_2999_p1;
wire   [9:0] add_ln368_5_fu_3002_p2;
wire   [63:0] tmp_130_fu_3025_p2;
wire   [63:0] tmp_130_fu_3025_p4;
wire   [0:0] icmp_ln300_fu_3069_p2;
wire   [2:0] add_ln298_fu_3063_p2;
wire   [4:0] tmp_155_fu_3095_p3;
wire   [5:0] zext_ln306_15_fu_3103_p1;
wire   [5:0] zext_ln306_fu_3091_p1;
wire   [5:0] sub_ln306_fu_3107_p2;
wire   [0:0] icmp_ln304_fu_3123_p2;
wire   [0:0] xor_ln298_fu_3117_p2;
wire   [0:0] icmp_ln302_fu_3135_p2;
wire   [1:0] select_ln298_fu_3075_p3;
wire   [0:0] and_ln298_3_fu_3141_p2;
wire   [0:0] or_ln300_fu_3153_p2;
wire   [1:0] add_ln300_fu_3147_p2;
wire  signed [6:0] sext_ln300_fu_3113_p1;
wire   [6:0] zext_ln306_16_fu_3175_p1;
wire   [6:0] add_ln306_fu_3179_p2;
wire   [10:0] tmp_209_fu_3185_p3;
wire   [5:0] tmp_210_fu_3197_p3;
wire   [0:0] xor_ln300_fu_3209_p2;
wire   [0:0] and_ln298_fu_3129_p2;
wire   [0:0] or_ln300_3_fu_3215_p2;
wire   [4:0] select_ln300_fu_3159_p3;
wire   [0:0] and_ln300_fu_3221_p2;
wire   [0:0] or_ln302_fu_3233_p2;
wire   [0:0] or_ln302_3_fu_3239_p2;
wire   [4:0] add_ln302_fu_3227_p2;
wire  signed [61:0] sext_ln306_fu_3193_p1;
wire   [61:0] zext_ln306_17_fu_3261_p1;
wire   [61:0] add_ln306_9_fu_3265_p2;
wire   [7:0] trunc_ln306_7_fu_3275_p1;
wire   [9:0] p_shl3_cast_fu_3279_p3;
wire   [9:0] trunc_ln306_fu_3271_p1;
wire   [61:0] zext_ln302_fu_3205_p1;
wire   [61:0] add_ln306_10_fu_3293_p2;
wire   [5:0] trunc_ln306_9_fu_3303_p1;
wire   [7:0] p_shl_cast_fu_3307_p3;
wire   [7:0] trunc_ln306_8_fu_3299_p1;
wire   [1:0] select_ln302_fu_3245_p3;
wire   [9:0] sub_ln306_5_fu_3287_p2;
wire   [9:0] zext_ln306_19_fu_3325_p1;
wire   [7:0] sub_ln306_6_fu_3315_p2;
wire   [7:0] zext_ln306_18_fu_3321_p1;
wire   [7:0] add_ln306_12_fu_3335_p2;
wire   [6:0] add_ln302_3_fu_3356_p2;
wire   [7:0] add_ln300_3_fu_3370_p2;
wire   [0:0] icmp_ln314_fu_3422_p2;
wire   [0:0] icmp_ln316_fu_3442_p2;
wire   [0:0] xor_ln312_fu_3436_p2;
wire   [2:0] add_ln312_fu_3416_p2;
wire   [2:0] select_ln312_fu_3428_p3;
wire   [0:0] and_ln312_fu_3448_p2;
wire   [0:0] or_ln314_fu_3468_p2;
wire   [2:0] add_ln314_fu_3462_p2;
wire   [5:0] tmp_211_fu_3490_p3;
wire   [3:0] tmp_212_fu_3502_p3;
wire   [9:0] zext_ln318_10_fu_3498_p1;
wire   [9:0] zext_ln318_11_fu_3510_p1;
wire   [2:0] select_ln314_fu_3474_p3;
wire   [9:0] sub_ln318_fu_3514_p2;
wire   [9:0] zext_ln318_12_fu_3520_p1;
wire   [9:0] add_ln318_fu_3524_p2;
wire   [5:0] add_ln314_3_fu_3550_p2;
wire   [63:0] tmp_127_fu_3572_p2;
wire   [63:0] tmp_127_fu_3572_p4;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_2351;
reg    ap_condition_2062;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
end

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U183(
    .din0(wp_superpoints_load_reg_3667),
    .din1(wp_superpoints1_load_reg_3672),
    .din2(wp_superpoints2_load_reg_3677),
    .din3(wp_superpoints3_load_reg_3682),
    .din4(wp_superpoints4_load_reg_3687),
    .din5(trunc_ln335_reg_3726),
    .dout(tmp_fu_2333_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U184(
    .din0(wp_superpoints_load_5_reg_3692),
    .din1(wp_superpoints1_load_5_reg_3697),
    .din2(wp_superpoints2_load_5_reg_3702),
    .din3(wp_superpoints3_load_5_reg_3707),
    .din4(wp_superpoints4_load_5_reg_3712),
    .din5(trunc_ln335_reg_3726),
    .dout(tmp_128_fu_2349_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U185(
    .din0(wp_superpoints_q0),
    .din1(wp_superpoints1_q0),
    .din2(wp_superpoints2_q0),
    .din3(wp_superpoints3_q0),
    .din4(wp_superpoints4_q0),
    .din5(select_ln348_3_reg_4077),
    .dout(tmp_129_fu_2759_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U186(
    .din0(wp_parameters_q0),
    .din1(tmp_130_fu_3025_p2),
    .din2(wp_parameters6_q0),
    .din3(tmp_130_fu_3025_p4),
    .din4(wp_parameters8_q0),
    .din5(select_ln362_3_reg_4147),
    .dout(tmp_130_fu_3025_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U187(
    .din0(wp_superpoints_q1),
    .din1(wp_superpoints1_q1),
    .din2(wp_superpoints2_q1),
    .din3(wp_superpoints3_q1),
    .din4(wp_superpoints4_q1),
    .din5(select_ln298_3_reg_4208),
    .dout(tmp_s_fu_3388_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U188(
    .din0(wp_parameters_q0),
    .din1(tmp_127_fu_3572_p2),
    .din2(wp_parameters6_q0),
    .din3(tmp_127_fu_3572_p4),
    .din4(wp_parameters8_q0),
    .din5(select_ln312_3_reg_4278),
    .dout(tmp_127_fu_3572_p7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state8))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state11) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state11))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state11);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state15))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state15);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state18))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        a_15_reg_2089 <= 3'd0;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln312_reg_4274 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        a_15_reg_2089 <= select_ln312_3_reg_4278;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln348_reg_4073 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        a_16_reg_1880 <= select_ln348_3_reg_4077;
    end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        a_16_reg_1880 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_17_reg_1957 <= 3'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln362_reg_4143 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        a_17_reg_1957 <= select_ln362_3_reg_4147;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_reg_2012 <= 3'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln298_reg_4204 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        a_reg_2012 <= select_ln298_3_reg_4208;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        b_18_reg_2111 <= 3'd0;
    end else if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln312_reg_4274 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        b_18_reg_2111 <= select_ln314_5_reg_4284;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln348_reg_4073 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_19_reg_1902 <= select_ln350_5_reg_4083;
    end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        b_19_reg_1902 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_20_reg_1979 <= 3'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln362_reg_4143 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        b_20_reg_1979 <= select_ln364_5_reg_4158;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b_reg_2034 <= 2'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln298_reg_4204 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        b_reg_2034 <= select_ln300_5_reg_4214;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        c_18_reg_2122 <= 3'd0;
    end else if (((icmp_ln312_fu_3410_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        c_18_reg_2122 <= add_ln316_fu_3544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln348_reg_4073 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c_19_reg_1924 <= select_ln352_5_reg_4088;
    end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c_19_reg_1924 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        c_20_reg_1990 <= 3'd0;
    end else if (((icmp_ln362_fu_2812_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        c_20_reg_1990 <= add_ln366_fu_2941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_2056 <= 5'd0;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln298_reg_4204 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        c_reg_2056 <= select_ln302_5_reg_4219;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln348_fu_2397_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        d_11_reg_1935 <= add_ln354_fu_2690_p2;
    end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        d_11_reg_1935 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_reg_2067 <= 2'd0;
    end else if (((icmp_ln298_fu_3057_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        d_reg_2067 <= add_ln304_fu_3350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_1656 <= 31'd0;
    end else if (((icmp_ln336_fu_2359_p2 == 1'd1) & (icmp_ln335_reg_4052 == 1'd1) & (icmp_ln333_2_reg_3717 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_reg_1656 <= add_ln333_reg_3721;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln348_fu_2397_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten104_reg_1869 <= add_ln348_3_fu_2391_p2;
    end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten104_reg_1869 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_flatten112_reg_1968 <= 6'd0;
    end else if (((icmp_ln362_fu_2812_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten112_reg_1968 <= select_ln364_6_fu_2953_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_flatten126_reg_1946 <= 7'd0;
    end else if (((icmp_ln362_fu_2812_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten126_reg_1946 <= add_ln362_3_fu_2806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten13_reg_2023 <= 8'd0;
    end else if (((icmp_ln298_fu_3057_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten13_reg_2023 <= select_ln300_6_fu_3376_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten37_reg_2001 <= 10'd0;
    end else if (((icmp_ln298_fu_3057_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten37_reg_2001 <= add_ln298_3_fu_3051_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        indvar_flatten44_reg_2100 <= 6'd0;
    end else if (((icmp_ln312_fu_3410_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten44_reg_2100 <= select_ln314_6_fu_3556_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        indvar_flatten58_reg_2078 <= 7'd0;
    end else if (((icmp_ln312_fu_3410_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten58_reg_2078 <= add_ln312_3_fu_3404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln348_fu_2397_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten66_reg_1913 <= select_ln352_6_fu_2702_p3;
    end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten66_reg_1913 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln348_fu_2397_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten80_reg_1891 <= select_ln350_6_fu_2716_p3;
    end else if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten80_reg_1891 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_2045 <= 7'd0;
    end else if (((icmp_ln298_fu_3057_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten_reg_2045 <= select_ln302_6_fu_3362_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln298_fu_3057_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        add_ln306_11_reg_4224 <= add_ln306_11_fu_3329_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln333_reg_3721 <= add_ln333_fu_2213_p2;
        icmp_ln333_2_reg_3717 <= icmp_ln333_2_fu_2208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln348_fu_2397_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln356_11_reg_4093 <= add_ln356_11_fu_2669_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_161_reg_3658 <= empty_161_fu_2194_p1;
        icmp_ln333_reg_3663 <= icmp_ln333_fu_2198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln295_reg_3649 <= icmp_ln295_fu_2133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln298_reg_4204 <= icmp_ln298_fu_3057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln312_reg_4274 <= icmp_ln312_fu_3410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln333_2_reg_3717 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln335_reg_4052 <= icmp_ln335_fu_2343_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln346_reg_4059 <= icmp_ln346_fu_2374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln348_reg_4073 <= icmp_ln348_fu_2397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln362_reg_4143 <= icmp_ln362_fu_2812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln312_fu_3410_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_0_addr_reg_4289 <= zext_ln318_13_fu_3530_p1;
        patches_parameters_1_addr_reg_4294 <= zext_ln318_13_fu_3530_p1;
        patches_parameters_2_addr_reg_4299 <= zext_ln318_13_fu_3530_p1;
        patches_parameters_3_addr_reg_4304 <= zext_ln318_13_fu_3530_p1;
        patches_parameters_4_addr_5_reg_4309 <= zext_ln318_13_fu_3530_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln333_2_fu_2208_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        patches_superpoints_0_addr_9_reg_3737[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_10_addr_8_reg_3837[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_11_addr_8_reg_3847[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_12_addr_8_reg_3857[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_13_addr_8_reg_3867[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_14_addr_8_reg_3877[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_15_addr_8_reg_3887[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_16_addr_8_reg_3897[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_17_addr_8_reg_3907[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_18_addr_8_reg_3917[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_19_addr_8_reg_3927[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_1_addr_8_reg_3747[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_20_addr_8_reg_3937[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_21_addr_8_reg_3947[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_22_addr_8_reg_3957[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_23_addr_8_reg_3967[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_24_addr_8_reg_3977[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_25_addr_8_reg_3987[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_26_addr_8_reg_3997[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_27_addr_8_reg_4007[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_28_addr_8_reg_4017[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_29_addr_8_reg_4027[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_2_addr_8_reg_3757[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_30_addr_9_reg_4037[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_31_addr_13_reg_4047[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_3_addr_8_reg_3767[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_4_addr_8_reg_3777[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_5_addr_8_reg_3787[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_6_addr_8_reg_3797[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_7_addr_8_reg_3807[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_8_addr_8_reg_3817[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        patches_superpoints_9_addr_8_reg_3827[9 : 4] <= zext_ln336_fu_2297_p1[9 : 4];
        trunc_ln335_reg_3726 <= trunc_ln335_fu_2219_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln298_fu_3057_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        select_ln298_3_reg_4208 <= select_ln298_3_fu_3083_p3;
        select_ln300_5_reg_4214 <= select_ln300_5_fu_3167_p3;
        select_ln302_5_reg_4219 <= select_ln302_5_fu_3253_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln312_fu_3410_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        select_ln312_3_reg_4278 <= select_ln312_3_fu_3454_p3;
        select_ln314_5_reg_4284 <= select_ln314_5_fu_3482_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln348_fu_2397_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln348_3_reg_4077 <= select_ln348_3_fu_2423_p3;
        select_ln350_5_reg_4083 <= select_ln350_5_fu_2507_p3;
        select_ln352_5_reg_4088 <= select_ln352_5_fu_2593_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln362_fu_2812_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln362_3_reg_4147 <= select_ln362_3_fu_2856_p3;
        select_ln364_5_reg_4158 <= select_ln364_5_fu_2884_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln362_fu_2812_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln364_reg_4153 <= select_ln364_fu_2876_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wp_superpoints1_load_5_reg_3697 <= wp_superpoints1_q0;
        wp_superpoints1_load_reg_3672 <= wp_superpoints1_q1;
        wp_superpoints2_load_5_reg_3702 <= wp_superpoints2_q0;
        wp_superpoints2_load_reg_3677 <= wp_superpoints2_q1;
        wp_superpoints3_load_5_reg_3707 <= wp_superpoints3_q0;
        wp_superpoints3_load_reg_3682 <= wp_superpoints3_q1;
        wp_superpoints4_load_5_reg_3712 <= wp_superpoints4_q0;
        wp_superpoints4_load_reg_3687 <= wp_superpoints4_q1;
        wp_superpoints_load_5_reg_3692 <= wp_superpoints_q0;
        wp_superpoints_load_reg_3667 <= wp_superpoints_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        zext_ln348_reg_4063[33 : 2] <= zext_ln348_fu_2387_p1[33 : 2];
    end
end

always @ (*) begin
    if ((icmp_ln348_fu_2397_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln362_fu_2812_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln298_fu_3057_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln312_fu_3410_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln312_reg_4274 == 1'd0) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_a_15_phi_fu_2093_p4 = select_ln312_3_reg_4278;
    end else begin
        ap_phi_mux_a_15_phi_fu_2093_p4 = a_15_reg_2089;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln348_reg_4073 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_a_16_phi_fu_1884_p4 = select_ln348_3_reg_4077;
    end else begin
        ap_phi_mux_a_16_phi_fu_1884_p4 = a_16_reg_1880;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln362_reg_4143 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_a_17_phi_fu_1961_p4 = select_ln362_3_reg_4147;
    end else begin
        ap_phi_mux_a_17_phi_fu_1961_p4 = a_17_reg_1957;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln298_reg_4204 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_a_phi_fu_2016_p4 = select_ln298_3_reg_4208;
    end else begin
        ap_phi_mux_a_phi_fu_2016_p4 = a_reg_2012;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln312_reg_4274 == 1'd0) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_b_18_phi_fu_2115_p4 = select_ln314_5_reg_4284;
    end else begin
        ap_phi_mux_b_18_phi_fu_2115_p4 = b_18_reg_2111;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln348_reg_4073 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_b_19_phi_fu_1906_p4 = select_ln350_5_reg_4083;
    end else begin
        ap_phi_mux_b_19_phi_fu_1906_p4 = b_19_reg_1902;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln362_reg_4143 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_b_20_phi_fu_1983_p4 = select_ln364_5_reg_4158;
    end else begin
        ap_phi_mux_b_20_phi_fu_1983_p4 = b_20_reg_1979;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln298_reg_4204 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_b_phi_fu_2038_p4 = select_ln300_5_reg_4214;
    end else begin
        ap_phi_mux_b_phi_fu_2038_p4 = b_reg_2034;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln348_reg_4073 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_c_19_phi_fu_1928_p4 = select_ln352_5_reg_4088;
    end else begin
        ap_phi_mux_c_19_phi_fu_1928_p4 = c_19_reg_1924;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln298_reg_4204 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_phi_mux_c_phi_fu_2060_p4 = select_ln302_5_reg_4219;
    end else begin
        ap_phi_mux_c_phi_fu_2060_p4 = c_reg_2056;
    end
end

always @ (*) begin
    if (((icmp_ln333_2_reg_3717 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((n_patches_read_8_read_fu_320_p2 == 32'd32)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_31_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd31)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_30_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd30)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_29_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd29)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_28_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd28)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_27_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd27)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_26_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd26)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_25_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd25)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_24_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd24)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_23_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd23)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_22_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd22)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_21_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd21)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_20_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd20)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_19_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd19)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_18_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd18)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_17_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd17)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_16_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd16)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_15_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd15)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_14_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd14)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_13_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd13)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_12_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd12)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_11_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd11)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_10_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd10)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_9_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd9)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_8_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd8)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_7_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd7)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_6_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd6)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_5_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd5)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_4_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd4)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_3_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd3)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_2_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd2)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_1_q0;
        end else if ((1'b1 == ap_condition_2351)) begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = patches_superpoints_0_q0;
        end else begin
            ap_phi_mux_empty_162_phi_fu_1670_p64 = 'bx;
        end
    end else begin
        ap_phi_mux_empty_162_phi_fu_1670_p64 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2062)) begin
        if ((n_patches_read_8_read_fu_320_p2 == 32'd32)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_31_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd31)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_30_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd30)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_29_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd29)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_28_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd28)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_27_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd27)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_26_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd26)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_25_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd25)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_24_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd24)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_23_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd23)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_22_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd22)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_21_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd21)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_20_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd20)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_19_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd19)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_18_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd18)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_17_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd17)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_16_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd16)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_15_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd15)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_14_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd14)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_13_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd13)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_12_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd12)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_11_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd11)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_10_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd10)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_9_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd9)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_8_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd8)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_7_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd7)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_6_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd6)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_5_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd5)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_4_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd4)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_3_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd3)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_2_q0;
        end else if ((n_patches_read_8_read_fu_320_p2 == 32'd2)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_1_q0;
        end else if ((1'b1 == ap_condition_2351)) begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = patches_superpoints_0_q0;
        end else begin
            ap_phi_mux_empty_163_phi_fu_1771_p64 = 'bx;
        end
    end else begin
        ap_phi_mux_empty_163_phi_fu_1771_p64 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        n_patches = 32'd1;
    end else if (((icmp_ln346_reg_4059 == 1'd1) & (icmp_ln333_2_reg_3717 == 1'd1) & (icmp_ln333_reg_3663 == 1'd1) & (icmp_ln295_reg_3649 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        n_patches = add_ln376_fu_3045_p2;
    end else begin
        n_patches = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((icmp_ln346_reg_4059 == 1'd1) & (icmp_ln333_2_reg_3717 == 1'd1) & (icmp_ln333_reg_3663 == 1'd1) & (icmp_ln295_reg_3649 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        n_patches_ap_vld = 1'b1;
    end else begin
        n_patches_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_0_address0 = patches_parameters_0_addr_reg_4289;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_0_address0 = zext_ln368_23_fu_3008_p1;
    end else begin
        patches_parameters_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_0_ce0 = 1'b1;
    end else begin
        patches_parameters_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_0_d0 = tmp_127_fu_3572_p7;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_0_d0 = tmp_130_fu_3025_p7;
    end else begin
        patches_parameters_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(select_ln312_3_reg_4278 == 3'd1) & ~(select_ln312_3_reg_4278 == 3'd2) & ~(select_ln312_3_reg_4278 == 3'd3) & ~(select_ln312_3_reg_4278 == 3'd4) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | (~(select_ln362_3_reg_4147 == 3'd1) & ~(select_ln362_3_reg_4147 == 3'd2) & ~(select_ln362_3_reg_4147 == 3'd3) & ~(select_ln362_3_reg_4147 == 3'd4) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_0_we0 = 1'b1;
    end else begin
        patches_parameters_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_1_address0 = patches_parameters_1_addr_reg_4294;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_1_address0 = zext_ln368_23_fu_3008_p1;
    end else begin
        patches_parameters_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_1_ce0 = 1'b1;
    end else begin
        patches_parameters_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_1_d0 = tmp_127_fu_3572_p7;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_1_d0 = tmp_130_fu_3025_p7;
    end else begin
        patches_parameters_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (select_ln312_3_reg_4278 == 3'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (select_ln362_3_reg_4147 == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_1_we0 = 1'b1;
    end else begin
        patches_parameters_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_2_address0 = patches_parameters_2_addr_reg_4299;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_2_address0 = zext_ln368_23_fu_3008_p1;
    end else begin
        patches_parameters_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_2_ce0 = 1'b1;
    end else begin
        patches_parameters_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_2_d0 = tmp_127_fu_3572_p7;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_2_d0 = tmp_130_fu_3025_p7;
    end else begin
        patches_parameters_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (select_ln312_3_reg_4278 == 3'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (select_ln362_3_reg_4147 == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_2_we0 = 1'b1;
    end else begin
        patches_parameters_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_3_address0 = patches_parameters_3_addr_reg_4304;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_3_address0 = zext_ln368_23_fu_3008_p1;
    end else begin
        patches_parameters_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_3_ce0 = 1'b1;
    end else begin
        patches_parameters_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_3_d0 = tmp_127_fu_3572_p7;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_3_d0 = tmp_130_fu_3025_p7;
    end else begin
        patches_parameters_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (select_ln312_3_reg_4278 == 3'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (select_ln362_3_reg_4147 == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_3_we0 = 1'b1;
    end else begin
        patches_parameters_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_4_address0 = patches_parameters_4_addr_5_reg_4309;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_4_address0 = zext_ln368_23_fu_3008_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_4_address0 = p_cast_fu_2189_p1;
    end else begin
        patches_parameters_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_4_ce0 = 1'b1;
    end else begin
        patches_parameters_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        patches_parameters_4_d0 = tmp_127_fu_3572_p7;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        patches_parameters_4_d0 = tmp_130_fu_3025_p7;
    end else begin
        patches_parameters_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter1 == 1'b1) & (select_ln312_3_reg_4278 == 3'd4) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (select_ln362_3_reg_4147 == 3'd4) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        patches_parameters_4_we0 = 1'b1;
    end else begin
        patches_parameters_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        patches_superpoints_0_address0 = zext_ln306_20_fu_3384_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_0_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_0_address0 = patches_superpoints_0_addr_9_reg_3737;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_0_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_0_ce0 = 1'b1;
    end else begin
        patches_superpoints_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        patches_superpoints_0_d0 = tmp_s_fu_3388_p7;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_0_d0 = tmp_129_fu_2759_p7;
    end else begin
        patches_superpoints_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(n_patches_read_8_read_fu_320_p2 == 32'd19) & ~(n_patches_read_8_read_fu_320_p2 == 32'd18) & ~(n_patches_read_8_read_fu_320_p2 == 32'd17) & ~(n_patches_read_8_read_fu_320_p2 == 32'd16) & ~(n_patches_read_8_read_fu_320_p2 == 32'd15) & ~(n_patches_read_8_read_fu_320_p2 == 32'd14) & ~(n_patches_read_8_read_fu_320_p2 == 32'd13) & ~(n_patches_read_8_read_fu_320_p2 == 32'd12) & ~(n_patches_read_8_read_fu_320_p2 == 32'd11) & ~(n_patches_read_8_read_fu_320_p2 == 32'd10) & ~(n_patches_read_8_read_fu_320_p2 == 32'd9) & ~(n_patches_read_8_read_fu_320_p2 == 32'd8) & ~(n_patches_read_8_read_fu_320_p2 == 32'd7) & ~(n_patches_read_8_read_fu_320_p2 == 32'd6) & ~(n_patches_read_8_read_fu_320_p2 == 32'd5) & ~(n_patches_read_8_read_fu_320_p2 == 32'd4) & ~(n_patches_read_8_read_fu_320_p2 == 32'd3) & ~(n_patches_read_8_read_fu_320_p2 == 32'd2) & ~(n_patches_read_8_read_fu_320_p2 == 32'd1) & ~(n_patches_read_8_read_fu_320_p2 == 32'd31) & ~(n_patches_read_8_read_fu_320_p2 == 32'd30) & ~(n_patches_read_8_read_fu_320_p2 == 32'd29) & ~(n_patches_read_8_read_fu_320_p2 == 32'd28) & ~(n_patches_read_8_read_fu_320_p2 == 32'd27) & ~(n_patches_read_8_read_fu_320_p2 == 32'd26) & ~(n_patches_read_8_read_fu_320_p2 == 32'd25) & ~(n_patches_read_8_read_fu_320_p2 == 32'd24) & ~(n_patches_read_8_read_fu_320_p2 == 32'd23) & ~(n_patches_read_8_read_fu_320_p2 == 32'd22) & ~(n_patches_read_8_read_fu_320_p2 == 32'd21) & ~(n_patches_read_8_read_fu_320_p2 == 32'd20) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln298_reg_4204 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        patches_superpoints_0_we0 = 1'b1;
    end else begin
        patches_superpoints_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_10_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_10_address0 = patches_superpoints_10_addr_8_reg_3837;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_10_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_10_ce0 = 1'b1;
    end else begin
        patches_superpoints_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd10) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_10_we0 = 1'b1;
    end else begin
        patches_superpoints_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_11_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_11_address0 = patches_superpoints_11_addr_8_reg_3847;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_11_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_11_ce0 = 1'b1;
    end else begin
        patches_superpoints_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd11) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_11_we0 = 1'b1;
    end else begin
        patches_superpoints_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_12_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_12_address0 = patches_superpoints_12_addr_8_reg_3857;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_12_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_12_ce0 = 1'b1;
    end else begin
        patches_superpoints_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd12) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_12_we0 = 1'b1;
    end else begin
        patches_superpoints_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_13_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_13_address0 = patches_superpoints_13_addr_8_reg_3867;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_13_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_13_ce0 = 1'b1;
    end else begin
        patches_superpoints_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd13) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_13_we0 = 1'b1;
    end else begin
        patches_superpoints_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_14_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_14_address0 = patches_superpoints_14_addr_8_reg_3877;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_14_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_14_ce0 = 1'b1;
    end else begin
        patches_superpoints_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd14) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_14_we0 = 1'b1;
    end else begin
        patches_superpoints_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_15_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_15_address0 = patches_superpoints_15_addr_8_reg_3887;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_15_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_15_ce0 = 1'b1;
    end else begin
        patches_superpoints_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd15) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_15_we0 = 1'b1;
    end else begin
        patches_superpoints_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_16_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_16_address0 = patches_superpoints_16_addr_8_reg_3897;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_16_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_16_ce0 = 1'b1;
    end else begin
        patches_superpoints_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd16) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_16_we0 = 1'b1;
    end else begin
        patches_superpoints_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_17_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_17_address0 = patches_superpoints_17_addr_8_reg_3907;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_17_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_17_ce0 = 1'b1;
    end else begin
        patches_superpoints_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd17) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_17_we0 = 1'b1;
    end else begin
        patches_superpoints_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_18_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_18_address0 = patches_superpoints_18_addr_8_reg_3917;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_18_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_18_ce0 = 1'b1;
    end else begin
        patches_superpoints_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd18) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_18_we0 = 1'b1;
    end else begin
        patches_superpoints_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_19_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_19_address0 = patches_superpoints_19_addr_8_reg_3927;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_19_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_19_ce0 = 1'b1;
    end else begin
        patches_superpoints_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd19) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_19_we0 = 1'b1;
    end else begin
        patches_superpoints_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_1_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_1_address0 = patches_superpoints_1_addr_8_reg_3747;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_1_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_1_ce0 = 1'b1;
    end else begin
        patches_superpoints_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_1_we0 = 1'b1;
    end else begin
        patches_superpoints_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_20_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_20_address0 = patches_superpoints_20_addr_8_reg_3937;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_20_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_20_ce0 = 1'b1;
    end else begin
        patches_superpoints_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd20) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_20_we0 = 1'b1;
    end else begin
        patches_superpoints_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_21_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_21_address0 = patches_superpoints_21_addr_8_reg_3947;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_21_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_21_ce0 = 1'b1;
    end else begin
        patches_superpoints_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd21) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_21_we0 = 1'b1;
    end else begin
        patches_superpoints_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_22_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_22_address0 = patches_superpoints_22_addr_8_reg_3957;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_22_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_22_ce0 = 1'b1;
    end else begin
        patches_superpoints_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd22) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_22_we0 = 1'b1;
    end else begin
        patches_superpoints_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_23_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_23_address0 = patches_superpoints_23_addr_8_reg_3967;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_23_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_23_ce0 = 1'b1;
    end else begin
        patches_superpoints_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd23) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_23_we0 = 1'b1;
    end else begin
        patches_superpoints_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_24_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_24_address0 = patches_superpoints_24_addr_8_reg_3977;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_24_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_24_ce0 = 1'b1;
    end else begin
        patches_superpoints_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd24) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_24_we0 = 1'b1;
    end else begin
        patches_superpoints_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_25_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_25_address0 = patches_superpoints_25_addr_8_reg_3987;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_25_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_25_ce0 = 1'b1;
    end else begin
        patches_superpoints_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd25) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_25_we0 = 1'b1;
    end else begin
        patches_superpoints_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_26_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_26_address0 = patches_superpoints_26_addr_8_reg_3997;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_26_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_26_ce0 = 1'b1;
    end else begin
        patches_superpoints_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd26) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_26_we0 = 1'b1;
    end else begin
        patches_superpoints_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_27_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_27_address0 = patches_superpoints_27_addr_8_reg_4007;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_27_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_27_ce0 = 1'b1;
    end else begin
        patches_superpoints_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd27) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_27_we0 = 1'b1;
    end else begin
        patches_superpoints_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_28_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_28_address0 = patches_superpoints_28_addr_8_reg_4017;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_28_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_28_ce0 = 1'b1;
    end else begin
        patches_superpoints_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd28) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_28_we0 = 1'b1;
    end else begin
        patches_superpoints_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_29_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_29_address0 = patches_superpoints_29_addr_8_reg_4027;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_29_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_29_ce0 = 1'b1;
    end else begin
        patches_superpoints_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd29) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_29_we0 = 1'b1;
    end else begin
        patches_superpoints_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_2_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_2_address0 = patches_superpoints_2_addr_8_reg_3757;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_2_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_2_ce0 = 1'b1;
    end else begin
        patches_superpoints_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd2) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_2_we0 = 1'b1;
    end else begin
        patches_superpoints_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_30_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_30_address0 = patches_superpoints_30_addr_9_reg_4037;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_30_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_30_ce0 = 1'b1;
    end else begin
        patches_superpoints_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd30) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_30_we0 = 1'b1;
    end else begin
        patches_superpoints_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_31_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_31_address0 = patches_superpoints_31_addr_13_reg_4047;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_31_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_31_ce0 = 1'b1;
    end else begin
        patches_superpoints_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd31) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_31_we0 = 1'b1;
    end else begin
        patches_superpoints_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_3_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_3_address0 = patches_superpoints_3_addr_8_reg_3767;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_3_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_3_ce0 = 1'b1;
    end else begin
        patches_superpoints_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd3) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_3_we0 = 1'b1;
    end else begin
        patches_superpoints_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_4_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_4_address0 = patches_superpoints_4_addr_8_reg_3777;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_4_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_4_ce0 = 1'b1;
    end else begin
        patches_superpoints_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd4) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_4_we0 = 1'b1;
    end else begin
        patches_superpoints_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_5_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_5_address0 = patches_superpoints_5_addr_8_reg_3787;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_5_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_5_ce0 = 1'b1;
    end else begin
        patches_superpoints_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_5_we0 = 1'b1;
    end else begin
        patches_superpoints_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_6_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_6_address0 = patches_superpoints_6_addr_8_reg_3797;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_6_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_6_ce0 = 1'b1;
    end else begin
        patches_superpoints_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd6) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_6_we0 = 1'b1;
    end else begin
        patches_superpoints_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_7_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_7_address0 = patches_superpoints_7_addr_8_reg_3807;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_7_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_7_ce0 = 1'b1;
    end else begin
        patches_superpoints_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd7) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_7_we0 = 1'b1;
    end else begin
        patches_superpoints_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_8_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_8_address0 = patches_superpoints_8_addr_8_reg_3817;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_8_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_8_ce0 = 1'b1;
    end else begin
        patches_superpoints_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd8) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_8_we0 = 1'b1;
    end else begin
        patches_superpoints_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_9_address0 = zext_ln356_20_fu_2724_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_9_address0 = patches_superpoints_9_addr_8_reg_3827;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_9_address0 = zext_ln335_fu_2255_p1;
    end else begin
        patches_superpoints_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_superpoints_9_ce0 = 1'b1;
    end else begin
        patches_superpoints_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_8_read_fu_320_p2 == 32'd9) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_superpoints_9_we0 = 1'b1;
    end else begin
        patches_superpoints_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters5_address0 = zext_ln318_13_fu_3530_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters5_address0 = zext_ln368_24_fu_2932_p1;
    end else begin
        wp_parameters5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters5_ce0 = 1'b1;
    end else begin
        wp_parameters5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters6_address0 = zext_ln318_13_fu_3530_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters6_address0 = zext_ln368_24_fu_2932_p1;
    end else begin
        wp_parameters6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters6_ce0 = 1'b1;
    end else begin
        wp_parameters6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters7_address0 = zext_ln318_13_fu_3530_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters7_address0 = zext_ln368_24_fu_2932_p1;
    end else begin
        wp_parameters7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters7_ce0 = 1'b1;
    end else begin
        wp_parameters7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters8_address0 = zext_ln318_13_fu_3530_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters8_address0 = zext_ln368_24_fu_2932_p1;
    end else begin
        wp_parameters8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters8_ce0 = 1'b1;
    end else begin
        wp_parameters8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        wp_parameters_address0 = zext_ln318_13_fu_3530_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters_address0 = zext_ln368_24_fu_2932_p1;
    end else begin
        wp_parameters_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        wp_parameters_ce0 = 1'b1;
    end else begin
        wp_parameters_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints1_address0 = zext_ln356_21_fu_2681_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints1_address0 = 64'd102;
    end else begin
        wp_superpoints1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints1_address1 = zext_ln306_21_fu_3341_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints1_address1 = 64'd99;
    end else begin
        wp_superpoints1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints1_ce0 = 1'b1;
    end else begin
        wp_superpoints1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        wp_superpoints1_ce1 = 1'b1;
    end else begin
        wp_superpoints1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints2_address0 = zext_ln356_21_fu_2681_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints2_address0 = 64'd102;
    end else begin
        wp_superpoints2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints2_address1 = zext_ln306_21_fu_3341_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints2_address1 = 64'd99;
    end else begin
        wp_superpoints2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints2_ce0 = 1'b1;
    end else begin
        wp_superpoints2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        wp_superpoints2_ce1 = 1'b1;
    end else begin
        wp_superpoints2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints3_address0 = zext_ln356_21_fu_2681_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints3_address0 = 64'd102;
    end else begin
        wp_superpoints3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints3_address1 = zext_ln306_21_fu_3341_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints3_address1 = 64'd99;
    end else begin
        wp_superpoints3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints3_ce0 = 1'b1;
    end else begin
        wp_superpoints3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        wp_superpoints3_ce1 = 1'b1;
    end else begin
        wp_superpoints3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints4_address0 = zext_ln356_21_fu_2681_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints4_address0 = 64'd102;
    end else begin
        wp_superpoints4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints4_address1 = zext_ln306_21_fu_3341_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints4_address1 = 64'd99;
    end else begin
        wp_superpoints4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints4_ce0 = 1'b1;
    end else begin
        wp_superpoints4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        wp_superpoints4_ce1 = 1'b1;
    end else begin
        wp_superpoints4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints_address0 = zext_ln356_21_fu_2681_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints_address0 = 64'd102;
    end else begin
        wp_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        wp_superpoints_address1 = zext_ln306_21_fu_3341_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints_address1 = 64'd99;
    end else begin
        wp_superpoints_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints_ce0 = 1'b1;
    end else begin
        wp_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        wp_superpoints_ce1 = 1'b1;
    end else begin
        wp_superpoints_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln295_fu_2133_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((icmp_ln295_fu_2133_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln333_fu_2198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln336_fu_2359_p2 == 1'd1) & (icmp_ln335_reg_4052 == 1'd1) & (icmp_ln333_2_reg_3717 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln333_2_reg_3717 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln346_fu_2374_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln348_fu_2397_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln348_fu_2397_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln362_fu_2812_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln362_fu_2812_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((icmp_ln298_fu_3057_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((icmp_ln298_fu_3057_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((icmp_ln312_fu_3410_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((icmp_ln312_fu_3410_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln298_3_fu_3051_p2 = (indvar_flatten37_reg_2001 + 10'd1);

assign add_ln298_fu_3063_p2 = (ap_phi_mux_a_phi_fu_2016_p4 + 3'd1);

assign add_ln300_3_fu_3370_p2 = (indvar_flatten13_reg_2023 + 8'd1);

assign add_ln300_fu_3147_p2 = (select_ln298_fu_3075_p3 + 2'd1);

assign add_ln302_3_fu_3356_p2 = (indvar_flatten_reg_2045 + 7'd1);

assign add_ln302_fu_3227_p2 = (select_ln300_fu_3159_p3 + 5'd1);

assign add_ln304_fu_3350_p2 = (select_ln302_fu_3245_p3 + 2'd1);

assign add_ln306_10_fu_3293_p2 = (zext_ln302_fu_3205_p1 + zext_ln306_17_fu_3261_p1);

assign add_ln306_11_fu_3329_p2 = (sub_ln306_5_fu_3287_p2 + zext_ln306_19_fu_3325_p1);

assign add_ln306_12_fu_3335_p2 = (sub_ln306_6_fu_3315_p2 + zext_ln306_18_fu_3321_p1);

assign add_ln306_9_fu_3265_p2 = ($signed(sext_ln306_fu_3193_p1) + $signed(zext_ln306_17_fu_3261_p1));

assign add_ln306_fu_3179_p2 = ($signed(sext_ln300_fu_3113_p1) + $signed(zext_ln306_16_fu_3175_p1));

assign add_ln312_3_fu_3404_p2 = (indvar_flatten58_reg_2078 + 7'd1);

assign add_ln312_fu_3416_p2 = (ap_phi_mux_a_15_phi_fu_2093_p4 + 3'd1);

assign add_ln314_3_fu_3550_p2 = (indvar_flatten44_reg_2100 + 6'd1);

assign add_ln314_fu_3462_p2 = (select_ln312_fu_3428_p3 + 3'd1);

assign add_ln316_fu_3544_p2 = (select_ln314_fu_3474_p3 + 3'd1);

assign add_ln318_fu_3524_p2 = (sub_ln318_fu_3514_p2 + zext_ln318_12_fu_3520_p1);

assign add_ln333_fu_2213_p2 = (i_reg_1656 + 31'd1);

assign add_ln335_3_fu_2249_p2 = (add_ln335_fu_2243_p2 + 10'd99);

assign add_ln335_fu_2243_p2 = (tmp_347_cast_fu_2223_p3 + tmp_348_cast_fu_2235_p3);

assign add_ln336_fu_2291_p2 = (add_ln335_fu_2243_p2 + 10'd102);

assign add_ln348_3_fu_2391_p2 = (indvar_flatten104_reg_1869 + 10'd1);

assign add_ln348_fu_2403_p2 = (ap_phi_mux_a_16_phi_fu_1884_p4 + 3'd1);

assign add_ln350_3_fu_2710_p2 = (indvar_flatten80_reg_1891 + 8'd1);

assign add_ln350_fu_2487_p2 = (select_ln348_fu_2415_p3 + 2'd1);

assign add_ln352_3_fu_2696_p2 = (indvar_flatten66_reg_1913 + 7'd1);

assign add_ln352_fu_2567_p2 = (select_ln350_fu_2499_p3 + 5'd1);

assign add_ln354_fu_2690_p2 = (select_ln352_fu_2585_p3 + 2'd1);

assign add_ln356_10_fu_2633_p2 = (zext_ln352_fu_2545_p1 + zext_ln356_17_fu_2601_p1);

assign add_ln356_11_fu_2669_p2 = (sub_ln356_5_fu_2627_p2 + zext_ln356_19_fu_2665_p1);

assign add_ln356_12_fu_2675_p2 = (sub_ln356_6_fu_2655_p2 + zext_ln356_18_fu_2661_p1);

assign add_ln356_9_fu_2605_p2 = ($signed(sext_ln356_fu_2533_p1) + $signed(zext_ln356_17_fu_2601_p1));

assign add_ln356_fu_2519_p2 = ($signed(sext_ln350_fu_2453_p1) + $signed(zext_ln356_16_fu_2515_p1));

assign add_ln362_3_fu_2806_p2 = (indvar_flatten126_reg_1946 + 7'd1);

assign add_ln362_fu_2818_p2 = (ap_phi_mux_a_17_phi_fu_1961_p4 + 3'd1);

assign add_ln364_3_fu_2947_p2 = (indvar_flatten112_reg_1968 + 6'd1);

assign add_ln364_fu_2864_p2 = (select_ln362_fu_2830_p3 + 3'd1);

assign add_ln366_fu_2941_p2 = (select_ln364_fu_2876_p3 + 3'd1);

assign add_ln368_5_fu_3002_p2 = (sub_ln368_fu_2993_p2 + zext_ln368_22_fu_2999_p1);

assign add_ln368_6_fu_2926_p2 = (sub_ln368_3_fu_2916_p2 + zext_ln368_21_fu_2922_p1);

assign add_ln368_fu_2964_p2 = (zext_ln348_reg_4063 + zext_ln368_19_fu_2961_p1);

assign add_ln376_fu_3045_p2 = (n_patches_read + 32'd1);

assign and_ln298_3_fu_3141_p2 = (xor_ln298_fu_3117_p2 & icmp_ln302_fu_3135_p2);

assign and_ln298_fu_3129_p2 = (xor_ln298_fu_3117_p2 & icmp_ln304_fu_3123_p2);

assign and_ln300_fu_3221_p2 = (or_ln300_3_fu_3215_p2 & and_ln298_fu_3129_p2);

assign and_ln312_fu_3448_p2 = (xor_ln312_fu_3436_p2 & icmp_ln316_fu_3442_p2);

assign and_ln348_3_fu_2481_p2 = (xor_ln348_fu_2457_p2 & icmp_ln352_fu_2475_p2);

assign and_ln348_fu_2469_p2 = (xor_ln348_fu_2457_p2 & icmp_ln354_fu_2463_p2);

assign and_ln350_fu_2561_p2 = (or_ln350_3_fu_2555_p2 & and_ln348_fu_2469_p2);

assign and_ln362_fu_2850_p2 = (xor_ln362_fu_2838_p2 & icmp_ln366_fu_2844_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2062 = ((icmp_ln335_reg_4052 == 1'd1) & (icmp_ln333_2_reg_3717 == 1'd1) & (1'b1 == ap_CS_fsm_state6));
end

always @ (*) begin
    ap_condition_2351 = (~(n_patches_read_8_read_fu_320_p2 == 32'd19) & ~(n_patches_read_8_read_fu_320_p2 == 32'd18) & ~(n_patches_read_8_read_fu_320_p2 == 32'd17) & ~(n_patches_read_8_read_fu_320_p2 == 32'd16) & ~(n_patches_read_8_read_fu_320_p2 == 32'd15) & ~(n_patches_read_8_read_fu_320_p2 == 32'd14) & ~(n_patches_read_8_read_fu_320_p2 == 32'd13) & ~(n_patches_read_8_read_fu_320_p2 == 32'd12) & ~(n_patches_read_8_read_fu_320_p2 == 32'd11) & ~(n_patches_read_8_read_fu_320_p2 == 32'd10) & ~(n_patches_read_8_read_fu_320_p2 == 32'd9) & ~(n_patches_read_8_read_fu_320_p2 == 32'd8) & ~(n_patches_read_8_read_fu_320_p2 == 32'd7) & ~(n_patches_read_8_read_fu_320_p2 == 32'd6) & ~(n_patches_read_8_read_fu_320_p2 == 32'd5) & ~(n_patches_read_8_read_fu_320_p2 == 32'd4) & ~(n_patches_read_8_read_fu_320_p2 == 32'd3) & ~(n_patches_read_8_read_fu_320_p2 == 32'd2) & ~(n_patches_read_8_read_fu_320_p2 == 32'd32) & ~(n_patches_read_8_read_fu_320_p2 == 32'd31) & ~(n_patches_read_8_read_fu_320_p2 == 32'd30) & ~(n_patches_read_8_read_fu_320_p2 == 32'd29) & ~(n_patches_read_8_read_fu_320_p2 == 32'd28) & ~(n_patches_read_8_read_fu_320_p2 == 32'd27) & ~(n_patches_read_8_read_fu_320_p2 == 32'd26) & ~(n_patches_read_8_read_fu_320_p2 == 32'd25) & ~(n_patches_read_8_read_fu_320_p2 == 32'd24) & ~(n_patches_read_8_read_fu_320_p2 == 32'd23) & ~(n_patches_read_8_read_fu_320_p2 == 32'd22) & ~(n_patches_read_8_read_fu_320_p2 == 32'd21) & ~(n_patches_read_8_read_fu_320_p2 == 32'd20));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign empty_157_fu_2153_p2 = (tmp_154_fu_2145_p3 | 34'd1);

assign empty_158_fu_2159_p1 = empty_157_fu_2153_p2[6:0];

assign empty_159_fu_2171_p1 = empty_157_fu_2153_p2[8:0];

assign empty_160_fu_2183_p2 = (p_shl7_cast_fu_2163_p3 - p_shl8_cast_fu_2175_p3);

assign empty_161_fu_2194_p1 = patches_parameters_4_q0[31:0];

assign i_cast_fu_2204_p1 = i_reg_1656;

assign icmp_ln295_fu_2133_p2 = ((n_patches_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln298_fu_3057_p2 = ((indvar_flatten37_reg_2001 == 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln300_fu_3069_p2 = ((indvar_flatten13_reg_2023 == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_3135_p2 = ((indvar_flatten_reg_2045 == 7'd48) ? 1'b1 : 1'b0);

assign icmp_ln304_fu_3123_p2 = ((d_reg_2067 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln312_fu_3410_p2 = ((indvar_flatten58_reg_2078 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_3422_p2 = ((indvar_flatten44_reg_2100 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_3442_p2 = ((c_18_reg_2122 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln333_2_fu_2208_p2 = (($signed(i_cast_fu_2204_p1) < $signed(empty_161_reg_3658)) ? 1'b1 : 1'b0);

assign icmp_ln333_fu_2198_p2 = (($signed(empty_161_fu_2194_p1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln335_fu_2343_p2 = ((ap_phi_mux_empty_162_phi_fu_1670_p64 == tmp_fu_2333_p7) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_2359_p2 = ((ap_phi_mux_empty_163_phi_fu_1771_p64 == tmp_128_fu_2349_p7) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_2374_p2 = (($signed(tmp_213_fu_2365_p4) < $signed(27'd1)) ? 1'b1 : 1'b0);

assign icmp_ln348_fu_2397_p2 = ((indvar_flatten104_reg_1869 == 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_2409_p2 = ((indvar_flatten80_reg_1891 == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_2475_p2 = ((indvar_flatten66_reg_1913 == 7'd48) ? 1'b1 : 1'b0);

assign icmp_ln354_fu_2463_p2 = ((d_11_reg_1935 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln362_fu_2812_p2 = ((indvar_flatten126_reg_1946 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln364_fu_2824_p2 = ((indvar_flatten112_reg_1968 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln366_fu_2844_p2 = ((c_20_reg_1990 == 3'd6) ? 1'b1 : 1'b0);

assign n_patches_read_8_read_fu_320_p2 = n_patches_read;

assign or_ln300_3_fu_3215_p2 = (xor_ln300_fu_3209_p2 | icmp_ln300_fu_3069_p2);

assign or_ln300_fu_3153_p2 = (icmp_ln300_fu_3069_p2 | and_ln298_3_fu_3141_p2);

assign or_ln302_3_fu_3239_p2 = (or_ln302_fu_3233_p2 | icmp_ln300_fu_3069_p2);

assign or_ln302_fu_3233_p2 = (and_ln300_fu_3221_p2 | and_ln298_3_fu_3141_p2);

assign or_ln314_fu_3468_p2 = (icmp_ln314_fu_3422_p2 | and_ln312_fu_3448_p2);

assign or_ln350_3_fu_2555_p2 = (xor_ln350_fu_2549_p2 | icmp_ln350_fu_2409_p2);

assign or_ln350_fu_2493_p2 = (icmp_ln350_fu_2409_p2 | and_ln348_3_fu_2481_p2);

assign or_ln352_3_fu_2579_p2 = (or_ln352_fu_2573_p2 | icmp_ln350_fu_2409_p2);

assign or_ln352_fu_2573_p2 = (and_ln350_fu_2561_p2 | and_ln348_3_fu_2481_p2);

assign or_ln364_fu_2870_p2 = (icmp_ln364_fu_2824_p2 | and_ln362_fu_2850_p2);

assign p_cast_fu_2189_p1 = empty_160_fu_2183_p2;

assign p_shl11_cast_fu_2647_p3 = {{trunc_ln356_9_fu_2643_p1}, {2'd0}};

assign p_shl12_cast_fu_2619_p3 = {{trunc_ln356_7_fu_2615_p1}, {2'd0}};

assign p_shl14_cast_fu_2896_p3 = {{trunc_ln368_7_fu_2892_p1}, {3'd0}};

assign p_shl16_cast_fu_2973_p3 = {{trunc_ln368_fu_2969_p1}, {3'd0}};

assign p_shl17_cast_fu_2985_p3 = {{trunc_ln368_6_fu_2981_p1}, {1'd0}};

assign p_shl3_cast_fu_3279_p3 = {{trunc_ln306_7_fu_3275_p1}, {2'd0}};

assign p_shl7_cast_fu_2163_p3 = {{empty_158_fu_2159_p1}, {3'd0}};

assign p_shl8_cast_fu_2175_p3 = {{empty_159_fu_2171_p1}, {1'd0}};

assign p_shl_cast_fu_3307_p3 = {{trunc_ln306_9_fu_3303_p1}, {2'd0}};

assign patches_superpoints_10_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_11_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_12_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_13_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_14_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_15_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_16_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_17_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_18_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_19_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_1_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_20_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_21_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_22_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_23_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_24_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_25_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_26_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_27_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_28_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_29_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_2_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_30_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_31_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_3_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_4_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_5_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_6_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_7_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_8_d0 = tmp_129_fu_2759_p7;

assign patches_superpoints_9_d0 = tmp_129_fu_2759_p7;

assign select_ln298_3_fu_3083_p3 = ((icmp_ln300_fu_3069_p2[0:0] == 1'b1) ? add_ln298_fu_3063_p2 : ap_phi_mux_a_phi_fu_2016_p4);

assign select_ln298_fu_3075_p3 = ((icmp_ln300_fu_3069_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_b_phi_fu_2038_p4);

assign select_ln300_5_fu_3167_p3 = ((and_ln298_3_fu_3141_p2[0:0] == 1'b1) ? add_ln300_fu_3147_p2 : select_ln298_fu_3075_p3);

assign select_ln300_6_fu_3376_p3 = ((icmp_ln300_fu_3069_p2[0:0] == 1'b1) ? 8'd1 : add_ln300_3_fu_3370_p2);

assign select_ln300_fu_3159_p3 = ((or_ln300_fu_3153_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c_phi_fu_2060_p4);

assign select_ln302_5_fu_3253_p3 = ((and_ln300_fu_3221_p2[0:0] == 1'b1) ? add_ln302_fu_3227_p2 : select_ln300_fu_3159_p3);

assign select_ln302_6_fu_3362_p3 = ((or_ln300_fu_3153_p2[0:0] == 1'b1) ? 7'd1 : add_ln302_3_fu_3356_p2);

assign select_ln302_fu_3245_p3 = ((or_ln302_3_fu_3239_p2[0:0] == 1'b1) ? 2'd0 : d_reg_2067);

assign select_ln312_3_fu_3454_p3 = ((icmp_ln314_fu_3422_p2[0:0] == 1'b1) ? add_ln312_fu_3416_p2 : ap_phi_mux_a_15_phi_fu_2093_p4);

assign select_ln312_fu_3428_p3 = ((icmp_ln314_fu_3422_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_18_phi_fu_2115_p4);

assign select_ln314_5_fu_3482_p3 = ((and_ln312_fu_3448_p2[0:0] == 1'b1) ? add_ln314_fu_3462_p2 : select_ln312_fu_3428_p3);

assign select_ln314_6_fu_3556_p3 = ((icmp_ln314_fu_3422_p2[0:0] == 1'b1) ? 6'd1 : add_ln314_3_fu_3550_p2);

assign select_ln314_fu_3474_p3 = ((or_ln314_fu_3468_p2[0:0] == 1'b1) ? 3'd0 : c_18_reg_2122);

assign select_ln348_3_fu_2423_p3 = ((icmp_ln350_fu_2409_p2[0:0] == 1'b1) ? add_ln348_fu_2403_p2 : ap_phi_mux_a_16_phi_fu_1884_p4);

assign select_ln348_fu_2415_p3 = ((icmp_ln350_fu_2409_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_b_19_phi_fu_1906_p4);

assign select_ln350_5_fu_2507_p3 = ((and_ln348_3_fu_2481_p2[0:0] == 1'b1) ? add_ln350_fu_2487_p2 : select_ln348_fu_2415_p3);

assign select_ln350_6_fu_2716_p3 = ((icmp_ln350_fu_2409_p2[0:0] == 1'b1) ? 8'd1 : add_ln350_3_fu_2710_p2);

assign select_ln350_fu_2499_p3 = ((or_ln350_fu_2493_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c_19_phi_fu_1928_p4);

assign select_ln352_5_fu_2593_p3 = ((and_ln350_fu_2561_p2[0:0] == 1'b1) ? add_ln352_fu_2567_p2 : select_ln350_fu_2499_p3);

assign select_ln352_6_fu_2702_p3 = ((or_ln350_fu_2493_p2[0:0] == 1'b1) ? 7'd1 : add_ln352_3_fu_2696_p2);

assign select_ln352_fu_2585_p3 = ((or_ln352_3_fu_2579_p2[0:0] == 1'b1) ? 2'd0 : d_11_reg_1935);

assign select_ln362_3_fu_2856_p3 = ((icmp_ln364_fu_2824_p2[0:0] == 1'b1) ? add_ln362_fu_2818_p2 : ap_phi_mux_a_17_phi_fu_1961_p4);

assign select_ln362_fu_2830_p3 = ((icmp_ln364_fu_2824_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_20_phi_fu_1983_p4);

assign select_ln364_5_fu_2884_p3 = ((and_ln362_fu_2850_p2[0:0] == 1'b1) ? add_ln364_fu_2864_p2 : select_ln362_fu_2830_p3);

assign select_ln364_6_fu_2953_p3 = ((icmp_ln364_fu_2824_p2[0:0] == 1'b1) ? 6'd1 : add_ln364_3_fu_2947_p2);

assign select_ln364_fu_2876_p3 = ((or_ln364_fu_2870_p2[0:0] == 1'b1) ? 3'd0 : c_20_reg_1990);

assign sext_ln300_fu_3113_p1 = $signed(sub_ln306_fu_3107_p2);

assign sext_ln306_fu_3193_p1 = $signed(tmp_209_fu_3185_p3);

assign sext_ln350_fu_2453_p1 = $signed(sub_ln356_fu_2447_p2);

assign sext_ln356_fu_2533_p1 = $signed(tmp_214_fu_2525_p3);

assign sub_fu_2139_p2 = ($signed(n_patches_read) + $signed(32'd4294967295));

assign sub_ln306_5_fu_3287_p2 = (p_shl3_cast_fu_3279_p3 - trunc_ln306_fu_3271_p1);

assign sub_ln306_6_fu_3315_p2 = (p_shl_cast_fu_3307_p3 - trunc_ln306_8_fu_3299_p1);

assign sub_ln306_fu_3107_p2 = (zext_ln306_15_fu_3103_p1 - zext_ln306_fu_3091_p1);

assign sub_ln318_fu_3514_p2 = (zext_ln318_10_fu_3498_p1 - zext_ln318_11_fu_3510_p1);

assign sub_ln356_5_fu_2627_p2 = (p_shl12_cast_fu_2619_p3 - trunc_ln356_fu_2611_p1);

assign sub_ln356_6_fu_2655_p2 = (p_shl11_cast_fu_2647_p3 - trunc_ln356_8_fu_2639_p1);

assign sub_ln356_fu_2447_p2 = (zext_ln356_15_fu_2443_p1 - zext_ln356_fu_2431_p1);

assign sub_ln368_3_fu_2916_p2 = (p_shl14_cast_fu_2896_p3 - zext_ln368_20_fu_2912_p1);

assign sub_ln368_fu_2993_p2 = (p_shl16_cast_fu_2973_p3 - p_shl17_cast_fu_2985_p3);

assign tmp_127_fu_3572_p2 = wp_parameters5_q0;

assign tmp_127_fu_3572_p4 = wp_parameters7_q0;

assign tmp_130_fu_3025_p2 = wp_parameters5_q0;

assign tmp_130_fu_3025_p4 = wp_parameters7_q0;

assign tmp_154_fu_2145_p3 = {{sub_fu_2139_p2}, {2'd0}};

assign tmp_155_fu_3095_p3 = {{select_ln298_3_fu_3083_p3}, {2'd0}};

assign tmp_156_fu_2380_p3 = {{n_patches_read}, {2'd0}};

assign tmp_157_fu_2435_p3 = {{select_ln348_3_fu_2423_p3}, {2'd0}};

assign tmp_209_fu_3185_p3 = {{add_ln306_fu_3179_p2}, {4'd0}};

assign tmp_210_fu_3197_p3 = {{select_ln300_5_fu_3167_p3}, {4'd0}};

assign tmp_211_fu_3490_p3 = {{select_ln314_5_fu_3482_p3}, {3'd0}};

assign tmp_212_fu_3502_p3 = {{select_ln314_5_fu_3482_p3}, {1'd0}};

assign tmp_213_fu_2365_p4 = {{n_patches_read[31:5]}};

assign tmp_214_fu_2525_p3 = {{add_ln356_fu_2519_p2}, {4'd0}};

assign tmp_215_fu_2537_p3 = {{select_ln350_5_fu_2507_p3}, {4'd0}};

assign tmp_216_fu_2904_p3 = {{select_ln364_5_fu_2884_p3}, {1'd0}};

assign tmp_347_cast_fu_2223_p3 = {{trunc_ln335_fu_2219_p1}, {7'd0}};

assign tmp_348_cast_fu_2235_p3 = {{trunc_ln335_3_fu_2231_p1}, {4'd0}};

assign trunc_ln306_7_fu_3275_p1 = add_ln306_9_fu_3265_p2[7:0];

assign trunc_ln306_8_fu_3299_p1 = add_ln306_10_fu_3293_p2[7:0];

assign trunc_ln306_9_fu_3303_p1 = add_ln306_10_fu_3293_p2[5:0];

assign trunc_ln306_fu_3271_p1 = add_ln306_9_fu_3265_p2[9:0];

assign trunc_ln335_3_fu_2231_p1 = i_reg_1656[5:0];

assign trunc_ln335_fu_2219_p1 = i_reg_1656[2:0];

assign trunc_ln356_7_fu_2615_p1 = add_ln356_9_fu_2605_p2[7:0];

assign trunc_ln356_8_fu_2639_p1 = add_ln356_10_fu_2633_p2[7:0];

assign trunc_ln356_9_fu_2643_p1 = add_ln356_10_fu_2633_p2[5:0];

assign trunc_ln356_fu_2611_p1 = add_ln356_9_fu_2605_p2[9:0];

assign trunc_ln368_6_fu_2981_p1 = add_ln368_fu_2964_p2[8:0];

assign trunc_ln368_7_fu_2892_p1 = select_ln364_5_fu_2884_p3[1:0];

assign trunc_ln368_fu_2969_p1 = add_ln368_fu_2964_p2[6:0];

assign xor_ln298_fu_3117_p2 = (icmp_ln300_fu_3069_p2 ^ 1'd1);

assign xor_ln300_fu_3209_p2 = (icmp_ln302_fu_3135_p2 ^ 1'd1);

assign xor_ln312_fu_3436_p2 = (icmp_ln314_fu_3422_p2 ^ 1'd1);

assign xor_ln348_fu_2457_p2 = (icmp_ln350_fu_2409_p2 ^ 1'd1);

assign xor_ln350_fu_2549_p2 = (icmp_ln352_fu_2475_p2 ^ 1'd1);

assign xor_ln362_fu_2838_p2 = (icmp_ln364_fu_2824_p2 ^ 1'd1);

assign zext_ln302_fu_3205_p1 = tmp_210_fu_3197_p3;

assign zext_ln306_15_fu_3103_p1 = tmp_155_fu_3095_p3;

assign zext_ln306_16_fu_3175_p1 = select_ln300_5_fu_3167_p3;

assign zext_ln306_17_fu_3261_p1 = select_ln302_5_fu_3253_p3;

assign zext_ln306_18_fu_3321_p1 = select_ln302_fu_3245_p3;

assign zext_ln306_19_fu_3325_p1 = select_ln302_fu_3245_p3;

assign zext_ln306_20_fu_3384_p1 = add_ln306_11_reg_4224;

assign zext_ln306_21_fu_3341_p1 = add_ln306_12_fu_3335_p2;

assign zext_ln306_fu_3091_p1 = select_ln298_3_fu_3083_p3;

assign zext_ln318_10_fu_3498_p1 = tmp_211_fu_3490_p3;

assign zext_ln318_11_fu_3510_p1 = tmp_212_fu_3502_p3;

assign zext_ln318_12_fu_3520_p1 = select_ln314_fu_3474_p3;

assign zext_ln318_13_fu_3530_p1 = add_ln318_fu_3524_p2;

assign zext_ln335_fu_2255_p1 = add_ln335_3_fu_2249_p2;

assign zext_ln336_fu_2297_p1 = add_ln336_fu_2291_p2;

assign zext_ln348_fu_2387_p1 = tmp_156_fu_2380_p3;

assign zext_ln352_fu_2545_p1 = tmp_215_fu_2537_p3;

assign zext_ln356_15_fu_2443_p1 = tmp_157_fu_2435_p3;

assign zext_ln356_16_fu_2515_p1 = select_ln350_5_fu_2507_p3;

assign zext_ln356_17_fu_2601_p1 = select_ln352_5_fu_2593_p3;

assign zext_ln356_18_fu_2661_p1 = select_ln352_fu_2585_p3;

assign zext_ln356_19_fu_2665_p1 = select_ln352_fu_2585_p3;

assign zext_ln356_20_fu_2724_p1 = add_ln356_11_reg_4093;

assign zext_ln356_21_fu_2681_p1 = add_ln356_12_fu_2675_p2;

assign zext_ln356_fu_2431_p1 = select_ln348_3_fu_2423_p3;

assign zext_ln368_19_fu_2961_p1 = select_ln364_5_reg_4158;

assign zext_ln368_20_fu_2912_p1 = tmp_216_fu_2904_p3;

assign zext_ln368_21_fu_2922_p1 = select_ln364_fu_2876_p3;

assign zext_ln368_22_fu_2999_p1 = select_ln364_reg_4153;

assign zext_ln368_23_fu_3008_p1 = add_ln368_5_fu_3002_p2;

assign zext_ln368_24_fu_2932_p1 = add_ln368_6_fu_2926_p2;

always @ (posedge ap_clk) begin
    patches_superpoints_0_addr_9_reg_3737[3:0] <= 4'b0110;
    patches_superpoints_1_addr_8_reg_3747[3:0] <= 4'b0110;
    patches_superpoints_2_addr_8_reg_3757[3:0] <= 4'b0110;
    patches_superpoints_3_addr_8_reg_3767[3:0] <= 4'b0110;
    patches_superpoints_4_addr_8_reg_3777[3:0] <= 4'b0110;
    patches_superpoints_5_addr_8_reg_3787[3:0] <= 4'b0110;
    patches_superpoints_6_addr_8_reg_3797[3:0] <= 4'b0110;
    patches_superpoints_7_addr_8_reg_3807[3:0] <= 4'b0110;
    patches_superpoints_8_addr_8_reg_3817[3:0] <= 4'b0110;
    patches_superpoints_9_addr_8_reg_3827[3:0] <= 4'b0110;
    patches_superpoints_10_addr_8_reg_3837[3:0] <= 4'b0110;
    patches_superpoints_11_addr_8_reg_3847[3:0] <= 4'b0110;
    patches_superpoints_12_addr_8_reg_3857[3:0] <= 4'b0110;
    patches_superpoints_13_addr_8_reg_3867[3:0] <= 4'b0110;
    patches_superpoints_14_addr_8_reg_3877[3:0] <= 4'b0110;
    patches_superpoints_15_addr_8_reg_3887[3:0] <= 4'b0110;
    patches_superpoints_16_addr_8_reg_3897[3:0] <= 4'b0110;
    patches_superpoints_17_addr_8_reg_3907[3:0] <= 4'b0110;
    patches_superpoints_18_addr_8_reg_3917[3:0] <= 4'b0110;
    patches_superpoints_19_addr_8_reg_3927[3:0] <= 4'b0110;
    patches_superpoints_20_addr_8_reg_3937[3:0] <= 4'b0110;
    patches_superpoints_21_addr_8_reg_3947[3:0] <= 4'b0110;
    patches_superpoints_22_addr_8_reg_3957[3:0] <= 4'b0110;
    patches_superpoints_23_addr_8_reg_3967[3:0] <= 4'b0110;
    patches_superpoints_24_addr_8_reg_3977[3:0] <= 4'b0110;
    patches_superpoints_25_addr_8_reg_3987[3:0] <= 4'b0110;
    patches_superpoints_26_addr_8_reg_3997[3:0] <= 4'b0110;
    patches_superpoints_27_addr_8_reg_4007[3:0] <= 4'b0110;
    patches_superpoints_28_addr_8_reg_4017[3:0] <= 4'b0110;
    patches_superpoints_29_addr_8_reg_4027[3:0] <= 4'b0110;
    patches_superpoints_30_addr_9_reg_4037[3:0] <= 4'b0110;
    patches_superpoints_31_addr_13_reg_4047[3:0] <= 4'b0110;
    zext_ln348_reg_4063[1:0] <= 2'b00;
    zext_ln348_reg_4063[34] <= 1'b0;
end

endmodule //makePatches_ShadowQuilt_fromEdges_add_patch_111
