Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 16 18:12:47 2018
| Host         : excession.phy.bris.ac.uk running 64-bit Scientific Linux release 6.9 (Carbon)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                 9860        0.038        0.000                      0                 9851        0.264        0.000                       0                  4356  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
infra/eth/emac0/inst_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
rgmii_rxc                              {0.000 4.000}        8.000           125.000         
sysclk                                 {0.000 10.000}       20.000          50.000          
  CLKFBIN                              {0.000 10.000}       20.000          50.000          
  clk_125_90_i                         {2.000 6.000}        8.000           125.000         
    infra/eth/emac0/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
  clk_125_i                            {0.000 4.000}        8.000           125.000         
  clk_200_i                            {0.000 2.500}        5.000           200.000         
  clk_ipb_i                            {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rgmii_rxc             2.697        0.000                      0                  914        0.101        0.000                      0                  914        2.750        0.000                       0                   434  
sysclk               16.365        0.000                      0                   60        0.251        0.000                      0                   60        7.000        0.000                       0                    35  
  CLKFBIN                                                                                                                                                        18.751        0.000                       0                     2  
  clk_125_90_i        5.340        0.000                      0                    5        0.183        0.000                      0                    5        3.500        0.000                       0                     8  
  clk_125_i           0.852        0.000                      0                 7458        0.038        0.000                      0                 7458        3.020        0.000                       0                  3331  
  clk_200_i                                                                                                                                                       0.264        0.000                       0                     3  
  clk_ipb_i          22.442        0.000                      0                 1342        0.067        0.000                      0                 1342       15.500        0.000                       0                   543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
infra/eth/emac0/inst_rgmii_rx_clk  rgmii_rxc                                0.527        0.000                      0                    5        0.231        0.000                      0                    5  
clk_125_i                          rgmii_rxc                                6.697        0.000                      0                    4                                                                        
clk_125_i                          clk_125_90_i                             0.755        0.000                      0                    1        5.734        0.000                      0                    1  
clk_125_i                          infra/eth/emac0/inst_rgmii_tx_clk        0.528        0.000                      0                    5        0.603        0.000                      0                    5  
rgmii_rxc                          clk_125_i                                5.110        0.000                      0                   22                                                                        
clk_ipb_i                          clk_125_i                                1.733        0.000                      0                    6        0.192        0.000                      0                    6  
clk_125_i                          clk_ipb_i                                2.268        0.000                      0                   43        0.204        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_125_i          clk_125_i                3.776        0.000                      0                   21        0.398        0.000                      0                   21  
**async_default**  rgmii_rxc          rgmii_rxc                6.159        0.000                      0                   23        0.430        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 2.340ns (45.178%)  route 2.840ns (54.822%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 11.053 - 8.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.735     3.228    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/rx_axi_clk
    SLICE_X2Y21          SRL16E                                       r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     4.842 f  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.818     5.660    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.152     5.812 f  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.445     6.256    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.326     6.582 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=2, routed)           0.455     7.037    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_2_n_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.161 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=3, routed)           0.603     7.764    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.124     7.888 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.519     8.408    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/END_EXT0
    SLICE_X3Y23          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.697    11.053    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y23          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    11.202    
                         clock uncertainty           -0.035    11.167    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.062    11.105    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/IFG_FLAG_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.211ns (48.427%)  route 2.355ns (51.573%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 11.053 - 8.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.735     3.228    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/rx_axi_clk
    SLICE_X2Y21          SRL16E                                       r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     4.842 f  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.818     5.660    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.152     5.812 f  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.445     6.256    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.326     6.582 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=2, routed)           0.455     7.037    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_2_n_0
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.119     7.156 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/RX_SM/IFG_FLAG_i_1/O
                         net (fo=2, routed)           0.638     7.794    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/PRE_IFG_FLAG
    SLICE_X3Y23          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/IFG_FLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.697    11.053    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/rx_axi_clk
    SLICE_X3Y23          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/IFG_FLAG_reg/C
                         clock pessimism              0.149    11.202    
                         clock uncertainty           -0.035    11.167    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.275    10.892    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/IFG_FLAG_reg
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.737     3.230    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_clk
    SLICE_X0Y30          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     3.686 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/Q
                         net (fo=159, routed)         2.860     6.547    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/O126
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.975     7.645    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/SR[0]
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.752    11.108    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[0]/C
                         clock pessimism              0.137    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    10.781    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[0]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.737     3.230    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_clk
    SLICE_X0Y30          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     3.686 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/Q
                         net (fo=159, routed)         2.860     6.547    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/O126
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.975     7.645    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/SR[0]
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.752    11.108    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[1]/C
                         clock pessimism              0.137    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    10.781    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[1]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.737     3.230    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_clk
    SLICE_X0Y30          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     3.686 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/Q
                         net (fo=159, routed)         2.860     6.547    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/O126
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.975     7.645    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/SR[0]
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.752    11.108    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[2]/C
                         clock pessimism              0.137    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    10.781    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[2]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.737     3.230    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_clk
    SLICE_X0Y30          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     3.686 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/Q
                         net (fo=159, routed)         2.860     6.547    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/O126
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.975     7.645    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/SR[0]
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.752    11.108    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[3]/C
                         clock pessimism              0.137    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    10.781    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[3]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.737     3.230    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_clk
    SLICE_X0Y30          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     3.686 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/Q
                         net (fo=159, routed)         2.860     6.547    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/O126
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.975     7.645    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/SR[0]
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.752    11.108    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[4]/C
                         clock pessimism              0.137    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    10.781    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[4]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.737     3.230    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_clk
    SLICE_X0Y30          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     3.686 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/Q
                         net (fo=159, routed)         2.860     6.547    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/O126
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.975     7.645    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/SR[0]
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.752    11.108    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[5]/C
                         clock pessimism              0.137    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    10.781    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[5]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.737     3.230    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_clk
    SLICE_X0Y30          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     3.686 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/Q
                         net (fo=159, routed)         2.860     6.547    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/O126
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.975     7.645    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/SR[0]
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.752    11.108    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[6]/C
                         clock pessimism              0.137    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    10.781    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[6]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.580ns (13.136%)  route 3.835ns (86.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.737     3.230    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_clk
    SLICE_X0Y30          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     3.686 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_reset_reg/Q
                         net (fo=159, routed)         2.860     6.547    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/O126
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.671 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=17, routed)          0.975     7.645    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/SR[0]
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.752    11.108    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X9Y27          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[7]/C
                         clock pessimism              0.137    11.245    
                         clock uncertainty           -0.035    11.210    
    SLICE_X9Y27          FDRE (Setup_fdre_C_R)       -0.429    10.781    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx/pause_opcode_early_reg[7]
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.288%)  route 0.190ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.284     0.832    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.996 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.190     1.187    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD3
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.085    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.288%)  route 0.190ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.284     0.832    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.996 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.190     1.187    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD3
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.085    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.288%)  route 0.190ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.284     0.832    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.996 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.190     1.187    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD3
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.085    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.288%)  route 0.190ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.284     0.832    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.996 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.190     1.187    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD3
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.085    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.288%)  route 0.190ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.284     0.832    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.996 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.190     1.187    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD3
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.085    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.288%)  route 0.190ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.284     0.832    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.996 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.190     1.187    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD3
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.085    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.288%)  route 0.190ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.284     0.832    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.996 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.190     1.187    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD3
    SLICE_X14Y32         RAMS32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMS32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.085    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.288%)  route 0.190ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.284     0.832    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.996 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=18, routed)          0.190     1.187    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD3
    SLICE_X14Y32         RAMS32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMS32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.085    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_shim/rx_mac_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.282     0.830    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_shim/rx_axi_clk
    SLICE_X12Y31         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_shim/rx_mac_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     0.994 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rx_axi_shim/rx_mac_tlast_reg/Q
                         net (fo=1, routed)           0.101     1.095    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X14Y31         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.316     1.319    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y31         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.475     0.844    
    SLICE_X14Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.991    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.266%)  route 0.206ns (55.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164     0.997 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=18, routed)          0.206     1.204    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/ADDRD2
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.317     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/WCLK
    SLICE_X14Y32         RAMD32                                       r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.475     0.845    
    SLICE_X14Y32         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.099    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I       n/a            3.174         8.000       4.826      BUFR_X0Y1     infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I      n/a            1.666         8.000       6.334      BUFIO_X0Y0    infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y20  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y18  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y17  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y23   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/FRAME_CHECKER/EXCEEDED_MIN_LEN_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y23   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/FRAME_CHECKER/FCS_ERR_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y23   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/rxgen/FRAME_CHECKER/FRAME_LEN_ERR_reg/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y16   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y16   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y16   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y16   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y16   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y16   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y19   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y19   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y19   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y19   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y19   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X2Y19   infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack       16.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.365ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.752ns (57.458%)  route 1.297ns (42.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          1.011     6.964    infra/clocks/clkdiv/clear
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                 16.365    

Slack (MET) :             16.365ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.752ns (57.458%)  route 1.297ns (42.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          1.011     6.964    infra/clocks/clkdiv/clear
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                 16.365    

Slack (MET) :             16.365ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.752ns (57.458%)  route 1.297ns (42.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          1.011     6.964    infra/clocks/clkdiv/clear
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                 16.365    

Slack (MET) :             16.365ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.752ns (57.458%)  route 1.297ns (42.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          1.011     6.964    infra/clocks/clkdiv/clear
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                 16.365    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.752ns (58.396%)  route 1.248ns (41.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          0.962     6.915    infra/clocks/clkdiv/clear
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.752ns (58.396%)  route 1.248ns (41.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          0.962     6.915    infra/clocks/clkdiv/clear
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.752ns (58.396%)  route 1.248ns (41.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          0.962     6.915    infra/clocks/clkdiv/clear
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.752ns (58.396%)  route 1.248ns (41.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          0.962     6.915    infra/clocks/clkdiv/clear
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.428ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 1.752ns (58.660%)  route 1.235ns (41.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          0.948     6.901    infra/clocks/clkdiv/clear
    SLICE_X12Y43         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y43         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                 16.428    

Slack (MET) :             16.428ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysclk rise@20.000ns - sysclk rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 1.752ns (58.660%)  route 1.235ns (41.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 23.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.770     3.914    infra/clocks/clkdiv/clk
    SLICE_X14Y49         SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     5.542 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.286     5.829    infra/clocks/clkdiv/rst_b
    SLICE_X14Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.953 r  infra/clocks/clkdiv/cnt[16]_i_1/O
                         net (fo=28, routed)          0.948     6.901    infra/clocks/clkdiv/clear
    SLICE_X12Y43         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    20.000    20.000 r  
    P17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    22.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    22.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.730    23.658    infra/clocks/clkdiv/clk
    SLICE_X12Y43         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.231    23.888    
                         clock uncertainty           -0.035    23.853    
    SLICE_X12Y43         FDRE (Setup_fdre_C_R)       -0.524    23.329    infra/clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                 16.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.756%)  route 0.162ns (43.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.277     1.057    infra/clocks/clkdiv/clk
    SLICE_X12Y47         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.221 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=5, routed)           0.162     1.383    infra/clocks/d17
    SLICE_X13Y49         LUT4 (Prop_lut4_I1_O)        0.048     1.431 r  infra/clocks/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     1.431    infra/clocks/nuke_d_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  infra/clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.503     1.546    infra/clocks/sysclk_i
    SLICE_X13Y49         FDRE                                         r  infra/clocks/nuke_d_reg/C
                         clock pessimism             -0.473     1.073    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.107     1.180    infra/clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.277     1.057    infra/clocks/clkdiv/clk
    SLICE_X12Y47         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.221 r  infra/clocks/clkdiv/cnt_reg[18]/Q
                         net (fo=1, routed)           0.114     1.336    infra/clocks/clkdiv/cnt_reg_n_0_[18]
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.446 r  infra/clocks/clkdiv/cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.446    infra/clocks/clkdiv/cnt_reg[16]_i_2_n_5
    SLICE_X12Y47         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.503     1.546    infra/clocks/clkdiv/clk
    SLICE_X12Y47         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[18]/C
                         clock pessimism             -0.489     1.057    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.134     1.191    infra/clocks/clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.277     1.057    infra/clocks/clkdiv/clk
    SLICE_X12Y48         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.221 r  infra/clocks/clkdiv/cnt_reg[22]/Q
                         net (fo=1, routed)           0.114     1.336    infra/clocks/clkdiv/cnt_reg_n_0_[22]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.446 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.446    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_5
    SLICE_X12Y48         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.503     1.546    infra/clocks/clkdiv/clk
    SLICE_X12Y48         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[22]/C
                         clock pessimism             -0.489     1.057    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.134     1.191    infra/clocks/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.277     1.057    infra/clocks/clkdiv/clk
    SLICE_X12Y49         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.221 r  infra/clocks/clkdiv/cnt_reg[26]/Q
                         net (fo=1, routed)           0.114     1.336    infra/clocks/clkdiv/cnt_reg_n_0_[26]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.446 r  infra/clocks/clkdiv/cnt_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.446    infra/clocks/clkdiv/cnt_reg[27]_i_1_n_5
    SLICE_X12Y49         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.503     1.546    infra/clocks/clkdiv/clk
    SLICE_X12Y49         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism             -0.489     1.057    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.134     1.191    infra/clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.276     1.056    infra/clocks/clkdiv/clk
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.164     1.220 r  infra/clocks/clkdiv/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.335    infra/clocks/clkdiv/cnt_reg_n_0_[10]
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.445 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.445    infra/clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.502     1.545    infra/clocks/clkdiv/clk
    SLICE_X12Y45         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.489     1.056    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.134     1.190    infra/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.276     1.056    infra/clocks/clkdiv/clk
    SLICE_X12Y46         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     1.220 r  infra/clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.335    infra/clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.445 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.445    infra/clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X12Y46         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.502     1.545    infra/clocks/clkdiv/clk
    SLICE_X12Y46         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.489     1.056    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.134     1.190    infra/clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.276     1.056    infra/clocks/clkdiv/clk
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.220 r  infra/clocks/clkdiv/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.335    infra/clocks/clkdiv/cnt_reg_n_0_[6]
    SLICE_X12Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.445 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.445    infra/clocks/clkdiv/cnt_reg[4]_i_1_n_5
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.502     1.545    infra/clocks/clkdiv/clk
    SLICE_X12Y44         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.489     1.056    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.134     1.190    infra/clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 infra/clocks/nuke_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/nuke_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.277     1.057    infra/clocks/sysclk_i
    SLICE_X13Y49         FDRE                                         r  infra/clocks/nuke_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.198 r  infra/clocks/nuke_d2_reg/Q
                         net (fo=2, routed)           0.167     1.366    infra/clocks/nuke_d2
    SLICE_X13Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.411 r  infra/clocks/nuke_d2_i_1/O
                         net (fo=1, routed)           0.000     1.411    infra/clocks/nuke_d2_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  infra/clocks/nuke_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.503     1.546    infra/clocks/sysclk_i
    SLICE_X13Y49         FDRE                                         r  infra/clocks/nuke_d2_reg/C
                         clock pessimism             -0.489     1.057    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.091     1.148    infra/clocks/nuke_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 infra/clocks/nuke_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.277     1.057    infra/clocks/sysclk_i
    SLICE_X13Y49         FDRE                                         r  infra/clocks/nuke_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.198 r  infra/clocks/nuke_d2_reg/Q
                         net (fo=2, routed)           0.169     1.368    infra/clocks/nuke_d2
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.413 r  infra/clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.413    infra/clocks/rst_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  infra/clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.503     1.546    infra/clocks/sysclk_i
    SLICE_X13Y49         FDRE                                         r  infra/clocks/rst_reg/C
                         clock pessimism             -0.489     1.057    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.092     1.149    infra/clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.172%)  route 0.207ns (55.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.277     1.057    infra/clocks/clkdiv/clk
    SLICE_X12Y47         FDRE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.221 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=5, routed)           0.207     1.429    infra/clocks/d17
    SLICE_X13Y49         FDRE                                         r  infra/clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.503     1.546    infra/clocks/sysclk_i
    SLICE_X13Y49         FDRE                                         r  infra/clocks/d17_d_reg/C
                         clock pessimism             -0.473     1.073    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.071     1.144    infra/clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X0Y0      infra/clocks/bufhsys/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y43     infra/clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y45     infra/clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y45     infra/clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y47     infra/clocks/clkdiv/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y49     infra/clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y49     infra/clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y43     infra/clocks/clkdiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y45     infra/clocks/clkdiv/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y45     infra/clocks/clkdiv/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[14]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y49     infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X14Y49     infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y43     infra/clocks/clkdiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y45     infra/clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y45     infra/clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y46     infra/clocks/clkdiv/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { infra/clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_90_i
  To Clock:  clk_125_90_i

Setup :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        1.780ns  (logic 0.456ns (25.611%)  route 1.324ns (74.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.946ns = ( 16.946 - 10.000 ) 
    Source Clock Delay      (SCD):    7.405ns = ( 9.405 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     5.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     5.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     5.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.006 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     7.673    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.769 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.636     9.405    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     9.861 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           1.324    11.186    infra/eth/emac0/inst/rgmii_interface/tx_reset90
    OLOGIC_X0Y27         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    12.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    13.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    13.746 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    15.333    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.424 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.522    16.946    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              0.425    17.371    
                         clock uncertainty           -0.047    17.324    
    OLOGIC_X0Y27         ODDR (Setup_oddr_C_R)       -0.798    16.526    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         16.526    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        1.172ns  (logic 0.419ns (35.746%)  route 0.753ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 16.941 - 10.000 ) 
    Source Clock Delay      (SCD):    7.405ns = ( 9.405 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     5.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     5.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     5.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.006 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     7.673    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.769 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.636     9.405    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     9.824 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/Q
                         net (fo=1, routed)           0.753    10.577    infra/eth/emac0/inst/tx_reset90_sync/data_sync3
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    12.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    13.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    13.746 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    15.333    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.424 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.517    16.941    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
                         clock pessimism              0.464    17.405    
                         clock uncertainty           -0.047    17.359    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.265    17.094    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 16.941 - 10.000 ) 
    Source Clock Delay      (SCD):    7.405ns = ( 9.405 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     5.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     5.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     5.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.006 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     7.673    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.769 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.636     9.405    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     9.861 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.524    10.385    infra/eth/emac0/inst/tx_reset90_sync/data_sync2
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    12.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    13.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    13.746 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    15.333    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.424 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.517    16.941    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
                         clock pessimism              0.464    17.405    
                         clock uncertainty           -0.047    17.359    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.062    17.297    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.807ns  (logic 0.419ns (51.916%)  route 0.388ns (48.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 16.941 - 10.000 ) 
    Source Clock Delay      (SCD):    7.405ns = ( 9.405 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     5.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     5.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     5.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.006 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     7.673    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.769 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.636     9.405    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     9.824 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.388    10.212    infra/eth/emac0/inst/tx_reset90_sync/data_sync0
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    12.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    13.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    13.746 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    15.333    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.424 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.517    16.941    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism              0.464    17.405    
                         clock uncertainty           -0.047    17.359    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.220    17.139    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.584ns  (logic 0.419ns (71.772%)  route 0.165ns (28.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 16.941 - 10.000 ) 
    Source Clock Delay      (SCD):    7.405ns = ( 9.405 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     5.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     5.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     5.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.006 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     7.673    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.769 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.636     9.405    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     9.824 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.165     9.989    infra/eth/emac0/inst/tx_reset90_sync/data_sync1
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    12.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    12.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    13.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    13.746 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    15.333    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.424 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.517    16.941    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
                         clock pessimism              0.464    17.405    
                         clock uncertainty           -0.047    17.359    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.270    17.089    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         17.089    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  7.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.630%)  route 0.542ns (79.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 4.991 - 2.000 ) 
    Source Clock Delay      (SCD):    2.197ns = ( 4.197 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     2.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     3.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.593     4.197    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     4.338 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           0.542     4.880    infra/eth/emac0/inst/rgmii_interface/tx_reset90
    OLOGIC_X0Y27         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.991    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism             -0.770     4.221    
    OLOGIC_X0Y27         ODDR (Hold_oddr_C_R)         0.476     4.697    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         -4.697    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 5.004 - 2.000 ) 
    Source Clock Delay      (SCD):    2.197ns = ( 4.197 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     2.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     3.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.593     4.197    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.128     4.325 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.062     4.387    infra/eth/emac0/inst/tx_reset90_sync/data_sync1
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.864     5.004    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
                         clock pessimism             -0.807     4.197    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)        -0.008     4.189    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.189    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.579%)  route 0.125ns (49.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 5.004 - 2.000 ) 
    Source Clock Delay      (SCD):    2.197ns = ( 4.197 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     2.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     3.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.593     4.197    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.128     4.325 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.125     4.450    infra/eth/emac0/inst/tx_reset90_sync/data_sync0
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.864     5.004    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.807     4.197    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.022     4.219    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.219    
                         arrival time                           4.450    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 5.004 - 2.000 ) 
    Source Clock Delay      (SCD):    2.197ns = ( 4.197 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     2.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     3.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.593     4.197    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     4.338 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.174     4.512    infra/eth/emac0/inst/tx_reset90_sync/data_sync2
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.864     5.004    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
                         clock pessimism             -0.807     4.197    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.071     4.268    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -4.268    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.751%)  route 0.389ns (75.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 5.004 - 2.000 ) 
    Source Clock Delay      (SCD):    2.197ns = ( 4.197 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     2.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     2.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     3.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.593     4.197    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.128     4.325 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/Q
                         net (fo=1, routed)           0.389     4.714    infra/eth/emac0/inst/tx_reset90_sync/data_sync3
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.864     5.004    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
                         clock pessimism             -0.807     4.197    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)        -0.006     4.191    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -4.191    
                         arrival time                           4.714    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_90_i
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { infra/clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    infra/clocks/bufg125_90/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y27     infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_i
  To Clock:  clk_125_i

Setup :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.867ns = ( 14.867 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        6.125    13.891    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X51Y52         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.443    14.867    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X51Y52         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[46]/C
                         clock pessimism              0.352    15.219    
                         clock uncertainty           -0.047    15.172    
    SLICE_X51Y52         FDRE (Setup_fdre_C_R)       -0.429    14.743    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[46]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.456ns (6.929%)  route 6.125ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.867ns = ( 14.867 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        6.125    13.891    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X51Y52         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.443    14.867    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X51Y52         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[47]/C
                         clock pessimism              0.352    15.219    
                         clock uncertainty           -0.047    15.172    
    SLICE_X51Y52         FDRE (Setup_fdre_C_R)       -0.429    14.743    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[47]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.456ns (7.073%)  route 5.991ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 14.866 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        5.991    13.756    infra/ipbus/udp_if/tx_main/rst_macclk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.442    14.866    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[25]/C
                         clock pessimism              0.352    15.218    
                         clock uncertainty           -0.047    15.171    
    SLICE_X52Y54         FDRE (Setup_fdre_C_R)       -0.524    14.647    infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[25]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.456ns (7.073%)  route 5.991ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 14.866 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        5.991    13.756    infra/ipbus/udp_if/tx_main/rst_macclk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.442    14.866    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[26]/C
                         clock pessimism              0.352    15.218    
                         clock uncertainty           -0.047    15.171    
    SLICE_X52Y54         FDRE (Setup_fdre_C_R)       -0.524    14.647    infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[26]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.456ns (7.073%)  route 5.991ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 14.866 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        5.991    13.756    infra/ipbus/udp_if/tx_main/rst_macclk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.442    14.866    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[27]/C
                         clock pessimism              0.352    15.218    
                         clock uncertainty           -0.047    15.171    
    SLICE_X52Y54         FDRE (Setup_fdre_C_R)       -0.524    14.647    infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[27]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.456ns (7.073%)  route 5.991ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 14.866 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        5.991    13.756    infra/ipbus/udp_if/tx_main/rst_macclk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.442    14.866    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[28]/C
                         clock pessimism              0.352    15.218    
                         clock uncertainty           -0.047    15.171    
    SLICE_X52Y54         FDRE (Setup_fdre_C_R)       -0.524    14.647    infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[28]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.456ns (7.073%)  route 5.991ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 14.866 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        5.991    13.756    infra/ipbus/udp_if/tx_main/rst_macclk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.442    14.866    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[29]/C
                         clock pessimism              0.352    15.218    
                         clock uncertainty           -0.047    15.171    
    SLICE_X52Y54         FDRE (Setup_fdre_C_R)       -0.524    14.647    infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[29]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.456ns (7.073%)  route 5.991ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 14.866 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        5.991    13.756    infra/ipbus/udp_if/tx_main/rst_macclk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.442    14.866    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[30]/C
                         clock pessimism              0.352    15.218    
                         clock uncertainty           -0.047    15.171    
    SLICE_X52Y54         FDRE (Setup_fdre_C_R)       -0.524    14.647    infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[30]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.456ns (7.073%)  route 5.991ns (92.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 14.866 - 8.000 ) 
    Source Clock Delay      (SCD):    7.310ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541     7.310    infra/clocks/clko_125
    SLICE_X28Y70         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     7.766 r  infra/clocks/rst_125_reg/Q
                         net (fo=1123, routed)        5.991    13.756    infra/ipbus/udp_if/tx_main/rst_macclk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.442    14.866    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[31]/C
                         clock pessimism              0.352    15.218    
                         clock uncertainty           -0.047    15.171    
    SLICE_X52Y54         FDRE (Setup_fdre_C_R)       -0.524    14.647    infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[31]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ping/next_low_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 2.804ns (40.231%)  route 4.166ns (59.769%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns = ( 14.858 - 8.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.559     7.328    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X48Y51         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDPE (Prop_fdpe_C_Q)         0.456     7.784 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.495     8.279    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X48Y51         LUT1 (Prop_lut1_I0_O)        0.124     8.403 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=356, routed)         0.962     9.366    infra/ipbus/udp_if/rx_reset_block/mac_rx_valid
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.119     9.485 f  infra/ipbus/udp_if/rx_reset_block/rx_reset_INST_0/O
                         net (fo=721, routed)         0.716    10.201    infra/ipbus/udp_if/ping/rx_reset
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.358    10.559 r  infra/ipbus/udp_if/ping/next_addr[0]_i_2/O
                         net (fo=15, routed)          0.450    11.008    infra/ipbus/udp_if/ping/next_addr[0]_i_2_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.332    11.340 r  infra/ipbus/udp_if/ping/next_addr[4]_i_6/O
                         net (fo=1, routed)           0.542    11.882    infra/ipbus/udp_if/ping/addr_int[1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.538 r  infra/ipbus/udp_if/ping/next_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    infra/ipbus/udp_if/ping/next_addr_reg[4]_i_1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.867 f  infra/ipbus/udp_if/ping/next_addr_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.721    13.588    infra/ipbus/udp_if/ping/plusOp[8]
    SLICE_X48Y66         LUT4 (Prop_lut4_I3_O)        0.306    13.894 f  infra/ipbus/udp_if/ping/next_low_i_2/O
                         net (fo=1, routed)           0.280    14.174    infra/ipbus/udp_if/ping/next_low_i_2_n_0
    SLICE_X48Y66         LUT4 (Prop_lut4_I3_O)        0.124    14.298 r  infra/ipbus/udp_if/ping/next_low_i_1/O
                         net (fo=1, routed)           0.000    14.298    infra/ipbus/udp_if/ping/next_low_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  infra/ipbus/udp_if/ping/next_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.434    14.858    infra/ipbus/udp_if/ping/mac_clk
    SLICE_X48Y66         FDRE                                         r  infra/ipbus/udp_if/ping/next_low_reg/C
                         clock pessimism              0.437    15.295    
                         clock uncertainty           -0.047    15.248    
    SLICE_X48Y66         FDRE (Setup_fdre_C_D)        0.031    15.279    infra/ipbus/udp_if/ping/next_low_reg
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                  0.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.213ns (51.085%)  route 0.204ns (48.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.565     2.169    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y50         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     2.333 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/Q
                         net (fo=1, routed)           0.204     2.537    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.049     2.586 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.586    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[2]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.837     2.977    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y49         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[2]/C
                         clock pessimism             -0.536     2.441    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.107     2.548    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/payload/ipbus_hdr_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.941%)  route 0.227ns (58.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.565     2.169    infra/ipbus/udp_if/payload/mac_clk
    SLICE_X52Y50         FDRE                                         r  infra/ipbus/udp_if/payload/ipbus_hdr_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     2.333 r  infra/ipbus/udp_if/payload/ipbus_hdr_int_reg[25]/Q
                         net (fo=1, routed)           0.227     2.560    infra/ipbus/udp_if/status_buffer/ipbus_in_hdr[25]
    SLICE_X54Y47         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.838     2.978    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X54Y47         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[25]/C
                         clock pessimism             -0.536     2.442    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.076     2.518    infra/ipbus/udp_if/status_buffer/ipbus_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/payload/payload_data_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.923%)  route 0.502ns (78.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.552     2.156    infra/ipbus/udp_if/payload/mac_clk
    SLICE_X41Y70         FDRE                                         r  infra/ipbus/udp_if/payload/payload_data_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     2.297 r  infra/ipbus/udp_if/payload/payload_data_sig_reg[5]/Q
                         net (fo=5, routed)           0.502     2.799    infra/ipbus/udp_if/ipbus_rx_ram/rx_dia[5]
    RAMB36_X0Y14         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.861     3.002    infra/ipbus/udp_if/ipbus_rx_ram/clk125
    RAMB36_X0Y14         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
                         clock pessimism             -0.541     2.460    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.756    infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.565     2.169    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y50         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     2.333 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/Q
                         net (fo=1, routed)           0.200     2.533    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[0]
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.578 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.578    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.837     2.977    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y49         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism             -0.536     2.441    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.091     2.532    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/status_buffer/ipbus_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.571%)  route 0.245ns (63.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.565     2.169    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X55Y50         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     2.310 r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[33]/Q
                         net (fo=2, routed)           0.245     2.555    infra/ipbus/udp_if/status_buffer/ipbus_out[33]
    SLICE_X55Y47         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.838     2.978    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X55Y47         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[65]/C
                         clock pessimism             -0.536     2.442    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.066     2.508    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_ram_mux/dia_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/internal_ram/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.148ns (40.641%)  route 0.216ns (59.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.559     2.163    infra/ipbus/udp_if/rx_ram_mux/mac_clk
    SLICE_X52Y66         FDRE                                         r  infra/ipbus/udp_if/rx_ram_mux/dia_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.148     2.311 r  infra/ipbus/udp_if/rx_ram_mux/dia_reg[5]/Q
                         net (fo=1, routed)           0.216     2.527    infra/ipbus/udp_if/internal_ram/dia[5]
    RAMB36_X1Y13         RAMB36E1                                     r  infra/ipbus/udp_if/internal_ram/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.867     3.008    infra/ipbus/udp_if/internal_ram/ClkA
    RAMB36_X1Y13         RAMB36E1                                     r  infra/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.770     2.238    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     2.481    infra/ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.191%)  route 0.216ns (56.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.564     2.168    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X52Y54         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.164     2.332 r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[25]/Q
                         net (fo=2, routed)           0.216     2.548    infra/ipbus/udp_if/status_buffer/ipbus_out_hdr[25]
    SLICE_X52Y46         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.837     2.977    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X52Y46         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[25]/C
                         clock pessimism             -0.536     2.441    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.059     2.500    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_ram_mux/dia_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/internal_ram/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.358%)  route 0.219ns (59.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.559     2.163    infra/ipbus/udp_if/rx_ram_mux/mac_clk
    SLICE_X52Y66         FDRE                                         r  infra/ipbus/udp_if/rx_ram_mux/dia_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.148     2.311 r  infra/ipbus/udp_if/rx_ram_mux/dia_reg[7]/Q
                         net (fo=1, routed)           0.219     2.530    infra/ipbus/udp_if/internal_ram/dia[7]
    RAMB36_X1Y13         RAMB36E1                                     r  infra/ipbus/udp_if/internal_ram/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.867     3.008    infra/ipbus/udp_if/internal_ram/ClkA
    RAMB36_X1Y13         RAMB36E1                                     r  infra/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.770     2.238    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     2.480    infra/ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/status_buffer/ipbus_in_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_in_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.629%)  route 0.240ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.565     2.169    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X50Y50         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     2.333 r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[80]/Q
                         net (fo=2, routed)           0.240     2.573    infra/ipbus/udp_if/status_buffer/ipbus_in[80]
    SLICE_X48Y47         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.837     2.977    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X48Y47         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[112]/C
                         clock pessimism             -0.536     2.441    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.070     2.511    infra/ipbus/udp_if/status_buffer/ipbus_in_reg[112]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/payload/payload_data_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.164ns (24.526%)  route 0.505ns (75.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.553     2.157    infra/ipbus/udp_if/payload/mac_clk
    SLICE_X38Y69         FDRE                                         r  infra/ipbus/udp_if/payload/payload_data_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     2.321 r  infra/ipbus/udp_if/payload/payload_data_sig_reg[7]/Q
                         net (fo=5, routed)           0.505     2.826    infra/ipbus/udp_if/ipbus_rx_ram/rx_dia[7]
    RAMB36_X0Y14         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.861     3.002    infra/ipbus/udp_if/ipbus_rx_ram/clk125
    RAMB36_X0Y14         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
                         clock pessimism             -0.541     2.460    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.756    infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y18     infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y14     infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y14     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y16     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y13     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y17     infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y14     infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y16     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y15     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y16     infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y58     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_63/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y58     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_61/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y58     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[16]__3_srl2____pkt_data_reg_s_71/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y58     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_61/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y39     infra/stretch/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y65     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___pkt_data_reg_r_53/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y65     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___pkt_data_reg_r_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y65     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y65     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[95]__0_srl8___pkt_data_reg_r_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y60     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl9___pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y60     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl9___pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y60     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl8___pkt_data_reg_r_67/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y39     infra/stretch/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y60     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl4___pkt_data_reg_r_63/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y60     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__1_srl8___pkt_data_reg_r_67/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y58     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_63/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y58     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_61/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y58     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[16]__3_srl2____pkt_data_reg_s_71/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y65     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_53/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y65     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___pkt_data_reg_r_53/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_i
  To Clock:  clk_200_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_i
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { infra/clocks/mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  infra/eth/idelayctrl0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    infra/clocks/bufg200/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT4
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  infra/eth/idelayctrl0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       22.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.442ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/iface/rxf_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.661ns (17.852%)  route 7.643ns (82.148%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.854ns = ( 38.854 - 32.000 ) 
    Source Clock Delay      (SCD):    7.309ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.540     7.309    infra/ipbus/trans/sm/clk
    SLICE_X31Y79         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     7.765 f  infra/ipbus/trans/sm/addr_reg[13]/Q
                         net (fo=5, routed)           1.017     8.781    slaves/ipb_in[ipb_addr][13]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.154     8.935 f  slaves/fabric_i_1/O
                         net (fo=29, routed)          0.735     9.670    slaves/fabric/sel[3]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.351    10.021 r  slaves/fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=6, routed)           1.007    11.028    infra/ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X30Y84         LUT6 (Prop_lut6_I2_O)        0.328    11.356 r  infra/ipbus/trans/sm/rx_next_INST_0_i_2/O
                         net (fo=1, routed)           0.498    11.855    infra/ipbus/trans/sm/rx_next_INST_0_i_2_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I2_O)        0.124    11.979 r  infra/ipbus/trans/sm/rx_next_INST_0/O
                         net (fo=4, routed)           1.263    13.242    infra/ipbus/trans/iface/rx_next
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.366 r  infra/ipbus/trans/iface/rctr[0]_i_2/O
                         net (fo=17, routed)          0.844    14.210    infra/ipbus/trans/iface/rctr01_out
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.334 r  infra/ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          2.279    16.613    infra/ipbus/trans/iface/rxf0
    SLICE_X8Y81          FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.430    38.854    infra/ipbus/trans/iface/clk
    SLICE_X8Y81          FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[15]/C
                         clock pessimism              0.423    39.277    
                         clock uncertainty           -0.053    39.224    
    SLICE_X8Y81          FDRE (Setup_fdre_C_CE)      -0.169    39.055    infra/ipbus/trans/iface/rxf_reg[15]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -16.613    
  -------------------------------------------------------------------
                         slack                                 22.442    

Slack (MET) :             22.442ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/iface/rxf_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.661ns (17.852%)  route 7.643ns (82.148%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.854ns = ( 38.854 - 32.000 ) 
    Source Clock Delay      (SCD):    7.309ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.540     7.309    infra/ipbus/trans/sm/clk
    SLICE_X31Y79         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     7.765 f  infra/ipbus/trans/sm/addr_reg[13]/Q
                         net (fo=5, routed)           1.017     8.781    slaves/ipb_in[ipb_addr][13]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.154     8.935 f  slaves/fabric_i_1/O
                         net (fo=29, routed)          0.735     9.670    slaves/fabric/sel[3]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.351    10.021 r  slaves/fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=6, routed)           1.007    11.028    infra/ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X30Y84         LUT6 (Prop_lut6_I2_O)        0.328    11.356 r  infra/ipbus/trans/sm/rx_next_INST_0_i_2/O
                         net (fo=1, routed)           0.498    11.855    infra/ipbus/trans/sm/rx_next_INST_0_i_2_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I2_O)        0.124    11.979 r  infra/ipbus/trans/sm/rx_next_INST_0/O
                         net (fo=4, routed)           1.263    13.242    infra/ipbus/trans/iface/rx_next
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.366 r  infra/ipbus/trans/iface/rctr[0]_i_2/O
                         net (fo=17, routed)          0.844    14.210    infra/ipbus/trans/iface/rctr01_out
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.334 r  infra/ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          2.279    16.613    infra/ipbus/trans/iface/rxf0
    SLICE_X8Y81          FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.430    38.854    infra/ipbus/trans/iface/clk
    SLICE_X8Y81          FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[2]/C
                         clock pessimism              0.423    39.277    
                         clock uncertainty           -0.053    39.224    
    SLICE_X8Y81          FDRE (Setup_fdre_C_CE)      -0.169    39.055    infra/ipbus/trans/iface/rxf_reg[2]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -16.613    
  -------------------------------------------------------------------
                         slack                                 22.442    

Slack (MET) :             22.753ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 4.191ns (45.821%)  route 4.955ns (54.179%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 38.849 - 32.000 ) 
    Source Clock Delay      (SCD):    7.350ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.581     7.350    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     9.804 r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           2.028    11.832    infra/ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124    11.956 r  infra/ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           1.966    13.922    infra/ipbus/trans/sm/rx_data[6]
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124    14.046 r  infra/ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    14.046    infra/ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.444 r  infra/ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.444    infra/ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.558 r  infra/ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.558    infra/ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.672 r  infra/ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.672    infra/ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  infra/ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.786    infra/ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  infra/ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.900    infra/ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  infra/ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.014    infra/ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.236 r  infra/ipbus/trans/sm/rmw_result_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.962    16.198    infra/ipbus/trans/sm/rmw_result_reg[31]_i_3_n_7
    SLICE_X32Y81         LUT5 (Prop_lut5_I0_O)        0.299    16.497 r  infra/ipbus/trans/sm/rmw_result[28]_i_1/O
                         net (fo=1, routed)           0.000    16.497    infra/ipbus/trans/sm/rmw_result[28]
    SLICE_X32Y81         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.425    38.849    infra/ipbus/trans/sm/clk
    SLICE_X32Y81         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[28]/C
                         clock pessimism              0.423    39.272    
                         clock uncertainty           -0.053    39.219    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.031    39.250    infra/ipbus/trans/sm/rmw_result_reg[28]
  -------------------------------------------------------------------
                         required time                         39.250    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                 22.753    

Slack (MET) :             22.791ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 4.307ns (47.274%)  route 4.804ns (52.726%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.853ns = ( 38.853 - 32.000 ) 
    Source Clock Delay      (SCD):    7.350ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.581     7.350    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     9.804 r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           2.028    11.832    infra/ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124    11.956 r  infra/ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           1.966    13.922    infra/ipbus/trans/sm/rx_data[6]
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124    14.046 r  infra/ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    14.046    infra/ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.444 r  infra/ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.444    infra/ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.558 r  infra/ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.558    infra/ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.672 r  infra/ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.672    infra/ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  infra/ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.786    infra/ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  infra/ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.900    infra/ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.014 r  infra/ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.014    infra/ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.348 r  infra/ipbus/trans/sm/rmw_result_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.810    16.158    infra/ipbus/trans/sm/rmw_result_reg[31]_i_3_n_6
    SLICE_X33Y84         LUT5 (Prop_lut5_I0_O)        0.303    16.461 r  infra/ipbus/trans/sm/rmw_result[29]_i_1/O
                         net (fo=1, routed)           0.000    16.461    infra/ipbus/trans/sm/rmw_result[29]
    SLICE_X33Y84         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.429    38.853    infra/ipbus/trans/sm/clk
    SLICE_X33Y84         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[29]/C
                         clock pessimism              0.423    39.276    
                         clock uncertainty           -0.053    39.223    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.029    39.252    infra/ipbus/trans/sm/rmw_result_reg[29]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -16.461    
  -------------------------------------------------------------------
                         slack                                 22.791    

Slack (MET) :             22.799ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 4.079ns (45.188%)  route 4.948ns (54.812%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.848ns = ( 38.848 - 32.000 ) 
    Source Clock Delay      (SCD):    7.350ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.581     7.350    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     9.804 r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           2.028    11.832    infra/ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124    11.956 r  infra/ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           1.966    13.922    infra/ipbus/trans/sm/rx_data[6]
    SLICE_X33Y77         LUT2 (Prop_lut2_I1_O)        0.124    14.046 r  infra/ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    14.046    infra/ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.444 r  infra/ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.444    infra/ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.558 r  infra/ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.558    infra/ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.672 r  infra/ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.672    infra/ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.786 r  infra/ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.786    infra/ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.120 r  infra/ipbus/trans/sm/rmw_result_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.954    16.074    infra/ipbus/trans/sm/rmw_result_reg[23]_i_2_n_6
    SLICE_X36Y80         LUT5 (Prop_lut5_I0_O)        0.303    16.377 r  infra/ipbus/trans/sm/rmw_result[21]_i_1/O
                         net (fo=1, routed)           0.000    16.377    infra/ipbus/trans/sm/rmw_result[21]
    SLICE_X36Y80         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.424    38.848    infra/ipbus/trans/sm/clk
    SLICE_X36Y80         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[21]/C
                         clock pessimism              0.352    39.200    
                         clock uncertainty           -0.053    39.147    
    SLICE_X36Y80         FDRE (Setup_fdre_C_D)        0.029    39.176    infra/ipbus/trans/sm/rmw_result_reg[21]
  -------------------------------------------------------------------
                         required time                         39.176    
                         arrival time                         -16.377    
  -------------------------------------------------------------------
                         slack                                 22.799    

Slack (MET) :             22.804ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/I3/i2c_interface/registers/prer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 2.826ns (31.463%)  route 6.156ns (68.537%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.847ns = ( 38.847 - 32.000 ) 
    Source Clock Delay      (SCD):    7.350ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.581     7.350    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     9.804 r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[0]
                         net (fo=2, routed)           1.912    11.716    infra/ipbus/trans/iface/trans_in[rdata][4]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  infra/ipbus/trans/iface/rx_data[4]_INST_0/O
                         net (fo=9, routed)           1.800    13.640    infra/ipbus/trans/sm/rx_data[4]
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.764 r  infra/ipbus/trans/sm/ipb_out[ipb_wdata][4]_INST_0/O
                         net (fo=5, routed)           1.774    15.538    slaves/I3/i2c_interface/registers/wb_dat_i[4]
    SLICE_X13Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.662 r  slaves/I3/i2c_interface/registers/prer[12]_i_1/O
                         net (fo=2, routed)           0.671    16.332    slaves/I3/i2c_interface/registers/prer[12]_i_1_n_0
    SLICE_X13Y74         FDRE                                         r  slaves/I3/i2c_interface/registers/prer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.423    38.847    slaves/I3/i2c_interface/registers/wb_clk_i
    SLICE_X13Y74         FDRE                                         r  slaves/I3/i2c_interface/registers/prer_reg[12]/C
                         clock pessimism              0.423    39.270    
                         clock uncertainty           -0.053    39.217    
    SLICE_X13Y74         FDRE (Setup_fdre_C_D)       -0.081    39.136    slaves/I3/i2c_interface/registers/prer_reg[12]
  -------------------------------------------------------------------
                         required time                         39.136    
                         arrival time                         -16.332    
  -------------------------------------------------------------------
                         slack                                 22.804    

Slack (MET) :             22.823ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 2.702ns (32.621%)  route 5.581ns (67.379%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 38.894 - 32.000 ) 
    Source Clock Delay      (SCD):    7.350ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.581     7.350    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     9.804 r  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           2.028    11.832    infra/ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124    11.956 r  infra/ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.283    14.240    infra/ipbus/trans/iface/rx_data[6]
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.124    14.364 r  infra/ipbus/trans/iface/trans_out[wdata][6]_INST_0/O
                         net (fo=1, routed)           1.269    15.633    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[6]
    RAMB36_X2Y14         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.470    38.894    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y14         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.352    39.246    
                         clock uncertainty           -0.053    39.193    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    38.456    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 22.823    

Slack (MET) :             22.838ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/iface/rxf_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.661ns (18.638%)  route 7.251ns (81.362%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.857ns = ( 38.857 - 32.000 ) 
    Source Clock Delay      (SCD):    7.309ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.540     7.309    infra/ipbus/trans/sm/clk
    SLICE_X31Y79         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     7.765 f  infra/ipbus/trans/sm/addr_reg[13]/Q
                         net (fo=5, routed)           1.017     8.781    slaves/ipb_in[ipb_addr][13]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.154     8.935 f  slaves/fabric_i_1/O
                         net (fo=29, routed)          0.735     9.670    slaves/fabric/sel[3]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.351    10.021 r  slaves/fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=6, routed)           1.007    11.028    infra/ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X30Y84         LUT6 (Prop_lut6_I2_O)        0.328    11.356 r  infra/ipbus/trans/sm/rx_next_INST_0_i_2/O
                         net (fo=1, routed)           0.498    11.855    infra/ipbus/trans/sm/rx_next_INST_0_i_2_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I2_O)        0.124    11.979 r  infra/ipbus/trans/sm/rx_next_INST_0/O
                         net (fo=4, routed)           1.263    13.242    infra/ipbus/trans/iface/rx_next
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.366 r  infra/ipbus/trans/iface/rctr[0]_i_2/O
                         net (fo=17, routed)          0.844    14.210    infra/ipbus/trans/iface/rctr01_out
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.334 r  infra/ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.887    16.221    infra/ipbus/trans/iface/rxf0
    SLICE_X14Y83         FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.433    38.857    infra/ipbus/trans/iface/clk
    SLICE_X14Y83         FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[12]/C
                         clock pessimism              0.423    39.280    
                         clock uncertainty           -0.053    39.227    
    SLICE_X14Y83         FDRE (Setup_fdre_C_CE)      -0.169    39.058    infra/ipbus/trans/iface/rxf_reg[12]
  -------------------------------------------------------------------
                         required time                         39.058    
                         arrival time                         -16.221    
  -------------------------------------------------------------------
                         slack                                 22.838    

Slack (MET) :             22.838ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/iface/rxf_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.661ns (18.638%)  route 7.251ns (81.362%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.857ns = ( 38.857 - 32.000 ) 
    Source Clock Delay      (SCD):    7.309ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.540     7.309    infra/ipbus/trans/sm/clk
    SLICE_X31Y79         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     7.765 f  infra/ipbus/trans/sm/addr_reg[13]/Q
                         net (fo=5, routed)           1.017     8.781    slaves/ipb_in[ipb_addr][13]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.154     8.935 f  slaves/fabric_i_1/O
                         net (fo=29, routed)          0.735     9.670    slaves/fabric/sel[3]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.351    10.021 r  slaves/fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=6, routed)           1.007    11.028    infra/ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X30Y84         LUT6 (Prop_lut6_I2_O)        0.328    11.356 r  infra/ipbus/trans/sm/rx_next_INST_0_i_2/O
                         net (fo=1, routed)           0.498    11.855    infra/ipbus/trans/sm/rx_next_INST_0_i_2_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I2_O)        0.124    11.979 r  infra/ipbus/trans/sm/rx_next_INST_0/O
                         net (fo=4, routed)           1.263    13.242    infra/ipbus/trans/iface/rx_next
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.366 r  infra/ipbus/trans/iface/rctr[0]_i_2/O
                         net (fo=17, routed)          0.844    14.210    infra/ipbus/trans/iface/rctr01_out
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.334 r  infra/ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.887    16.221    infra/ipbus/trans/iface/rxf0
    SLICE_X14Y83         FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.433    38.857    infra/ipbus/trans/iface/clk
    SLICE_X14Y83         FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[13]/C
                         clock pessimism              0.423    39.280    
                         clock uncertainty           -0.053    39.227    
    SLICE_X14Y83         FDRE (Setup_fdre_C_CE)      -0.169    39.058    infra/ipbus/trans/iface/rxf_reg[13]
  -------------------------------------------------------------------
                         required time                         39.058    
                         arrival time                         -16.221    
  -------------------------------------------------------------------
                         slack                                 22.838    

Slack (MET) :             22.838ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/iface/rxf_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.661ns (18.638%)  route 7.251ns (81.362%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.857ns = ( 38.857 - 32.000 ) 
    Source Clock Delay      (SCD):    7.309ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.540     7.309    infra/ipbus/trans/sm/clk
    SLICE_X31Y79         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     7.765 f  infra/ipbus/trans/sm/addr_reg[13]/Q
                         net (fo=5, routed)           1.017     8.781    slaves/ipb_in[ipb_addr][13]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.154     8.935 f  slaves/fabric_i_1/O
                         net (fo=29, routed)          0.735     9.670    slaves/fabric/sel[3]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.351    10.021 r  slaves/fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=6, routed)           1.007    11.028    infra/ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X30Y84         LUT6 (Prop_lut6_I2_O)        0.328    11.356 r  infra/ipbus/trans/sm/rx_next_INST_0_i_2/O
                         net (fo=1, routed)           0.498    11.855    infra/ipbus/trans/sm/rx_next_INST_0_i_2_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I2_O)        0.124    11.979 r  infra/ipbus/trans/sm/rx_next_INST_0/O
                         net (fo=4, routed)           1.263    13.242    infra/ipbus/trans/iface/rx_next
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.124    13.366 r  infra/ipbus/trans/iface/rctr[0]_i_2/O
                         net (fo=17, routed)          0.844    14.210    infra/ipbus/trans/iface/rctr01_out
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.334 r  infra/ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.887    16.221    infra/ipbus/trans/iface/rxf0
    SLICE_X14Y83         FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.433    38.857    infra/ipbus/trans/iface/clk
    SLICE_X14Y83         FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[14]/C
                         clock pessimism              0.423    39.280    
                         clock uncertainty           -0.053    39.227    
    SLICE_X14Y83         FDRE (Setup_fdre_C_CE)      -0.169    39.058    infra/ipbus/trans/iface/rxf_reg[14]
  -------------------------------------------------------------------
                         required time                         39.058    
                         arrival time                         -16.221    
  -------------------------------------------------------------------
                         slack                                 22.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.691%)  route 0.239ns (59.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.559     2.163    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     2.327 r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/Q
                         net (fo=1, routed)           0.239     2.566    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[0]
    SLICE_X44Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.830     2.970    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X44Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/C
                         clock pessimism             -0.541     2.429    
    SLICE_X44Y60         FDRE (Hold_fdre_C_D)         0.070     2.499    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.792ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.559     2.163    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X31Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     2.304 r  infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/Q
                         net (fo=1, routed)           0.056     2.360    infra/ipbus/udp_if/clock_crossing_if/busy_down_buf[2]
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.405 r  infra/ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     2.405    infra/ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X30Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/C
                         clock pessimism             -0.792     2.176    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     2.296    infra/ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 slaves/I3/i2c_interface/registers/txr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/I3/i2c_interface/byte_controller/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.552     2.156    slaves/I3/i2c_interface/registers/wb_clk_i
    SLICE_X15Y76         FDRE                                         r  slaves/I3/i2c_interface/registers/txr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     2.297 r  slaves/I3/i2c_interface/registers/txr_reg[6]/Q
                         net (fo=2, routed)           0.068     2.365    slaves/I3/i2c_interface/byte_controller/din[6]
    SLICE_X14Y76         LUT4 (Prop_lut4_I2_O)        0.045     2.410 r  slaves/I3/i2c_interface/byte_controller/sr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.410    slaves/I3/i2c_interface/byte_controller/sr[6]_i_1_n_0
    SLICE_X14Y76         FDRE                                         r  slaves/I3/i2c_interface/byte_controller/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.818     2.959    slaves/I3/i2c_interface/byte_controller/clk
    SLICE_X14Y76         FDRE                                         r  slaves/I3/i2c_interface/byte_controller/sr_reg[6]/C
                         clock pessimism             -0.790     2.169    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.120     2.289    slaves/I3/i2c_interface/byte_controller/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.924%)  route 0.267ns (56.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.550     2.154    infra/ipbus/trans/sm/clk
    SLICE_X34Y78         FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.318 r  infra/ipbus/trans/sm/rmw_coeff_reg[8]/Q
                         net (fo=1, routed)           0.267     2.585    infra/ipbus/trans/sm/rmw_coeff[8]
    SLICE_X36Y78         LUT5 (Prop_lut5_I2_O)        0.045     2.630 r  infra/ipbus/trans/sm/rmw_result[8]_i_1/O
                         net (fo=1, routed)           0.000     2.630    infra/ipbus/trans/sm/rmw_result[8]
    SLICE_X36Y78         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.817     2.958    infra/ipbus/trans/sm/clk
    SLICE_X36Y78         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[8]/C
                         clock pessimism             -0.541     2.417    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.091     2.508    infra/ipbus/trans/sm/rmw_result_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_result_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave1/reg_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.303%)  route 0.252ns (54.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.552     2.156    infra/ipbus/trans/sm/clk
    SLICE_X34Y80         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     2.320 r  infra/ipbus/trans/sm/rmw_result_reg[20]/Q
                         net (fo=1, routed)           0.134     2.454    infra/ipbus/trans/sm/rmw_result__0[20]
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.045     2.499 r  infra/ipbus/trans/sm/ipb_out[ipb_wdata][20]_INST_0/O
                         net (fo=2, routed)           0.118     2.617    slaves/slave1/ipbus_in[ipb_wdata][20]
    SLICE_X37Y80         FDRE                                         r  slaves/slave1/reg_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.819     2.960    slaves/slave1/clk
    SLICE_X37Y80         FDRE                                         r  slaves/slave1/reg_reg[0][20]/C
                         clock pessimism             -0.541     2.419    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.072     2.491    slaves/slave1/reg_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.547     2.151    infra/ipbus/trans/sm/clk
    SLICE_X35Y75         FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     2.292 r  infra/ipbus/trans/sm/rmw_coeff_reg[2]/Q
                         net (fo=1, routed)           0.087     2.379    infra/ipbus/trans/sm/rmw_coeff[2]
    SLICE_X34Y75         LUT5 (Prop_lut5_I2_O)        0.045     2.424 r  infra/ipbus/trans/sm/rmw_result[2]_i_1/O
                         net (fo=1, routed)           0.000     2.424    infra/ipbus/trans/sm/rmw_result[2]
    SLICE_X34Y75         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.812     2.953    infra/ipbus/trans/sm/clk
    SLICE_X34Y75         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[2]/C
                         clock pessimism             -0.789     2.164    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.120     2.284    infra/ipbus/trans/sm/rmw_result_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.613%)  route 0.111ns (37.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.551     2.155    infra/ipbus/trans/sm/clk
    SLICE_X33Y77         FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     2.296 r  infra/ipbus/trans/sm/rmw_coeff_reg[7]/Q
                         net (fo=1, routed)           0.111     2.407    infra/ipbus/trans/sm/rmw_coeff[7]
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.045     2.452 r  infra/ipbus/trans/sm/rmw_result[7]_i_1/O
                         net (fo=1, routed)           0.000     2.452    infra/ipbus/trans/sm/rmw_result[7]
    SLICE_X34Y77         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.815     2.956    infra/ipbus/trans/sm/clk
    SLICE_X34Y77         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[7]/C
                         clock pessimism             -0.770     2.186    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.121     2.307    infra/ipbus/trans/sm/rmw_result_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 slaves/slave1/reg_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_input_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.215%)  route 0.301ns (61.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.555     2.159    slaves/slave1/clk
    SLICE_X35Y83         FDRE                                         r  slaves/slave1/reg_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     2.300 r  slaves/slave1/reg_reg[0][24]/Q
                         net (fo=1, routed)           0.180     2.480    slaves/fabric/ipb_from_slaves[1][ipb_rdata][24]
    SLICE_X37Y82         LUT6 (Prop_lut6_I1_O)        0.045     2.525 r  slaves/fabric/ipb_out[ipb_rdata][24]_INST_0/O
                         net (fo=2, routed)           0.121     2.646    infra/ipbus/trans/sm/ipb_in[ipb_rdata][24]
    SLICE_X37Y83         FDRE                                         r  infra/ipbus/trans/sm/rmw_input_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.822     2.963    infra/ipbus/trans/sm/clk
    SLICE_X37Y83         FDRE                                         r  infra/ipbus/trans/sm/rmw_input_reg[24]/C
                         clock pessimism             -0.541     2.422    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.070     2.492    infra/ipbus/trans/sm/rmw_input_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.559     2.163    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     2.327 r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/Q
                         net (fo=1, routed)           0.056     2.383    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[2]
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/C
                         clock pessimism             -0.805     2.163    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.064     2.227    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.559     2.163    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     2.327 r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/Q
                         net (fo=1, routed)           0.056     2.383    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[3]
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
                         clock pessimism             -0.805     2.163    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.064     2.227    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { infra/clocks/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y18     infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y14     infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y14     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y16     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y13     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y17     infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y14     infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y16     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y15     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y16     infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X40Y78     infra/ipbus/trans/iface/wctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X40Y78     infra/ipbus/trans/iface/wctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X40Y78     infra/ipbus/trans/iface/wctr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X40Y78     infra/ipbus/trans/iface/wctr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X31Y78     infra/ipbus/trans/sm/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X31Y78     infra/ipbus/trans/sm/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X31Y78     infra/ipbus/trans/sm/addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y78     infra/ipbus/trans/sm/hdr_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X33Y78     infra/ipbus/trans/sm/rmw_coeff_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X33Y78     infra/ipbus/trans/sm/rmw_coeff_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X14Y83     infra/ipbus/trans/iface/rxf_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X14Y83     infra/ipbus/trans/iface/rxf_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X14Y83     infra/ipbus/trans/iface/rxf_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X14Y83     infra/ipbus/trans/iface/rxf_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X47Y83     infra/ipbus/trans/iface/waddr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X47Y83     infra/ipbus/trans/iface/waddr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X47Y83     infra/ipbus/trans/iface/waddr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X47Y83     infra/ipbus/trans/iface/waddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X30Y87     infra/ipbus/trans/sm/timer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X30Y87     infra/ipbus/trans/sm/timer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  infra/eth/emac0/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - infra/eth/emac0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 1.949ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 9.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    V15                                               0.000    -1.500 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -1.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.448    -1.052 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.052    infra/eth/emac0/inst/rgmii_interface/p_1_out
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     0.449 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.449    infra/eth/emac0/inst/rgmii_interface/p_5_out
    ILOGIC_X0Y18         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     0.912 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.003    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y18         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.003    
                         clock uncertainty           -0.025     0.978    
    ILOGIC_X0Y18         IDDR (Setup_iddr_C_D)       -0.002     0.976    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - infra/eth/emac0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.948ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 9.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    V16                                               0.000    -1.500 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000    -1.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[3]
    V16                  IBUF (Prop_ibuf_I_O)         0.447    -1.053 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.053    infra/eth/emac0/inst/rgmii_interface/p_0_out
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     0.448 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.448    infra/eth/emac0/inst/rgmii_interface/p_4_out
    ILOGIC_X0Y17         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     0.912 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.003    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y17         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.003    
                         clock uncertainty           -0.025     0.978    
    ILOGIC_X0Y17         IDDR (Setup_iddr_C_D)       -0.002     0.976    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.939ns  (logic 1.939ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.006 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U16                                               0.000     2.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.438     2.938 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.938    infra/eth/emac0/inst/rgmii_interface/p_3_out
    IDELAY_X0Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.439 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.439    infra/eth/emac0/inst/rgmii_interface/p_7_out
    ILOGIC_X0Y14         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    T14                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     4.250 f  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     4.912 f  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.006    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y14         IDDR                                         f  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.006    
                         clock uncertainty           -0.025     4.981    
    ILOGIC_X0Y14         IDDR (Setup_iddr_C_D)       -0.002     4.979    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.979    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.933ns  (logic 1.933ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 13.001 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R16                                               0.000     2.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl
    R16                  IBUF (Prop_ibuf_I_O)         0.432     2.932 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.932    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.433 r  infra/eth/emac0/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.433    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y20         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    T14                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     4.250 f  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     4.912 f  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.001    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y20         IDDR                                         f  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.001    
                         clock uncertainty           -0.025     4.976    
    ILOGIC_X0Y20         IDDR (Setup_iddr_C_D)       -0.002     4.974    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.937ns  (logic 1.937ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.006 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V17                                               0.000     2.500 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000     2.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.436     2.936 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.936    infra/eth/emac0/inst/rgmii_interface/p_2_out
    IDELAY_X0Y13         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.437 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.437    infra/eth/emac0/inst/rgmii_interface/p_6_out
    ILOGIC_X0Y13         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    T14                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     4.250 f  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     4.912 f  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.006    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y13         IDDR                                         f  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.006    
                         clock uncertainty           -0.025     4.981    
    ILOGIC_X0Y13         IDDR (Setup_iddr_C_D)       -0.002     4.979    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.979    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.983ns  (logic 2.983ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V17                                               0.000    -6.800 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[1]
    V17                  IBUF (Prop_ibuf_I_O)         1.410    -5.390 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.390    infra/eth/emac0/inst/rgmii_interface/p_2_out
    IDELAY_X0Y13         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.817 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.817    infra/eth/emac0/inst/rgmii_interface/p_6_out
    ILOGIC_X0Y13         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.324    -4.263    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y13         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.263    
                         clock uncertainty            0.025    -4.238    
    ILOGIC_X0Y13         IDDR (Hold_iddr_C_D)         0.191    -4.047    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.047    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.985ns  (logic 2.985ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U16                                               0.000    -6.800 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[0]
    U16                  IBUF (Prop_ibuf_I_O)         1.412    -5.388 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.388    infra/eth/emac0/inst/rgmii_interface/p_3_out
    IDELAY_X0Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.815 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.815    infra/eth/emac0/inst/rgmii_interface/p_7_out
    ILOGIC_X0Y14         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.324    -4.263    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y14         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.263    
                         clock uncertainty            0.025    -4.238    
    ILOGIC_X0Y14         IDDR (Hold_iddr_C_D)         0.191    -4.047    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.047    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.979ns  (logic 2.979ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R16                                               0.000    -6.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl
    R16                  IBUF (Prop_ibuf_I_O)         1.406    -5.394 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.394    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.821 r  infra/eth/emac0/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.821    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y20         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.317    -4.270    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y20         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.270    
                         clock uncertainty            0.025    -4.245    
    ILOGIC_X0Y20         IDDR (Hold_iddr_C_D)         0.191    -4.054    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.054    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.994ns  (logic 2.994ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V16                                               0.000    -6.800 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[3]
    V16                  IBUF (Prop_ibuf_I_O)         1.421    -5.379 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.379    infra/eth/emac0/inst/rgmii_interface/p_0_out
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.806 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.806    infra/eth/emac0/inst/rgmii_interface/p_4_out
    ILOGIC_X0Y17         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.319    -4.268    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y17         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.268    
                         clock uncertainty            0.025    -4.243    
    ILOGIC_X0Y17         IDDR (Hold_iddr_C_D)         0.191    -4.052    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.995ns  (logic 2.995ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V15                                               0.000    -6.800 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[2]
    V15                  IBUF (Prop_ibuf_I_O)         1.422    -5.378 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.378    infra/eth/emac0/inst/rgmii_interface/p_1_out
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.805 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.805    infra/eth/emac0/inst/rgmii_interface/p_5_out
    ILOGIC_X0Y18         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.319    -4.268    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y18         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.268    
                         clock uncertainty            0.025    -4.243    
    ILOGIC_X0Y18         IDDR (Hold_iddr_C_D)         0.191    -4.052    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_i
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.697ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.428%)  route 0.617ns (59.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.617     1.036    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y33         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)       -0.267     7.733    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.279%)  route 0.596ns (58.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.596     1.015    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y32         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)       -0.268     7.732    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.796%)  route 0.585ns (56.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.585     1.041    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y32         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)       -0.095     7.905    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.955%)  route 0.581ns (56.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     1.037    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X15Y32         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)       -0.093     7.907    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  6.870    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_i
  To Clock:  clk_125_90_i

Setup :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125_90_i rise@2.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.456ns (54.791%)  route 0.376ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 8.941 - 2.000 ) 
    Source Clock Delay      (SCD):    7.405ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.636     7.405    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/tx_axi_clk
    SLICE_X3Y39          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     7.861 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/tx_reset_reg/Q
                         net (fo=196, routed)         0.376     8.238    infra/eth/emac0/inst/tx_reset90_sync/data_in
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     3.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439     4.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735     5.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.746 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587     7.333    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.424 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.517     8.941    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              0.261     9.202    
                         clock uncertainty           -0.167     9.035    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.043     8.992    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125_90_i rise@2.000ns - clk_125_i rise@8.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.757%)  route 0.154ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 5.004 - 2.000 ) 
    Source Clock Delay      (SCD):    2.197ns = ( 10.197 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     8.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     8.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     9.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     9.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.593    10.197    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/tx_axi_clk
    SLICE_X3Y39          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    10.338 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/tx_reset_reg/Q
                         net (fo=196, routed)         0.154    10.492    infra/eth/emac0/inst/tx_reset90_sync/data_in
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.864     5.004    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y39          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.489     4.516    
                         clock uncertainty            0.167     4.682    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.076     4.758    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                          10.492    
  -------------------------------------------------------------------
                         slack                                  5.734    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_i
  To Clock:  infra/eth/emac0/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.564ns  (logic 1.563ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 9.518 - 6.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 6.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     5.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     5.043 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     5.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.578 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     6.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.141 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.857     6.997    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y35         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         ODDR (Prop_oddr_C_Q)         0.204     7.201 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.202    infra/eth/emac0/inst/rgmii_interface/p_1_in
    T18                  OBUF (Prop_obuf_I_O)         1.359     8.561 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.561    rgmii_txd[1]
    T18                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  sysclk (IN)
                         net (fo=0)                   0.000     6.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     6.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     6.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     7.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     8.185    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.362 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.363    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.518 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.518    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.489    10.006    
                         clock uncertainty           -0.167     9.840    
                         output delay                -0.750     9.090    
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.562ns  (logic 1.561ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 9.518 - 6.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 6.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     5.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     5.043 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     5.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.578 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     6.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.141 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.857     6.997    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y36         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         ODDR (Prop_oddr_C_Q)         0.204     7.201 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.202    infra/eth/emac0/inst/rgmii_interface/p_0_in
    R18                  OBUF (Prop_obuf_I_O)         1.357     8.560 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.560    rgmii_txd[0]
    R18                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  sysclk (IN)
                         net (fo=0)                   0.000     6.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     6.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     6.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     7.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     8.185    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.362 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.363    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.518 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.518    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.489    10.006    
                         clock uncertainty           -0.167     9.840    
                         output delay                -0.750     9.090    
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.558ns  (logic 1.557ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 9.518 - 6.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 6.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     5.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     5.043 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     5.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.578 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     6.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.141 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.857     6.997    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y16         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         ODDR (Prop_oddr_C_Q)         0.204     7.201 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.202    infra/eth/emac0/inst/rgmii_interface/p_2_in
    U17                  OBUF (Prop_obuf_I_O)         1.353     8.555 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.555    rgmii_txd[2]
    U17                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  sysclk (IN)
                         net (fo=0)                   0.000     6.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     6.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     6.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     7.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     8.185    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.362 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.363    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.518 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.518    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.489    10.006    
                         clock uncertainty           -0.167     9.840    
                         output delay                -0.750     9.090    
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.555ns  (logic 1.554ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 9.518 - 6.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 6.997 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     5.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     5.043 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     5.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.578 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     6.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.141 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.857     6.997    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y15         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y15         ODDR (Prop_oddr_C_Q)         0.204     7.201 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.202    infra/eth/emac0/inst/rgmii_interface/p_3_in
    U18                  OBUF (Prop_obuf_I_O)         1.350     8.552 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     8.552    rgmii_txd[3]
    U18                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  sysclk (IN)
                         net (fo=0)                   0.000     6.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     6.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     6.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     7.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     8.185    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.362 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.363    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.518 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.518    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.489    10.006    
                         clock uncertainty           -0.167     9.840    
                         output delay                -0.750     9.090    
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.551ns  (logic 1.550ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 9.518 - 6.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 6.993 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     5.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     5.043 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     5.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.578 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     6.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.141 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.853     6.993    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y19         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         ODDR (Prop_oddr_C_Q)         0.204     7.197 r  infra/eth/emac0/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001     7.198    infra/eth/emac0/inst/rgmii_interface/rgmii_tx_ctl_obuf
    T16                  OBUF (Prop_obuf_I_O)         1.346     8.545 r  infra/eth/emac0/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     8.545    rgmii_tx_ctl
    T16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  sysclk (IN)
                         net (fo=0)                   0.000     6.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     6.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     6.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     7.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     7.089 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.578    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.604 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     8.185    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.362 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.363    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.518 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.518    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.489    10.006    
                         clock uncertainty           -0.167     9.840    
                         output delay                -0.750     9.090    
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - clk_125_i rise@8.000ns)
  Data Path Delay:        1.335ns  (logic 1.334ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 10.540 - 6.000 ) 
    Source Clock Delay      (SCD):    2.186ns = ( 10.186 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     8.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     8.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     9.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     9.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     9.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.582    10.186    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y19         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         ODDR (Prop_oddr_C_Q)         0.177    10.363 r  infra/eth/emac0/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001    10.364    infra/eth/emac0/inst/rgmii_interface/rgmii_tx_ctl_obuf
    T16                  OBUF (Prop_obuf_I_O)         1.157    11.521 r  infra/eth/emac0/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    11.521    rgmii_tx_ctl
    T16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  sysclk (IN)
                         net (fo=0)                   0.000     6.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     6.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     7.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     7.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     7.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     8.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     8.991    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     9.195 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.196    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344    10.540 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.540    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.489    10.051    
                         clock uncertainty            0.167    10.218    
                         output delay                 0.700    10.918    
  -------------------------------------------------------------------
                         required time                        -10.918    
                         arrival time                          11.521    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.338ns  (logic 1.337ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 6.540 - 2.000 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 6.189 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     4.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     4.780 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     5.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.089 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.604 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.585     6.189    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y15         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y15         ODDR (Prop_oddr_C_Q)         0.177     6.366 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.367    infra/eth/emac0/inst/rgmii_interface/p_3_in
    U18                  OBUF (Prop_obuf_I_O)         1.160     7.527 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.527    rgmii_txd[3]
    U18                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.991    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     5.195 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     5.196    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     6.540 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.540    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.489     6.051    
                         clock uncertainty            0.167     6.218    
                         output delay                 0.700     6.918    
  -------------------------------------------------------------------
                         required time                         -6.918    
                         arrival time                           7.527    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.341ns  (logic 1.340ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 6.540 - 2.000 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 6.189 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     4.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     4.780 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     5.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.089 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.604 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.585     6.189    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y16         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         ODDR (Prop_oddr_C_Q)         0.177     6.366 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.367    infra/eth/emac0/inst/rgmii_interface/p_2_in
    U17                  OBUF (Prop_obuf_I_O)         1.163     7.530 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.530    rgmii_txd[2]
    U17                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.991    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     5.195 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     5.196    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     6.540 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.540    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.489     6.051    
                         clock uncertainty            0.167     6.218    
                         output delay                 0.700     6.918    
  -------------------------------------------------------------------
                         required time                         -6.918    
                         arrival time                           7.530    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.346ns  (logic 1.345ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 6.540 - 2.000 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 6.189 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     4.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     4.780 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     5.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.089 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.604 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.585     6.189    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y36         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         ODDR (Prop_oddr_C_Q)         0.177     6.366 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.367    infra/eth/emac0/inst/rgmii_interface/p_0_in
    R18                  OBUF (Prop_obuf_I_O)         1.168     7.535 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.535    rgmii_txd[0]
    R18                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.991    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     5.195 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     5.196    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     6.540 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.540    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.489     6.051    
                         clock uncertainty            0.167     6.218    
                         output delay                 0.700     6.918    
  -------------------------------------------------------------------
                         required time                         -6.918    
                         arrival time                           7.535    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - clk_125_i fall@4.000ns)
  Data Path Delay:        1.348ns  (logic 1.347ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 6.540 - 2.000 ) 
    Source Clock Delay      (SCD):    2.189ns = ( 6.189 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i fall edge)
                                                      4.000     4.000 f  
    P17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     4.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     4.780 f  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     5.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.089 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.604 f  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.585     6.189    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y35         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         ODDR (Prop_oddr_C_Q)         0.177     6.366 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.367    infra/eth/emac0/inst/rgmii_interface/p_1_in
    T18                  OBUF (Prop_obuf_I_O)         1.170     7.537 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.537    rgmii_txd[1]
    T18                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  sysclk (IN)
                         net (fo=0)                   0.000     2.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     3.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     3.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     3.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.578 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     4.112    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.141 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.991    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     5.195 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     5.196    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     6.540 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     6.540    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.489     6.051    
                         clock uncertainty            0.167     6.218    
                         output delay                 0.700     6.918    
  -------------------------------------------------------------------
                         required time                         -6.918    
                         arrival time                           7.537    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clk_125_i

Setup :            0  Failing Endpoints,  Worst Slack        5.110ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.843ns  (logic 0.518ns (61.438%)  route 0.325ns (38.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30                                       0.000     0.000 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.325     0.843    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X10Y30         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.047     5.953    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.711%)  route 0.897ns (66.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.897     1.353    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y30         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)       -0.103     7.897    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -1.353    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.367%)  route 0.624ns (56.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.624     1.102    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y29         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.265     7.735    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.836%)  route 0.583ns (58.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.583     1.002    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y29         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.270     7.730    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.899ns  (logic 0.456ns (50.720%)  route 0.443ns (49.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.443     0.899    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y29         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.093     7.907    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             28.182ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.897ns  (logic 1.151ns (29.533%)  route 2.746ns (70.467%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30                                       0.000     0.000 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=2, routed)           0.990     1.468    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/Q[5]
    SLICE_X11Y29         LUT4 (Prop_lut4_I3_O)        0.301     1.769 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.526     2.295    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X10Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.419 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.282     2.701    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124     2.825 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.948     3.773    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[12]
    SLICE_X10Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.897 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.897    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X10Y30         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.079    32.079    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                 28.182    

Slack (MET) :             30.211ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.866ns  (logic 0.580ns (31.078%)  route 1.286ns (68.922%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           1.286     1.742    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/Q[15]
    SLICE_X8Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.866 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_2/O
                         net (fo=1, routed)           0.000     1.866    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx_n_5
    SLICE_X8Y32          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.077    32.077    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.866    
  -------------------------------------------------------------------
                         slack                                 30.211    

Slack (MET) :             30.305ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.726ns  (logic 0.774ns (44.853%)  route 0.952ns (55.147%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30                                       0.000     0.000 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.952     1.430    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.296     1.726 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.726    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X11Y30         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.031    32.031    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                 30.305    

Slack (MET) :             30.374ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.705ns  (logic 0.718ns (42.109%)  route 0.987ns (57.891%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.987     1.406    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X8Y31          LUT4 (Prop_lut4_I0_O)        0.299     1.705 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.705    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X8Y31          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.079    32.079    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[8]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                 30.374    

Slack (MET) :             30.374ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.707ns  (logic 0.715ns (41.892%)  route 0.992ns (58.108%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.992     1.411    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.296     1.707 r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.707    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X10Y31         FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)        0.081    32.081    infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                 30.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_125_i

Setup :            0  Failing Endpoints,  Worst Slack        1.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.537ns (26.166%)  route 4.337ns (73.834%))
  Logic Levels:           5  (LUT4=3 LUT5=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.844ns = ( 14.844 - 8.000 ) 
    Source Clock Delay      (SCD):    7.309ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.540     7.309    infra/ipbus/trans/sm/clk
    SLICE_X31Y79         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456     7.765 f  infra/ipbus/trans/sm/addr_reg[13]/Q
                         net (fo=5, routed)           1.017     8.781    slaves/ipb_in[ipb_addr][13]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.154     8.935 f  slaves/fabric_i_1/O
                         net (fo=29, routed)          0.735     9.670    slaves/fabric/sel[3]
    SLICE_X30Y80         LUT5 (Prop_lut5_I2_O)        0.351    10.021 r  slaves/fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=6, routed)           0.489    10.511    infra/ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X30Y83         LUT4 (Prop_lut4_I3_O)        0.328    10.839 r  infra/ipbus/trans/sm/tx_we_INST_0_i_1/O
                         net (fo=38, routed)          0.463    11.302    infra/ipbus/trans/sm/ack
    SLICE_X32Y84         LUT4 (Prop_lut4_I1_O)        0.124    11.426 r  infra/ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.661    12.087    infra/ipbus/trans/iface/tx_we
    SLICE_X40Y84         LUT4 (Prop_lut4_I1_O)        0.124    12.211 r  infra/ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=9, routed)           0.972    13.183    infra/ipbus/udp_if/clock_crossing_if/we
    SLICE_X38Y73         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.420    14.844    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X38Y73         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.261    15.104    
                         clock uncertainty           -0.173    14.932    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)       -0.016    14.916    infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/stretch/lgen[0].s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.518ns (12.723%)  route 3.554ns (87.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 14.864 - 8.000 ) 
    Source Clock Delay      (SCD):    7.313ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.544     7.313    infra/ipbus/trans/iface/clk
    SLICE_X38Y82         FDRE                                         r  infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.518     7.831 r  infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=57, routed)          3.554    11.384    infra/stretch/d[0]
    SLICE_X12Y53         FDRE                                         r  infra/stretch/lgen[0].s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.440    14.864    infra/stretch/clk
    SLICE_X12Y53         FDRE                                         r  infra/stretch/lgen[0].s_reg/C
                         clock pessimism              0.261    15.124    
                         clock uncertainty           -0.173    14.952    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)       -0.031    14.921    infra/stretch/lgen[0].s_reg
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.456ns (20.357%)  route 1.784ns (79.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.854ns = ( 14.854 - 8.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.548     7.317    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X31Y63         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     7.773 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.784     9.557    infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X34Y62         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.430    14.854    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X34Y62         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.261    15.114    
                         clock uncertainty           -0.173    14.942    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.031    14.911    infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.518ns (24.601%)  route 1.588ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.854ns = ( 14.854 - 8.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.548     7.317    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X30Y63         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     7.835 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.588     9.422    infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X36Y63         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.430    14.854    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X36Y63         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.261    15.114    
                         clock uncertainty           -0.173    14.942    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)       -0.047    14.895    infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 infra/clocks/rst_ipb_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.456ns (21.929%)  route 1.623ns (78.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.859ns = ( 14.859 - 8.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.550     7.319    infra/clocks/clko_ipb
    SLICE_X28Y62         FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     7.775 r  infra/clocks/rst_ipb_ctrl_reg/Q
                         net (fo=30, routed)          1.623     9.398    infra/ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X44Y61         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.435    14.859    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X44Y61         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.261    15.119    
                         clock uncertainty           -0.173    14.947    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)       -0.067    14.880    infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.518ns (25.054%)  route 1.549ns (74.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.844ns = ( 14.844 - 8.000 ) 
    Source Clock Delay      (SCD):    7.308ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.539     7.308    infra/ipbus/trans/cfg/clk
    SLICE_X38Y78         FDRE                                         r  infra/ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.518     7.826 r  infra/ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           1.549     9.375    infra/ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X37Y76         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.420    14.844    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X37Y76         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.261    15.104    
                         clock uncertainty           -0.173    14.932    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)       -0.067    14.865    infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.164ns (21.705%)  route 0.592ns (78.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.557     2.161    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X30Y63         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     2.325 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.592     2.917    infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X36Y63         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.824     2.965    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X36Y63         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.489     2.477    
                         clock uncertainty            0.173     2.649    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.075     2.724    infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 infra/clocks/rst_ipb_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.506%)  route 0.664ns (82.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.558     2.162    infra/clocks/clko_ipb
    SLICE_X28Y62         FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141     2.303 r  infra/clocks/rst_ipb_ctrl_reg/Q
                         net (fo=30, routed)          0.664     2.967    infra/ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X44Y61         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.830     2.970    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X44Y61         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.489     2.482    
                         clock uncertainty            0.173     2.654    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.070     2.724    infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.164ns (20.462%)  route 0.637ns (79.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.551     2.155    infra/ipbus/trans/cfg/clk
    SLICE_X38Y78         FDRE                                         r  infra/ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 r  infra/ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.637     2.957    infra/ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X37Y76         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.814     2.955    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X37Y76         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism             -0.489     2.467    
                         clock uncertainty            0.173     2.639    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.070     2.709    infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.402%)  route 0.609ns (76.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.557     2.161    infra/ipbus/trans/iface/clk
    SLICE_X41Y84         FDSE                                         r  infra/ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDSE (Prop_fdse_C_Q)         0.141     2.302 f  infra/ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.237     2.539    infra/ipbus/trans/iface/first
    SLICE_X40Y84         LUT4 (Prop_lut4_I2_O)        0.045     2.584 r  infra/ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=9, routed)           0.372     2.956    infra/ipbus/udp_if/clock_crossing_if/we
    SLICE_X38Y73         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.814     2.955    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X38Y73         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.489     2.467    
                         clock uncertainty            0.173     2.639    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.060     2.699    infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.493%)  route 0.665ns (82.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.557     2.161    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X31Y63         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     2.302 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.665     2.967    infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X34Y62         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.824     2.965    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X34Y62         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.489     2.477    
                         clock uncertainty            0.173     2.649    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.059     2.708    infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/stretch/lgen[0].s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.164ns (9.284%)  route 1.603ns (90.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.555     2.159    infra/ipbus/trans/iface/clk
    SLICE_X38Y82         FDRE                                         r  infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     2.323 r  infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=57, routed)          1.603     3.926    infra/stretch/d[0]
    SLICE_X12Y53         FDRE                                         r  infra/stretch/lgen[0].s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.833     2.974    infra/stretch/clk
    SLICE_X12Y53         FDRE                                         r  infra/stretch/lgen[0].s_reg/C
                         clock pessimism             -0.489     2.486    
                         clock uncertainty            0.173     2.658    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.059     2.717    infra/stretch/lgen[0].s_reg
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  1.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        2.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.677ns  (logic 0.890ns (19.028%)  route 3.787ns (80.972%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 38.899 - 32.000 ) 
    Source Clock Delay      (SCD):    7.305ns = ( 31.305 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.536    31.305    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X30Y72         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518    31.823 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[29]/Q
                         net (fo=4, routed)           0.722    32.545    infra/ipbus/trans/cfg/vec_in[125]
    SLICE_X34Y69         LUT3 (Prop_lut3_I0_O)        0.124    32.669 r  infra/ipbus/trans/cfg/dout[29]_INST_0/O
                         net (fo=1, routed)           0.998    33.666    infra/ipbus/trans/sm/cfg_din[29]
    SLICE_X36Y82         LUT5 (Prop_lut5_I2_O)        0.124    33.790 r  infra/ipbus/trans/sm/tx_data[29]_INST_0/O
                         net (fo=1, routed)           0.453    34.243    infra/ipbus/trans/iface/tx_data[29]
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124    34.367 r  infra/ipbus/trans/iface/trans_out[wdata][29]_INST_0/O
                         net (fo=1, routed)           1.615    35.982    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X2Y13         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.475    38.899    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y13         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.261    39.160    
                         clock uncertainty           -0.173    38.987    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    38.250    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -35.982    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.506ns  (logic 1.056ns (23.437%)  route 3.450ns (76.563%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.902ns = ( 38.902 - 32.000 ) 
    Source Clock Delay      (SCD):    7.310ns = ( 31.310 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541    31.310    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X31Y69         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456    31.766 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/Q
                         net (fo=4, routed)           0.852    32.618    infra/ipbus/trans/cfg/vec_in[108]
    SLICE_X36Y71         LUT3 (Prop_lut3_I2_O)        0.150    32.768 r  infra/ipbus/trans/cfg/dout[12]_INST_0/O
                         net (fo=1, routed)           0.808    33.575    infra/ipbus/trans/sm/cfg_din[12]
    SLICE_X36Y78         LUT5 (Prop_lut5_I2_O)        0.326    33.901 r  infra/ipbus/trans/sm/tx_data[12]_INST_0/O
                         net (fo=1, routed)           0.443    34.344    infra/ipbus/trans/iface/tx_data[12]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    34.468 r  infra/ipbus/trans/iface/trans_out[wdata][12]_INST_0/O
                         net (fo=1, routed)           1.347    35.816    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X1Y12         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.478    38.902    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.261    39.163    
                         clock uncertainty           -0.173    38.990    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    38.253    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -35.816    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.489ns  (logic 0.828ns (18.445%)  route 3.661ns (81.555%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 38.899 - 32.000 ) 
    Source Clock Delay      (SCD):    7.308ns = ( 31.308 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.539    31.308    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X31Y71         FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDSE (Prop_fdse_C_Q)         0.456    31.764 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/Q
                         net (fo=4, routed)           1.030    32.794    infra/ipbus/trans/cfg/vec_in[126]
    SLICE_X38Y78         LUT3 (Prop_lut3_I2_O)        0.124    32.918 r  infra/ipbus/trans/cfg/dout[30]_INST_0/O
                         net (fo=1, routed)           0.733    33.651    infra/ipbus/trans/sm/cfg_din[30]
    SLICE_X39Y80         LUT5 (Prop_lut5_I2_O)        0.124    33.775 r  infra/ipbus/trans/sm/tx_data[30]_INST_0/O
                         net (fo=1, routed)           0.403    34.178    infra/ipbus/trans/iface/tx_data[30]
    SLICE_X39Y80         LUT5 (Prop_lut5_I4_O)        0.124    34.302 r  infra/ipbus/trans/iface/trans_out[wdata][30]_INST_0/O
                         net (fo=1, routed)           1.495    35.797    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X2Y13         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.475    38.899    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y13         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.261    39.160    
                         clock uncertainty           -0.173    38.987    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    38.250    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -35.797    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.422ns  (logic 1.058ns (23.927%)  route 3.364ns (76.073%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 38.899 - 32.000 ) 
    Source Clock Delay      (SCD):    7.305ns = ( 31.305 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.536    31.305    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X33Y72         FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDSE (Prop_fdse_C_Q)         0.456    31.761 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/Q
                         net (fo=4, routed)           0.822    32.583    infra/ipbus/trans/cfg/vec_in[127]
    SLICE_X33Y70         LUT3 (Prop_lut3_I2_O)        0.152    32.735 r  infra/ipbus/trans/cfg/dout[31]_INST_0/O
                         net (fo=1, routed)           0.733    33.468    infra/ipbus/trans/sm/cfg_din[31]
    SLICE_X36Y79         LUT5 (Prop_lut5_I2_O)        0.326    33.794 r  infra/ipbus/trans/sm/tx_data[31]_INST_0/O
                         net (fo=1, routed)           0.426    34.220    infra/ipbus/trans/iface/tx_data[31]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.124    34.344 r  infra/ipbus/trans/iface/trans_out[wdata][31]_INST_0/O
                         net (fo=1, routed)           1.382    35.727    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[31]
    RAMB36_X2Y13         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.475    38.899    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y13         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.261    39.160    
                         clock uncertainty           -0.173    38.987    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    38.250    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -35.727    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.247ns  (logic 1.054ns (24.817%)  route 3.193ns (75.183%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 38.895 - 32.000 ) 
    Source Clock Delay      (SCD):    7.309ns = ( 31.309 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.540    31.309    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X28Y71         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456    31.765 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/Q
                         net (fo=4, routed)           1.478    33.243    infra/ipbus/trans/cfg/vec_in[116]
    SLICE_X38Y78         LUT4 (Prop_lut4_I3_O)        0.146    33.389 r  infra/ipbus/trans/cfg/dout[20]_INST_0/O
                         net (fo=1, routed)           0.452    33.841    infra/ipbus/trans/sm/cfg_din[20]
    SLICE_X38Y78         LUT5 (Prop_lut5_I2_O)        0.328    34.169 r  infra/ipbus/trans/sm/tx_data[20]_INST_0/O
                         net (fo=1, routed)           0.504    34.673    infra/ipbus/trans/iface/tx_data[20]
    SLICE_X39Y78         LUT5 (Prop_lut5_I4_O)        0.124    34.797 r  infra/ipbus/trans/iface/trans_out[wdata][20]_INST_0/O
                         net (fo=1, routed)           0.759    35.556    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X1Y15         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.471    38.895    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y15         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.261    39.156    
                         clock uncertainty           -0.173    38.983    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    38.246    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.246    
                         arrival time                         -35.556    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.249ns  (logic 1.124ns (26.455%)  route 3.125ns (73.545%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.906ns = ( 38.906 - 32.000 ) 
    Source Clock Delay      (SCD):    7.305ns = ( 31.305 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.536    31.305    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X30Y72         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.518    31.823 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/Q
                         net (fo=4, routed)           0.955    32.778    infra/ipbus/trans/cfg/vec_in[120]
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.150    32.928 r  infra/ipbus/trans/cfg/dout[24]_INST_0/O
                         net (fo=1, routed)           0.700    33.628    infra/ipbus/trans/sm/cfg_din[24]
    SLICE_X37Y82         LUT5 (Prop_lut5_I2_O)        0.332    33.960 r  infra/ipbus/trans/sm/tx_data[24]_INST_0/O
                         net (fo=1, routed)           0.304    34.264    infra/ipbus/trans/iface/tx_data[24]
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.124    34.388 r  infra/ipbus/trans/iface/trans_out[wdata][24]_INST_0/O
                         net (fo=1, routed)           1.166    35.554    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X2Y17         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.482    38.906    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y17         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.261    39.167    
                         clock uncertainty           -0.173    38.994    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    38.257    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                         -35.554    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.226ns  (logic 1.056ns (24.986%)  route 3.170ns (75.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 38.894 - 32.000 ) 
    Source Clock Delay      (SCD):    7.309ns = ( 31.309 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.540    31.309    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X28Y71         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456    31.765 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/Q
                         net (fo=4, routed)           0.801    32.565    infra/ipbus/trans/cfg/vec_in[102]
    SLICE_X35Y71         LUT3 (Prop_lut3_I0_O)        0.150    32.715 r  infra/ipbus/trans/cfg/dout[6]_INST_0/O
                         net (fo=1, routed)           0.671    33.386    infra/ipbus/trans/sm/cfg_din[6]
    SLICE_X35Y76         LUT6 (Prop_lut6_I1_O)        0.326    33.712 r  infra/ipbus/trans/sm/tx_data[6]_INST_0/O
                         net (fo=1, routed)           0.430    34.142    infra/ipbus/trans/iface/tx_data[6]
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    34.266 r  infra/ipbus/trans/iface/trans_out[wdata][6]_INST_0/O
                         net (fo=1, routed)           1.269    35.535    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[6]
    RAMB36_X2Y14         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.470    38.894    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y14         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.261    39.155    
                         clock uncertainty           -0.173    38.982    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    38.245    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         38.245    
                         arrival time                         -35.535    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.205ns  (logic 1.031ns (24.516%)  route 3.174ns (75.484%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.902ns = ( 38.902 - 32.000 ) 
    Source Clock Delay      (SCD):    7.310ns = ( 31.310 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.541    31.310    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X31Y69         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.456    31.766 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/Q
                         net (fo=4, routed)           0.753    32.519    infra/ipbus/trans/cfg/vec_in[109]
    SLICE_X36Y71         LUT3 (Prop_lut3_I0_O)        0.119    32.638 r  infra/ipbus/trans/cfg/dout[13]_INST_0/O
                         net (fo=1, routed)           0.762    33.400    infra/ipbus/trans/sm/cfg_din[13]
    SLICE_X36Y77         LUT5 (Prop_lut5_I2_O)        0.332    33.732 r  infra/ipbus/trans/sm/tx_data[13]_INST_0/O
                         net (fo=1, routed)           0.442    34.174    infra/ipbus/trans/iface/tx_data[13]
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.124    34.298 r  infra/ipbus/trans/iface/trans_out[wdata][13]_INST_0/O
                         net (fo=1, routed)           1.218    35.515    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X1Y12         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.478    38.902    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.261    39.163    
                         clock uncertainty           -0.173    38.990    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    38.253    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -35.515    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.203ns  (logic 0.890ns (21.178%)  route 3.313ns (78.822%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.899ns = ( 38.899 - 32.000 ) 
    Source Clock Delay      (SCD):    7.308ns = ( 31.308 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.539    31.308    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X34Y70         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518    31.826 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/Q
                         net (fo=4, routed)           0.463    32.288    infra/ipbus/trans/cfg/vec_in[124]
    SLICE_X35Y70         LUT3 (Prop_lut3_I2_O)        0.124    32.412 r  infra/ipbus/trans/cfg/dout[28]_INST_0/O
                         net (fo=1, routed)           0.867    33.280    infra/ipbus/trans/sm/cfg_din[28]
    SLICE_X36Y79         LUT5 (Prop_lut5_I2_O)        0.124    33.404 r  infra/ipbus/trans/sm/tx_data[28]_INST_0/O
                         net (fo=1, routed)           0.450    33.854    infra/ipbus/trans/iface/tx_data[28]
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.124    33.978 r  infra/ipbus/trans/iface/trans_out[wdata][28]_INST_0/O
                         net (fo=1, routed)           1.533    35.510    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X2Y13         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.475    38.899    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y13         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.261    39.160    
                         clock uncertainty           -0.173    38.987    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    38.250    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                         -35.510    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - clk_125_i rise@24.000ns)
  Data Path Delay:        4.124ns  (logic 1.056ns (25.608%)  route 3.068ns (74.392%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.900ns = ( 38.900 - 32.000 ) 
    Source Clock Delay      (SCD):    7.305ns = ( 31.305 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                     24.000    24.000 r  
    P17                                               0.000    24.000 r  sysclk (IN)
                         net (fo=0)                   0.000    24.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    25.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539    27.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    27.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774    27.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666    29.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    29.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.536    31.305    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X33Y72         FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDSE (Prop_fdse_C_Q)         0.456    31.761 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/Q
                         net (fo=4, routed)           1.331    33.092    infra/ipbus/trans/cfg/vec_in[115]
    SLICE_X36Y77         LUT3 (Prop_lut3_I2_O)        0.150    33.242 r  infra/ipbus/trans/cfg/dout[19]_INST_0/O
                         net (fo=1, routed)           0.726    33.968    infra/ipbus/trans/sm/cfg_din[19]
    SLICE_X39Y80         LUT5 (Prop_lut5_I2_O)        0.326    34.294 r  infra/ipbus/trans/sm/tx_data[19]_INST_0/O
                         net (fo=1, routed)           0.292    34.587    infra/ipbus/trans/iface/tx_data[19]
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    34.711 r  infra/ipbus/trans/iface/trans_out[wdata][19]_INST_0/O
                         net (fo=1, routed)           0.718    35.429    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X1Y16         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  sysclk (IN)
                         net (fo=0)                   0.000    32.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    34.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    34.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    35.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    35.746 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    37.333    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    37.424 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         1.476    38.900    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y16         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.261    39.161    
                         clock uncertainty           -0.173    38.988    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    38.251    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                         -35.429    
  -------------------------------------------------------------------
                         slack                                  2.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.164ns (21.419%)  route 0.602ns (78.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.551     2.155    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X42Y77         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     2.319 r  infra/ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.602     2.921    infra/ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X41Y77         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.817     2.958    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X41Y77         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.489     2.470    
                         clock uncertainty            0.173     2.642    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.075     2.717    infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.148ns (19.810%)  route 0.599ns (80.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.560     2.164    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X30Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.148     2.312 r  infra/ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.599     2.911    infra/ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X30Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X30Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.489     2.480    
                         clock uncertainty            0.173     2.652    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.007     2.659    infra/ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.416%)  route 0.669ns (82.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.553     2.157    infra/ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X44Y79         FDRE                                         r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.141     2.298 r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          0.669     2.967    infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[0]
    SLICE_X44Y78         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.820     2.960    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X44Y78         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.489     2.472    
                         clock uncertainty            0.173     2.644    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.070     2.714    infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.164ns (20.032%)  route 0.655ns (79.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.560     2.164    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X30Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     2.328 r  infra/ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.655     2.983    infra/ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X31Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X31Y60         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.489     2.480    
                         clock uncertainty            0.173     2.652    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.070     2.722    infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.128ns (15.551%)  route 0.695ns (84.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.553     2.157    infra/ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X44Y79         FDRE                                         r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.128     2.285 r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=21, routed)          0.695     2.980    infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[3]
    SLICE_X41Y78         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.819     2.959    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X41Y78         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism             -0.489     2.471    
                         clock uncertainty            0.173     2.643    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.017     2.660    infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.141ns (15.555%)  route 0.765ns (84.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.560     2.164    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X31Y59         FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     2.305 r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=29, routed)          0.765     3.070    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[2]
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.489     2.480    
                         clock uncertainty            0.173     2.652    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.076     2.728    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.958%)  route 0.802ns (85.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.553     2.157    infra/ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X44Y79         FDRE                                         r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.141     2.298 r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=23, routed)          0.802     3.100    infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[2]
    SLICE_X45Y78         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.820     2.960    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X45Y78         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism             -0.489     2.472    
                         clock uncertainty            0.173     2.644    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.066     2.710    infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.165%)  route 0.776ns (85.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.560     2.164    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X31Y59         FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.128     2.292 r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=27, routed)          0.776     3.068    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[3]
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.489     2.480    
                         clock uncertainty            0.173     2.652    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.022     2.674    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.128ns (13.954%)  route 0.789ns (86.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.560     2.164    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X31Y59         FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.128     2.292 r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=37, routed)          0.789     3.081    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[1]
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism             -0.489     2.480    
                         clock uncertainty            0.173     2.652    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.023     2.675    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.476%)  route 0.833ns (85.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.560     2.164    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X31Y59         FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     2.305 r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=38, routed)          0.833     3.138    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[0]
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufgipb/O
                         net (fo=541, routed)         0.827     2.968    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X34Y59         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism             -0.489     2.480    
                         clock uncertainty            0.173     2.652    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.059     2.711    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125_i
  To Clock:  clk_125_i

Setup :            0  Failing Endpoints,  Worst Slack        3.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.456ns (12.296%)  route 3.253ns (87.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 14.866 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          3.253    11.029    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X48Y51         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.442    14.866    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X48Y51         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.345    15.211    
                         clock uncertainty           -0.047    15.164    
    SLICE_X48Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    14.805    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.456ns (16.205%)  route 2.358ns (83.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.867ns = ( 14.867 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.358    10.134    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X28Y37         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.443    14.867    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X28Y37         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.425    15.292    
                         clock uncertainty           -0.047    15.246    
    SLICE_X28Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    14.887    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.456ns (16.205%)  route 2.358ns (83.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.867ns = ( 14.867 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.358    10.134    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X28Y37         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.443    14.867    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X28Y37         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.425    15.292    
                         clock uncertainty           -0.047    15.246    
    SLICE_X28Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    14.887    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.297%)  route 1.685ns (78.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.870ns = ( 14.870 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.685     9.461    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X15Y37         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.446    14.870    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X15Y37         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.439    15.309    
                         clock uncertainty           -0.047    15.263    
    SLICE_X15Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.858    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.297%)  route 1.685ns (78.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.870ns = ( 14.870 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.685     9.461    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X15Y37         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.446    14.870    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X15Y37         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.439    15.309    
                         clock uncertainty           -0.047    15.263    
    SLICE_X15Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.858    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.614%)  route 0.942ns (67.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 14.863 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.942     8.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X15Y30         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.439    14.863    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X15Y30         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.439    15.302    
                         clock uncertainty           -0.047    15.256    
    SLICE_X15Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.851    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.614%)  route 0.942ns (67.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 14.863 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.942     8.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y30         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.439    14.863    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y30         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.439    15.302    
                         clock uncertainty           -0.047    15.256    
    SLICE_X14Y30         FDCE (Recov_fdce_C_CLR)     -0.361    14.895    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.614%)  route 0.942ns (67.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 14.863 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.942     8.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y30         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.439    14.863    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y30         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.439    15.302    
                         clock uncertainty           -0.047    15.256    
    SLICE_X14Y30         FDCE (Recov_fdce_C_CLR)     -0.361    14.895    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.614%)  route 0.942ns (67.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 14.863 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.942     8.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X15Y30         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.439    14.863    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X15Y30         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.439    15.302    
                         clock uncertainty           -0.047    15.256    
    SLICE_X15Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    14.897    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_i rise@8.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.614%)  route 0.942ns (67.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.863ns = ( 14.863 - 8.000 ) 
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.539     3.017    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127     3.144 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.774     3.918    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.006 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     5.673    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.769 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.551     7.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.456     7.776 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.942     8.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X15Y30         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      8.000     8.000 r  
    P17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           1.439    10.847    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    10.928 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.735    11.663    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.746 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    13.333    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.424 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        1.439    14.863    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X15Y30         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.439    15.302    
                         clock uncertainty           -0.047    15.256    
    SLICE_X15Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    14.897    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.553     2.157    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X12Y25         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.148     2.305 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.424    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.821     2.961    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.790     2.171    
    SLICE_X13Y26         FDCE (Remov_fdce_C_CLR)     -0.145     2.026    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.553     2.157    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X12Y25         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.148     2.305 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.424    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.821     2.961    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.790     2.171    
    SLICE_X13Y26         FDCE (Remov_fdce_C_CLR)     -0.145     2.026    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.553     2.157    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X12Y25         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.148     2.305 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.424    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y26         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.821     2.961    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.790     2.171    
    SLICE_X13Y26         FDPE (Remov_fdpe_C_PRE)     -0.148     2.023    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.554     2.158    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141     2.299 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.287     2.586    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y29         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.825     2.965    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y29         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.790     2.175    
    SLICE_X14Y29         FDCE (Remov_fdce_C_CLR)     -0.067     2.108    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.912%)  route 0.287ns (67.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.554     2.158    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141     2.299 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.287     2.586    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y29         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.825     2.965    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y29         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.790     2.175    
    SLICE_X14Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     2.104    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.247%)  route 0.358ns (71.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.554     2.158    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141     2.299 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     2.657    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y30         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.826     2.966    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y30         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.790     2.176    
    SLICE_X14Y30         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.247%)  route 0.358ns (71.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.554     2.158    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141     2.299 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     2.657    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y30         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.826     2.966    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y30         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.790     2.176    
    SLICE_X14Y30         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.247%)  route 0.358ns (71.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.554     2.158    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141     2.299 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     2.657    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y30         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.826     2.966    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y30         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.790     2.176    
    SLICE_X14Y30         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.247%)  route 0.358ns (71.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.554     2.158    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141     2.299 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     2.657    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y30         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.826     2.966    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y30         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.790     2.176    
    SLICE_X14Y30         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_i rise@0.000ns - clk_125_i rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.247%)  route 0.358ns (71.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.514     0.760    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.780 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.259     1.039    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.089 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.578    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.604 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.554     2.158    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDPE (Prop_fdpe_C_Q)         0.141     2.299 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     2.657    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X14Y30         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    infra/clocks/sysclk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  infra/clocks/ibufgds0/O
                         net (fo=1, routed)           0.566     1.000    infra/clocks/sysclk_u
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.043 r  infra/clocks/bufhsys/O
                         net (fo=34, routed)          0.482     1.525    infra/clocks/sysclk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.578 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     2.112    infra/clocks/clk_125_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.141 r  infra/clocks/bufg125/O
                         net (fo=3329, routed)        0.826     2.966    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X14Y30         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.790     2.176    
    SLICE_X14Y30         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.548    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.478ns (36.930%)  route 0.816ns (63.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 11.119 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.816     4.584    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y35         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.763    11.119    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y35         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.149    11.268    
                         clock uncertainty           -0.035    11.233    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.490    10.743    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.478ns (41.063%)  route 0.686ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 11.118 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.686     4.453    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.762    11.118    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.149    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.576    10.656    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.478ns (41.063%)  route 0.686ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 11.118 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.686     4.453    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.762    11.118    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.149    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.576    10.656    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.478ns (41.063%)  route 0.686ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 11.118 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.686     4.453    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.762    11.118    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.149    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X13Y34         FDCE (Recov_fdce_C_CLR)     -0.576    10.656    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.478ns (41.063%)  route 0.686ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 11.118 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.686     4.453    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.762    11.118    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.149    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X12Y34         FDPE (Recov_fdpe_C_PRE)     -0.532    10.700    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.478ns (41.063%)  route 0.686ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 11.118 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.686     4.453    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.762    11.118    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.149    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X12Y34         FDPE (Recov_fdpe_C_PRE)     -0.532    10.700    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.478ns (41.063%)  route 0.686ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 11.118 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.686     4.453    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.762    11.118    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.149    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X12Y34         FDPE (Recov_fdpe_C_PRE)     -0.532    10.700    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.478ns (41.063%)  route 0.686ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 11.118 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.686     4.453    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.762    11.118    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.149    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X12Y34         FDPE (Recov_fdpe_C_PRE)     -0.532    10.700    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.700    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.478ns (41.063%)  route 0.686ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 11.118 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.796     3.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y32         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDPE (Prop_fdpe_C_Q)         0.478     3.767 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.686     4.453    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y34         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.762    11.118    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.149    11.267    
                         clock uncertainty           -0.035    11.232    
    SLICE_X12Y34         FDPE (Recov_fdpe_C_PRE)     -0.490    10.742    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.742    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.518ns (40.175%)  route 0.771ns (59.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 11.117 - 8.000 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.798     3.291    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.518     3.809 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.771     4.581    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y33         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.761    11.117    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y33         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.149    11.266    
                         clock uncertainty           -0.035    11.231    
    SLICE_X14Y33         FDCE (Recov_fdce_C_CLR)     -0.319    10.912    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  6.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.997 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.210    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.319     1.322    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.475     0.847    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.780    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.997 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.210    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.319     1.322    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.475     0.847    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.780    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.997 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.210    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.319     1.322    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.475     0.847    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.780    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.997 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.210    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.319     1.322    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.475     0.847    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.780    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.997 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.210    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.319     1.322    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X14Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.475     0.847    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.780    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.478%)  route 0.192ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.148     0.981 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.174    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X12Y33         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.318     1.321    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X12Y33         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.475     0.846    
    SLICE_X12Y33         FDPE (Remov_fdpe_C_PRE)     -0.124     0.722    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.478%)  route 0.192ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.148     0.981 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.174    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X12Y33         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.318     1.321    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X12Y33         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.475     0.846    
    SLICE_X12Y33         FDPE (Remov_fdpe_C_PRE)     -0.124     0.722    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.997 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.210    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.319     1.322    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.475     0.847    
    SLICE_X15Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.755    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.997 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.210    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.319     1.322    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.475     0.847    
    SLICE_X15Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.755    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.285     0.833    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y34         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDPE (Prop_fdpe_C_Q)         0.164     0.997 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.213     1.210    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y34         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=427, routed)         0.319     1.322    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X15Y34         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.475     0.847    
    SLICE_X15Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.755    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.455    





