/* Generated by Yosys 0.18+10 (git sha1 dd5f4b720, gcc 11.2.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/test_raptor_batch_options/add_constraint_file_sdc/results_dir/.././rtl/add_constraint_file_sdc.v:1" *)
module add_constraint_file_sdc(clk, reset, up_down, counter);
  wire \$abc$327$li0_li0 ;
  wire \$abc$327$li1_li1 ;
  wire \$abc$327$li2_li2 ;
  wire \$abc$327$li3_li3 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/test_raptor_batch_options/add_constraint_file_sdc/results_dir/.././rtl/add_constraint_file_sdc.v:2" *)
  input clk;
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/test_raptor_batch_options/add_constraint_file_sdc/results_dir/.././rtl/add_constraint_file_sdc.v:3" *)
  output [3:0] counter;
  wire [3:0] counter;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/test_raptor_batch_options/add_constraint_file_sdc/results_dir/.././rtl/add_constraint_file_sdc.v:2" *)
  input reset;
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/test_raptor_batch_options/add_constraint_file_sdc/results_dir/.././rtl/add_constraint_file_sdc.v:2" *)
  input up_down;
  wire up_down;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/12_02_2022_10_49_03/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:40.10-40.56" *)
  dffr \$abc$327$auto$blifparse.cc:362:parse_blif$328  (
    .C(clk),
    .D(\$abc$327$li0_li0 ),
    .Q(counter[0]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/12_02_2022_10_49_03/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:40.10-40.56" *)
  dffr \$abc$327$auto$blifparse.cc:362:parse_blif$329  (
    .C(clk),
    .D(\$abc$327$li1_li1 ),
    .Q(counter[1]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/12_02_2022_10_49_03/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:40.10-40.56" *)
  dffr \$abc$327$auto$blifparse.cc:362:parse_blif$330  (
    .C(clk),
    .D(\$abc$327$li2_li2 ),
    .Q(counter[2]),
    .R(reset)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/12_02_2022_10_49_03/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:40.10-40.56" *)
  dffr \$abc$327$auto$blifparse.cc:362:parse_blif$331  (
    .C(clk),
    .D(\$abc$327$li3_li3 ),
    .Q(counter[3]),
    .R(reset)
  );
  \$lut  #(
    .LUT(16'hb4d2),
    .WIDTH(32'h00000004)
  ) \$abc$605$auto$blifparse.cc:515:parse_blif$606  (
    .A({ counter[1], counter[2], counter[0], up_down }),
    .Y(\$abc$327$li2_li2 )
  );
  \$lut  #(
    .LUT(8'h96),
    .WIDTH(32'h00000003)
  ) \$abc$605$auto$blifparse.cc:515:parse_blif$607  (
    .A({ counter[1:0], up_down }),
    .Y(\$abc$327$li1_li1 )
  );
  \$lut  #(
    .LUT(32'hbf40fd02),
    .WIDTH(32'h00000005)
  ) \$abc$605$auto$blifparse.cc:515:parse_blif$608  (
    .A({ counter[1], counter[3:2], counter[0], up_down }),
    .Y(\$abc$327$li3_li3 )
  );
  \$lut  #(
    .LUT(2'h1),
    .WIDTH(32'h00000001)
  ) \$abc$605$auto$blifparse.cc:515:parse_blif$609  (
    .A(counter[0]),
    .Y(\$abc$327$li0_li0 )
  );
endmodule
