{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678467329013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678467329041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 11:55:28 2023 " "Processing started: Fri Mar 10 11:55:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678467329041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678467329041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678467329041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_slow.vo C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_slow.vo in folder \"C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678467331227 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_slow.vo C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_slow.vo in folder \"C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678467331287 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_fast.vo C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_fast.vo in folder \"C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678467331345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM.vo C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM.vo in folder \"C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678467331405 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_v_slow.sdo C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678467331460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_v_slow.sdo C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678467331516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_v_fast.sdo C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678467331575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_v.sdo C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_v.sdo in folder \"C:/Users/El supremo/Documents/Git/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678467331630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678467331726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 11:55:31 2023 " "Processing ended: Fri Mar 10 11:55:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678467331726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678467331726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678467331726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678467331726 ""}
