// Seed: 2191457437
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_9 = 0;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output tri id_0
    , id_11,
    output wor id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9
);
  nor primCall (id_2, id_8, id_11, id_3, id_4, id_6, id_5);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd75
) (
    input  wand  id_0,
    input  tri1  _id_1,
    output logic id_2
);
  tri0 id_4;
  wire ["" +  -1 'h0 -  -1 : -1  +  id_1] id_5;
  initial
    @(1) begin : LABEL_0
      id_2 <= -1'h0;
    end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign id_4 = 1;
endmodule
