
STM32F407G-DISC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ed8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  0800a068  0800a068  0000b068  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a418  0800a418  0000c1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a418  0800a418  0000b418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a420  0800a420  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a420  0800a420  0000b420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a424  0800a424  0000b424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800a428  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1e8  2**0
                  CONTENTS
 10 .bss          00000500  200001e8  200001e8  0000c1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006e8  200006e8  0000c1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013137  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002df8  00000000  00000000  0001f34f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e8  00000000  00000000  00022148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d12  00000000  00000000  00023230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004a1c  00000000  00000000  00023f42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000153f4  00000000  00000000  0002895e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dcab4  00000000  00000000  0003dd52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011a806  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000057cc  00000000  00000000  0011a84c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  00120018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a050 	.word	0x0800a050

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800a050 	.word	0x0800a050

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <LIS3DSH_WriteIO>:

//Functions definitions
//Private functions
//1. Write IO
void LIS3DSH_WriteIO(uint8_t reg, uint8_t *dataW, uint8_t size)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	6039      	str	r1, [r7, #0]
 8000f42:	71fb      	strb	r3, [r7, #7]
 8000f44:	4613      	mov	r3, r2
 8000f46:	71bb      	strb	r3, [r7, #6]
	uint8_t spiReg = reg;
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	73fb      	strb	r3, [r7, #15]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2108      	movs	r1, #8
 8000f50:	480c      	ldr	r0, [pc, #48]	@ (8000f84 <LIS3DSH_WriteIO+0x4c>)
 8000f52:	f002 fed3 	bl	8003cfc <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, &spiReg, 1, 10);
 8000f56:	f107 010f 	add.w	r1, r7, #15
 8000f5a:	230a      	movs	r3, #10
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	480a      	ldr	r0, [pc, #40]	@ (8000f88 <LIS3DSH_WriteIO+0x50>)
 8000f60:	f003 fc45 	bl	80047ee <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Transmit(&accSPI_Handle, dataW, size, 10);
 8000f64:	79bb      	ldrb	r3, [r7, #6]
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	230a      	movs	r3, #10
 8000f6a:	6839      	ldr	r1, [r7, #0]
 8000f6c:	4806      	ldr	r0, [pc, #24]	@ (8000f88 <LIS3DSH_WriteIO+0x50>)
 8000f6e:	f003 fc3e 	bl	80047ee <HAL_SPI_Transmit>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 8000f72:	2201      	movs	r2, #1
 8000f74:	2108      	movs	r1, #8
 8000f76:	4803      	ldr	r0, [pc, #12]	@ (8000f84 <LIS3DSH_WriteIO+0x4c>)
 8000f78:	f002 fec0 	bl	8003cfc <HAL_GPIO_WritePin>
}
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40021000 	.word	0x40021000
 8000f88:	20000204 	.word	0x20000204

08000f8c <LIS3DSH_ReadIO>:
//2. Read IO
void LIS3DSH_ReadIO(uint8_t reg, uint8_t *dataR, uint8_t size)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	6039      	str	r1, [r7, #0]
 8000f96:	71fb      	strb	r3, [r7, #7]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[4];
	spiBuf[0] = reg | 0x80;
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	723b      	strb	r3, [r7, #8]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2108      	movs	r1, #8
 8000faa:	4818      	ldr	r0, [pc, #96]	@ (800100c <LIS3DSH_ReadIO+0x80>)
 8000fac:	f002 fea6 	bl	8003cfc <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, spiBuf, 1, 10);
 8000fb0:	f107 0108 	add.w	r1, r7, #8
 8000fb4:	230a      	movs	r3, #10
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	4815      	ldr	r0, [pc, #84]	@ (8001010 <LIS3DSH_ReadIO+0x84>)
 8000fba:	f003 fc18 	bl	80047ee <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Receive(&accSPI_Handle, spiBuf, size, 10);
 8000fbe:	79bb      	ldrb	r3, [r7, #6]
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	f107 0108 	add.w	r1, r7, #8
 8000fc6:	230a      	movs	r3, #10
 8000fc8:	4811      	ldr	r0, [pc, #68]	@ (8001010 <LIS3DSH_ReadIO+0x84>)
 8000fca:	f003 fd54 	bl	8004a76 <HAL_SPI_Receive>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 8000fce:	2201      	movs	r2, #1
 8000fd0:	2108      	movs	r1, #8
 8000fd2:	480e      	ldr	r0, [pc, #56]	@ (800100c <LIS3DSH_ReadIO+0x80>)
 8000fd4:	f002 fe92 	bl	8003cfc <HAL_GPIO_WritePin>

	for(uint8_t i=0; i<(size&0x3); i++)
 8000fd8:	2300      	movs	r3, #0
 8000fda:	73fb      	strb	r3, [r7, #15]
 8000fdc:	e00b      	b.n	8000ff6 <LIS3DSH_ReadIO+0x6a>
	{
		dataR[i] = spiBuf[i];
 8000fde:	7bfa      	ldrb	r2, [r7, #15]
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	6839      	ldr	r1, [r7, #0]
 8000fe4:	440b      	add	r3, r1
 8000fe6:	3210      	adds	r2, #16
 8000fe8:	443a      	add	r2, r7
 8000fea:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8000fee:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0; i<(size&0x3); i++)
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	73fb      	strb	r3, [r7, #15]
 8000ff6:	7bfa      	ldrb	r2, [r7, #15]
 8000ff8:	79bb      	ldrb	r3, [r7, #6]
 8000ffa:	f003 0303 	and.w	r3, r3, #3
 8000ffe:	429a      	cmp	r2, r3
 8001000:	dbed      	blt.n	8000fde <LIS3DSH_ReadIO+0x52>
	}
}
 8001002:	bf00      	nop
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40021000 	.word	0x40021000
 8001010:	20000204 	.word	0x20000204

08001014 <LIS3DSH_Init>:


//1. Accelerometer initialise function
void LIS3DSH_Init(SPI_HandleTypeDef *accSPI, LIS3DSH_InitTypeDef *accInitDef)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
	uint8_t spiData = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	73fb      	strb	r3, [r7, #15]

	memcpy(&accSPI_Handle, accSPI, sizeof(*accSPI));
 8001022:	2258      	movs	r2, #88	@ 0x58
 8001024:	6879      	ldr	r1, [r7, #4]
 8001026:	485b      	ldr	r0, [pc, #364]	@ (8001194 <LIS3DSH_Init+0x180>)
 8001028:	f006 ffa5 	bl	8007f76 <memcpy>
	//** 1. Enable Axes and Output Data Rate **//
	//Set CTRL REG4 settings value
	spiData |= (accInitDef->enableAxes & 0x07);		//Enable Axes
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	78db      	ldrb	r3, [r3, #3]
 8001030:	b25b      	sxtb	r3, r3
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	b25a      	sxtb	r2, r3
 8001038:	7bfb      	ldrb	r3, [r7, #15]
 800103a:	b25b      	sxtb	r3, r3
 800103c:	4313      	orrs	r3, r2
 800103e:	b25b      	sxtb	r3, r3
 8001040:	b2db      	uxtb	r3, r3
 8001042:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->dataRate & 0xF0);			//Output Data Rate
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	b25b      	sxtb	r3, r3
 800104a:	f023 030f 	bic.w	r3, r3, #15
 800104e:	b25a      	sxtb	r2, r3
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	b25b      	sxtb	r3, r3
 8001054:	4313      	orrs	r3, r2
 8001056:	b25b      	sxtb	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG4_ADDR, &spiData, 1);
 800105c:	f107 030f 	add.w	r3, r7, #15
 8001060:	2201      	movs	r2, #1
 8001062:	4619      	mov	r1, r3
 8001064:	2020      	movs	r0, #32
 8001066:	f7ff ff67 	bl	8000f38 <LIS3DSH_WriteIO>

	//** 2. Full-Scale selection, Anti-aliasing BW, self test and 4-wire SPI **//
	spiData = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->antiAliasingBW & 0xC0);		//Anti-aliasing BW
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	789b      	ldrb	r3, [r3, #2]
 8001072:	b25b      	sxtb	r3, r3
 8001074:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001078:	b25a      	sxtb	r2, r3
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	b25b      	sxtb	r3, r3
 800107e:	4313      	orrs	r3, r2
 8001080:	b25b      	sxtb	r3, r3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->fullScale & 0x38);				//Full-Scale
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	785b      	ldrb	r3, [r3, #1]
 800108a:	b25b      	sxtb	r3, r3
 800108c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001090:	b25a      	sxtb	r2, r3
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	b25b      	sxtb	r3, r3
 8001096:	4313      	orrs	r3, r2
 8001098:	b25b      	sxtb	r3, r3
 800109a:	b2db      	uxtb	r3, r3
 800109c:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG5_ADDR, &spiData, 1);
 800109e:	f107 030f 	add.w	r3, r7, #15
 80010a2:	2201      	movs	r2, #1
 80010a4:	4619      	mov	r1, r3
 80010a6:	2024      	movs	r0, #36	@ 0x24
 80010a8:	f7ff ff46 	bl	8000f38 <LIS3DSH_WriteIO>

	//** 3. Interrupt Configuration **//
	if(accInitDef->interruptEnable)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	791b      	ldrb	r3, [r3, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d008      	beq.n	80010c6 <LIS3DSH_Init+0xb2>
	{
		spiData = 0x88;
 80010b4:	2388      	movs	r3, #136	@ 0x88
 80010b6:	73fb      	strb	r3, [r7, #15]
		//Write to accelerometer
		LIS3DSH_WriteIO(LIS3DSH_CTRL_REG3_ADDR, &spiData, 1);
 80010b8:	f107 030f 	add.w	r3, r7, #15
 80010bc:	2201      	movs	r2, #1
 80010be:	4619      	mov	r1, r3
 80010c0:	2023      	movs	r0, #35	@ 0x23
 80010c2:	f7ff ff39 	bl	8000f38 <LIS3DSH_WriteIO>
	}

	//Assign sensor sensitivity (based on Full-Scale)
	switch(accInitDef->fullScale)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	785b      	ldrb	r3, [r3, #1]
 80010ca:	2b20      	cmp	r3, #32
 80010cc:	d858      	bhi.n	8001180 <LIS3DSH_Init+0x16c>
 80010ce:	a201      	add	r2, pc, #4	@ (adr r2, 80010d4 <LIS3DSH_Init+0xc0>)
 80010d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d4:	08001159 	.word	0x08001159
 80010d8:	08001181 	.word	0x08001181
 80010dc:	08001181 	.word	0x08001181
 80010e0:	08001181 	.word	0x08001181
 80010e4:	08001181 	.word	0x08001181
 80010e8:	08001181 	.word	0x08001181
 80010ec:	08001181 	.word	0x08001181
 80010f0:	08001181 	.word	0x08001181
 80010f4:	08001161 	.word	0x08001161
 80010f8:	08001181 	.word	0x08001181
 80010fc:	08001181 	.word	0x08001181
 8001100:	08001181 	.word	0x08001181
 8001104:	08001181 	.word	0x08001181
 8001108:	08001181 	.word	0x08001181
 800110c:	08001181 	.word	0x08001181
 8001110:	08001181 	.word	0x08001181
 8001114:	08001169 	.word	0x08001169
 8001118:	08001181 	.word	0x08001181
 800111c:	08001181 	.word	0x08001181
 8001120:	08001181 	.word	0x08001181
 8001124:	08001181 	.word	0x08001181
 8001128:	08001181 	.word	0x08001181
 800112c:	08001181 	.word	0x08001181
 8001130:	08001181 	.word	0x08001181
 8001134:	08001171 	.word	0x08001171
 8001138:	08001181 	.word	0x08001181
 800113c:	08001181 	.word	0x08001181
 8001140:	08001181 	.word	0x08001181
 8001144:	08001181 	.word	0x08001181
 8001148:	08001181 	.word	0x08001181
 800114c:	08001181 	.word	0x08001181
 8001150:	08001181 	.word	0x08001181
 8001154:	08001179 	.word	0x08001179
	{
		case LIS3DSH_FULLSCALE_2:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8001158:	4b0f      	ldr	r3, [pc, #60]	@ (8001198 <LIS3DSH_Init+0x184>)
 800115a:	4a10      	ldr	r2, [pc, #64]	@ (800119c <LIS3DSH_Init+0x188>)
 800115c:	601a      	str	r2, [r3, #0]
			break;
 800115e:	e00f      	b.n	8001180 <LIS3DSH_Init+0x16c>

		case LIS3DSH_FULLSCALE_4:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8001160:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <LIS3DSH_Init+0x184>)
 8001162:	4a0f      	ldr	r2, [pc, #60]	@ (80011a0 <LIS3DSH_Init+0x18c>)
 8001164:	601a      	str	r2, [r3, #0]
			break;
 8001166:	e00b      	b.n	8001180 <LIS3DSH_Init+0x16c>

		case LIS3DSH_FULLSCALE_6:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8001168:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <LIS3DSH_Init+0x184>)
 800116a:	4a0e      	ldr	r2, [pc, #56]	@ (80011a4 <LIS3DSH_Init+0x190>)
 800116c:	601a      	str	r2, [r3, #0]
			break;
 800116e:	e007      	b.n	8001180 <LIS3DSH_Init+0x16c>

		case LIS3DSH_FULLSCALE_8:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8001170:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <LIS3DSH_Init+0x184>)
 8001172:	4a0d      	ldr	r2, [pc, #52]	@ (80011a8 <LIS3DSH_Init+0x194>)
 8001174:	601a      	str	r2, [r3, #0]
			break;
 8001176:	e003      	b.n	8001180 <LIS3DSH_Init+0x16c>

		case LIS3DSH_FULLSCALE_16:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8001178:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <LIS3DSH_Init+0x184>)
 800117a:	4a0c      	ldr	r2, [pc, #48]	@ (80011ac <LIS3DSH_Init+0x198>)
 800117c:	601a      	str	r2, [r3, #0]
			break;
 800117e:	bf00      	nop
	}
	_LIS3DHS_CS_DISABLE;
 8001180:	2201      	movs	r2, #1
 8001182:	2108      	movs	r1, #8
 8001184:	480a      	ldr	r0, [pc, #40]	@ (80011b0 <LIS3DSH_Init+0x19c>)
 8001186:	f002 fdb9 	bl	8003cfc <HAL_GPIO_WritePin>
}
 800118a:	bf00      	nop
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000204 	.word	0x20000204
 8001198:	20000000 	.word	0x20000000
 800119c:	3d75c28f 	.word	0x3d75c28f
 80011a0:	3df5c28f 	.word	0x3df5c28f
 80011a4:	3e3851ec 	.word	0x3e3851ec
 80011a8:	3e75c28f 	.word	0x3e75c28f
 80011ac:	3f3ae148 	.word	0x3f3ae148
 80011b0:	40021000 	.word	0x40021000

080011b4 <LIS3DSH_GetDataRaw>:
//2. Get Accelerometer raw data
LIS3DSH_DataRaw LIS3DSH_GetDataRaw(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	uint8_t spiBuf[2];
	LIS3DSH_DataRaw tempDataRaw;
	//Read X data
	LIS3DSH_ReadIO(LIS3DSH_OUT_X_L_ADDR, spiBuf, 2);
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	2202      	movs	r2, #2
 80011c2:	4619      	mov	r1, r3
 80011c4:	2028      	movs	r0, #40	@ 0x28
 80011c6:	f7ff fee1 	bl	8000f8c <LIS3DSH_ReadIO>
	tempDataRaw.x = ((spiBuf[1] << 8) + spiBuf[0]);
 80011ca:	7d7b      	ldrb	r3, [r7, #21]
 80011cc:	021b      	lsls	r3, r3, #8
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	7d3a      	ldrb	r2, [r7, #20]
 80011d2:	4413      	add	r3, r2
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	81bb      	strh	r3, [r7, #12]

	//Read Y data
	LIS3DSH_ReadIO(LIS3DSH_OUT_Y_L_ADDR, spiBuf, 2);
 80011da:	f107 0314 	add.w	r3, r7, #20
 80011de:	2202      	movs	r2, #2
 80011e0:	4619      	mov	r1, r3
 80011e2:	202a      	movs	r0, #42	@ 0x2a
 80011e4:	f7ff fed2 	bl	8000f8c <LIS3DSH_ReadIO>
	tempDataRaw.y = ((spiBuf[1] << 8) + spiBuf[0]);
 80011e8:	7d7b      	ldrb	r3, [r7, #21]
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	7d3a      	ldrb	r2, [r7, #20]
 80011f0:	4413      	add	r3, r2
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	81fb      	strh	r3, [r7, #14]

	//Read Z data
	LIS3DSH_ReadIO(LIS3DSH_OUT_Z_L_ADDR, spiBuf, 2);
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2202      	movs	r2, #2
 80011fe:	4619      	mov	r1, r3
 8001200:	202c      	movs	r0, #44	@ 0x2c
 8001202:	f7ff fec3 	bl	8000f8c <LIS3DSH_ReadIO>
	tempDataRaw.z = ((spiBuf[1] << 8) + spiBuf[0]);
 8001206:	7d7b      	ldrb	r3, [r7, #21]
 8001208:	021b      	lsls	r3, r3, #8
 800120a:	b29b      	uxth	r3, r3
 800120c:	7d3a      	ldrb	r2, [r7, #20]
 800120e:	4413      	add	r3, r2
 8001210:	b29b      	uxth	r3, r3
 8001212:	b21b      	sxth	r3, r3
 8001214:	823b      	strh	r3, [r7, #16]

	return tempDataRaw;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	461a      	mov	r2, r3
 800121a:	f107 030c 	add.w	r3, r7, #12
 800121e:	6818      	ldr	r0, [r3, #0]
 8001220:	6010      	str	r0, [r2, #0]
 8001222:	889b      	ldrh	r3, [r3, #4]
 8001224:	8093      	strh	r3, [r2, #4]

}
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <LIS3DSH_GetDataScaled>:
//3. Get Accelerometer mg data
LIS3DSH_DataScaled LIS3DSH_GetDataScaled(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	@ 0x30
 8001234:	af00      	add	r7, sp, #0
	//Read raw data
	LIS3DSH_DataRaw tempRawData = LIS3DSH_GetDataRaw();;
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ffba 	bl	80011b4 <LIS3DSH_GetDataRaw>
	//Scale data and return
	LIS3DSH_DataScaled tempScaledData;
	tempScaledData.x = (tempRawData.x * lis3dsh_Sensitivity * __X_Scale) + 0.0f - __X_Bias;
 8001240:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001244:	ee07 3a90 	vmov	s15, r3
 8001248:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800124c:	4b31      	ldr	r3, [pc, #196]	@ (8001314 <LIS3DSH_GetDataScaled+0xe4>)
 800124e:	edd3 7a00 	vldr	s15, [r3]
 8001252:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001256:	4b30      	ldr	r3, [pc, #192]	@ (8001318 <LIS3DSH_GetDataScaled+0xe8>)
 8001258:	edd3 7a00 	vldr	s15, [r3]
 800125c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001260:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800131c <LIS3DSH_GetDataScaled+0xec>
 8001264:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001268:	4b2d      	ldr	r3, [pc, #180]	@ (8001320 <LIS3DSH_GetDataScaled+0xf0>)
 800126a:	edd3 7a00 	vldr	s15, [r3]
 800126e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001272:	edc7 7a04 	vstr	s15, [r7, #16]
	tempScaledData.y = (tempRawData.y * lis3dsh_Sensitivity * __Y_Scale) + 0.0f - __Y_Bias;
 8001276:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001282:	4b24      	ldr	r3, [pc, #144]	@ (8001314 <LIS3DSH_GetDataScaled+0xe4>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	ee27 7a27 	vmul.f32	s14, s14, s15
 800128c:	4b25      	ldr	r3, [pc, #148]	@ (8001324 <LIS3DSH_GetDataScaled+0xf4>)
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001296:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800131c <LIS3DSH_GetDataScaled+0xec>
 800129a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800129e:	4b22      	ldr	r3, [pc, #136]	@ (8001328 <LIS3DSH_GetDataScaled+0xf8>)
 80012a0:	edd3 7a00 	vldr	s15, [r3]
 80012a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a8:	edc7 7a05 	vstr	s15, [r7, #20]
	tempScaledData.z = (tempRawData.z * lis3dsh_Sensitivity * __Z_Scale) + 0.0f - __Z_Bias;
 80012ac:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80012b0:	ee07 3a90 	vmov	s15, r3
 80012b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012b8:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <LIS3DSH_GetDataScaled+0xe4>)
 80012ba:	edd3 7a00 	vldr	s15, [r3]
 80012be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012c2:	4b1a      	ldr	r3, [pc, #104]	@ (800132c <LIS3DSH_GetDataScaled+0xfc>)
 80012c4:	edd3 7a00 	vldr	s15, [r3]
 80012c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012cc:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800131c <LIS3DSH_GetDataScaled+0xec>
 80012d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80012d4:	4b16      	ldr	r3, [pc, #88]	@ (8001330 <LIS3DSH_GetDataScaled+0x100>)
 80012d6:	edd3 7a00 	vldr	s15, [r3]
 80012da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012de:	edc7 7a06 	vstr	s15, [r7, #24]

	return tempScaledData;
 80012e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e6:	f107 0210 	add.w	r2, r7, #16
 80012ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80012ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80012f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80012f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012f6:	ee06 1a90 	vmov	s13, r1
 80012fa:	ee07 2a10 	vmov	s14, r2
 80012fe:	ee07 3a90 	vmov	s15, r3
}
 8001302:	eeb0 0a66 	vmov.f32	s0, s13
 8001306:	eef0 0a47 	vmov.f32	s1, s14
 800130a:	eeb0 1a67 	vmov.f32	s2, s15
 800130e:	3730      	adds	r7, #48	@ 0x30
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000000 	.word	0x20000000
 8001318:	20000004 	.word	0x20000004
 800131c:	00000000 	.word	0x00000000
 8001320:	2000025c 	.word	0x2000025c
 8001324:	20000008 	.word	0x20000008
 8001328:	20000260 	.word	0x20000260
 800132c:	2000000c 	.word	0x2000000c
 8001330:	20000264 	.word	0x20000264

08001334 <LIS3DSH_PollDRDY>:
//4. Poll for Data Ready
bool LIS3DSH_PollDRDY(uint32_t msTimeout)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	uint8_t Acc_status;
	uint32_t startTick = HAL_GetTick();
 800133c:	f001 fe00 	bl	8002f40 <HAL_GetTick>
 8001340:	60f8      	str	r0, [r7, #12]
	do
	{
		//Read status register with a timeout
		LIS3DSH_ReadIO(0x27, &Acc_status, 1);
 8001342:	f107 030b 	add.w	r3, r7, #11
 8001346:	2201      	movs	r2, #1
 8001348:	4619      	mov	r1, r3
 800134a:	2027      	movs	r0, #39	@ 0x27
 800134c:	f7ff fe1e 	bl	8000f8c <LIS3DSH_ReadIO>
		if(Acc_status & 0x07)break;
 8001350:	7afb      	ldrb	r3, [r7, #11]
 8001352:	f003 0307 	and.w	r3, r3, #7
 8001356:	2b00      	cmp	r3, #0
 8001358:	d10d      	bne.n	8001376 <LIS3DSH_PollDRDY+0x42>

	}while((Acc_status & 0x07)==0 && (HAL_GetTick() - startTick) < msTimeout);
 800135a:	7afb      	ldrb	r3, [r7, #11]
 800135c:	f003 0307 	and.w	r3, r3, #7
 8001360:	2b00      	cmp	r3, #0
 8001362:	d109      	bne.n	8001378 <LIS3DSH_PollDRDY+0x44>
 8001364:	f001 fdec 	bl	8002f40 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	429a      	cmp	r2, r3
 8001372:	d8e6      	bhi.n	8001342 <LIS3DSH_PollDRDY+0xe>
 8001374:	e000      	b.n	8001378 <LIS3DSH_PollDRDY+0x44>
		if(Acc_status & 0x07)break;
 8001376:	bf00      	nop
	if(Acc_status & 0x07)
 8001378:	7afb      	ldrb	r3, [r7, #11]
 800137a:	f003 0307 	and.w	r3, r3, #7
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <LIS3DSH_PollDRDY+0x52>
	{
		return true;
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <LIS3DSH_PollDRDY+0x54>
	}
	return false;
 8001386:	2300      	movs	r3, #0

}
 8001388:	4618      	mov	r0, r3
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <LIS3DSH_X_calibrate>:

//** Calibration functions **//
//1. Set X-Axis calibrate
void LIS3DSH_X_calibrate(float x_min, float x_max)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	ed87 0a01 	vstr	s0, [r7, #4]
 800139a:	edc7 0a00 	vstr	s1, [r7]
	__X_Bias = (x_max+x_min)/2.0f;
 800139e:	ed97 7a00 	vldr	s14, [r7]
 80013a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013aa:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80013ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b2:	4b0b      	ldr	r3, [pc, #44]	@ (80013e0 <LIS3DSH_X_calibrate+0x50>)
 80013b4:	edc3 7a00 	vstr	s15, [r3]
	__X_Scale = (2*1000)/(x_max - x_min);
 80013b8:	ed97 7a00 	vldr	s14, [r7]
 80013bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80013c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013c4:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80013e4 <LIS3DSH_X_calibrate+0x54>
 80013c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013cc:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <LIS3DSH_X_calibrate+0x58>)
 80013ce:	edc3 7a00 	vstr	s15, [r3]
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	2000025c 	.word	0x2000025c
 80013e4:	44fa0000 	.word	0x44fa0000
 80013e8:	20000004 	.word	0x20000004

080013ec <LIS3DSH_Y_calibrate>:
//2. Set Y-Axis calibrate
void LIS3DSH_Y_calibrate(float y_min, float y_max)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80013f6:	edc7 0a00 	vstr	s1, [r7]
	__Y_Bias = (y_max+y_min)/2.0f;
 80013fa:	ed97 7a00 	vldr	s14, [r7]
 80013fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001402:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001406:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800140a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140e:	4b0b      	ldr	r3, [pc, #44]	@ (800143c <LIS3DSH_Y_calibrate+0x50>)
 8001410:	edc3 7a00 	vstr	s15, [r3]
	__Y_Scale = (2*1000)/(y_max - y_min);
 8001414:	ed97 7a00 	vldr	s14, [r7]
 8001418:	edd7 7a01 	vldr	s15, [r7, #4]
 800141c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001420:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001440 <LIS3DSH_Y_calibrate+0x54>
 8001424:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001428:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <LIS3DSH_Y_calibrate+0x58>)
 800142a:	edc3 7a00 	vstr	s15, [r3]
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000260 	.word	0x20000260
 8001440:	44fa0000 	.word	0x44fa0000
 8001444:	20000008 	.word	0x20000008

08001448 <Max31865_delay>:

#define RTD_A 3.9083e-3
#define RTD_B -5.775e-7
//#########################################################################################################################
void  Max31865_delay(uint32_t delay_ms)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  #if (_MAX31865_USE_FREERTOS == 1)
  osDelay(delay_ms);
  #else
  HAL_Delay(delay_ms);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f001 fd81 	bl	8002f58 <HAL_Delay>
  #endif  
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <Max31865_readRegisterN>:
//#########################################################################################################################
void Max31865_readRegisterN(Max31865_t *max31865,uint8_t addr, uint8_t *buffer, uint8_t n)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	b088      	sub	sp, #32
 8001462:	af02      	add	r7, sp, #8
 8001464:	60f8      	str	r0, [r7, #12]
 8001466:	607a      	str	r2, [r7, #4]
 8001468:	461a      	mov	r2, r3
 800146a:	460b      	mov	r3, r1
 800146c:	72fb      	strb	r3, [r7, #11]
 800146e:	4613      	mov	r3, r2
 8001470:	72bb      	strb	r3, [r7, #10]
  uint8_t tmp = 0xFF;
 8001472:	23ff      	movs	r3, #255	@ 0xff
 8001474:	75fb      	strb	r3, [r7, #23]
	addr &= 0x7F;
 8001476:	7afb      	ldrb	r3, [r7, #11]
 8001478:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800147c:	b2db      	uxtb	r3, r3
 800147e:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);          
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6818      	ldr	r0, [r3, #0]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	889b      	ldrh	r3, [r3, #4]
 8001488:	2200      	movs	r2, #0
 800148a:	4619      	mov	r1, r3
 800148c:	f002 fc36 	bl	8003cfc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6898      	ldr	r0, [r3, #8]
 8001494:	f107 010b 	add.w	r1, r7, #11
 8001498:	2364      	movs	r3, #100	@ 0x64
 800149a:	2201      	movs	r2, #1
 800149c:	f003 f9a7 	bl	80047ee <HAL_SPI_Transmit>
	while (n--)
 80014a0:	e00c      	b.n	80014bc <Max31865_readRegisterN+0x5e>
	{
    HAL_SPI_TransmitReceive(max31865->spi, &tmp, buffer, 1, 100);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	6898      	ldr	r0, [r3, #8]
 80014a6:	f107 0117 	add.w	r1, r7, #23
 80014aa:	2364      	movs	r3, #100	@ 0x64
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2301      	movs	r3, #1
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	f003 fbf9 	bl	8004ca8 <HAL_SPI_TransmitReceive>
		buffer++;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3301      	adds	r3, #1
 80014ba:	607b      	str	r3, [r7, #4]
	while (n--)
 80014bc:	7abb      	ldrb	r3, [r7, #10]
 80014be:	1e5a      	subs	r2, r3, #1
 80014c0:	72ba      	strb	r2, [r7, #10]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1ed      	bne.n	80014a2 <Max31865_readRegisterN+0x44>
	}
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);      
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	6818      	ldr	r0, [r3, #0]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	889b      	ldrh	r3, [r3, #4]
 80014ce:	2201      	movs	r2, #1
 80014d0:	4619      	mov	r1, r3
 80014d2:	f002 fc13 	bl	8003cfc <HAL_GPIO_WritePin>
}
 80014d6:	bf00      	nop
 80014d8:	3718      	adds	r7, #24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <Max31865_readRegister8>:
//#########################################################################################################################
uint8_t Max31865_readRegister8(Max31865_t *max31865,uint8_t addr)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b084      	sub	sp, #16
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	460b      	mov	r3, r1
 80014e8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 80014ea:	2300      	movs	r3, #0
 80014ec:	73fb      	strb	r3, [r7, #15]
	Max31865_readRegisterN(max31865, addr, &ret, 1);
 80014ee:	f107 020f 	add.w	r2, r7, #15
 80014f2:	78f9      	ldrb	r1, [r7, #3]
 80014f4:	2301      	movs	r3, #1
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff ffb1 	bl	800145e <Max31865_readRegisterN>
	return ret;  
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <Max31865_readRegister16>:
//#########################################################################################################################
uint16_t Max31865_readRegister16(Max31865_t *max31865,uint8_t addr)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b084      	sub	sp, #16
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	460b      	mov	r3, r1
 8001510:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2] = {0, 0};
 8001512:	2300      	movs	r3, #0
 8001514:	81bb      	strh	r3, [r7, #12]
	Max31865_readRegisterN(max31865, addr, buffer, 2);
 8001516:	f107 020c 	add.w	r2, r7, #12
 800151a:	78f9      	ldrb	r1, [r7, #3]
 800151c:	2302      	movs	r3, #2
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f7ff ff9d 	bl	800145e <Max31865_readRegisterN>
	uint16_t ret = buffer[0];
 8001524:	7b3b      	ldrb	r3, [r7, #12]
 8001526:	81fb      	strh	r3, [r7, #14]
	ret <<= 8;
 8001528:	89fb      	ldrh	r3, [r7, #14]
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	81fb      	strh	r3, [r7, #14]
	ret |=  buffer[1];
 800152e:	7b7b      	ldrb	r3, [r7, #13]
 8001530:	461a      	mov	r2, r3
 8001532:	89fb      	ldrh	r3, [r7, #14]
 8001534:	4313      	orrs	r3, r2
 8001536:	81fb      	strh	r3, [r7, #14]
	return ret;
 8001538:	89fb      	ldrh	r3, [r7, #14]
}
 800153a:	4618      	mov	r0, r3
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <Max31865_writeRegister8>:
//#########################################################################################################################
void Max31865_writeRegister8(Max31865_t *max31865,uint8_t addr, uint8_t data)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b082      	sub	sp, #8
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
 800154a:	460b      	mov	r3, r1
 800154c:	70fb      	strb	r3, [r7, #3]
 800154e:	4613      	mov	r3, r2
 8001550:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);          
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6818      	ldr	r0, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	889b      	ldrh	r3, [r3, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	4619      	mov	r1, r3
 800155e:	f002 fbcd 	bl	8003cfc <HAL_GPIO_WritePin>
  addr |= 0x80;
 8001562:	78fb      	ldrb	r3, [r7, #3]
 8001564:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001568:	b2db      	uxtb	r3, r3
 800156a:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);   
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6898      	ldr	r0, [r3, #8]
 8001570:	1cf9      	adds	r1, r7, #3
 8001572:	2364      	movs	r3, #100	@ 0x64
 8001574:	2201      	movs	r2, #1
 8001576:	f003 f93a 	bl	80047ee <HAL_SPI_Transmit>
	HAL_SPI_Transmit(max31865->spi,&data, 1, 100);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6898      	ldr	r0, [r3, #8]
 800157e:	1cb9      	adds	r1, r7, #2
 8001580:	2364      	movs	r3, #100	@ 0x64
 8001582:	2201      	movs	r2, #1
 8001584:	f003 f933 	bl	80047ee <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);          
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6818      	ldr	r0, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	889b      	ldrh	r3, [r3, #4]
 8001590:	2201      	movs	r2, #1
 8001592:	4619      	mov	r1, r3
 8001594:	f002 fbb2 	bl	8003cfc <HAL_GPIO_WritePin>
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <Max31865_readFault>:
//#########################################################################################################################
uint8_t Max31865_readFault(Max31865_t *max31865)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  return Max31865_readRegister8(max31865, MAX31856_FAULTSTAT_REG);
 80015a8:	2107      	movs	r1, #7
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ff97 	bl	80014de <Max31865_readRegister8>
 80015b0:	4603      	mov	r3, r0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <Max31865_clearFault>:
//#########################################################################################################################
void Max31865_clearFault(Max31865_t *max31865)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b084      	sub	sp, #16
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 80015c2:	2100      	movs	r1, #0
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7ff ff8a 	bl	80014de <Max31865_readRegister8>
 80015ca:	4603      	mov	r3, r0
 80015cc:	73fb      	strb	r3, [r7, #15]
	t &= ~0x2C;
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
 80015d0:	f023 032c 	bic.w	r3, r3, #44	@ 0x2c
 80015d4:	73fb      	strb	r3, [r7, #15]
	t |= MAX31856_CONFIG_FAULTSTAT;
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
 80015d8:	f043 0302 	orr.w	r3, r3, #2
 80015dc:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 80015de:	7bfb      	ldrb	r3, [r7, #15]
 80015e0:	461a      	mov	r2, r3
 80015e2:	2100      	movs	r1, #0
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff ffac 	bl	8001542 <Max31865_writeRegister8>
}
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <Max31865_enableBias>:
//#########################################################################################################################
void Max31865_enableBias(Max31865_t *max31865, uint8_t enable)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
 80015fa:	460b      	mov	r3, r1
 80015fc:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 80015fe:	2100      	movs	r1, #0
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff ff6c 	bl	80014de <Max31865_readRegister8>
 8001606:	4603      	mov	r3, r0
 8001608:	73fb      	strb	r3, [r7, #15]
	if (enable)
 800160a:	78fb      	ldrb	r3, [r7, #3]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d004      	beq.n	800161a <Max31865_enableBias+0x28>
		t |= MAX31856_CONFIG_BIAS;
 8001610:	7bfb      	ldrb	r3, [r7, #15]
 8001612:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001616:	73fb      	strb	r3, [r7, #15]
 8001618:	e003      	b.n	8001622 <Max31865_enableBias+0x30>
	else
		t &= ~MAX31856_CONFIG_BIAS;
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001620:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	461a      	mov	r2, r3
 8001626:	2100      	movs	r1, #0
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ff8a 	bl	8001542 <Max31865_writeRegister8>
}
 800162e:	bf00      	nop
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <Max31865_autoConvert>:
//#########################################################################################################################
void Max31865_autoConvert(Max31865_t *max31865, uint8_t enable)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b084      	sub	sp, #16
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	460b      	mov	r3, r1
 8001640:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001642:	2100      	movs	r1, #0
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ff4a 	bl	80014de <Max31865_readRegister8>
 800164a:	4603      	mov	r3, r0
 800164c:	73fb      	strb	r3, [r7, #15]
	if (enable)
 800164e:	78fb      	ldrb	r3, [r7, #3]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d004      	beq.n	800165e <Max31865_autoConvert+0x28>
		t |= MAX31856_CONFIG_MODEAUTO;
 8001654:	7bfb      	ldrb	r3, [r7, #15]
 8001656:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800165a:	73fb      	strb	r3, [r7, #15]
 800165c:	e003      	b.n	8001666 <Max31865_autoConvert+0x30>
	else
		t &= ~MAX31856_CONFIG_MODEAUTO; 
 800165e:	7bfb      	ldrb	r3, [r7, #15]
 8001660:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001664:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001666:	7bfb      	ldrb	r3, [r7, #15]
 8001668:	461a      	mov	r2, r3
 800166a:	2100      	movs	r1, #0
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff ff68 	bl	8001542 <Max31865_writeRegister8>
}
 8001672:	bf00      	nop
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <Max31865_setWires>:
//#########################################################################################################################
void Max31865_setWires(Max31865_t *max31865, uint8_t numWires)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b084      	sub	sp, #16
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
 8001682:	460b      	mov	r3, r1
 8001684:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001686:	2100      	movs	r1, #0
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ff28 	bl	80014de <Max31865_readRegister8>
 800168e:	4603      	mov	r3, r0
 8001690:	73fb      	strb	r3, [r7, #15]
	if (numWires == 3)
 8001692:	78fb      	ldrb	r3, [r7, #3]
 8001694:	2b03      	cmp	r3, #3
 8001696:	d104      	bne.n	80016a2 <Max31865_setWires+0x28>
		t |= MAX31856_CONFIG_3WIRE;
 8001698:	7bfb      	ldrb	r3, [r7, #15]
 800169a:	f043 0310 	orr.w	r3, r3, #16
 800169e:	73fb      	strb	r3, [r7, #15]
 80016a0:	e003      	b.n	80016aa <Max31865_setWires+0x30>
	else
		t &= ~MAX31856_CONFIG_3WIRE;
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
 80016a4:	f023 0310 	bic.w	r3, r3, #16
 80016a8:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	461a      	mov	r2, r3
 80016ae:	2100      	movs	r1, #0
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff ff46 	bl	8001542 <Max31865_writeRegister8>
}
 80016b6:	bf00      	nop
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <Max31865_setFilter>:
//#########################################################################################################################
void Max31865_setFilter(Max31865_t *max31865, uint8_t filterHz)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b084      	sub	sp, #16
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
 80016c6:	460b      	mov	r3, r1
 80016c8:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 80016ca:	2100      	movs	r1, #0
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ff06 	bl	80014de <Max31865_readRegister8>
 80016d2:	4603      	mov	r3, r0
 80016d4:	73fb      	strb	r3, [r7, #15]
	if (filterHz == 50)
 80016d6:	78fb      	ldrb	r3, [r7, #3]
 80016d8:	2b32      	cmp	r3, #50	@ 0x32
 80016da:	d104      	bne.n	80016e6 <Max31865_setFilter+0x28>
		t |= MAX31856_CONFIG_FILT50HZ;
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	f043 0301 	orr.w	r3, r3, #1
 80016e2:	73fb      	strb	r3, [r7, #15]
 80016e4:	e003      	b.n	80016ee <Max31865_setFilter+0x30>
	else
		t &= ~MAX31856_CONFIG_FILT50HZ;
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	f023 0301 	bic.w	r3, r3, #1
 80016ec:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	461a      	mov	r2, r3
 80016f2:	2100      	movs	r1, #0
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff ff24 	bl	8001542 <Max31865_writeRegister8>
}
 80016fa:	bf00      	nop
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <Max31865_readRTD>:
//#########################################################################################################################
uint16_t Max31865_readRTD (Max31865_t *max31865)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b084      	sub	sp, #16
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
	Max31865_clearFault(max31865);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff ff55 	bl	80015ba <Max31865_clearFault>
	Max31865_enableBias(max31865, 1);
 8001710:	2101      	movs	r1, #1
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff ff6d 	bl	80015f2 <Max31865_enableBias>
	Max31865_delay(10);
 8001718:	200a      	movs	r0, #10
 800171a:	f7ff fe95 	bl	8001448 <Max31865_delay>
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 800171e:	2100      	movs	r1, #0
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff fedc 	bl	80014de <Max31865_readRegister8>
 8001726:	4603      	mov	r3, r0
 8001728:	73fb      	strb	r3, [r7, #15]
	t |= MAX31856_CONFIG_1SHOT;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	f043 0320 	orr.w	r3, r3, #32
 8001730:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	461a      	mov	r2, r3
 8001736:	2100      	movs	r1, #0
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ff02 	bl	8001542 <Max31865_writeRegister8>
	Max31865_delay(65);
 800173e:	2041      	movs	r0, #65	@ 0x41
 8001740:	f7ff fe82 	bl	8001448 <Max31865_delay>
	uint16_t rtd = Max31865_readRegister16(max31865, MAX31856_RTDMSB_REG);
 8001744:	2101      	movs	r1, #1
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fedd 	bl	8001506 <Max31865_readRegister16>
 800174c:	4603      	mov	r3, r0
 800174e:	81bb      	strh	r3, [r7, #12]
	rtd >>= 1;
 8001750:	89bb      	ldrh	r3, [r7, #12]
 8001752:	085b      	lsrs	r3, r3, #1
 8001754:	81bb      	strh	r3, [r7, #12]
	return rtd;
 8001756:	89bb      	ldrh	r3, [r7, #12]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <Max31865_init>:
//#########################################################################################################################
//#########################################################################################################################
//#########################################################################################################################
void  Max31865_init(Max31865_t *max31865,SPI_HandleTypeDef *spi,GPIO_TypeDef  *cs_gpio,uint16_t cs_pin,uint8_t  numwires, uint8_t filterHz)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
 800176c:	807b      	strh	r3, [r7, #2]
  if(max31865->lock == 1)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	7b1b      	ldrb	r3, [r3, #12]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d102      	bne.n	800177c <Max31865_init+0x1c>
    Max31865_delay(1);
 8001776:	2001      	movs	r0, #1
 8001778:	f7ff fe66 	bl	8001448 <Max31865_delay>
  max31865->lock = 1;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2201      	movs	r2, #1
 8001780:	731a      	strb	r2, [r3, #12]
  max31865->spi = spi;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	68ba      	ldr	r2, [r7, #8]
 8001786:	609a      	str	r2, [r3, #8]
  max31865->cs_gpio = cs_gpio;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	601a      	str	r2, [r3, #0]
  max31865->cs_pin = cs_pin; 
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	887a      	ldrh	r2, [r7, #2]
 8001792:	809a      	strh	r2, [r3, #4]
  HAL_GPIO_WritePin(max31865->cs_gpio,max31865->cs_pin,GPIO_PIN_SET);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	6818      	ldr	r0, [r3, #0]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	889b      	ldrh	r3, [r3, #4]
 800179c:	2201      	movs	r2, #1
 800179e:	4619      	mov	r1, r3
 80017a0:	f002 faac 	bl	8003cfc <HAL_GPIO_WritePin>
  Max31865_delay(100);
 80017a4:	2064      	movs	r0, #100	@ 0x64
 80017a6:	f7ff fe4f 	bl	8001448 <Max31865_delay>
  Max31865_setWires(max31865, numwires);
 80017aa:	7e3b      	ldrb	r3, [r7, #24]
 80017ac:	4619      	mov	r1, r3
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f7ff ff63 	bl	800167a <Max31865_setWires>
	Max31865_enableBias(max31865, 0);
 80017b4:	2100      	movs	r1, #0
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	f7ff ff1b 	bl	80015f2 <Max31865_enableBias>
	Max31865_autoConvert(max31865, 0);
 80017bc:	2100      	movs	r1, #0
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f7ff ff39 	bl	8001636 <Max31865_autoConvert>
	Max31865_clearFault(max31865);
 80017c4:	68f8      	ldr	r0, [r7, #12]
 80017c6:	f7ff fef8 	bl	80015ba <Max31865_clearFault>
  Max31865_setFilter(max31865, filterHz);  
 80017ca:	7f3b      	ldrb	r3, [r7, #28]
 80017cc:	4619      	mov	r1, r3
 80017ce:	68f8      	ldr	r0, [r7, #12]
 80017d0:	f7ff ff75 	bl	80016be <Max31865_setFilter>
}
 80017d4:	bf00      	nop
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	0000      	movs	r0, r0
	...

080017e0 <Max31865_readTempC>:
//#########################################################################################################################
bool Max31865_readTempC(Max31865_t *max31865,float *readTemp)
{
 80017e0:	b5b0      	push	{r4, r5, r7, lr}
 80017e2:	b08a      	sub	sp, #40	@ 0x28
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  if(max31865->lock == 1)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	7b1b      	ldrb	r3, [r3, #12]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d102      	bne.n	80017f8 <Max31865_readTempC+0x18>
    Max31865_delay(1);
 80017f2:	2001      	movs	r0, #1
 80017f4:	f7ff fe28 	bl	8001448 <Max31865_delay>
  max31865->lock = 1;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	731a      	strb	r2, [r3, #12]
  bool isOk = false;
 80017fe:	2300      	movs	r3, #0
 8001800:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  float Z1, Z2, Z3, Z4, Rt, temp;
	Rt = Max31865_readRTD(max31865);
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f7ff ff7c 	bl	8001702 <Max31865_readRTD>
 800180a:	4603      	mov	r3, r0
 800180c:	ee07 3a90 	vmov	s15, r3
 8001810:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001814:	edc7 7a08 	vstr	s15, [r7, #32]
	Rt /= 32768;
 8001818:	ed97 7a08 	vldr	s14, [r7, #32]
 800181c:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8001a80 <Max31865_readTempC+0x2a0>
 8001820:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001824:	edc7 7a08 	vstr	s15, [r7, #32]
	Rt *= _MAX31865_RREF;
 8001828:	edd7 7a08 	vldr	s15, [r7, #32]
 800182c:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8001a84 <Max31865_readTempC+0x2a4>
 8001830:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001834:	edc7 7a08 	vstr	s15, [r7, #32]
	Z1 = -RTD_A;
 8001838:	4b93      	ldr	r3, [pc, #588]	@ (8001a88 <Max31865_readTempC+0x2a8>)
 800183a:	61fb      	str	r3, [r7, #28]
	Z2 = RTD_A * RTD_A - (4 * RTD_B);
 800183c:	4b93      	ldr	r3, [pc, #588]	@ (8001a8c <Max31865_readTempC+0x2ac>)
 800183e:	61bb      	str	r3, [r7, #24]
	Z3 = (4 * RTD_B) / _MAX31865_RNOMINAL;
 8001840:	4b93      	ldr	r3, [pc, #588]	@ (8001a90 <Max31865_readTempC+0x2b0>)
 8001842:	617b      	str	r3, [r7, #20]
	Z4 = 2 * RTD_B;
 8001844:	4b93      	ldr	r3, [pc, #588]	@ (8001a94 <Max31865_readTempC+0x2b4>)
 8001846:	613b      	str	r3, [r7, #16]
	temp = Z2 + (Z3 * Rt);
 8001848:	ed97 7a05 	vldr	s14, [r7, #20]
 800184c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001850:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001854:	ed97 7a06 	vldr	s14, [r7, #24]
 8001858:	ee77 7a27 	vadd.f32	s15, s14, s15
 800185c:	edc7 7a03 	vstr	s15, [r7, #12]
	temp = (sqrtf(temp) + Z1) / Z4;
 8001860:	ed97 0a03 	vldr	s0, [r7, #12]
 8001864:	f008 fbd2 	bl	800a00c <sqrtf>
 8001868:	eeb0 7a40 	vmov.f32	s14, s0
 800186c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001870:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001874:	ed97 7a04 	vldr	s14, [r7, #16]
 8001878:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800187c:	edc7 7a03 	vstr	s15, [r7, #12]

	if (temp >= 0)
 8001880:	edd7 7a03 	vldr	s15, [r7, #12]
 8001884:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188c:	db11      	blt.n	80018b2 <Max31865_readTempC+0xd2>
  {
    *readTemp = temp; 
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	601a      	str	r2, [r3, #0]
    if(Max31865_readFault(max31865) == 0)
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff fe83 	bl	80015a0 <Max31865_readFault>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d102      	bne.n	80018a6 <Max31865_readTempC+0xc6>
      isOk = true;        
 80018a0:	2301      	movs	r3, #1
 80018a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    max31865->lock = 0;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	731a      	strb	r2, [r3, #12]
    return isOk;
 80018ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018b0:	e0cb      	b.n	8001a4a <Max31865_readTempC+0x26a>
  }
	Rt /= _MAX31865_RNOMINAL;
 80018b2:	ed97 7a08 	vldr	s14, [r7, #32]
 80018b6:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8001a98 <Max31865_readTempC+0x2b8>
 80018ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018be:	edc7 7a08 	vstr	s15, [r7, #32]
	Rt *= 100;    
 80018c2:	edd7 7a08 	vldr	s15, [r7, #32]
 80018c6:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8001a98 <Max31865_readTempC+0x2b8>
 80018ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ce:	edc7 7a08 	vstr	s15, [r7, #32]
	float rpoly = Rt;
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	60bb      	str	r3, [r7, #8]
	temp = -242.02;
 80018d6:	4b71      	ldr	r3, [pc, #452]	@ (8001a9c <Max31865_readTempC+0x2bc>)
 80018d8:	60fb      	str	r3, [r7, #12]
	temp += 2.2228 * rpoly;
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f7fe fe34 	bl	8000548 <__aeabi_f2d>
 80018e0:	4604      	mov	r4, r0
 80018e2:	460d      	mov	r5, r1
 80018e4:	68b8      	ldr	r0, [r7, #8]
 80018e6:	f7fe fe2f 	bl	8000548 <__aeabi_f2d>
 80018ea:	a35b      	add	r3, pc, #364	@ (adr r3, 8001a58 <Max31865_readTempC+0x278>)
 80018ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f0:	f7fe fe82 	bl	80005f8 <__aeabi_dmul>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4620      	mov	r0, r4
 80018fa:	4629      	mov	r1, r5
 80018fc:	f7fe fcc6 	bl	800028c <__adddf3>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f7ff f94e 	bl	8000ba8 <__aeabi_d2f>
 800190c:	4603      	mov	r3, r0
 800190e:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // square
 8001910:	ed97 7a02 	vldr	s14, [r7, #8]
 8001914:	edd7 7a08 	vldr	s15, [r7, #32]
 8001918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800191c:	edc7 7a02 	vstr	s15, [r7, #8]
	temp += 2.5859e-3 * rpoly;
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	f7fe fe11 	bl	8000548 <__aeabi_f2d>
 8001926:	4604      	mov	r4, r0
 8001928:	460d      	mov	r5, r1
 800192a:	68b8      	ldr	r0, [r7, #8]
 800192c:	f7fe fe0c 	bl	8000548 <__aeabi_f2d>
 8001930:	a34b      	add	r3, pc, #300	@ (adr r3, 8001a60 <Max31865_readTempC+0x280>)
 8001932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001936:	f7fe fe5f 	bl	80005f8 <__aeabi_dmul>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4620      	mov	r0, r4
 8001940:	4629      	mov	r1, r5
 8001942:	f7fe fca3 	bl	800028c <__adddf3>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f92b 	bl	8000ba8 <__aeabi_d2f>
 8001952:	4603      	mov	r3, r0
 8001954:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^3
 8001956:	ed97 7a02 	vldr	s14, [r7, #8]
 800195a:	edd7 7a08 	vldr	s15, [r7, #32]
 800195e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001962:	edc7 7a02 	vstr	s15, [r7, #8]
	temp -= 4.8260e-6 * rpoly;
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	f7fe fdee 	bl	8000548 <__aeabi_f2d>
 800196c:	4604      	mov	r4, r0
 800196e:	460d      	mov	r5, r1
 8001970:	68b8      	ldr	r0, [r7, #8]
 8001972:	f7fe fde9 	bl	8000548 <__aeabi_f2d>
 8001976:	a33c      	add	r3, pc, #240	@ (adr r3, 8001a68 <Max31865_readTempC+0x288>)
 8001978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197c:	f7fe fe3c 	bl	80005f8 <__aeabi_dmul>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4620      	mov	r0, r4
 8001986:	4629      	mov	r1, r5
 8001988:	f7fe fc7e 	bl	8000288 <__aeabi_dsub>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	f7ff f908 	bl	8000ba8 <__aeabi_d2f>
 8001998:	4603      	mov	r3, r0
 800199a:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^4
 800199c:	ed97 7a02 	vldr	s14, [r7, #8]
 80019a0:	edd7 7a08 	vldr	s15, [r7, #32]
 80019a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a8:	edc7 7a02 	vstr	s15, [r7, #8]
	temp -= 2.8183e-8 * rpoly;
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f7fe fdcb 	bl	8000548 <__aeabi_f2d>
 80019b2:	4604      	mov	r4, r0
 80019b4:	460d      	mov	r5, r1
 80019b6:	68b8      	ldr	r0, [r7, #8]
 80019b8:	f7fe fdc6 	bl	8000548 <__aeabi_f2d>
 80019bc:	a32c      	add	r3, pc, #176	@ (adr r3, 8001a70 <Max31865_readTempC+0x290>)
 80019be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c2:	f7fe fe19 	bl	80005f8 <__aeabi_dmul>
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4620      	mov	r0, r4
 80019cc:	4629      	mov	r1, r5
 80019ce:	f7fe fc5b 	bl	8000288 <__aeabi_dsub>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4610      	mov	r0, r2
 80019d8:	4619      	mov	r1, r3
 80019da:	f7ff f8e5 	bl	8000ba8 <__aeabi_d2f>
 80019de:	4603      	mov	r3, r0
 80019e0:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^5
 80019e2:	ed97 7a02 	vldr	s14, [r7, #8]
 80019e6:	edd7 7a08 	vldr	s15, [r7, #32]
 80019ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ee:	edc7 7a02 	vstr	s15, [r7, #8]
	temp += 1.5243e-10 * rpoly;
 80019f2:	68f8      	ldr	r0, [r7, #12]
 80019f4:	f7fe fda8 	bl	8000548 <__aeabi_f2d>
 80019f8:	4604      	mov	r4, r0
 80019fa:	460d      	mov	r5, r1
 80019fc:	68b8      	ldr	r0, [r7, #8]
 80019fe:	f7fe fda3 	bl	8000548 <__aeabi_f2d>
 8001a02:	a31d      	add	r3, pc, #116	@ (adr r3, 8001a78 <Max31865_readTempC+0x298>)
 8001a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a08:	f7fe fdf6 	bl	80005f8 <__aeabi_dmul>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4620      	mov	r0, r4
 8001a12:	4629      	mov	r1, r5
 8001a14:	f7fe fc3a 	bl	800028c <__adddf3>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4610      	mov	r0, r2
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f7ff f8c2 	bl	8000ba8 <__aeabi_d2f>
 8001a24:	4603      	mov	r3, r0
 8001a26:	60fb      	str	r3, [r7, #12]

  *readTemp = temp; 
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	601a      	str	r2, [r3, #0]
  if(Max31865_readFault(max31865) == 0)
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7ff fdb6 	bl	80015a0 <Max31865_readFault>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d102      	bne.n	8001a40 <Max31865_readTempC+0x260>
    isOk = true;        
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  max31865->lock = 0;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	731a      	strb	r2, [r3, #12]
  return isOk;  
 8001a46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3728      	adds	r7, #40	@ 0x28
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bdb0      	pop	{r4, r5, r7, pc}
 8001a52:	bf00      	nop
 8001a54:	f3af 8000 	nop.w
 8001a58:	5dcc63f1 	.word	0x5dcc63f1
 8001a5c:	4001c84b 	.word	0x4001c84b
 8001a60:	7dc882bb 	.word	0x7dc882bb
 8001a64:	3f652f06 	.word	0x3f652f06
 8001a68:	c766c293 	.word	0xc766c293
 8001a6c:	3ed43de0 	.word	0x3ed43de0
 8001a70:	513156ce 	.word	0x513156ce
 8001a74:	3e5e42e2 	.word	0x3e5e42e2
 8001a78:	61e4fa3e 	.word	0x61e4fa3e
 8001a7c:	3de4f327 	.word	0x3de4f327
 8001a80:	47000000 	.word	0x47000000
 8001a84:	43d70000 	.word	0x43d70000
 8001a88:	bb801132 	.word	0xbb801132
 8001a8c:	37938317 	.word	0x37938317
 8001a90:	b2c66d70 	.word	0xb2c66d70
 8001a94:	b59b057f 	.word	0xb59b057f
 8001a98:	42c80000 	.word	0x42c80000
 8001a9c:	c372051f 	.word	0xc372051f

08001aa0 <Max31865_Filter>:
  *readTemp = (*readTemp * 9.0f / 5.0f) + 32.0f;
  return isOk;
}
//#########################################################################################################################
float Max31865_Filter(float	newInput, float	lastOutput, float efectiveFactor)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	ed87 0a03 	vstr	s0, [r7, #12]
 8001aaa:	edc7 0a02 	vstr	s1, [r7, #8]
 8001aae:	ed87 1a01 	vstr	s2, [r7, #4]
	return ((float)lastOutput*(1.0f-efectiveFactor)) + ((float)newInput*efectiveFactor) ;
 8001ab2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ab6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001abe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ac2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ac6:	edd7 6a03 	vldr	s13, [r7, #12]
 8001aca:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ace:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001ad6:	eeb0 0a67 	vmov.f32	s0, s15
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001aea:	463b      	mov	r3, r7
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001af6:	4b21      	ldr	r3, [pc, #132]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001af8:	4a21      	ldr	r2, [pc, #132]	@ (8001b80 <MX_ADC1_Init+0x9c>)
 8001afa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001afc:	4b1f      	ldr	r3, [pc, #124]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001b02:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b04:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b08:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b10:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b16:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b1e:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b24:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b26:	4a17      	ldr	r2, [pc, #92]	@ (8001b84 <MX_ADC1_Init+0xa0>)
 8001b28:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b2a:	4b14      	ldr	r3, [pc, #80]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b30:	4b12      	ldr	r3, [pc, #72]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b32:	2201      	movs	r2, #1
 8001b34:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b36:	4b11      	ldr	r3, [pc, #68]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b40:	2201      	movs	r2, #1
 8001b42:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b44:	480d      	ldr	r0, [pc, #52]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b46:	f001 fa2b 	bl	8002fa0 <HAL_ADC_Init>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b50:	f000 fc6a 	bl	8002428 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b60:	463b      	mov	r3, r7
 8001b62:	4619      	mov	r1, r3
 8001b64:	4805      	ldr	r0, [pc, #20]	@ (8001b7c <MX_ADC1_Init+0x98>)
 8001b66:	f001 fbfd 	bl	8003364 <HAL_ADC_ConfigChannel>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b70:	f000 fc5a 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000268 	.word	0x20000268
 8001b80:	40012000 	.word	0x40012000
 8001b84:	0f000001 	.word	0x0f000001

08001b88 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b08a      	sub	sp, #40	@ 0x28
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a17      	ldr	r2, [pc, #92]	@ (8001c04 <HAL_ADC_MspInit+0x7c>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d127      	bne.n	8001bfa <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <HAL_ADC_MspInit+0x80>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb2:	4a15      	ldr	r2, [pc, #84]	@ (8001c08 <HAL_ADC_MspInit+0x80>)
 8001bb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bba:	4b13      	ldr	r3, [pc, #76]	@ (8001c08 <HAL_ADC_MspInit+0x80>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc2:	613b      	str	r3, [r7, #16]
 8001bc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	4b0f      	ldr	r3, [pc, #60]	@ (8001c08 <HAL_ADC_MspInit+0x80>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	4a0e      	ldr	r2, [pc, #56]	@ (8001c08 <HAL_ADC_MspInit+0x80>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <HAL_ADC_MspInit+0x80>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001be2:	2301      	movs	r3, #1
 8001be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be6:	2303      	movs	r3, #3
 8001be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bee:	f107 0314 	add.w	r3, r7, #20
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4805      	ldr	r0, [pc, #20]	@ (8001c0c <HAL_ADC_MspInit+0x84>)
 8001bf6:	f001 fee5 	bl	80039c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001bfa:	bf00      	nop
 8001bfc:	3728      	adds	r7, #40	@ 0x28
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40012000 	.word	0x40012000
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020000 	.word	0x40020000

08001c10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08a      	sub	sp, #40	@ 0x28
 8001c14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	609a      	str	r2, [r3, #8]
 8001c22:	60da      	str	r2, [r3, #12]
 8001c24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	613b      	str	r3, [r7, #16]
 8001c2a:	4b59      	ldr	r3, [pc, #356]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	4a58      	ldr	r2, [pc, #352]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c30:	f043 0310 	orr.w	r3, r3, #16
 8001c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c36:	4b56      	ldr	r3, [pc, #344]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	613b      	str	r3, [r7, #16]
 8001c40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	4b52      	ldr	r3, [pc, #328]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	4a51      	ldr	r2, [pc, #324]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c52:	4b4f      	ldr	r3, [pc, #316]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	4b4b      	ldr	r3, [pc, #300]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	4a4a      	ldr	r2, [pc, #296]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6e:	4b48      	ldr	r3, [pc, #288]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	4b44      	ldr	r3, [pc, #272]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	4a43      	ldr	r2, [pc, #268]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c84:	f043 0302 	orr.w	r3, r3, #2
 8001c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8a:	4b41      	ldr	r3, [pc, #260]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	607b      	str	r3, [r7, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	603b      	str	r3, [r7, #0]
 8001c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	4a3c      	ldr	r2, [pc, #240]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001ca0:	f043 0308 	orr.w	r3, r3, #8
 8001ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8001d90 <MX_GPIO_Init+0x180>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	f003 0308 	and.w	r3, r3, #8
 8001cae:	603b      	str	r3, [r7, #0]
 8001cb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, MEMS_CS_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f241 0108 	movw	r1, #4104	@ 0x1008
 8001cb8:	4836      	ldr	r0, [pc, #216]	@ (8001d94 <MX_GPIO_Init+0x184>)
 8001cba:	f002 f81f 	bl	8003cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GreenLed_Pin|OrangeLed_Pin|BlueLed_Pin, GPIO_PIN_RESET);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f44f 4130 	mov.w	r1, #45056	@ 0xb000
 8001cc4:	4834      	ldr	r0, [pc, #208]	@ (8001d98 <MX_GPIO_Init+0x188>)
 8001cc6:	f002 f819 	bl	8003cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001cd0:	4832      	ldr	r0, [pc, #200]	@ (8001d9c <MX_GPIO_Init+0x18c>)
 8001cd2:	f002 f813 	bl	8003cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PE12 */
  GPIO_InitStruct.Pin = MEMS_CS_Pin|GPIO_PIN_12;
 8001cd6:	f241 0308 	movw	r3, #4104	@ 0x1008
 8001cda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	4619      	mov	r1, r3
 8001cee:	4829      	ldr	r0, [pc, #164]	@ (8001d94 <MX_GPIO_Init+0x184>)
 8001cf0:	f001 fe68 	bl	80039c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = GreenLed_Pin|OrangeLed_Pin|BlueLed_Pin;
 8001cf4:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001cf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4822      	ldr	r0, [pc, #136]	@ (8001d98 <MX_GPIO_Init+0x188>)
 8001d0e:	f001 fe59 	bl	80039c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d12:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d20:	2300      	movs	r3, #0
 8001d22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	481c      	ldr	r0, [pc, #112]	@ (8001d9c <MX_GPIO_Init+0x18c>)
 8001d2c:	f001 fe4a 	bl	80039c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d36:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4619      	mov	r1, r3
 8001d46:	4816      	ldr	r0, [pc, #88]	@ (8001da0 <MX_GPIO_Init+0x190>)
 8001d48:	f001 fe3c 	bl	80039c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d50:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	4619      	mov	r1, r3
 8001d60:	480c      	ldr	r0, [pc, #48]	@ (8001d94 <MX_GPIO_Init+0x184>)
 8001d62:	f001 fe2f 	bl	80039c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001d66:	2200      	movs	r2, #0
 8001d68:	2100      	movs	r1, #0
 8001d6a:	2006      	movs	r0, #6
 8001d6c:	f001 fdf3 	bl	8003956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001d70:	2006      	movs	r0, #6
 8001d72:	f001 fe0c 	bl	800398e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2100      	movs	r1, #0
 8001d7a:	2017      	movs	r0, #23
 8001d7c:	f001 fdeb 	bl	8003956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d80:	2017      	movs	r0, #23
 8001d82:	f001 fe04 	bl	800398e <HAL_NVIC_EnableIRQ>

}
 8001d86:	bf00      	nop
 8001d88:	3728      	adds	r7, #40	@ 0x28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40020c00 	.word	0x40020c00
 8001d9c:	40020800 	.word	0x40020800
 8001da0:	40020000 	.word	0x40020000

08001da4 <low_pass_filter>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

float low_pass_filter(float new_sample) {
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	ed87 0a01 	vstr	s0, [r7, #4]
	filtered_y = alpha * new_sample + (1.0f - alpha) * filtered_y;
 8001dae:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <low_pass_filter+0x50>)
 8001db0:	ed93 7a00 	vldr	s14, [r3]
 8001db4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001db8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8001df4 <low_pass_filter+0x50>)
 8001dbe:	edd3 7a00 	vldr	s15, [r3]
 8001dc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001dc6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001dca:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <low_pass_filter+0x54>)
 8001dcc:	edd3 7a00 	vldr	s15, [r3]
 8001dd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dd8:	4b07      	ldr	r3, [pc, #28]	@ (8001df8 <low_pass_filter+0x54>)
 8001dda:	edc3 7a00 	vstr	s15, [r3]
    return filtered_y;
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <low_pass_filter+0x54>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	ee07 3a90 	vmov	s15, r3
}
 8001de6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	20000010 	.word	0x20000010
 8001df8:	20000340 	.word	0x20000340

08001dfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e00:	b09b      	sub	sp, #108	@ 0x6c
 8001e02:	af10      	add	r7, sp, #64	@ 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e04:	f001 f836 	bl	8002e74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e08:	f000 fa84 	bl	8002314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e0c:	f7ff ff00 	bl	8001c10 <MX_GPIO_Init>
  MX_TIM8_Init();
 8001e10:	f000 fe0c 	bl	8002a2c <MX_TIM8_Init>
  MX_TIM11_Init();
 8001e14:	f000 fe8e 	bl	8002b34 <MX_TIM11_Init>
  MX_USART2_UART_Init();
 8001e18:	f000 ff90 	bl	8002d3c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001e1c:	f000 fb40 	bl	80024a0 <MX_SPI2_Init>
  MX_SPI1_Init();
 8001e20:	f000 fb08 	bl	8002434 <MX_SPI1_Init>
  MX_TIM6_Init();
 8001e24:	f000 fdcc 	bl	80029c0 <MX_TIM6_Init>
  MX_ADC1_Init();
 8001e28:	f7ff fe5c 	bl	8001ae4 <MX_ADC1_Init>
  MX_SPI3_Init();
 8001e2c:	f000 fb6e 	bl	800250c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8001e30:	4872      	ldr	r0, [pc, #456]	@ (8001ffc <main+0x200>)
 8001e32:	f003 fadd 	bl	80053f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim11);
 8001e36:	4872      	ldr	r0, [pc, #456]	@ (8002000 <main+0x204>)
 8001e38:	f003 fa72 	bl	8005320 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim11);
 8001e3c:	4870      	ldr	r0, [pc, #448]	@ (8002000 <main+0x204>)
 8001e3e:	f003 fa6f 	bl	8005320 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8001e42:	2100      	movs	r1, #0
 8001e44:	486e      	ldr	r0, [pc, #440]	@ (8002000 <main+0x204>)
 8001e46:	f003 fb9d 	bl	8005584 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start(&htim8, TIM_CHANNEL_1);
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	486d      	ldr	r0, [pc, #436]	@ (8002004 <main+0x208>)
 8001e4e:	f003 fcbb 	bl	80057c8 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim8, TIM_CHANNEL_2);
 8001e52:	2104      	movs	r1, #4
 8001e54:	486b      	ldr	r0, [pc, #428]	@ (8002004 <main+0x208>)
 8001e56:	f003 fcb7 	bl	80057c8 <HAL_TIM_IC_Start>
  TIM11->CCR1 = 4;
 8001e5a:	4b6b      	ldr	r3, [pc, #428]	@ (8002008 <main+0x20c>)
 8001e5c:	2204      	movs	r2, #4
 8001e5e:	635a      	str	r2, [r3, #52]	@ 0x34

  Max31865_init(&pt100,&hspi2,GPIOC,GPIO_PIN_8,3,50);
 8001e60:	2332      	movs	r3, #50	@ 0x32
 8001e62:	9301      	str	r3, [sp, #4]
 8001e64:	2303      	movs	r3, #3
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e6c:	4a67      	ldr	r2, [pc, #412]	@ (800200c <main+0x210>)
 8001e6e:	4968      	ldr	r1, [pc, #416]	@ (8002010 <main+0x214>)
 8001e70:	4868      	ldr	r0, [pc, #416]	@ (8002014 <main+0x218>)
 8001e72:	f7ff fc75 	bl	8001760 <Max31865_init>
  Max31865_init(&pt100E,&hspi3,GPIOE,GPIO_PIN_12,3,50);
 8001e76:	2332      	movs	r3, #50	@ 0x32
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e82:	4a65      	ldr	r2, [pc, #404]	@ (8002018 <main+0x21c>)
 8001e84:	4965      	ldr	r1, [pc, #404]	@ (800201c <main+0x220>)
 8001e86:	4866      	ldr	r0, [pc, #408]	@ (8002020 <main+0x224>)
 8001e88:	f7ff fc6a 	bl	8001760 <Max31865_init>

  accelerometerConfig.dataRate = LIS3DSH_DATARATE_12_5;
 8001e8c:	2330      	movs	r3, #48	@ 0x30
 8001e8e:	f887 3020 	strb.w	r3, [r7, #32]
  accelerometerConfig.fullScale = LIS3DSH_FULLSCALE_4;
 8001e92:	2308      	movs	r3, #8
 8001e94:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  accelerometerConfig.antiAliasingBW = LIS3DSH_FILTER_BW_50;
 8001e98:	23c0      	movs	r3, #192	@ 0xc0
 8001e9a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  accelerometerConfig.enableAxes = LIS3DSH_XYZ_ENABLE;
 8001e9e:	2307      	movs	r3, #7
 8001ea0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  accelerometerConfig.interruptEnable = false;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  LIS3DSH_Init(&hspi1, &accelerometerConfig);
 8001eaa:	f107 0320 	add.w	r3, r7, #32
 8001eae:	4619      	mov	r1, r3
 8001eb0:	485c      	ldr	r0, [pc, #368]	@ (8002024 <main+0x228>)
 8001eb2:	f7ff f8af 	bl	8001014 <LIS3DSH_Init>
  LIS3DSH_X_calibrate(-1027, 1061);
 8001eb6:	eddf 0a5c 	vldr	s1, [pc, #368]	@ 8002028 <main+0x22c>
 8001eba:	ed9f 0a5c 	vldr	s0, [pc, #368]	@ 800202c <main+0x230>
 8001ebe:	f7ff fa67 	bl	8001390 <LIS3DSH_X_calibrate>
  LIS3DSH_Y_calibrate(-999, 990);
 8001ec2:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8002030 <main+0x234>
 8001ec6:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 8002034 <main+0x238>
 8001eca:	f7ff fa8f 	bl	80013ec <LIS3DSH_Y_calibrate>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// DISTANCE SENSORS
	HAL_GPIO_TogglePin(BlueLed_GPIO_Port, BlueLed_Pin);
 8001ece:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ed2:	4859      	ldr	r0, [pc, #356]	@ (8002038 <main+0x23c>)
 8001ed4:	f001 ff2b 	bl	8003d2e <HAL_GPIO_TogglePin>
	if (HAL_GetTick() - delay_hcsr04 >= 100){ // every 100 ms
 8001ed8:	f001 f832 	bl	8002f40 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	4b57      	ldr	r3, [pc, #348]	@ (800203c <main+0x240>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b63      	cmp	r3, #99	@ 0x63
 8001ee6:	d92c      	bls.n	8001f42 <main+0x146>
		delay_hcsr04 = HAL_GetTick();
 8001ee8:	f001 f82a 	bl	8002f40 <HAL_GetTick>
 8001eec:	4603      	mov	r3, r0
 8001eee:	4a53      	ldr	r2, [pc, #332]	@ (800203c <main+0x240>)
 8001ef0:	6013      	str	r3, [r2, #0]
		echo1 = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_1);
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	4843      	ldr	r0, [pc, #268]	@ (8002004 <main+0x208>)
 8001ef6:	f003 ffd3 	bl	8005ea0 <HAL_TIM_ReadCapturedValue>
 8001efa:	4603      	mov	r3, r0
 8001efc:	4a50      	ldr	r2, [pc, #320]	@ (8002040 <main+0x244>)
 8001efe:	6013      	str	r3, [r2, #0]
		echo2 = HAL_TIM_ReadCapturedValue(&htim8, TIM_CHANNEL_2);
 8001f00:	2104      	movs	r1, #4
 8001f02:	4840      	ldr	r0, [pc, #256]	@ (8002004 <main+0x208>)
 8001f04:	f003 ffcc 	bl	8005ea0 <HAL_TIM_ReadCapturedValue>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	4a4e      	ldr	r2, [pc, #312]	@ (8002044 <main+0x248>)
 8001f0c:	6013      	str	r3, [r2, #0]
		dist1 = echo1 / 58.0f;
 8001f0e:	4b4c      	ldr	r3, [pc, #304]	@ (8002040 <main+0x244>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	ee07 3a90 	vmov	s15, r3
 8001f16:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f1a:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8002048 <main+0x24c>
 8001f1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f22:	4b4a      	ldr	r3, [pc, #296]	@ (800204c <main+0x250>)
 8001f24:	edc3 7a00 	vstr	s15, [r3]
		dist2 = echo2 / 58.0f;
 8001f28:	4b46      	ldr	r3, [pc, #280]	@ (8002044 <main+0x248>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	ee07 3a90 	vmov	s15, r3
 8001f30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f34:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8002048 <main+0x24c>
 8001f38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f3c:	4b44      	ldr	r3, [pc, #272]	@ (8002050 <main+0x254>)
 8001f3e:	edc3 7a00 	vstr	s15, [r3]
	}

	float tempIn;
	float tempE;
	HAL_GPIO_TogglePin(GreenLed_GPIO_Port, GreenLed_Pin);
 8001f42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f46:	483c      	ldr	r0, [pc, #240]	@ (8002038 <main+0x23c>)
 8001f48:	f001 fef1 	bl	8003d2e <HAL_GPIO_TogglePin>

	// PT100 temperature sensor interior
	pt100isOK = Max31865_readTempC(&pt100,&tempIn);
 8001f4c:	f107 031c 	add.w	r3, r7, #28
 8001f50:	4619      	mov	r1, r3
 8001f52:	4830      	ldr	r0, [pc, #192]	@ (8002014 <main+0x218>)
 8001f54:	f7ff fc44 	bl	80017e0 <Max31865_readTempC>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4b3d      	ldr	r3, [pc, #244]	@ (8002054 <main+0x258>)
 8001f5e:	701a      	strb	r2, [r3, #0]
	rtd_raw = Max31865_readRTD(&pt100);
 8001f60:	482c      	ldr	r0, [pc, #176]	@ (8002014 <main+0x218>)
 8001f62:	f7ff fbce 	bl	8001702 <Max31865_readRTD>
 8001f66:	4603      	mov	r3, r0
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	4b3b      	ldr	r3, [pc, #236]	@ (8002058 <main+0x25c>)
 8001f6c:	801a      	strh	r2, [r3, #0]
	if (pt100isOK != false){
 8001f6e:	4b39      	ldr	r3, [pc, #228]	@ (8002054 <main+0x258>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d012      	beq.n	8001f9c <main+0x1a0>
		pt100Temp = Max31865_Filter(tempIn,pt100Temp,0.1);
 8001f76:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f7a:	4b38      	ldr	r3, [pc, #224]	@ (800205c <main+0x260>)
 8001f7c:	ed93 7a00 	vldr	s14, [r3]
 8001f80:	ed9f 1a37 	vldr	s2, [pc, #220]	@ 8002060 <main+0x264>
 8001f84:	eef0 0a47 	vmov.f32	s1, s14
 8001f88:	eeb0 0a67 	vmov.f32	s0, s15
 8001f8c:	f7ff fd88 	bl	8001aa0 <Max31865_Filter>
 8001f90:	eef0 7a40 	vmov.f32	s15, s0
 8001f94:	4b31      	ldr	r3, [pc, #196]	@ (800205c <main+0x260>)
 8001f96:	edc3 7a00 	vstr	s15, [r3]
 8001f9a:	e006      	b.n	8001faa <main+0x1ae>
	}
	else{
		fault = Max31865_readFault(&pt100);
 8001f9c:	481d      	ldr	r0, [pc, #116]	@ (8002014 <main+0x218>)
 8001f9e:	f7ff faff 	bl	80015a0 <Max31865_readFault>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	b2da      	uxtb	r2, r3
 8001fa6:	4b2f      	ldr	r3, [pc, #188]	@ (8002064 <main+0x268>)
 8001fa8:	701a      	strb	r2, [r3, #0]
	}

	// PT100 temperature sensor exterior
	pt100EisOK = Max31865_readTempC(&pt100E,&tempE);
 8001faa:	f107 0318 	add.w	r3, r7, #24
 8001fae:	4619      	mov	r1, r3
 8001fb0:	481b      	ldr	r0, [pc, #108]	@ (8002020 <main+0x224>)
 8001fb2:	f7ff fc15 	bl	80017e0 <Max31865_readTempC>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4b2b      	ldr	r3, [pc, #172]	@ (8002068 <main+0x26c>)
 8001fbc:	701a      	strb	r2, [r3, #0]
	rtd_rawE = Max31865_readRTD(&pt100E);
 8001fbe:	4818      	ldr	r0, [pc, #96]	@ (8002020 <main+0x224>)
 8001fc0:	f7ff fb9f 	bl	8001702 <Max31865_readRTD>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b28      	ldr	r3, [pc, #160]	@ (800206c <main+0x270>)
 8001fca:	801a      	strh	r2, [r3, #0]
	if (pt100EisOK != false){
 8001fcc:	4b26      	ldr	r3, [pc, #152]	@ (8002068 <main+0x26c>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d04f      	beq.n	8002074 <main+0x278>
		pt100ETemp = Max31865_Filter(tempE,pt100ETemp,0.1);
 8001fd4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fd8:	4b25      	ldr	r3, [pc, #148]	@ (8002070 <main+0x274>)
 8001fda:	ed93 7a00 	vldr	s14, [r3]
 8001fde:	ed9f 1a20 	vldr	s2, [pc, #128]	@ 8002060 <main+0x264>
 8001fe2:	eef0 0a47 	vmov.f32	s1, s14
 8001fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fea:	f7ff fd59 	bl	8001aa0 <Max31865_Filter>
 8001fee:	eef0 7a40 	vmov.f32	s15, s0
 8001ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8002070 <main+0x274>)
 8001ff4:	edc3 7a00 	vstr	s15, [r3]
 8001ff8:	e043      	b.n	8002082 <main+0x286>
 8001ffa:	bf00      	nop
 8001ffc:	20000478 	.word	0x20000478
 8002000:	20000508 	.word	0x20000508
 8002004:	200004c0 	.word	0x200004c0
 8002008:	40014800 	.word	0x40014800
 800200c:	40020800 	.word	0x40020800
 8002010:	200003c0 	.word	0x200003c0
 8002014:	200002f4 	.word	0x200002f4
 8002018:	40021000 	.word	0x40021000
 800201c:	20000418 	.word	0x20000418
 8002020:	20000310 	.word	0x20000310
 8002024:	20000368 	.word	0x20000368
 8002028:	4484a000 	.word	0x4484a000
 800202c:	c4806000 	.word	0xc4806000
 8002030:	44778000 	.word	0x44778000
 8002034:	c479c000 	.word	0xc479c000
 8002038:	40020c00 	.word	0x40020c00
 800203c:	200002e8 	.word	0x200002e8
 8002040:	200002e0 	.word	0x200002e0
 8002044:	200002e4 	.word	0x200002e4
 8002048:	42680000 	.word	0x42680000
 800204c:	200002ec 	.word	0x200002ec
 8002050:	200002f0 	.word	0x200002f0
 8002054:	20000304 	.word	0x20000304
 8002058:	2000030e 	.word	0x2000030e
 800205c:	20000308 	.word	0x20000308
 8002060:	3dcccccd 	.word	0x3dcccccd
 8002064:	2000030c 	.word	0x2000030c
 8002068:	20000320 	.word	0x20000320
 800206c:	2000032a 	.word	0x2000032a
 8002070:	20000324 	.word	0x20000324
	}
	else{
		faultE = Max31865_readFault(&pt100E);
 8002074:	488c      	ldr	r0, [pc, #560]	@ (80022a8 <main+0x4ac>)
 8002076:	f7ff fa93 	bl	80015a0 <Max31865_readFault>
 800207a:	4603      	mov	r3, r0
 800207c:	b2da      	uxtb	r2, r3
 800207e:	4b8b      	ldr	r3, [pc, #556]	@ (80022ac <main+0x4b0>)
 8002080:	701a      	strb	r2, [r3, #0]
	}

	// Accelerometer
	if (LIS3DSH_PollDRDY(100)) {
 8002082:	2064      	movs	r0, #100	@ 0x64
 8002084:	f7ff f956 	bl	8001334 <LIS3DSH_PollDRDY>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d058      	beq.n	8002140 <main+0x344>
		current_acceleration = LIS3DSH_GetDataScaled();
 800208e:	f7ff f8cf 	bl	8001230 <LIS3DSH_GetDataScaled>
 8002092:	eef0 6a40 	vmov.f32	s13, s0
 8002096:	eeb0 7a60 	vmov.f32	s14, s1
 800209a:	eef0 7a41 	vmov.f32	s15, s2
 800209e:	4b84      	ldr	r3, [pc, #528]	@ (80022b0 <main+0x4b4>)
 80020a0:	edc3 6a00 	vstr	s13, [r3]
 80020a4:	ed83 7a01 	vstr	s14, [r3, #4]
 80020a8:	edc3 7a02 	vstr	s15, [r3, #8]

		y_transformed = current_acceleration.y * 0.00981f;
 80020ac:	4b80      	ldr	r3, [pc, #512]	@ (80022b0 <main+0x4b4>)
 80020ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80020b2:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80022b4 <main+0x4b8>
 80020b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ba:	4b7f      	ldr	r3, [pc, #508]	@ (80022b8 <main+0x4bc>)
 80020bc:	edc3 7a00 	vstr	s15, [r3]

		if (fabs(y_transformed) < 0.5f) {
 80020c0:	4b7d      	ldr	r3, [pc, #500]	@ (80022b8 <main+0x4bc>)
 80020c2:	edd3 7a00 	vldr	s15, [r3]
 80020c6:	eef0 7ae7 	vabs.f32	s15, s15
 80020ca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80020ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d6:	d503      	bpl.n	80020e0 <main+0x2e4>
			y_transformed = 0.0f;
 80020d8:	4b77      	ldr	r3, [pc, #476]	@ (80022b8 <main+0x4bc>)
 80020da:	f04f 0200 	mov.w	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
		}

		low_pass_filter(y_transformed);
 80020e0:	4b75      	ldr	r3, [pc, #468]	@ (80022b8 <main+0x4bc>)
 80020e2:	edd3 7a00 	vldr	s15, [r3]
 80020e6:	eeb0 0a67 	vmov.f32	s0, s15
 80020ea:	f7ff fe5b 	bl	8001da4 <low_pass_filter>

		timer_current_vy = HAL_GetTick();
 80020ee:	f000 ff27 	bl	8002f40 <HAL_GetTick>
 80020f2:	4603      	mov	r3, r0
 80020f4:	4a71      	ldr	r2, [pc, #452]	@ (80022bc <main+0x4c0>)
 80020f6:	6013      	str	r3, [r2, #0]

		dt_vy = (timer_current_vy - timer_last_vy) / 1000.0f;
 80020f8:	4b70      	ldr	r3, [pc, #448]	@ (80022bc <main+0x4c0>)
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	4b70      	ldr	r3, [pc, #448]	@ (80022c0 <main+0x4c4>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	ee07 3a90 	vmov	s15, r3
 8002106:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800210a:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80022c4 <main+0x4c8>
 800210e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002112:	4b6d      	ldr	r3, [pc, #436]	@ (80022c8 <main+0x4cc>)
 8002114:	edc3 7a00 	vstr	s15, [r3]

		vy += filtered_y * dt_vy;
 8002118:	4b6c      	ldr	r3, [pc, #432]	@ (80022cc <main+0x4d0>)
 800211a:	ed93 7a00 	vldr	s14, [r3]
 800211e:	4b6a      	ldr	r3, [pc, #424]	@ (80022c8 <main+0x4cc>)
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002128:	4b69      	ldr	r3, [pc, #420]	@ (80022d0 <main+0x4d4>)
 800212a:	edd3 7a00 	vldr	s15, [r3]
 800212e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002132:	4b67      	ldr	r3, [pc, #412]	@ (80022d0 <main+0x4d4>)
 8002134:	edc3 7a00 	vstr	s15, [r3]

		timer_last_vy = timer_current_vy;
 8002138:	4b60      	ldr	r3, [pc, #384]	@ (80022bc <main+0x4c0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a60      	ldr	r2, [pc, #384]	@ (80022c0 <main+0x4c4>)
 800213e:	6013      	str	r3, [r2, #0]
	}

	// Fuel level
	HAL_ADC_Start(&hadc1);
 8002140:	4864      	ldr	r0, [pc, #400]	@ (80022d4 <main+0x4d8>)
 8002142:	f000 ff71 	bl	8003028 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK){
 8002146:	2105      	movs	r1, #5
 8002148:	4862      	ldr	r0, [pc, #392]	@ (80022d4 <main+0x4d8>)
 800214a:	f001 f872 	bl	8003232 <HAL_ADC_PollForConversion>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d105      	bne.n	8002160 <main+0x364>
		fuel_level = HAL_ADC_GetValue(&hadc1);
 8002154:	485f      	ldr	r0, [pc, #380]	@ (80022d4 <main+0x4d8>)
 8002156:	f001 f8f7 	bl	8003348 <HAL_ADC_GetValue>
 800215a:	4603      	mov	r3, r0
 800215c:	4a5e      	ldr	r2, [pc, #376]	@ (80022d8 <main+0x4dc>)
 800215e:	6013      	str	r3, [r2, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8002160:	485c      	ldr	r0, [pc, #368]	@ (80022d4 <main+0x4d8>)
 8002162:	f001 f833 	bl	80031cc <HAL_ADC_Stop>

	// Distance
	timer_current = HAL_GetTick();
 8002166:	f000 feeb 	bl	8002f40 <HAL_GetTick>
 800216a:	4603      	mov	r3, r0
 800216c:	4a5b      	ldr	r2, [pc, #364]	@ (80022dc <main+0x4e0>)
 800216e:	6013      	str	r3, [r2, #0]
	dt = (timer_current - timer_last) / 1000.0f;
 8002170:	4b5a      	ldr	r3, [pc, #360]	@ (80022dc <main+0x4e0>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4b5a      	ldr	r3, [pc, #360]	@ (80022e0 <main+0x4e4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002182:	eddf 6a50 	vldr	s13, [pc, #320]	@ 80022c4 <main+0x4c8>
 8002186:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800218a:	4b56      	ldr	r3, [pc, #344]	@ (80022e4 <main+0x4e8>)
 800218c:	edc3 7a00 	vstr	s15, [r3]

	timer_last = timer_current;
 8002190:	4b52      	ldr	r3, [pc, #328]	@ (80022dc <main+0x4e0>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a52      	ldr	r2, [pc, #328]	@ (80022e0 <main+0x4e4>)
 8002196:	6013      	str	r3, [r2, #0]

	travelled_distance += fabs(vy) * dt;
 8002198:	4b53      	ldr	r3, [pc, #332]	@ (80022e8 <main+0x4ec>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f9d3 	bl	8000548 <__aeabi_f2d>
 80021a2:	4604      	mov	r4, r0
 80021a4:	460d      	mov	r5, r1
 80021a6:	4b4a      	ldr	r3, [pc, #296]	@ (80022d0 <main+0x4d4>)
 80021a8:	edd3 7a00 	vldr	s15, [r3]
 80021ac:	eef0 7ae7 	vabs.f32	s15, s15
 80021b0:	ee17 0a90 	vmov	r0, s15
 80021b4:	f7fe f9c8 	bl	8000548 <__aeabi_f2d>
 80021b8:	4680      	mov	r8, r0
 80021ba:	4689      	mov	r9, r1
 80021bc:	4b49      	ldr	r3, [pc, #292]	@ (80022e4 <main+0x4e8>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe f9c1 	bl	8000548 <__aeabi_f2d>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	4640      	mov	r0, r8
 80021cc:	4649      	mov	r1, r9
 80021ce:	f7fe fa13 	bl	80005f8 <__aeabi_dmul>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	4620      	mov	r0, r4
 80021d8:	4629      	mov	r1, r5
 80021da:	f7fe f857 	bl	800028c <__adddf3>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4610      	mov	r0, r2
 80021e4:	4619      	mov	r1, r3
 80021e6:	f7fe fcdf 	bl	8000ba8 <__aeabi_d2f>
 80021ea:	4603      	mov	r3, r0
 80021ec:	4a3e      	ldr	r2, [pc, #248]	@ (80022e8 <main+0x4ec>)
 80021ee:	6013      	str	r3, [r2, #0]

	snprintf((char*)txData, sizeof(txData), "%.2f,%.2f,%.2f,%.2f,%lu,%.2f,%lu,%.2f\r\n", dist1,dist2,pt100Temp,pt100ETemp,rpm,vy,fuel_level,travelled_distance);
 80021f0:	4b3e      	ldr	r3, [pc, #248]	@ (80022ec <main+0x4f0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7fe f9a7 	bl	8000548 <__aeabi_f2d>
 80021fa:	4604      	mov	r4, r0
 80021fc:	460d      	mov	r5, r1
 80021fe:	4b3c      	ldr	r3, [pc, #240]	@ (80022f0 <main+0x4f4>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f7fe f9a0 	bl	8000548 <__aeabi_f2d>
 8002208:	4680      	mov	r8, r0
 800220a:	4689      	mov	r9, r1
 800220c:	4b39      	ldr	r3, [pc, #228]	@ (80022f4 <main+0x4f8>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f7fe f999 	bl	8000548 <__aeabi_f2d>
 8002216:	4682      	mov	sl, r0
 8002218:	468b      	mov	fp, r1
 800221a:	4b37      	ldr	r3, [pc, #220]	@ (80022f8 <main+0x4fc>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4618      	mov	r0, r3
 8002220:	f7fe f992 	bl	8000548 <__aeabi_f2d>
 8002224:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002228:	4b34      	ldr	r3, [pc, #208]	@ (80022fc <main+0x500>)
 800222a:	681e      	ldr	r6, [r3, #0]
 800222c:	4b28      	ldr	r3, [pc, #160]	@ (80022d0 <main+0x4d4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4618      	mov	r0, r3
 8002232:	f7fe f989 	bl	8000548 <__aeabi_f2d>
 8002236:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800223a:	4b27      	ldr	r3, [pc, #156]	@ (80022d8 <main+0x4dc>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	607b      	str	r3, [r7, #4]
 8002240:	4b29      	ldr	r3, [pc, #164]	@ (80022e8 <main+0x4ec>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe f97f 	bl	8000548 <__aeabi_f2d>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	930c      	str	r3, [sp, #48]	@ 0x30
 8002256:	ed97 7b02 	vldr	d7, [r7, #8]
 800225a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800225e:	9608      	str	r6, [sp, #32]
 8002260:	ed97 7b04 	vldr	d7, [r7, #16]
 8002264:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002268:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800226c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002270:	e9cd 4500 	strd	r4, r5, [sp]
 8002274:	4a22      	ldr	r2, [pc, #136]	@ (8002300 <main+0x504>)
 8002276:	2129      	movs	r1, #41	@ 0x29
 8002278:	4822      	ldr	r0, [pc, #136]	@ (8002304 <main+0x508>)
 800227a:	f005 fd85 	bl	8007d88 <sniprintf>
	HAL_UART_Transmit(&huart2, txData, sizeof(txData), 100);
 800227e:	2364      	movs	r3, #100	@ 0x64
 8002280:	2229      	movs	r2, #41	@ 0x29
 8002282:	4920      	ldr	r1, [pc, #128]	@ (8002304 <main+0x508>)
 8002284:	4820      	ldr	r0, [pc, #128]	@ (8002308 <main+0x50c>)
 8002286:	f004 fc13 	bl	8006ab0 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart2, rxData, sizeof(rxData), 100);
 800228a:	2364      	movs	r3, #100	@ 0x64
 800228c:	2202      	movs	r2, #2
 800228e:	491f      	ldr	r1, [pc, #124]	@ (800230c <main+0x510>)
 8002290:	481d      	ldr	r0, [pc, #116]	@ (8002308 <main+0x50c>)
 8002292:	f004 fc98 	bl	8006bc6 <HAL_UART_Receive>
	HAL_GPIO_TogglePin(OrangeLed_GPIO_Port, OrangeLed_Pin);
 8002296:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800229a:	481d      	ldr	r0, [pc, #116]	@ (8002310 <main+0x514>)
 800229c:	f001 fd47 	bl	8003d2e <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80022a0:	2064      	movs	r0, #100	@ 0x64
 80022a2:	f000 fe59 	bl	8002f58 <HAL_Delay>
  {
 80022a6:	e612      	b.n	8001ece <main+0xd2>
 80022a8:	20000310 	.word	0x20000310
 80022ac:	20000328 	.word	0x20000328
 80022b0:	2000032c 	.word	0x2000032c
 80022b4:	3c20ba1f 	.word	0x3c20ba1f
 80022b8:	20000338 	.word	0x20000338
 80022bc:	20000344 	.word	0x20000344
 80022c0:	20000348 	.word	0x20000348
 80022c4:	447a0000 	.word	0x447a0000
 80022c8:	2000034c 	.word	0x2000034c
 80022cc:	20000340 	.word	0x20000340
 80022d0:	2000033c 	.word	0x2000033c
 80022d4:	20000268 	.word	0x20000268
 80022d8:	20000354 	.word	0x20000354
 80022dc:	20000358 	.word	0x20000358
 80022e0:	2000035c 	.word	0x2000035c
 80022e4:	20000360 	.word	0x20000360
 80022e8:	20000364 	.word	0x20000364
 80022ec:	200002ec 	.word	0x200002ec
 80022f0:	200002f0 	.word	0x200002f0
 80022f4:	20000308 	.word	0x20000308
 80022f8:	20000324 	.word	0x20000324
 80022fc:	20000350 	.word	0x20000350
 8002300:	0800a068 	.word	0x0800a068
 8002304:	200002b0 	.word	0x200002b0
 8002308:	20000550 	.word	0x20000550
 800230c:	200002dc 	.word	0x200002dc
 8002310:	40020c00 	.word	0x40020c00

08002314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b094      	sub	sp, #80	@ 0x50
 8002318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800231a:	f107 0320 	add.w	r3, r7, #32
 800231e:	2230      	movs	r2, #48	@ 0x30
 8002320:	2100      	movs	r1, #0
 8002322:	4618      	mov	r0, r3
 8002324:	f005 fda7 	bl	8007e76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002328:	f107 030c 	add.w	r3, r7, #12
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	605a      	str	r2, [r3, #4]
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	60da      	str	r2, [r3, #12]
 8002336:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002338:	2300      	movs	r3, #0
 800233a:	60bb      	str	r3, [r7, #8]
 800233c:	4b28      	ldr	r3, [pc, #160]	@ (80023e0 <SystemClock_Config+0xcc>)
 800233e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002340:	4a27      	ldr	r2, [pc, #156]	@ (80023e0 <SystemClock_Config+0xcc>)
 8002342:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002346:	6413      	str	r3, [r2, #64]	@ 0x40
 8002348:	4b25      	ldr	r3, [pc, #148]	@ (80023e0 <SystemClock_Config+0xcc>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002350:	60bb      	str	r3, [r7, #8]
 8002352:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002354:	2300      	movs	r3, #0
 8002356:	607b      	str	r3, [r7, #4]
 8002358:	4b22      	ldr	r3, [pc, #136]	@ (80023e4 <SystemClock_Config+0xd0>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a21      	ldr	r2, [pc, #132]	@ (80023e4 <SystemClock_Config+0xd0>)
 800235e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002362:	6013      	str	r3, [r2, #0]
 8002364:	4b1f      	ldr	r3, [pc, #124]	@ (80023e4 <SystemClock_Config+0xd0>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800236c:	607b      	str	r3, [r7, #4]
 800236e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002370:	2302      	movs	r3, #2
 8002372:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002374:	2301      	movs	r3, #1
 8002376:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002378:	2310      	movs	r3, #16
 800237a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800237c:	2302      	movs	r3, #2
 800237e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002380:	2300      	movs	r3, #0
 8002382:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002384:	2308      	movs	r3, #8
 8002386:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8002388:	23a0      	movs	r3, #160	@ 0xa0
 800238a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800238c:	2302      	movs	r3, #2
 800238e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002390:	2307      	movs	r3, #7
 8002392:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002394:	f107 0320 	add.w	r3, r7, #32
 8002398:	4618      	mov	r0, r3
 800239a:	f001 fd07 	bl	8003dac <HAL_RCC_OscConfig>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023a4:	f000 f840 	bl	8002428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023a8:	230f      	movs	r3, #15
 80023aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023ac:	2302      	movs	r3, #2
 80023ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80023ba:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023c0:	f107 030c 	add.w	r3, r7, #12
 80023c4:	2105      	movs	r1, #5
 80023c6:	4618      	mov	r0, r3
 80023c8:	f001 ff68 	bl	800429c <HAL_RCC_ClockConfig>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80023d2:	f000 f829 	bl	8002428 <Error_Handler>
  }
}
 80023d6:	bf00      	nop
 80023d8:	3750      	adds	r7, #80	@ 0x50
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40007000 	.word	0x40007000

080023e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// RPM
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a09      	ldr	r2, [pc, #36]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x34>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d10a      	bne.n	8002410 <HAL_TIM_PeriodElapsedCallback+0x28>
    {
        rpm = RPM_COUNTER * 3;  // 60 / 20 ranuras = 3
 80023fa:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	4613      	mov	r3, r2
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	4413      	add	r3, r2
 8002404:	461a      	mov	r2, r3
 8002406:	4b07      	ldr	r3, [pc, #28]	@ (8002424 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002408:	601a      	str	r2, [r3, #0]
        RPM_COUNTER = 0;
 800240a:	4b05      	ldr	r3, [pc, #20]	@ (8002420 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
    }
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	40001000 	.word	0x40001000
 8002420:	20000470 	.word	0x20000470
 8002424:	20000350 	.word	0x20000350

08002428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800242c:	b672      	cpsid	i
}
 800242e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002430:	bf00      	nop
 8002432:	e7fd      	b.n	8002430 <Error_Handler+0x8>

08002434 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002438:	4b17      	ldr	r3, [pc, #92]	@ (8002498 <MX_SPI1_Init+0x64>)
 800243a:	4a18      	ldr	r2, [pc, #96]	@ (800249c <MX_SPI1_Init+0x68>)
 800243c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800243e:	4b16      	ldr	r3, [pc, #88]	@ (8002498 <MX_SPI1_Init+0x64>)
 8002440:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002444:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002446:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <MX_SPI1_Init+0x64>)
 8002448:	2200      	movs	r2, #0
 800244a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800244c:	4b12      	ldr	r3, [pc, #72]	@ (8002498 <MX_SPI1_Init+0x64>)
 800244e:	2200      	movs	r2, #0
 8002450:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002452:	4b11      	ldr	r3, [pc, #68]	@ (8002498 <MX_SPI1_Init+0x64>)
 8002454:	2200      	movs	r2, #0
 8002456:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002458:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <MX_SPI1_Init+0x64>)
 800245a:	2200      	movs	r2, #0
 800245c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800245e:	4b0e      	ldr	r3, [pc, #56]	@ (8002498 <MX_SPI1_Init+0x64>)
 8002460:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002464:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002466:	4b0c      	ldr	r3, [pc, #48]	@ (8002498 <MX_SPI1_Init+0x64>)
 8002468:	2228      	movs	r2, #40	@ 0x28
 800246a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800246c:	4b0a      	ldr	r3, [pc, #40]	@ (8002498 <MX_SPI1_Init+0x64>)
 800246e:	2200      	movs	r2, #0
 8002470:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002472:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <MX_SPI1_Init+0x64>)
 8002474:	2200      	movs	r2, #0
 8002476:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002478:	4b07      	ldr	r3, [pc, #28]	@ (8002498 <MX_SPI1_Init+0x64>)
 800247a:	2200      	movs	r2, #0
 800247c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800247e:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <MX_SPI1_Init+0x64>)
 8002480:	220a      	movs	r2, #10
 8002482:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002484:	4804      	ldr	r0, [pc, #16]	@ (8002498 <MX_SPI1_Init+0x64>)
 8002486:	f002 f929 	bl	80046dc <HAL_SPI_Init>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002490:	f7ff ffca 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002494:	bf00      	nop
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000368 	.word	0x20000368
 800249c:	40013000 	.word	0x40013000

080024a0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80024a4:	4b17      	ldr	r3, [pc, #92]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024a6:	4a18      	ldr	r2, [pc, #96]	@ (8002508 <MX_SPI2_Init+0x68>)
 80024a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80024aa:	4b16      	ldr	r3, [pc, #88]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80024b2:	4b14      	ldr	r3, [pc, #80]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80024b8:	4b12      	ldr	r3, [pc, #72]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024be:	4b11      	ldr	r3, [pc, #68]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80024c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80024ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024d0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80024d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024d4:	2238      	movs	r2, #56	@ 0x38
 80024d6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024da:	2200      	movs	r2, #0
 80024dc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80024de:	4b09      	ldr	r3, [pc, #36]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024e4:	4b07      	ldr	r3, [pc, #28]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024ec:	220a      	movs	r2, #10
 80024ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80024f0:	4804      	ldr	r0, [pc, #16]	@ (8002504 <MX_SPI2_Init+0x64>)
 80024f2:	f002 f8f3 	bl	80046dc <HAL_SPI_Init>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80024fc:	f7ff ff94 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002500:	bf00      	nop
 8002502:	bd80      	pop	{r7, pc}
 8002504:	200003c0 	.word	0x200003c0
 8002508:	40003800 	.word	0x40003800

0800250c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002510:	4b17      	ldr	r3, [pc, #92]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002512:	4a18      	ldr	r2, [pc, #96]	@ (8002574 <MX_SPI3_Init+0x68>)
 8002514:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002516:	4b16      	ldr	r3, [pc, #88]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002518:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800251c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800251e:	4b14      	ldr	r3, [pc, #80]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002520:	2200      	movs	r2, #0
 8002522:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002524:	4b12      	ldr	r3, [pc, #72]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002526:	2200      	movs	r2, #0
 8002528:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800252a:	4b11      	ldr	r3, [pc, #68]	@ (8002570 <MX_SPI3_Init+0x64>)
 800252c:	2200      	movs	r2, #0
 800252e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002530:	4b0f      	ldr	r3, [pc, #60]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002532:	2201      	movs	r2, #1
 8002534:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002536:	4b0e      	ldr	r3, [pc, #56]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002538:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800253c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800253e:	4b0c      	ldr	r3, [pc, #48]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002540:	2238      	movs	r2, #56	@ 0x38
 8002542:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002544:	4b0a      	ldr	r3, [pc, #40]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002546:	2200      	movs	r2, #0
 8002548:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800254a:	4b09      	ldr	r3, [pc, #36]	@ (8002570 <MX_SPI3_Init+0x64>)
 800254c:	2200      	movs	r2, #0
 800254e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002550:	4b07      	ldr	r3, [pc, #28]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002552:	2200      	movs	r2, #0
 8002554:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002556:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <MX_SPI3_Init+0x64>)
 8002558:	220a      	movs	r2, #10
 800255a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800255c:	4804      	ldr	r0, [pc, #16]	@ (8002570 <MX_SPI3_Init+0x64>)
 800255e:	f002 f8bd 	bl	80046dc <HAL_SPI_Init>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002568:	f7ff ff5e 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800256c:	bf00      	nop
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20000418 	.word	0x20000418
 8002574:	40003c00 	.word	0x40003c00

08002578 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b08e      	sub	sp, #56	@ 0x38
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
 800258e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a5b      	ldr	r2, [pc, #364]	@ (8002704 <HAL_SPI_MspInit+0x18c>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d12c      	bne.n	80025f4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	623b      	str	r3, [r7, #32]
 800259e:	4b5a      	ldr	r3, [pc, #360]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	4a59      	ldr	r2, [pc, #356]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80025a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025aa:	4b57      	ldr	r3, [pc, #348]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80025ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025b2:	623b      	str	r3, [r7, #32]
 80025b4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
 80025ba:	4b53      	ldr	r3, [pc, #332]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025be:	4a52      	ldr	r2, [pc, #328]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80025c0:	f043 0301 	orr.w	r3, r3, #1
 80025c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025c6:	4b50      	ldr	r3, [pc, #320]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	61fb      	str	r3, [r7, #28]
 80025d0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80025d2:	23e0      	movs	r3, #224	@ 0xe0
 80025d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d6:	2302      	movs	r3, #2
 80025d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025de:	2303      	movs	r3, #3
 80025e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025e2:	2305      	movs	r3, #5
 80025e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025ea:	4619      	mov	r1, r3
 80025ec:	4847      	ldr	r0, [pc, #284]	@ (800270c <HAL_SPI_MspInit+0x194>)
 80025ee:	f001 f9e9 	bl	80039c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80025f2:	e082      	b.n	80026fa <HAL_SPI_MspInit+0x182>
  else if(spiHandle->Instance==SPI2)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a45      	ldr	r2, [pc, #276]	@ (8002710 <HAL_SPI_MspInit+0x198>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d14b      	bne.n	8002696 <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025fe:	2300      	movs	r3, #0
 8002600:	61bb      	str	r3, [r7, #24]
 8002602:	4b41      	ldr	r3, [pc, #260]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002606:	4a40      	ldr	r2, [pc, #256]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 8002608:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800260c:	6413      	str	r3, [r2, #64]	@ 0x40
 800260e:	4b3e      	ldr	r3, [pc, #248]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 8002610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002612:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002616:	61bb      	str	r3, [r7, #24]
 8002618:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800261a:	2300      	movs	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	4b3a      	ldr	r3, [pc, #232]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	4a39      	ldr	r2, [pc, #228]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 8002624:	f043 0304 	orr.w	r3, r3, #4
 8002628:	6313      	str	r3, [r2, #48]	@ 0x30
 800262a:	4b37      	ldr	r3, [pc, #220]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	f003 0304 	and.w	r3, r3, #4
 8002632:	617b      	str	r3, [r7, #20]
 8002634:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	4b33      	ldr	r3, [pc, #204]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263e:	4a32      	ldr	r2, [pc, #200]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 8002640:	f043 0302 	orr.w	r3, r3, #2
 8002644:	6313      	str	r3, [r2, #48]	@ 0x30
 8002646:	4b30      	ldr	r3, [pc, #192]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002652:	230c      	movs	r3, #12
 8002654:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265e:	2303      	movs	r3, #3
 8002660:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002662:	2305      	movs	r3, #5
 8002664:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002666:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800266a:	4619      	mov	r1, r3
 800266c:	4829      	ldr	r0, [pc, #164]	@ (8002714 <HAL_SPI_MspInit+0x19c>)
 800266e:	f001 f9a9 	bl	80039c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002676:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002678:	2302      	movs	r3, #2
 800267a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002680:	2303      	movs	r3, #3
 8002682:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002684:	2305      	movs	r3, #5
 8002686:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002688:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800268c:	4619      	mov	r1, r3
 800268e:	4822      	ldr	r0, [pc, #136]	@ (8002718 <HAL_SPI_MspInit+0x1a0>)
 8002690:	f001 f998 	bl	80039c4 <HAL_GPIO_Init>
}
 8002694:	e031      	b.n	80026fa <HAL_SPI_MspInit+0x182>
  else if(spiHandle->Instance==SPI3)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a20      	ldr	r2, [pc, #128]	@ (800271c <HAL_SPI_MspInit+0x1a4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d12c      	bne.n	80026fa <HAL_SPI_MspInit+0x182>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026a0:	2300      	movs	r3, #0
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	4b18      	ldr	r3, [pc, #96]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	4a17      	ldr	r2, [pc, #92]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80026aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80026b0:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80026b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026b8:	60fb      	str	r3, [r7, #12]
 80026ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026bc:	2300      	movs	r3, #0
 80026be:	60bb      	str	r3, [r7, #8]
 80026c0:	4b11      	ldr	r3, [pc, #68]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80026c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c4:	4a10      	ldr	r2, [pc, #64]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80026c6:	f043 0304 	orr.w	r3, r3, #4
 80026ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80026cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002708 <HAL_SPI_MspInit+0x190>)
 80026ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80026d8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80026dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026de:	2302      	movs	r3, #2
 80026e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e6:	2303      	movs	r3, #3
 80026e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026ea:	2306      	movs	r3, #6
 80026ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026f2:	4619      	mov	r1, r3
 80026f4:	4807      	ldr	r0, [pc, #28]	@ (8002714 <HAL_SPI_MspInit+0x19c>)
 80026f6:	f001 f965 	bl	80039c4 <HAL_GPIO_Init>
}
 80026fa:	bf00      	nop
 80026fc:	3738      	adds	r7, #56	@ 0x38
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40013000 	.word	0x40013000
 8002708:	40023800 	.word	0x40023800
 800270c:	40020000 	.word	0x40020000
 8002710:	40003800 	.word	0x40003800
 8002714:	40020800 	.word	0x40020800
 8002718:	40020400 	.word	0x40020400
 800271c:	40003c00 	.word	0x40003c00

08002720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	607b      	str	r3, [r7, #4]
 800272a:	4b10      	ldr	r3, [pc, #64]	@ (800276c <HAL_MspInit+0x4c>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272e:	4a0f      	ldr	r2, [pc, #60]	@ (800276c <HAL_MspInit+0x4c>)
 8002730:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002734:	6453      	str	r3, [r2, #68]	@ 0x44
 8002736:	4b0d      	ldr	r3, [pc, #52]	@ (800276c <HAL_MspInit+0x4c>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800273e:	607b      	str	r3, [r7, #4]
 8002740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	603b      	str	r3, [r7, #0]
 8002746:	4b09      	ldr	r3, [pc, #36]	@ (800276c <HAL_MspInit+0x4c>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	4a08      	ldr	r2, [pc, #32]	@ (800276c <HAL_MspInit+0x4c>)
 800274c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002750:	6413      	str	r3, [r2, #64]	@ 0x40
 8002752:	4b06      	ldr	r3, [pc, #24]	@ (800276c <HAL_MspInit+0x4c>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800275a:	603b      	str	r3, [r7, #0]
 800275c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800275e:	2007      	movs	r0, #7
 8002760:	f001 f8ee 	bl	8003940 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002764:	bf00      	nop
 8002766:	3708      	adds	r7, #8
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	40023800 	.word	0x40023800

08002770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002774:	bf00      	nop
 8002776:	e7fd      	b.n	8002774 <NMI_Handler+0x4>

08002778 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800277c:	bf00      	nop
 800277e:	e7fd      	b.n	800277c <HardFault_Handler+0x4>

08002780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002784:	bf00      	nop
 8002786:	e7fd      	b.n	8002784 <MemManage_Handler+0x4>

08002788 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800278c:	bf00      	nop
 800278e:	e7fd      	b.n	800278c <BusFault_Handler+0x4>

08002790 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002794:	bf00      	nop
 8002796:	e7fd      	b.n	8002794 <UsageFault_Handler+0x4>

08002798 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027aa:	bf00      	nop
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027c6:	f000 fba7 	bl	8002f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}

080027ce <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80027d2:	2001      	movs	r0, #1
 80027d4:	f001 fac6 	bl	8003d64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80027d8:	bf00      	nop
 80027da:	bd80      	pop	{r7, pc}

080027dc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80027e0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80027e4:	f001 fabe 	bl	8003d64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  RPM_COUNTER ++;
 80027e8:	4b03      	ldr	r3, [pc, #12]	@ (80027f8 <EXTI9_5_IRQHandler+0x1c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3301      	adds	r3, #1
 80027ee:	4a02      	ldr	r2, [pc, #8]	@ (80027f8 <EXTI9_5_IRQHandler+0x1c>)
 80027f0:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000470 	.word	0x20000470

080027fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002800:	4802      	ldr	r0, [pc, #8]	@ (800280c <TIM6_DAC_IRQHandler+0x10>)
 8002802:	f003 f8bd 	bl	8005980 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	20000478 	.word	0x20000478

08002810 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  return 1;
 8002814:	2301      	movs	r3, #1
}
 8002816:	4618      	mov	r0, r3
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <_kill>:

int _kill(int pid, int sig)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800282a:	f005 fb77 	bl	8007f1c <__errno>
 800282e:	4603      	mov	r3, r0
 8002830:	2216      	movs	r2, #22
 8002832:	601a      	str	r2, [r3, #0]
  return -1;
 8002834:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002838:	4618      	mov	r0, r3
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <_exit>:

void _exit (int status)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002848:	f04f 31ff 	mov.w	r1, #4294967295
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f7ff ffe7 	bl	8002820 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002852:	bf00      	nop
 8002854:	e7fd      	b.n	8002852 <_exit+0x12>

08002856 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b086      	sub	sp, #24
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
 8002866:	e00a      	b.n	800287e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002868:	f3af 8000 	nop.w
 800286c:	4601      	mov	r1, r0
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	1c5a      	adds	r2, r3, #1
 8002872:	60ba      	str	r2, [r7, #8]
 8002874:	b2ca      	uxtb	r2, r1
 8002876:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	3301      	adds	r3, #1
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	429a      	cmp	r2, r3
 8002884:	dbf0      	blt.n	8002868 <_read+0x12>
  }

  return len;
 8002886:	687b      	ldr	r3, [r7, #4]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	e009      	b.n	80028b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	1c5a      	adds	r2, r3, #1
 80028a6:	60ba      	str	r2, [r7, #8]
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	3301      	adds	r3, #1
 80028b4:	617b      	str	r3, [r7, #20]
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	dbf1      	blt.n	80028a2 <_write+0x12>
  }
  return len;
 80028be:	687b      	ldr	r3, [r7, #4]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <_close>:

int _close(int file)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028f0:	605a      	str	r2, [r3, #4]
  return 0;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <_isatty>:

int _isatty(int file)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002908:	2301      	movs	r3, #1
}
 800290a:	4618      	mov	r0, r3
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002916:	b480      	push	{r7}
 8002918:	b085      	sub	sp, #20
 800291a:	af00      	add	r7, sp, #0
 800291c:	60f8      	str	r0, [r7, #12]
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b086      	sub	sp, #24
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002938:	4a14      	ldr	r2, [pc, #80]	@ (800298c <_sbrk+0x5c>)
 800293a:	4b15      	ldr	r3, [pc, #84]	@ (8002990 <_sbrk+0x60>)
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002944:	4b13      	ldr	r3, [pc, #76]	@ (8002994 <_sbrk+0x64>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d102      	bne.n	8002952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800294c:	4b11      	ldr	r3, [pc, #68]	@ (8002994 <_sbrk+0x64>)
 800294e:	4a12      	ldr	r2, [pc, #72]	@ (8002998 <_sbrk+0x68>)
 8002950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002952:	4b10      	ldr	r3, [pc, #64]	@ (8002994 <_sbrk+0x64>)
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4413      	add	r3, r2
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	429a      	cmp	r2, r3
 800295e:	d207      	bcs.n	8002970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002960:	f005 fadc 	bl	8007f1c <__errno>
 8002964:	4603      	mov	r3, r0
 8002966:	220c      	movs	r2, #12
 8002968:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800296a:	f04f 33ff 	mov.w	r3, #4294967295
 800296e:	e009      	b.n	8002984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002970:	4b08      	ldr	r3, [pc, #32]	@ (8002994 <_sbrk+0x64>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002976:	4b07      	ldr	r3, [pc, #28]	@ (8002994 <_sbrk+0x64>)
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4413      	add	r3, r2
 800297e:	4a05      	ldr	r2, [pc, #20]	@ (8002994 <_sbrk+0x64>)
 8002980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002982:	68fb      	ldr	r3, [r7, #12]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3718      	adds	r7, #24
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20020000 	.word	0x20020000
 8002990:	00000400 	.word	0x00000400
 8002994:	20000474 	.word	0x20000474
 8002998:	200006e8 	.word	0x200006e8

0800299c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029a0:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <SystemInit+0x20>)
 80029a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029a6:	4a05      	ldr	r2, [pc, #20]	@ (80029bc <SystemInit+0x20>)
 80029a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029b0:	bf00      	nop
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	e000ed00 	.word	0xe000ed00

080029c0 <MX_TIM6_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim11;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029c6:	463b      	mov	r3, r7
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80029ce:	4b15      	ldr	r3, [pc, #84]	@ (8002a24 <MX_TIM6_Init+0x64>)
 80029d0:	4a15      	ldr	r2, [pc, #84]	@ (8002a28 <MX_TIM6_Init+0x68>)
 80029d2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 80029d4:	4b13      	ldr	r3, [pc, #76]	@ (8002a24 <MX_TIM6_Init+0x64>)
 80029d6:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80029da:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029dc:	4b11      	ldr	r3, [pc, #68]	@ (8002a24 <MX_TIM6_Init+0x64>)
 80029de:	2200      	movs	r2, #0
 80029e0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 80029e2:	4b10      	ldr	r3, [pc, #64]	@ (8002a24 <MX_TIM6_Init+0x64>)
 80029e4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80029e8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002a24 <MX_TIM6_Init+0x64>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80029f0:	480c      	ldr	r0, [pc, #48]	@ (8002a24 <MX_TIM6_Init+0x64>)
 80029f2:	f002 fc45 	bl	8005280 <HAL_TIM_Base_Init>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80029fc:	f7ff fd14 	bl	8002428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a00:	2300      	movs	r3, #0
 8002a02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a04:	2300      	movs	r3, #0
 8002a06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002a08:	463b      	mov	r3, r7
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4805      	ldr	r0, [pc, #20]	@ (8002a24 <MX_TIM6_Init+0x64>)
 8002a0e:	f003 ff6f 	bl	80068f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002a18:	f7ff fd06 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	20000478 	.word	0x20000478
 8002a28:	40001000 	.word	0x40001000

08002a2c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08c      	sub	sp, #48	@ 0x30
 8002a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002a32:	f107 031c 	add.w	r3, r7, #28
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	605a      	str	r2, [r3, #4]
 8002a3c:	609a      	str	r2, [r3, #8]
 8002a3e:	60da      	str	r2, [r3, #12]
 8002a40:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a42:	f107 0314 	add.w	r3, r7, #20
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002a4c:	1d3b      	adds	r3, r7, #4
 8002a4e:	2200      	movs	r2, #0
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	605a      	str	r2, [r3, #4]
 8002a54:	609a      	str	r2, [r3, #8]
 8002a56:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002a58:	4b34      	ldr	r3, [pc, #208]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a5a:	4a35      	ldr	r2, [pc, #212]	@ (8002b30 <MX_TIM8_Init+0x104>)
 8002a5c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 80;
 8002a5e:	4b33      	ldr	r3, [pc, #204]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a60:	2250      	movs	r2, #80	@ 0x50
 8002a62:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a64:	4b31      	ldr	r3, [pc, #196]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002a6a:	4b30      	ldr	r3, [pc, #192]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a70:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a72:	4b2e      	ldr	r3, [pc, #184]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002a78:	4b2c      	ldr	r3, [pc, #176]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002a84:	4829      	ldr	r0, [pc, #164]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a86:	f002 fbfb 	bl	8005280 <HAL_TIM_Base_Init>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_TIM8_Init+0x68>
  {
    Error_Handler();
 8002a90:	f7ff fcca 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8002a94:	4825      	ldr	r0, [pc, #148]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002a96:	f002 fe3d 	bl	8005714 <HAL_TIM_IC_Init>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8002aa0:	f7ff fcc2 	bl	8002428 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002aa4:	2304      	movs	r3, #4
 8002aa6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8002aa8:	2360      	movs	r3, #96	@ 0x60
 8002aaa:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002aac:	230a      	movs	r3, #10
 8002aae:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8002ab4:	f107 031c 	add.w	r3, r7, #28
 8002ab8:	4619      	mov	r1, r3
 8002aba:	481c      	ldr	r0, [pc, #112]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002abc:	f003 f9ae 	bl	8005e1c <HAL_TIM_SlaveConfigSynchro>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8002ac6:	f7ff fcaf 	bl	8002428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aca:	2300      	movs	r3, #0
 8002acc:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002ad2:	f107 0314 	add.w	r3, r7, #20
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4814      	ldr	r0, [pc, #80]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002ada:	f003 ff09 	bl	80068f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8002ae4:	f7ff fca0 	bl	8002428 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002ae8:	230a      	movs	r3, #10
 8002aea:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002aec:	2301      	movs	r3, #1
 8002aee:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002af0:	2300      	movs	r3, #0
 8002af2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002af4:	2300      	movs	r3, #0
 8002af6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002af8:	1d3b      	adds	r3, r7, #4
 8002afa:	2200      	movs	r2, #0
 8002afc:	4619      	mov	r1, r3
 8002afe:	480b      	ldr	r0, [pc, #44]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002b00:	f003 f82e 	bl	8005b60 <HAL_TIM_IC_ConfigChannel>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <MX_TIM8_Init+0xe2>
  {
    Error_Handler();
 8002b0a:	f7ff fc8d 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002b0e:	1d3b      	adds	r3, r7, #4
 8002b10:	2204      	movs	r2, #4
 8002b12:	4619      	mov	r1, r3
 8002b14:	4805      	ldr	r0, [pc, #20]	@ (8002b2c <MX_TIM8_Init+0x100>)
 8002b16:	f003 f823 	bl	8005b60 <HAL_TIM_IC_ConfigChannel>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002b20:	f7ff fc82 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002b24:	bf00      	nop
 8002b26:	3730      	adds	r7, #48	@ 0x30
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	200004c0 	.word	0x200004c0
 8002b30:	40010400 	.word	0x40010400

08002b34 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b088      	sub	sp, #32
 8002b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b3a:	1d3b      	adds	r3, r7, #4
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	60da      	str	r2, [r3, #12]
 8002b46:	611a      	str	r2, [r3, #16]
 8002b48:	615a      	str	r2, [r3, #20]
 8002b4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002b4e:	4a1f      	ldr	r2, [pc, #124]	@ (8002bcc <MX_TIM11_Init+0x98>)
 8002b50:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 199;
 8002b52:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002b54:	22c7      	movs	r2, #199	@ 0xc7
 8002b56:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b58:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 39999;
 8002b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002b60:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8002b64:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b66:	4b18      	ldr	r3, [pc, #96]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b6c:	4b16      	ldr	r3, [pc, #88]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002b72:	4815      	ldr	r0, [pc, #84]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002b74:	f002 fb84 	bl	8005280 <HAL_TIM_Base_Init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002b7e:	f7ff fc53 	bl	8002428 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8002b82:	4811      	ldr	r0, [pc, #68]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002b84:	f002 fca4 	bl	80054d0 <HAL_TIM_PWM_Init>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002b8e:	f7ff fc4b 	bl	8002428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b92:	2360      	movs	r3, #96	@ 0x60
 8002b94:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ba2:	1d3b      	adds	r3, r7, #4
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	4807      	ldr	r0, [pc, #28]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002baa:	f003 f875 	bl	8005c98 <HAL_TIM_PWM_ConfigChannel>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8002bb4:	f7ff fc38 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8002bb8:	4803      	ldr	r0, [pc, #12]	@ (8002bc8 <MX_TIM11_Init+0x94>)
 8002bba:	f000 f885 	bl	8002cc8 <HAL_TIM_MspPostInit>

}
 8002bbe:	bf00      	nop
 8002bc0:	3720      	adds	r7, #32
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	20000508 	.word	0x20000508
 8002bcc:	40014800 	.word	0x40014800

08002bd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08c      	sub	sp, #48	@ 0x30
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 031c 	add.w	r3, r7, #28
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM6)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a31      	ldr	r2, [pc, #196]	@ (8002cb4 <HAL_TIM_Base_MspInit+0xe4>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d116      	bne.n	8002c20 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61bb      	str	r3, [r7, #24]
 8002bf6:	4b30      	ldr	r3, [pc, #192]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	4a2f      	ldr	r2, [pc, #188]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002bfc:	f043 0310 	orr.w	r3, r3, #16
 8002c00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c02:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c06:	f003 0310 	and.w	r3, r3, #16
 8002c0a:	61bb      	str	r3, [r7, #24]
 8002c0c:	69bb      	ldr	r3, [r7, #24]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2100      	movs	r1, #0
 8002c12:	2036      	movs	r0, #54	@ 0x36
 8002c14:	f000 fe9f 	bl	8003956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c18:	2036      	movs	r0, #54	@ 0x36
 8002c1a:	f000 feb8 	bl	800398e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002c1e:	e044      	b.n	8002caa <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM8)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a25      	ldr	r2, [pc, #148]	@ (8002cbc <HAL_TIM_Base_MspInit+0xec>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d12c      	bne.n	8002c84 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	617b      	str	r3, [r7, #20]
 8002c2e:	4b22      	ldr	r3, [pc, #136]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c32:	4a21      	ldr	r2, [pc, #132]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c34:	f043 0302 	orr.w	r3, r3, #2
 8002c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c3a:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	617b      	str	r3, [r7, #20]
 8002c44:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c50:	f043 0304 	orr.w	r3, r3, #4
 8002c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c56:	4b18      	ldr	r3, [pc, #96]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002c62:	23c0      	movs	r3, #192	@ 0xc0
 8002c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c66:	2302      	movs	r3, #2
 8002c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002c72:	2303      	movs	r3, #3
 8002c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c76:	f107 031c 	add.w	r3, r7, #28
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4810      	ldr	r0, [pc, #64]	@ (8002cc0 <HAL_TIM_Base_MspInit+0xf0>)
 8002c7e:	f000 fea1 	bl	80039c4 <HAL_GPIO_Init>
}
 8002c82:	e012      	b.n	8002caa <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM11)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a0e      	ldr	r2, [pc, #56]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xf4>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d10d      	bne.n	8002caa <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	4b09      	ldr	r3, [pc, #36]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c96:	4a08      	ldr	r2, [pc, #32]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c9e:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <HAL_TIM_Base_MspInit+0xe8>)
 8002ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ca6:	60fb      	str	r3, [r7, #12]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
}
 8002caa:	bf00      	nop
 8002cac:	3730      	adds	r7, #48	@ 0x30
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40001000 	.word	0x40001000
 8002cb8:	40023800 	.word	0x40023800
 8002cbc:	40010400 	.word	0x40010400
 8002cc0:	40020800 	.word	0x40020800
 8002cc4:	40014800 	.word	0x40014800

08002cc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b088      	sub	sp, #32
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd0:	f107 030c 	add.w	r3, r7, #12
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
 8002cde:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM11)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a12      	ldr	r2, [pc, #72]	@ (8002d30 <HAL_TIM_MspPostInit+0x68>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d11e      	bne.n	8002d28 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM11_MspPostInit 0 */

  /* USER CODE END TIM11_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	4b11      	ldr	r3, [pc, #68]	@ (8002d34 <HAL_TIM_MspPostInit+0x6c>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf2:	4a10      	ldr	r2, [pc, #64]	@ (8002d34 <HAL_TIM_MspPostInit+0x6c>)
 8002cf4:	f043 0302 	orr.w	r3, r3, #2
 8002cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002d34 <HAL_TIM_MspPostInit+0x6c>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	60bb      	str	r3, [r7, #8]
 8002d04:	68bb      	ldr	r3, [r7, #8]
    /**TIM11 GPIO Configuration
    PB9     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d1c:	f107 030c 	add.w	r3, r7, #12
 8002d20:	4619      	mov	r1, r3
 8002d22:	4805      	ldr	r0, [pc, #20]	@ (8002d38 <HAL_TIM_MspPostInit+0x70>)
 8002d24:	f000 fe4e 	bl	80039c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8002d28:	bf00      	nop
 8002d2a:	3720      	adds	r7, #32
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40014800 	.word	0x40014800
 8002d34:	40023800 	.word	0x40023800
 8002d38:	40020400 	.word	0x40020400

08002d3c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d40:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d42:	4a12      	ldr	r2, [pc, #72]	@ (8002d8c <MX_USART2_UART_Init+0x50>)
 8002d44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d46:	4b10      	ldr	r3, [pc, #64]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d54:	4b0c      	ldr	r3, [pc, #48]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d60:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d62:	220c      	movs	r2, #12
 8002d64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d66:	4b08      	ldr	r3, [pc, #32]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d6c:	4b06      	ldr	r3, [pc, #24]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d72:	4805      	ldr	r0, [pc, #20]	@ (8002d88 <MX_USART2_UART_Init+0x4c>)
 8002d74:	f003 fe4c 	bl	8006a10 <HAL_UART_Init>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d7e:	f7ff fb53 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20000550 	.word	0x20000550
 8002d8c:	40004400 	.word	0x40004400

08002d90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08a      	sub	sp, #40	@ 0x28
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d98:	f107 0314 	add.w	r3, r7, #20
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	60da      	str	r2, [r3, #12]
 8002da6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a19      	ldr	r2, [pc, #100]	@ (8002e14 <HAL_UART_MspInit+0x84>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d12b      	bne.n	8002e0a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	613b      	str	r3, [r7, #16]
 8002db6:	4b18      	ldr	r3, [pc, #96]	@ (8002e18 <HAL_UART_MspInit+0x88>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dba:	4a17      	ldr	r2, [pc, #92]	@ (8002e18 <HAL_UART_MspInit+0x88>)
 8002dbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dc2:	4b15      	ldr	r3, [pc, #84]	@ (8002e18 <HAL_UART_MspInit+0x88>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	4b11      	ldr	r3, [pc, #68]	@ (8002e18 <HAL_UART_MspInit+0x88>)
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd6:	4a10      	ldr	r2, [pc, #64]	@ (8002e18 <HAL_UART_MspInit+0x88>)
 8002dd8:	f043 0301 	orr.w	r3, r3, #1
 8002ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dde:	4b0e      	ldr	r3, [pc, #56]	@ (8002e18 <HAL_UART_MspInit+0x88>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002dea:	230c      	movs	r3, #12
 8002dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dee:	2302      	movs	r3, #2
 8002df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df6:	2303      	movs	r3, #3
 8002df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dfa:	2307      	movs	r3, #7
 8002dfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfe:	f107 0314 	add.w	r3, r7, #20
 8002e02:	4619      	mov	r1, r3
 8002e04:	4805      	ldr	r0, [pc, #20]	@ (8002e1c <HAL_UART_MspInit+0x8c>)
 8002e06:	f000 fddd 	bl	80039c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	3728      	adds	r7, #40	@ 0x28
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	40004400 	.word	0x40004400
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	40020000 	.word	0x40020000

08002e20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e58 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002e24:	f7ff fdba 	bl	800299c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e28:	480c      	ldr	r0, [pc, #48]	@ (8002e5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e2a:	490d      	ldr	r1, [pc, #52]	@ (8002e60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e30:	e002      	b.n	8002e38 <LoopCopyDataInit>

08002e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e36:	3304      	adds	r3, #4

08002e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e3c:	d3f9      	bcc.n	8002e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e40:	4c0a      	ldr	r4, [pc, #40]	@ (8002e6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e44:	e001      	b.n	8002e4a <LoopFillZerobss>

08002e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e48:	3204      	adds	r2, #4

08002e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e4c:	d3fb      	bcc.n	8002e46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e4e:	f005 f86b 	bl	8007f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e52:	f7fe ffd3 	bl	8001dfc <main>
  bx  lr    
 8002e56:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e60:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002e64:	0800a428 	.word	0x0800a428
  ldr r2, =_sbss
 8002e68:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002e6c:	200006e8 	.word	0x200006e8

08002e70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e70:	e7fe      	b.n	8002e70 <ADC_IRQHandler>
	...

08002e74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e78:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb4 <HAL_Init+0x40>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb4 <HAL_Init+0x40>)
 8002e7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e84:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb4 <HAL_Init+0x40>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb4 <HAL_Init+0x40>)
 8002e8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e90:	4b08      	ldr	r3, [pc, #32]	@ (8002eb4 <HAL_Init+0x40>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a07      	ldr	r2, [pc, #28]	@ (8002eb4 <HAL_Init+0x40>)
 8002e96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e9c:	2003      	movs	r0, #3
 8002e9e:	f000 fd4f 	bl	8003940 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ea2:	2000      	movs	r0, #0
 8002ea4:	f000 f808 	bl	8002eb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ea8:	f7ff fc3a 	bl	8002720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40023c00 	.word	0x40023c00

08002eb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ec0:	4b12      	ldr	r3, [pc, #72]	@ (8002f0c <HAL_InitTick+0x54>)
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	4b12      	ldr	r3, [pc, #72]	@ (8002f10 <HAL_InitTick+0x58>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	4619      	mov	r1, r3
 8002eca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ece:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f000 fd67 	bl	80039aa <HAL_SYSTICK_Config>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e00e      	b.n	8002f04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b0f      	cmp	r3, #15
 8002eea:	d80a      	bhi.n	8002f02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eec:	2200      	movs	r2, #0
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef4:	f000 fd2f 	bl	8003956 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ef8:	4a06      	ldr	r2, [pc, #24]	@ (8002f14 <HAL_InitTick+0x5c>)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
 8002f00:	e000      	b.n	8002f04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	20000014 	.word	0x20000014
 8002f10:	2000001c 	.word	0x2000001c
 8002f14:	20000018 	.word	0x20000018

08002f18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f1c:	4b06      	ldr	r3, [pc, #24]	@ (8002f38 <HAL_IncTick+0x20>)
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	461a      	mov	r2, r3
 8002f22:	4b06      	ldr	r3, [pc, #24]	@ (8002f3c <HAL_IncTick+0x24>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4413      	add	r3, r2
 8002f28:	4a04      	ldr	r2, [pc, #16]	@ (8002f3c <HAL_IncTick+0x24>)
 8002f2a:	6013      	str	r3, [r2, #0]
}
 8002f2c:	bf00      	nop
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	2000001c 	.word	0x2000001c
 8002f3c:	20000598 	.word	0x20000598

08002f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  return uwTick;
 8002f44:	4b03      	ldr	r3, [pc, #12]	@ (8002f54 <HAL_GetTick+0x14>)
 8002f46:	681b      	ldr	r3, [r3, #0]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	20000598 	.word	0x20000598

08002f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f60:	f7ff ffee 	bl	8002f40 <HAL_GetTick>
 8002f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f70:	d005      	beq.n	8002f7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f72:	4b0a      	ldr	r3, [pc, #40]	@ (8002f9c <HAL_Delay+0x44>)
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f7e:	bf00      	nop
 8002f80:	f7ff ffde 	bl	8002f40 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d8f7      	bhi.n	8002f80 <HAL_Delay+0x28>
  {
  }
}
 8002f90:	bf00      	nop
 8002f92:	bf00      	nop
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	2000001c 	.word	0x2000001c

08002fa0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e033      	b.n	800301e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d109      	bne.n	8002fd2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7fe fde2 	bl	8001b88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	f003 0310 	and.w	r3, r3, #16
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d118      	bne.n	8003010 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002fe6:	f023 0302 	bic.w	r3, r3, #2
 8002fea:	f043 0202 	orr.w	r2, r3, #2
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 fad8 	bl	80035a8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003002:	f023 0303 	bic.w	r3, r3, #3
 8003006:	f043 0201 	orr.w	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	641a      	str	r2, [r3, #64]	@ 0x40
 800300e:	e001      	b.n	8003014 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800301c:	7bfb      	ldrb	r3, [r7, #15]
}
 800301e:	4618      	mov	r0, r3
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
	...

08003028 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003030:	2300      	movs	r3, #0
 8003032:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800303a:	2b01      	cmp	r3, #1
 800303c:	d101      	bne.n	8003042 <HAL_ADC_Start+0x1a>
 800303e:	2302      	movs	r3, #2
 8003040:	e0b2      	b.n	80031a8 <HAL_ADC_Start+0x180>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b01      	cmp	r3, #1
 8003056:	d018      	beq.n	800308a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f042 0201 	orr.w	r2, r2, #1
 8003066:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003068:	4b52      	ldr	r3, [pc, #328]	@ (80031b4 <HAL_ADC_Start+0x18c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a52      	ldr	r2, [pc, #328]	@ (80031b8 <HAL_ADC_Start+0x190>)
 800306e:	fba2 2303 	umull	r2, r3, r2, r3
 8003072:	0c9a      	lsrs	r2, r3, #18
 8003074:	4613      	mov	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4413      	add	r3, r2
 800307a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800307c:	e002      	b.n	8003084 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	3b01      	subs	r3, #1
 8003082:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1f9      	bne.n	800307e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b01      	cmp	r3, #1
 8003096:	d17a      	bne.n	800318e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80030a0:	f023 0301 	bic.w	r3, r3, #1
 80030a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d007      	beq.n	80030ca <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030be:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030c2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030d6:	d106      	bne.n	80030e6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030dc:	f023 0206 	bic.w	r2, r3, #6
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	645a      	str	r2, [r3, #68]	@ 0x44
 80030e4:	e002      	b.n	80030ec <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030f4:	4b31      	ldr	r3, [pc, #196]	@ (80031bc <HAL_ADC_Start+0x194>)
 80030f6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003100:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f003 031f 	and.w	r3, r3, #31
 800310a:	2b00      	cmp	r3, #0
 800310c:	d12a      	bne.n	8003164 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a2b      	ldr	r2, [pc, #172]	@ (80031c0 <HAL_ADC_Start+0x198>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d015      	beq.n	8003144 <HAL_ADC_Start+0x11c>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a29      	ldr	r2, [pc, #164]	@ (80031c4 <HAL_ADC_Start+0x19c>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d105      	bne.n	800312e <HAL_ADC_Start+0x106>
 8003122:	4b26      	ldr	r3, [pc, #152]	@ (80031bc <HAL_ADC_Start+0x194>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f003 031f 	and.w	r3, r3, #31
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00a      	beq.n	8003144 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a25      	ldr	r2, [pc, #148]	@ (80031c8 <HAL_ADC_Start+0x1a0>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d136      	bne.n	80031a6 <HAL_ADC_Start+0x17e>
 8003138:	4b20      	ldr	r3, [pc, #128]	@ (80031bc <HAL_ADC_Start+0x194>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	d130      	bne.n	80031a6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d129      	bne.n	80031a6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003160:	609a      	str	r2, [r3, #8]
 8003162:	e020      	b.n	80031a6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a15      	ldr	r2, [pc, #84]	@ (80031c0 <HAL_ADC_Start+0x198>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d11b      	bne.n	80031a6 <HAL_ADC_Start+0x17e>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d114      	bne.n	80031a6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800318a:	609a      	str	r2, [r3, #8]
 800318c:	e00b      	b.n	80031a6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	f043 0210 	orr.w	r2, r3, #16
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	f043 0201 	orr.w	r2, r3, #1
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3714      	adds	r7, #20
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr
 80031b4:	20000014 	.word	0x20000014
 80031b8:	431bde83 	.word	0x431bde83
 80031bc:	40012300 	.word	0x40012300
 80031c0:	40012000 	.word	0x40012000
 80031c4:	40012100 	.word	0x40012100
 80031c8:	40012200 	.word	0x40012200

080031cc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_ADC_Stop+0x16>
 80031de:	2302      	movs	r3, #2
 80031e0:	e021      	b.n	8003226 <HAL_ADC_Stop+0x5a>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	2b00      	cmp	r3, #0
 8003206:	d109      	bne.n	800321c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003210:	f023 0301 	bic.w	r3, r3, #1
 8003214:	f043 0201 	orr.w	r2, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr

08003232 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b084      	sub	sp, #16
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
 800323a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800324a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800324e:	d113      	bne.n	8003278 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800325a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800325e:	d10b      	bne.n	8003278 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003264:	f043 0220 	orr.w	r2, r3, #32
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e063      	b.n	8003340 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003278:	f7ff fe62 	bl	8002f40 <HAL_GetTick>
 800327c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800327e:	e021      	b.n	80032c4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003286:	d01d      	beq.n	80032c4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d007      	beq.n	800329e <HAL_ADC_PollForConversion+0x6c>
 800328e:	f7ff fe57 	bl	8002f40 <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	429a      	cmp	r2, r3
 800329c:	d212      	bcs.n	80032c4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d00b      	beq.n	80032c4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b0:	f043 0204 	orr.w	r2, r3, #4
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e03d      	b.n	8003340 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d1d6      	bne.n	8003280 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f06f 0212 	mvn.w	r2, #18
 80032da:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d123      	bne.n	800333e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d11f      	bne.n	800333e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003304:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003308:	2b00      	cmp	r3, #0
 800330a:	d006      	beq.n	800331a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003316:	2b00      	cmp	r3, #0
 8003318:	d111      	bne.n	800333e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d105      	bne.n	800333e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	f043 0201 	orr.w	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003356:	4618      	mov	r0, r3
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
	...

08003364 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800336e:	2300      	movs	r3, #0
 8003370:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_ADC_ConfigChannel+0x1c>
 800337c:	2302      	movs	r3, #2
 800337e:	e105      	b.n	800358c <HAL_ADC_ConfigChannel+0x228>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2b09      	cmp	r3, #9
 800338e:	d925      	bls.n	80033dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68d9      	ldr	r1, [r3, #12]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	b29b      	uxth	r3, r3
 800339c:	461a      	mov	r2, r3
 800339e:	4613      	mov	r3, r2
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	4413      	add	r3, r2
 80033a4:	3b1e      	subs	r3, #30
 80033a6:	2207      	movs	r2, #7
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43da      	mvns	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	400a      	ands	r2, r1
 80033b4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68d9      	ldr	r1, [r3, #12]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	4618      	mov	r0, r3
 80033c8:	4603      	mov	r3, r0
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	4403      	add	r3, r0
 80033ce:	3b1e      	subs	r3, #30
 80033d0:	409a      	lsls	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	60da      	str	r2, [r3, #12]
 80033da:	e022      	b.n	8003422 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6919      	ldr	r1, [r3, #16]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	461a      	mov	r2, r3
 80033ea:	4613      	mov	r3, r2
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	4413      	add	r3, r2
 80033f0:	2207      	movs	r2, #7
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	43da      	mvns	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	400a      	ands	r2, r1
 80033fe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6919      	ldr	r1, [r3, #16]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	b29b      	uxth	r3, r3
 8003410:	4618      	mov	r0, r3
 8003412:	4603      	mov	r3, r0
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	4403      	add	r3, r0
 8003418:	409a      	lsls	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b06      	cmp	r3, #6
 8003428:	d824      	bhi.n	8003474 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	3b05      	subs	r3, #5
 800343c:	221f      	movs	r2, #31
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43da      	mvns	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	400a      	ands	r2, r1
 800344a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	b29b      	uxth	r3, r3
 8003458:	4618      	mov	r0, r3
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	4613      	mov	r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	4413      	add	r3, r2
 8003464:	3b05      	subs	r3, #5
 8003466:	fa00 f203 	lsl.w	r2, r0, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	635a      	str	r2, [r3, #52]	@ 0x34
 8003472:	e04c      	b.n	800350e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	2b0c      	cmp	r3, #12
 800347a:	d824      	bhi.n	80034c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685a      	ldr	r2, [r3, #4]
 8003486:	4613      	mov	r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	4413      	add	r3, r2
 800348c:	3b23      	subs	r3, #35	@ 0x23
 800348e:	221f      	movs	r2, #31
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	43da      	mvns	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	400a      	ands	r2, r1
 800349c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	4618      	mov	r0, r3
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685a      	ldr	r2, [r3, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4413      	add	r3, r2
 80034b6:	3b23      	subs	r3, #35	@ 0x23
 80034b8:	fa00 f203 	lsl.w	r2, r0, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80034c4:	e023      	b.n	800350e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	3b41      	subs	r3, #65	@ 0x41
 80034d8:	221f      	movs	r2, #31
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43da      	mvns	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	400a      	ands	r2, r1
 80034e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	4618      	mov	r0, r3
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	4613      	mov	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	3b41      	subs	r3, #65	@ 0x41
 8003502:	fa00 f203 	lsl.w	r2, r0, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800350e:	4b22      	ldr	r3, [pc, #136]	@ (8003598 <HAL_ADC_ConfigChannel+0x234>)
 8003510:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a21      	ldr	r2, [pc, #132]	@ (800359c <HAL_ADC_ConfigChannel+0x238>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d109      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x1cc>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2b12      	cmp	r3, #18
 8003522:	d105      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a19      	ldr	r2, [pc, #100]	@ (800359c <HAL_ADC_ConfigChannel+0x238>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d123      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x21e>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b10      	cmp	r3, #16
 8003540:	d003      	beq.n	800354a <HAL_ADC_ConfigChannel+0x1e6>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2b11      	cmp	r3, #17
 8003548:	d11b      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b10      	cmp	r3, #16
 800355c:	d111      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800355e:	4b10      	ldr	r3, [pc, #64]	@ (80035a0 <HAL_ADC_ConfigChannel+0x23c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a10      	ldr	r2, [pc, #64]	@ (80035a4 <HAL_ADC_ConfigChannel+0x240>)
 8003564:	fba2 2303 	umull	r2, r3, r2, r3
 8003568:	0c9a      	lsrs	r2, r3, #18
 800356a:	4613      	mov	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	4413      	add	r3, r2
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003574:	e002      	b.n	800357c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	3b01      	subs	r3, #1
 800357a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f9      	bne.n	8003576 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3714      	adds	r7, #20
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	40012300 	.word	0x40012300
 800359c:	40012000 	.word	0x40012000
 80035a0:	20000014 	.word	0x20000014
 80035a4:	431bde83 	.word	0x431bde83

080035a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035b0:	4b79      	ldr	r3, [pc, #484]	@ (8003798 <ADC_Init+0x1f0>)
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	431a      	orrs	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6859      	ldr	r1, [r3, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	021a      	lsls	r2, r3, #8
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003600:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6859      	ldr	r1, [r3, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	430a      	orrs	r2, r1
 8003612:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689a      	ldr	r2, [r3, #8]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003622:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	6899      	ldr	r1, [r3, #8]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68da      	ldr	r2, [r3, #12]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363a:	4a58      	ldr	r2, [pc, #352]	@ (800379c <ADC_Init+0x1f4>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d022      	beq.n	8003686 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800364e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6899      	ldr	r1, [r3, #8]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003670:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6899      	ldr	r1, [r3, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	430a      	orrs	r2, r1
 8003682:	609a      	str	r2, [r3, #8]
 8003684:	e00f      	b.n	80036a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003694:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80036a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f022 0202 	bic.w	r2, r2, #2
 80036b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6899      	ldr	r1, [r3, #8]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	7e1b      	ldrb	r3, [r3, #24]
 80036c0:	005a      	lsls	r2, r3, #1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d01b      	beq.n	800370c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	685a      	ldr	r2, [r3, #4]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80036f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6859      	ldr	r1, [r3, #4]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fe:	3b01      	subs	r3, #1
 8003700:	035a      	lsls	r2, r3, #13
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	430a      	orrs	r2, r1
 8003708:	605a      	str	r2, [r3, #4]
 800370a:	e007      	b.n	800371c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	685a      	ldr	r2, [r3, #4]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800371a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800372a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	3b01      	subs	r3, #1
 8003738:	051a      	lsls	r2, r3, #20
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	430a      	orrs	r2, r1
 8003740:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689a      	ldr	r2, [r3, #8]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003750:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6899      	ldr	r1, [r3, #8]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800375e:	025a      	lsls	r2, r3, #9
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	430a      	orrs	r2, r1
 8003766:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003776:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6899      	ldr	r1, [r3, #8]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	029a      	lsls	r2, r3, #10
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	609a      	str	r2, [r3, #8]
}
 800378c:	bf00      	nop
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	40012300 	.word	0x40012300
 800379c:	0f000001 	.word	0x0f000001

080037a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f003 0307 	and.w	r3, r3, #7
 80037ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037b0:	4b0c      	ldr	r3, [pc, #48]	@ (80037e4 <__NVIC_SetPriorityGrouping+0x44>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037bc:	4013      	ands	r3, r2
 80037be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037d2:	4a04      	ldr	r2, [pc, #16]	@ (80037e4 <__NVIC_SetPriorityGrouping+0x44>)
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	60d3      	str	r3, [r2, #12]
}
 80037d8:	bf00      	nop
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037ec:	4b04      	ldr	r3, [pc, #16]	@ (8003800 <__NVIC_GetPriorityGrouping+0x18>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	0a1b      	lsrs	r3, r3, #8
 80037f2:	f003 0307 	and.w	r3, r3, #7
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	4603      	mov	r3, r0
 800380c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800380e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003812:	2b00      	cmp	r3, #0
 8003814:	db0b      	blt.n	800382e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	f003 021f 	and.w	r2, r3, #31
 800381c:	4907      	ldr	r1, [pc, #28]	@ (800383c <__NVIC_EnableIRQ+0x38>)
 800381e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003822:	095b      	lsrs	r3, r3, #5
 8003824:	2001      	movs	r0, #1
 8003826:	fa00 f202 	lsl.w	r2, r0, r2
 800382a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800382e:	bf00      	nop
 8003830:	370c      	adds	r7, #12
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	e000e100 	.word	0xe000e100

08003840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	6039      	str	r1, [r7, #0]
 800384a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800384c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003850:	2b00      	cmp	r3, #0
 8003852:	db0a      	blt.n	800386a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	b2da      	uxtb	r2, r3
 8003858:	490c      	ldr	r1, [pc, #48]	@ (800388c <__NVIC_SetPriority+0x4c>)
 800385a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385e:	0112      	lsls	r2, r2, #4
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	440b      	add	r3, r1
 8003864:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003868:	e00a      	b.n	8003880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	b2da      	uxtb	r2, r3
 800386e:	4908      	ldr	r1, [pc, #32]	@ (8003890 <__NVIC_SetPriority+0x50>)
 8003870:	79fb      	ldrb	r3, [r7, #7]
 8003872:	f003 030f 	and.w	r3, r3, #15
 8003876:	3b04      	subs	r3, #4
 8003878:	0112      	lsls	r2, r2, #4
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	440b      	add	r3, r1
 800387e:	761a      	strb	r2, [r3, #24]
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	e000e100 	.word	0xe000e100
 8003890:	e000ed00 	.word	0xe000ed00

08003894 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003894:	b480      	push	{r7}
 8003896:	b089      	sub	sp, #36	@ 0x24
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f1c3 0307 	rsb	r3, r3, #7
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	bf28      	it	cs
 80038b2:	2304      	movcs	r3, #4
 80038b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	3304      	adds	r3, #4
 80038ba:	2b06      	cmp	r3, #6
 80038bc:	d902      	bls.n	80038c4 <NVIC_EncodePriority+0x30>
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	3b03      	subs	r3, #3
 80038c2:	e000      	b.n	80038c6 <NVIC_EncodePriority+0x32>
 80038c4:	2300      	movs	r3, #0
 80038c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c8:	f04f 32ff 	mov.w	r2, #4294967295
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	43da      	mvns	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	401a      	ands	r2, r3
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038dc:	f04f 31ff 	mov.w	r1, #4294967295
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	fa01 f303 	lsl.w	r3, r1, r3
 80038e6:	43d9      	mvns	r1, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ec:	4313      	orrs	r3, r2
         );
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3724      	adds	r7, #36	@ 0x24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3b01      	subs	r3, #1
 8003908:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800390c:	d301      	bcc.n	8003912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800390e:	2301      	movs	r3, #1
 8003910:	e00f      	b.n	8003932 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003912:	4a0a      	ldr	r2, [pc, #40]	@ (800393c <SysTick_Config+0x40>)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3b01      	subs	r3, #1
 8003918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800391a:	210f      	movs	r1, #15
 800391c:	f04f 30ff 	mov.w	r0, #4294967295
 8003920:	f7ff ff8e 	bl	8003840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003924:	4b05      	ldr	r3, [pc, #20]	@ (800393c <SysTick_Config+0x40>)
 8003926:	2200      	movs	r2, #0
 8003928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800392a:	4b04      	ldr	r3, [pc, #16]	@ (800393c <SysTick_Config+0x40>)
 800392c:	2207      	movs	r2, #7
 800392e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	e000e010 	.word	0xe000e010

08003940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f7ff ff29 	bl	80037a0 <__NVIC_SetPriorityGrouping>
}
 800394e:	bf00      	nop
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003956:	b580      	push	{r7, lr}
 8003958:	b086      	sub	sp, #24
 800395a:	af00      	add	r7, sp, #0
 800395c:	4603      	mov	r3, r0
 800395e:	60b9      	str	r1, [r7, #8]
 8003960:	607a      	str	r2, [r7, #4]
 8003962:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003964:	2300      	movs	r3, #0
 8003966:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003968:	f7ff ff3e 	bl	80037e8 <__NVIC_GetPriorityGrouping>
 800396c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	68b9      	ldr	r1, [r7, #8]
 8003972:	6978      	ldr	r0, [r7, #20]
 8003974:	f7ff ff8e 	bl	8003894 <NVIC_EncodePriority>
 8003978:	4602      	mov	r2, r0
 800397a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800397e:	4611      	mov	r1, r2
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ff5d 	bl	8003840 <__NVIC_SetPriority>
}
 8003986:	bf00      	nop
 8003988:	3718      	adds	r7, #24
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b082      	sub	sp, #8
 8003992:	af00      	add	r7, sp, #0
 8003994:	4603      	mov	r3, r0
 8003996:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff ff31 	bl	8003804 <__NVIC_EnableIRQ>
}
 80039a2:	bf00      	nop
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7ff ffa2 	bl	80038fc <SysTick_Config>
 80039b8:	4603      	mov	r3, r0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
	...

080039c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b089      	sub	sp, #36	@ 0x24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039da:	2300      	movs	r3, #0
 80039dc:	61fb      	str	r3, [r7, #28]
 80039de:	e16b      	b.n	8003cb8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039e0:	2201      	movs	r2, #1
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	fa02 f303 	lsl.w	r3, r2, r3
 80039e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	4013      	ands	r3, r2
 80039f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	f040 815a 	bne.w	8003cb2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d005      	beq.n	8003a16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d130      	bne.n	8003a78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	2203      	movs	r2, #3
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43db      	mvns	r3, r3
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	68da      	ldr	r2, [r3, #12]
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	43db      	mvns	r3, r3
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	091b      	lsrs	r3, r3, #4
 8003a62:	f003 0201 	and.w	r2, r3, #1
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f003 0303 	and.w	r3, r3, #3
 8003a80:	2b03      	cmp	r3, #3
 8003a82:	d017      	beq.n	8003ab4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	2203      	movs	r2, #3
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	43db      	mvns	r3, r3
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f003 0303 	and.w	r3, r3, #3
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d123      	bne.n	8003b08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	08da      	lsrs	r2, r3, #3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	3208      	adds	r2, #8
 8003ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	220f      	movs	r2, #15
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	43db      	mvns	r3, r3
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	691a      	ldr	r2, [r3, #16]
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	08da      	lsrs	r2, r3, #3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3208      	adds	r2, #8
 8003b02:	69b9      	ldr	r1, [r7, #24]
 8003b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	005b      	lsls	r3, r3, #1
 8003b12:	2203      	movs	r2, #3
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	43db      	mvns	r3, r3
 8003b1a:	69ba      	ldr	r2, [r7, #24]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f003 0203 	and.w	r2, r3, #3
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	f000 80b4 	beq.w	8003cb2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	60fb      	str	r3, [r7, #12]
 8003b4e:	4b60      	ldr	r3, [pc, #384]	@ (8003cd0 <HAL_GPIO_Init+0x30c>)
 8003b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b52:	4a5f      	ldr	r2, [pc, #380]	@ (8003cd0 <HAL_GPIO_Init+0x30c>)
 8003b54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8003cd0 <HAL_GPIO_Init+0x30c>)
 8003b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b66:	4a5b      	ldr	r2, [pc, #364]	@ (8003cd4 <HAL_GPIO_Init+0x310>)
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	089b      	lsrs	r3, r3, #2
 8003b6c:	3302      	adds	r3, #2
 8003b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f003 0303 	and.w	r3, r3, #3
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	220f      	movs	r2, #15
 8003b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b82:	43db      	mvns	r3, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4013      	ands	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a52      	ldr	r2, [pc, #328]	@ (8003cd8 <HAL_GPIO_Init+0x314>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d02b      	beq.n	8003bea <HAL_GPIO_Init+0x226>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a51      	ldr	r2, [pc, #324]	@ (8003cdc <HAL_GPIO_Init+0x318>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d025      	beq.n	8003be6 <HAL_GPIO_Init+0x222>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a50      	ldr	r2, [pc, #320]	@ (8003ce0 <HAL_GPIO_Init+0x31c>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d01f      	beq.n	8003be2 <HAL_GPIO_Init+0x21e>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a4f      	ldr	r2, [pc, #316]	@ (8003ce4 <HAL_GPIO_Init+0x320>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d019      	beq.n	8003bde <HAL_GPIO_Init+0x21a>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a4e      	ldr	r2, [pc, #312]	@ (8003ce8 <HAL_GPIO_Init+0x324>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d013      	beq.n	8003bda <HAL_GPIO_Init+0x216>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a4d      	ldr	r2, [pc, #308]	@ (8003cec <HAL_GPIO_Init+0x328>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d00d      	beq.n	8003bd6 <HAL_GPIO_Init+0x212>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a4c      	ldr	r2, [pc, #304]	@ (8003cf0 <HAL_GPIO_Init+0x32c>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d007      	beq.n	8003bd2 <HAL_GPIO_Init+0x20e>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a4b      	ldr	r2, [pc, #300]	@ (8003cf4 <HAL_GPIO_Init+0x330>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d101      	bne.n	8003bce <HAL_GPIO_Init+0x20a>
 8003bca:	2307      	movs	r3, #7
 8003bcc:	e00e      	b.n	8003bec <HAL_GPIO_Init+0x228>
 8003bce:	2308      	movs	r3, #8
 8003bd0:	e00c      	b.n	8003bec <HAL_GPIO_Init+0x228>
 8003bd2:	2306      	movs	r3, #6
 8003bd4:	e00a      	b.n	8003bec <HAL_GPIO_Init+0x228>
 8003bd6:	2305      	movs	r3, #5
 8003bd8:	e008      	b.n	8003bec <HAL_GPIO_Init+0x228>
 8003bda:	2304      	movs	r3, #4
 8003bdc:	e006      	b.n	8003bec <HAL_GPIO_Init+0x228>
 8003bde:	2303      	movs	r3, #3
 8003be0:	e004      	b.n	8003bec <HAL_GPIO_Init+0x228>
 8003be2:	2302      	movs	r3, #2
 8003be4:	e002      	b.n	8003bec <HAL_GPIO_Init+0x228>
 8003be6:	2301      	movs	r3, #1
 8003be8:	e000      	b.n	8003bec <HAL_GPIO_Init+0x228>
 8003bea:	2300      	movs	r3, #0
 8003bec:	69fa      	ldr	r2, [r7, #28]
 8003bee:	f002 0203 	and.w	r2, r2, #3
 8003bf2:	0092      	lsls	r2, r2, #2
 8003bf4:	4093      	lsls	r3, r2
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bfc:	4935      	ldr	r1, [pc, #212]	@ (8003cd4 <HAL_GPIO_Init+0x310>)
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	089b      	lsrs	r3, r3, #2
 8003c02:	3302      	adds	r3, #2
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8003cf8 <HAL_GPIO_Init+0x334>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	43db      	mvns	r3, r3
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	4013      	ands	r3, r2
 8003c18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c26:	69ba      	ldr	r2, [r7, #24]
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c2e:	4a32      	ldr	r2, [pc, #200]	@ (8003cf8 <HAL_GPIO_Init+0x334>)
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c34:	4b30      	ldr	r3, [pc, #192]	@ (8003cf8 <HAL_GPIO_Init+0x334>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	4013      	ands	r3, r2
 8003c42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c58:	4a27      	ldr	r2, [pc, #156]	@ (8003cf8 <HAL_GPIO_Init+0x334>)
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c5e:	4b26      	ldr	r3, [pc, #152]	@ (8003cf8 <HAL_GPIO_Init+0x334>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	43db      	mvns	r3, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c82:	4a1d      	ldr	r2, [pc, #116]	@ (8003cf8 <HAL_GPIO_Init+0x334>)
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c88:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf8 <HAL_GPIO_Init+0x334>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	43db      	mvns	r3, r3
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	4013      	ands	r3, r2
 8003c96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cac:	4a12      	ldr	r2, [pc, #72]	@ (8003cf8 <HAL_GPIO_Init+0x334>)
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	61fb      	str	r3, [r7, #28]
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	2b0f      	cmp	r3, #15
 8003cbc:	f67f ae90 	bls.w	80039e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cc0:	bf00      	nop
 8003cc2:	bf00      	nop
 8003cc4:	3724      	adds	r7, #36	@ 0x24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40023800 	.word	0x40023800
 8003cd4:	40013800 	.word	0x40013800
 8003cd8:	40020000 	.word	0x40020000
 8003cdc:	40020400 	.word	0x40020400
 8003ce0:	40020800 	.word	0x40020800
 8003ce4:	40020c00 	.word	0x40020c00
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	40021400 	.word	0x40021400
 8003cf0:	40021800 	.word	0x40021800
 8003cf4:	40021c00 	.word	0x40021c00
 8003cf8:	40013c00 	.word	0x40013c00

08003cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	807b      	strh	r3, [r7, #2]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d0c:	787b      	ldrb	r3, [r7, #1]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d12:	887a      	ldrh	r2, [r7, #2]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d18:	e003      	b.n	8003d22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d1a:	887b      	ldrh	r3, [r7, #2]
 8003d1c:	041a      	lsls	r2, r3, #16
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	619a      	str	r2, [r3, #24]
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr

08003d2e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b085      	sub	sp, #20
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
 8003d36:	460b      	mov	r3, r1
 8003d38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d40:	887a      	ldrh	r2, [r7, #2]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	4013      	ands	r3, r2
 8003d46:	041a      	lsls	r2, r3, #16
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	43d9      	mvns	r1, r3
 8003d4c:	887b      	ldrh	r3, [r7, #2]
 8003d4e:	400b      	ands	r3, r1
 8003d50:	431a      	orrs	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	619a      	str	r2, [r3, #24]
}
 8003d56:	bf00      	nop
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
	...

08003d64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d6e:	4b08      	ldr	r3, [pc, #32]	@ (8003d90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d70:	695a      	ldr	r2, [r3, #20]
 8003d72:	88fb      	ldrh	r3, [r7, #6]
 8003d74:	4013      	ands	r3, r2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d006      	beq.n	8003d88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d7a:	4a05      	ldr	r2, [pc, #20]	@ (8003d90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d7c:	88fb      	ldrh	r3, [r7, #6]
 8003d7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d80:	88fb      	ldrh	r3, [r7, #6]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 f806 	bl	8003d94 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d88:	bf00      	nop
 8003d8a:	3708      	adds	r7, #8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40013c00 	.word	0x40013c00

08003d94 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003d9e:	bf00      	nop
 8003da0:	370c      	adds	r7, #12
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
	...

08003dac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e267      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d075      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003dca:	4b88      	ldr	r3, [pc, #544]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 030c 	and.w	r3, r3, #12
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d00c      	beq.n	8003df0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dd6:	4b85      	ldr	r3, [pc, #532]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d112      	bne.n	8003e08 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003de2:	4b82      	ldr	r3, [pc, #520]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003dee:	d10b      	bne.n	8003e08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df0:	4b7e      	ldr	r3, [pc, #504]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d05b      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x108>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d157      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e242      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e10:	d106      	bne.n	8003e20 <HAL_RCC_OscConfig+0x74>
 8003e12:	4b76      	ldr	r3, [pc, #472]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a75      	ldr	r2, [pc, #468]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e1c:	6013      	str	r3, [r2, #0]
 8003e1e:	e01d      	b.n	8003e5c <HAL_RCC_OscConfig+0xb0>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e28:	d10c      	bne.n	8003e44 <HAL_RCC_OscConfig+0x98>
 8003e2a:	4b70      	ldr	r3, [pc, #448]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a6f      	ldr	r2, [pc, #444]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	4b6d      	ldr	r3, [pc, #436]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a6c      	ldr	r2, [pc, #432]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e40:	6013      	str	r3, [r2, #0]
 8003e42:	e00b      	b.n	8003e5c <HAL_RCC_OscConfig+0xb0>
 8003e44:	4b69      	ldr	r3, [pc, #420]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a68      	ldr	r2, [pc, #416]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e4e:	6013      	str	r3, [r2, #0]
 8003e50:	4b66      	ldr	r3, [pc, #408]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a65      	ldr	r2, [pc, #404]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d013      	beq.n	8003e8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e64:	f7ff f86c 	bl	8002f40 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e6c:	f7ff f868 	bl	8002f40 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b64      	cmp	r3, #100	@ 0x64
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e207      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e7e:	4b5b      	ldr	r3, [pc, #364]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d0f0      	beq.n	8003e6c <HAL_RCC_OscConfig+0xc0>
 8003e8a:	e014      	b.n	8003eb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8c:	f7ff f858 	bl	8002f40 <HAL_GetTick>
 8003e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e94:	f7ff f854 	bl	8002f40 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b64      	cmp	r3, #100	@ 0x64
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e1f3      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ea6:	4b51      	ldr	r3, [pc, #324]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1f0      	bne.n	8003e94 <HAL_RCC_OscConfig+0xe8>
 8003eb2:	e000      	b.n	8003eb6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d063      	beq.n	8003f8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ec2:	4b4a      	ldr	r3, [pc, #296]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f003 030c 	and.w	r3, r3, #12
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00b      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ece:	4b47      	ldr	r3, [pc, #284]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d11c      	bne.n	8003f14 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eda:	4b44      	ldr	r3, [pc, #272]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d116      	bne.n	8003f14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ee6:	4b41      	ldr	r3, [pc, #260]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d005      	beq.n	8003efe <HAL_RCC_OscConfig+0x152>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d001      	beq.n	8003efe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e1c7      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003efe:	4b3b      	ldr	r3, [pc, #236]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	4937      	ldr	r1, [pc, #220]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f12:	e03a      	b.n	8003f8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d020      	beq.n	8003f5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f1c:	4b34      	ldr	r3, [pc, #208]	@ (8003ff0 <HAL_RCC_OscConfig+0x244>)
 8003f1e:	2201      	movs	r2, #1
 8003f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f22:	f7ff f80d 	bl	8002f40 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f28:	e008      	b.n	8003f3c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f2a:	f7ff f809 	bl	8002f40 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e1a8      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0302 	and.w	r3, r3, #2
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d0f0      	beq.n	8003f2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f48:	4b28      	ldr	r3, [pc, #160]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	00db      	lsls	r3, r3, #3
 8003f56:	4925      	ldr	r1, [pc, #148]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	600b      	str	r3, [r1, #0]
 8003f5c:	e015      	b.n	8003f8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f5e:	4b24      	ldr	r3, [pc, #144]	@ (8003ff0 <HAL_RCC_OscConfig+0x244>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f64:	f7fe ffec 	bl	8002f40 <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f6c:	f7fe ffe8 	bl	8002f40 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e187      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1f0      	bne.n	8003f6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d036      	beq.n	8004004 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d016      	beq.n	8003fcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ff4 <HAL_RCC_OscConfig+0x248>)
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa4:	f7fe ffcc 	bl	8002f40 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fac:	f7fe ffc8 	bl	8002f40 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e167      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8003fec <HAL_RCC_OscConfig+0x240>)
 8003fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0f0      	beq.n	8003fac <HAL_RCC_OscConfig+0x200>
 8003fca:	e01b      	b.n	8004004 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fcc:	4b09      	ldr	r3, [pc, #36]	@ (8003ff4 <HAL_RCC_OscConfig+0x248>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fd2:	f7fe ffb5 	bl	8002f40 <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd8:	e00e      	b.n	8003ff8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fda:	f7fe ffb1 	bl	8002f40 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d907      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e150      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	42470000 	.word	0x42470000
 8003ff4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ff8:	4b88      	ldr	r3, [pc, #544]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 8003ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1ea      	bne.n	8003fda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 8097 	beq.w	8004140 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004012:	2300      	movs	r3, #0
 8004014:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004016:	4b81      	ldr	r3, [pc, #516]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10f      	bne.n	8004042 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004022:	2300      	movs	r3, #0
 8004024:	60bb      	str	r3, [r7, #8]
 8004026:	4b7d      	ldr	r3, [pc, #500]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 8004028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402a:	4a7c      	ldr	r2, [pc, #496]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 800402c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004030:	6413      	str	r3, [r2, #64]	@ 0x40
 8004032:	4b7a      	ldr	r3, [pc, #488]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800403a:	60bb      	str	r3, [r7, #8]
 800403c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800403e:	2301      	movs	r3, #1
 8004040:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004042:	4b77      	ldr	r3, [pc, #476]	@ (8004220 <HAL_RCC_OscConfig+0x474>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800404a:	2b00      	cmp	r3, #0
 800404c:	d118      	bne.n	8004080 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800404e:	4b74      	ldr	r3, [pc, #464]	@ (8004220 <HAL_RCC_OscConfig+0x474>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a73      	ldr	r2, [pc, #460]	@ (8004220 <HAL_RCC_OscConfig+0x474>)
 8004054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004058:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800405a:	f7fe ff71 	bl	8002f40 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004062:	f7fe ff6d 	bl	8002f40 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e10c      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004074:	4b6a      	ldr	r3, [pc, #424]	@ (8004220 <HAL_RCC_OscConfig+0x474>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0f0      	beq.n	8004062 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d106      	bne.n	8004096 <HAL_RCC_OscConfig+0x2ea>
 8004088:	4b64      	ldr	r3, [pc, #400]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 800408a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800408c:	4a63      	ldr	r2, [pc, #396]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 800408e:	f043 0301 	orr.w	r3, r3, #1
 8004092:	6713      	str	r3, [r2, #112]	@ 0x70
 8004094:	e01c      	b.n	80040d0 <HAL_RCC_OscConfig+0x324>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	2b05      	cmp	r3, #5
 800409c:	d10c      	bne.n	80040b8 <HAL_RCC_OscConfig+0x30c>
 800409e:	4b5f      	ldr	r3, [pc, #380]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a2:	4a5e      	ldr	r2, [pc, #376]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040a4:	f043 0304 	orr.w	r3, r3, #4
 80040a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80040aa:	4b5c      	ldr	r3, [pc, #368]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ae:	4a5b      	ldr	r2, [pc, #364]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040b0:	f043 0301 	orr.w	r3, r3, #1
 80040b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80040b6:	e00b      	b.n	80040d0 <HAL_RCC_OscConfig+0x324>
 80040b8:	4b58      	ldr	r3, [pc, #352]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040bc:	4a57      	ldr	r2, [pc, #348]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040be:	f023 0301 	bic.w	r3, r3, #1
 80040c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80040c4:	4b55      	ldr	r3, [pc, #340]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c8:	4a54      	ldr	r2, [pc, #336]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040ca:	f023 0304 	bic.w	r3, r3, #4
 80040ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d015      	beq.n	8004104 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d8:	f7fe ff32 	bl	8002f40 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040de:	e00a      	b.n	80040f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e0:	f7fe ff2e 	bl	8002f40 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e0cb      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f6:	4b49      	ldr	r3, [pc, #292]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80040f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0ee      	beq.n	80040e0 <HAL_RCC_OscConfig+0x334>
 8004102:	e014      	b.n	800412e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004104:	f7fe ff1c 	bl	8002f40 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800410a:	e00a      	b.n	8004122 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800410c:	f7fe ff18 	bl	8002f40 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800411a:	4293      	cmp	r3, r2
 800411c:	d901      	bls.n	8004122 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e0b5      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004122:	4b3e      	ldr	r3, [pc, #248]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 8004124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1ee      	bne.n	800410c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800412e:	7dfb      	ldrb	r3, [r7, #23]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d105      	bne.n	8004140 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004134:	4b39      	ldr	r3, [pc, #228]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 8004136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004138:	4a38      	ldr	r2, [pc, #224]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 800413a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800413e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	2b00      	cmp	r3, #0
 8004146:	f000 80a1 	beq.w	800428c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800414a:	4b34      	ldr	r3, [pc, #208]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 030c 	and.w	r3, r3, #12
 8004152:	2b08      	cmp	r3, #8
 8004154:	d05c      	beq.n	8004210 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	2b02      	cmp	r3, #2
 800415c:	d141      	bne.n	80041e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800415e:	4b31      	ldr	r3, [pc, #196]	@ (8004224 <HAL_RCC_OscConfig+0x478>)
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004164:	f7fe feec 	bl	8002f40 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800416c:	f7fe fee8 	bl	8002f40 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e087      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800417e:	4b27      	ldr	r3, [pc, #156]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1f0      	bne.n	800416c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69da      	ldr	r2, [r3, #28]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004198:	019b      	lsls	r3, r3, #6
 800419a:	431a      	orrs	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a0:	085b      	lsrs	r3, r3, #1
 80041a2:	3b01      	subs	r3, #1
 80041a4:	041b      	lsls	r3, r3, #16
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ac:	061b      	lsls	r3, r3, #24
 80041ae:	491b      	ldr	r1, [pc, #108]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004224 <HAL_RCC_OscConfig+0x478>)
 80041b6:	2201      	movs	r2, #1
 80041b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ba:	f7fe fec1 	bl	8002f40 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041c0:	e008      	b.n	80041d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c2:	f7fe febd 	bl	8002f40 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e05c      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041d4:	4b11      	ldr	r3, [pc, #68]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d0f0      	beq.n	80041c2 <HAL_RCC_OscConfig+0x416>
 80041e0:	e054      	b.n	800428c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e2:	4b10      	ldr	r3, [pc, #64]	@ (8004224 <HAL_RCC_OscConfig+0x478>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e8:	f7fe feaa 	bl	8002f40 <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f0:	f7fe fea6 	bl	8002f40 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e045      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004202:	4b06      	ldr	r3, [pc, #24]	@ (800421c <HAL_RCC_OscConfig+0x470>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1f0      	bne.n	80041f0 <HAL_RCC_OscConfig+0x444>
 800420e:	e03d      	b.n	800428c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d107      	bne.n	8004228 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e038      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
 800421c:	40023800 	.word	0x40023800
 8004220:	40007000 	.word	0x40007000
 8004224:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004228:	4b1b      	ldr	r3, [pc, #108]	@ (8004298 <HAL_RCC_OscConfig+0x4ec>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d028      	beq.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004240:	429a      	cmp	r2, r3
 8004242:	d121      	bne.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800424e:	429a      	cmp	r2, r3
 8004250:	d11a      	bne.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004258:	4013      	ands	r3, r2
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800425e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004260:	4293      	cmp	r3, r2
 8004262:	d111      	bne.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426e:	085b      	lsrs	r3, r3, #1
 8004270:	3b01      	subs	r3, #1
 8004272:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004274:	429a      	cmp	r2, r3
 8004276:	d107      	bne.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004282:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004284:	429a      	cmp	r2, r3
 8004286:	d001      	beq.n	800428c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e000      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3718      	adds	r7, #24
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	40023800 	.word	0x40023800

0800429c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0cc      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042b0:	4b68      	ldr	r3, [pc, #416]	@ (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0307 	and.w	r3, r3, #7
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d90c      	bls.n	80042d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042be:	4b65      	ldr	r3, [pc, #404]	@ (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80042c0:	683a      	ldr	r2, [r7, #0]
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042c6:	4b63      	ldr	r3, [pc, #396]	@ (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0307 	and.w	r3, r3, #7
 80042ce:	683a      	ldr	r2, [r7, #0]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d001      	beq.n	80042d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e0b8      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d020      	beq.n	8004326 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d005      	beq.n	80042fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042f0:	4b59      	ldr	r3, [pc, #356]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	4a58      	ldr	r2, [pc, #352]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80042f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80042fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0308 	and.w	r3, r3, #8
 8004304:	2b00      	cmp	r3, #0
 8004306:	d005      	beq.n	8004314 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004308:	4b53      	ldr	r3, [pc, #332]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	4a52      	ldr	r2, [pc, #328]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800430e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004312:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004314:	4b50      	ldr	r3, [pc, #320]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	494d      	ldr	r1, [pc, #308]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 8004322:	4313      	orrs	r3, r2
 8004324:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0301 	and.w	r3, r3, #1
 800432e:	2b00      	cmp	r3, #0
 8004330:	d044      	beq.n	80043bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	2b01      	cmp	r3, #1
 8004338:	d107      	bne.n	800434a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433a:	4b47      	ldr	r3, [pc, #284]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d119      	bne.n	800437a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e07f      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	2b02      	cmp	r3, #2
 8004350:	d003      	beq.n	800435a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004356:	2b03      	cmp	r3, #3
 8004358:	d107      	bne.n	800436a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800435a:	4b3f      	ldr	r3, [pc, #252]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d109      	bne.n	800437a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e06f      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800436a:	4b3b      	ldr	r3, [pc, #236]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e067      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800437a:	4b37      	ldr	r3, [pc, #220]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f023 0203 	bic.w	r2, r3, #3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	4934      	ldr	r1, [pc, #208]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 8004388:	4313      	orrs	r3, r2
 800438a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800438c:	f7fe fdd8 	bl	8002f40 <HAL_GetTick>
 8004390:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004392:	e00a      	b.n	80043aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004394:	f7fe fdd4 	bl	8002f40 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e04f      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043aa:	4b2b      	ldr	r3, [pc, #172]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f003 020c 	and.w	r2, r3, #12
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d1eb      	bne.n	8004394 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043bc:	4b25      	ldr	r3, [pc, #148]	@ (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0307 	and.w	r3, r3, #7
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d20c      	bcs.n	80043e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ca:	4b22      	ldr	r3, [pc, #136]	@ (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	b2d2      	uxtb	r2, r2
 80043d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043d2:	4b20      	ldr	r3, [pc, #128]	@ (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d001      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e032      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d008      	beq.n	8004402 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043f0:	4b19      	ldr	r3, [pc, #100]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	4916      	ldr	r1, [pc, #88]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b00      	cmp	r3, #0
 800440c:	d009      	beq.n	8004422 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800440e:	4b12      	ldr	r3, [pc, #72]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	490e      	ldr	r1, [pc, #56]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800441e:	4313      	orrs	r3, r2
 8004420:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004422:	f000 f821 	bl	8004468 <HAL_RCC_GetSysClockFreq>
 8004426:	4602      	mov	r2, r0
 8004428:	4b0b      	ldr	r3, [pc, #44]	@ (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	091b      	lsrs	r3, r3, #4
 800442e:	f003 030f 	and.w	r3, r3, #15
 8004432:	490a      	ldr	r1, [pc, #40]	@ (800445c <HAL_RCC_ClockConfig+0x1c0>)
 8004434:	5ccb      	ldrb	r3, [r1, r3]
 8004436:	fa22 f303 	lsr.w	r3, r2, r3
 800443a:	4a09      	ldr	r2, [pc, #36]	@ (8004460 <HAL_RCC_ClockConfig+0x1c4>)
 800443c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800443e:	4b09      	ldr	r3, [pc, #36]	@ (8004464 <HAL_RCC_ClockConfig+0x1c8>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4618      	mov	r0, r3
 8004444:	f7fe fd38 	bl	8002eb8 <HAL_InitTick>

  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	40023c00 	.word	0x40023c00
 8004458:	40023800 	.word	0x40023800
 800445c:	0800a090 	.word	0x0800a090
 8004460:	20000014 	.word	0x20000014
 8004464:	20000018 	.word	0x20000018

08004468 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800446c:	b094      	sub	sp, #80	@ 0x50
 800446e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004470:	2300      	movs	r3, #0
 8004472:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004478:	2300      	movs	r3, #0
 800447a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800447c:	2300      	movs	r3, #0
 800447e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004480:	4b79      	ldr	r3, [pc, #484]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f003 030c 	and.w	r3, r3, #12
 8004488:	2b08      	cmp	r3, #8
 800448a:	d00d      	beq.n	80044a8 <HAL_RCC_GetSysClockFreq+0x40>
 800448c:	2b08      	cmp	r3, #8
 800448e:	f200 80e1 	bhi.w	8004654 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004492:	2b00      	cmp	r3, #0
 8004494:	d002      	beq.n	800449c <HAL_RCC_GetSysClockFreq+0x34>
 8004496:	2b04      	cmp	r3, #4
 8004498:	d003      	beq.n	80044a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800449a:	e0db      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800449c:	4b73      	ldr	r3, [pc, #460]	@ (800466c <HAL_RCC_GetSysClockFreq+0x204>)
 800449e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044a0:	e0db      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044a2:	4b73      	ldr	r3, [pc, #460]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x208>)
 80044a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044a6:	e0d8      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044a8:	4b6f      	ldr	r3, [pc, #444]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044b2:	4b6d      	ldr	r3, [pc, #436]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d063      	beq.n	8004586 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044be:	4b6a      	ldr	r3, [pc, #424]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	099b      	lsrs	r3, r3, #6
 80044c4:	2200      	movs	r2, #0
 80044c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80044ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80044d2:	2300      	movs	r3, #0
 80044d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80044d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80044da:	4622      	mov	r2, r4
 80044dc:	462b      	mov	r3, r5
 80044de:	f04f 0000 	mov.w	r0, #0
 80044e2:	f04f 0100 	mov.w	r1, #0
 80044e6:	0159      	lsls	r1, r3, #5
 80044e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044ec:	0150      	lsls	r0, r2, #5
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	4621      	mov	r1, r4
 80044f4:	1a51      	subs	r1, r2, r1
 80044f6:	6139      	str	r1, [r7, #16]
 80044f8:	4629      	mov	r1, r5
 80044fa:	eb63 0301 	sbc.w	r3, r3, r1
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	f04f 0200 	mov.w	r2, #0
 8004504:	f04f 0300 	mov.w	r3, #0
 8004508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800450c:	4659      	mov	r1, fp
 800450e:	018b      	lsls	r3, r1, #6
 8004510:	4651      	mov	r1, sl
 8004512:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004516:	4651      	mov	r1, sl
 8004518:	018a      	lsls	r2, r1, #6
 800451a:	4651      	mov	r1, sl
 800451c:	ebb2 0801 	subs.w	r8, r2, r1
 8004520:	4659      	mov	r1, fp
 8004522:	eb63 0901 	sbc.w	r9, r3, r1
 8004526:	f04f 0200 	mov.w	r2, #0
 800452a:	f04f 0300 	mov.w	r3, #0
 800452e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004532:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004536:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800453a:	4690      	mov	r8, r2
 800453c:	4699      	mov	r9, r3
 800453e:	4623      	mov	r3, r4
 8004540:	eb18 0303 	adds.w	r3, r8, r3
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	462b      	mov	r3, r5
 8004548:	eb49 0303 	adc.w	r3, r9, r3
 800454c:	60fb      	str	r3, [r7, #12]
 800454e:	f04f 0200 	mov.w	r2, #0
 8004552:	f04f 0300 	mov.w	r3, #0
 8004556:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800455a:	4629      	mov	r1, r5
 800455c:	024b      	lsls	r3, r1, #9
 800455e:	4621      	mov	r1, r4
 8004560:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004564:	4621      	mov	r1, r4
 8004566:	024a      	lsls	r2, r1, #9
 8004568:	4610      	mov	r0, r2
 800456a:	4619      	mov	r1, r3
 800456c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800456e:	2200      	movs	r2, #0
 8004570:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004572:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004574:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004578:	f7fc fb66 	bl	8000c48 <__aeabi_uldivmod>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	4613      	mov	r3, r2
 8004582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004584:	e058      	b.n	8004638 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004586:	4b38      	ldr	r3, [pc, #224]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	099b      	lsrs	r3, r3, #6
 800458c:	2200      	movs	r2, #0
 800458e:	4618      	mov	r0, r3
 8004590:	4611      	mov	r1, r2
 8004592:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004596:	623b      	str	r3, [r7, #32]
 8004598:	2300      	movs	r3, #0
 800459a:	627b      	str	r3, [r7, #36]	@ 0x24
 800459c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80045a0:	4642      	mov	r2, r8
 80045a2:	464b      	mov	r3, r9
 80045a4:	f04f 0000 	mov.w	r0, #0
 80045a8:	f04f 0100 	mov.w	r1, #0
 80045ac:	0159      	lsls	r1, r3, #5
 80045ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045b2:	0150      	lsls	r0, r2, #5
 80045b4:	4602      	mov	r2, r0
 80045b6:	460b      	mov	r3, r1
 80045b8:	4641      	mov	r1, r8
 80045ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80045be:	4649      	mov	r1, r9
 80045c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80045c4:	f04f 0200 	mov.w	r2, #0
 80045c8:	f04f 0300 	mov.w	r3, #0
 80045cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80045d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80045d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80045d8:	ebb2 040a 	subs.w	r4, r2, sl
 80045dc:	eb63 050b 	sbc.w	r5, r3, fp
 80045e0:	f04f 0200 	mov.w	r2, #0
 80045e4:	f04f 0300 	mov.w	r3, #0
 80045e8:	00eb      	lsls	r3, r5, #3
 80045ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045ee:	00e2      	lsls	r2, r4, #3
 80045f0:	4614      	mov	r4, r2
 80045f2:	461d      	mov	r5, r3
 80045f4:	4643      	mov	r3, r8
 80045f6:	18e3      	adds	r3, r4, r3
 80045f8:	603b      	str	r3, [r7, #0]
 80045fa:	464b      	mov	r3, r9
 80045fc:	eb45 0303 	adc.w	r3, r5, r3
 8004600:	607b      	str	r3, [r7, #4]
 8004602:	f04f 0200 	mov.w	r2, #0
 8004606:	f04f 0300 	mov.w	r3, #0
 800460a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800460e:	4629      	mov	r1, r5
 8004610:	028b      	lsls	r3, r1, #10
 8004612:	4621      	mov	r1, r4
 8004614:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004618:	4621      	mov	r1, r4
 800461a:	028a      	lsls	r2, r1, #10
 800461c:	4610      	mov	r0, r2
 800461e:	4619      	mov	r1, r3
 8004620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004622:	2200      	movs	r2, #0
 8004624:	61bb      	str	r3, [r7, #24]
 8004626:	61fa      	str	r2, [r7, #28]
 8004628:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800462c:	f7fc fb0c 	bl	8000c48 <__aeabi_uldivmod>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	4613      	mov	r3, r2
 8004636:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004638:	4b0b      	ldr	r3, [pc, #44]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	0c1b      	lsrs	r3, r3, #16
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	3301      	adds	r3, #1
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004648:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800464a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800464c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004650:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004652:	e002      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004654:	4b05      	ldr	r3, [pc, #20]	@ (800466c <HAL_RCC_GetSysClockFreq+0x204>)
 8004656:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800465a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800465c:	4618      	mov	r0, r3
 800465e:	3750      	adds	r7, #80	@ 0x50
 8004660:	46bd      	mov	sp, r7
 8004662:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004666:	bf00      	nop
 8004668:	40023800 	.word	0x40023800
 800466c:	00f42400 	.word	0x00f42400
 8004670:	007a1200 	.word	0x007a1200

08004674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004674:	b480      	push	{r7}
 8004676:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004678:	4b03      	ldr	r3, [pc, #12]	@ (8004688 <HAL_RCC_GetHCLKFreq+0x14>)
 800467a:	681b      	ldr	r3, [r3, #0]
}
 800467c:	4618      	mov	r0, r3
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	20000014 	.word	0x20000014

0800468c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004690:	f7ff fff0 	bl	8004674 <HAL_RCC_GetHCLKFreq>
 8004694:	4602      	mov	r2, r0
 8004696:	4b05      	ldr	r3, [pc, #20]	@ (80046ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	0a9b      	lsrs	r3, r3, #10
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	4903      	ldr	r1, [pc, #12]	@ (80046b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046a2:	5ccb      	ldrb	r3, [r1, r3]
 80046a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	40023800 	.word	0x40023800
 80046b0:	0800a0a0 	.word	0x0800a0a0

080046b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046b8:	f7ff ffdc 	bl	8004674 <HAL_RCC_GetHCLKFreq>
 80046bc:	4602      	mov	r2, r0
 80046be:	4b05      	ldr	r3, [pc, #20]	@ (80046d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	0b5b      	lsrs	r3, r3, #13
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	4903      	ldr	r1, [pc, #12]	@ (80046d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046ca:	5ccb      	ldrb	r3, [r1, r3]
 80046cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40023800 	.word	0x40023800
 80046d8:	0800a0a0 	.word	0x0800a0a0

080046dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e07b      	b.n	80047e6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d108      	bne.n	8004708 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046fe:	d009      	beq.n	8004714 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	61da      	str	r2, [r3, #28]
 8004706:	e005      	b.n	8004714 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	d106      	bne.n	8004734 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7fd ff22 	bl	8002578 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2202      	movs	r2, #2
 8004738:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800474a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800475c:	431a      	orrs	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	431a      	orrs	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	431a      	orrs	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	69db      	ldr	r3, [r3, #28]
 800478a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800478e:	431a      	orrs	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a1b      	ldr	r3, [r3, #32]
 8004794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004798:	ea42 0103 	orr.w	r1, r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	0c1b      	lsrs	r3, r3, #16
 80047b2:	f003 0104 	and.w	r1, r3, #4
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ba:	f003 0210 	and.w	r2, r3, #16
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	69da      	ldr	r2, [r3, #28]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b088      	sub	sp, #32
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	60f8      	str	r0, [r7, #12]
 80047f6:	60b9      	str	r1, [r7, #8]
 80047f8:	603b      	str	r3, [r7, #0]
 80047fa:	4613      	mov	r3, r2
 80047fc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047fe:	f7fe fb9f 	bl	8002f40 <HAL_GetTick>
 8004802:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004804:	88fb      	ldrh	r3, [r7, #6]
 8004806:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b01      	cmp	r3, #1
 8004812:	d001      	beq.n	8004818 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004814:	2302      	movs	r3, #2
 8004816:	e12a      	b.n	8004a6e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d002      	beq.n	8004824 <HAL_SPI_Transmit+0x36>
 800481e:	88fb      	ldrh	r3, [r7, #6]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e122      	b.n	8004a6e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800482e:	2b01      	cmp	r3, #1
 8004830:	d101      	bne.n	8004836 <HAL_SPI_Transmit+0x48>
 8004832:	2302      	movs	r3, #2
 8004834:	e11b      	b.n	8004a6e <HAL_SPI_Transmit+0x280>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2203      	movs	r2, #3
 8004842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	88fa      	ldrh	r2, [r7, #6]
 8004856:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	88fa      	ldrh	r2, [r7, #6]
 800485c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004884:	d10f      	bne.n	80048a6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004894:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b0:	2b40      	cmp	r3, #64	@ 0x40
 80048b2:	d007      	beq.n	80048c4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048cc:	d152      	bne.n	8004974 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d002      	beq.n	80048dc <HAL_SPI_Transmit+0xee>
 80048d6:	8b7b      	ldrh	r3, [r7, #26]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d145      	bne.n	8004968 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e0:	881a      	ldrh	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ec:	1c9a      	adds	r2, r3, #2
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004900:	e032      	b.n	8004968 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b02      	cmp	r3, #2
 800490e:	d112      	bne.n	8004936 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004914:	881a      	ldrh	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004920:	1c9a      	adds	r2, r3, #2
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800492a:	b29b      	uxth	r3, r3
 800492c:	3b01      	subs	r3, #1
 800492e:	b29a      	uxth	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004934:	e018      	b.n	8004968 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004936:	f7fe fb03 	bl	8002f40 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	683a      	ldr	r2, [r7, #0]
 8004942:	429a      	cmp	r2, r3
 8004944:	d803      	bhi.n	800494e <HAL_SPI_Transmit+0x160>
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800494c:	d102      	bne.n	8004954 <HAL_SPI_Transmit+0x166>
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d109      	bne.n	8004968 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e082      	b.n	8004a6e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800496c:	b29b      	uxth	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1c7      	bne.n	8004902 <HAL_SPI_Transmit+0x114>
 8004972:	e053      	b.n	8004a1c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d002      	beq.n	8004982 <HAL_SPI_Transmit+0x194>
 800497c:	8b7b      	ldrh	r3, [r7, #26]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d147      	bne.n	8004a12 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	330c      	adds	r3, #12
 800498c:	7812      	ldrb	r2, [r2, #0]
 800498e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004994:	1c5a      	adds	r2, r3, #1
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80049a8:	e033      	b.n	8004a12 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d113      	bne.n	80049e0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	330c      	adds	r3, #12
 80049c2:	7812      	ldrb	r2, [r2, #0]
 80049c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ca:	1c5a      	adds	r2, r3, #1
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80049de:	e018      	b.n	8004a12 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049e0:	f7fe faae 	bl	8002f40 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d803      	bhi.n	80049f8 <HAL_SPI_Transmit+0x20a>
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f6:	d102      	bne.n	80049fe <HAL_SPI_Transmit+0x210>
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d109      	bne.n	8004a12 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e02d      	b.n	8004a6e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1c6      	bne.n	80049aa <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a1c:	69fa      	ldr	r2, [r7, #28]
 8004a1e:	6839      	ldr	r1, [r7, #0]
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 fbd9 	bl	80051d8 <SPI_EndRxTxTransaction>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d002      	beq.n	8004a32 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2220      	movs	r2, #32
 8004a30:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10a      	bne.n	8004a50 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	617b      	str	r3, [r7, #20]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	617b      	str	r3, [r7, #20]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	617b      	str	r3, [r7, #20]
 8004a4e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d001      	beq.n	8004a6c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e000      	b.n	8004a6e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
  }
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3720      	adds	r7, #32
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b088      	sub	sp, #32
 8004a7a:	af02      	add	r7, sp, #8
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	603b      	str	r3, [r7, #0]
 8004a82:	4613      	mov	r3, r2
 8004a84:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d001      	beq.n	8004a96 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004a92:	2302      	movs	r3, #2
 8004a94:	e104      	b.n	8004ca0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a9e:	d112      	bne.n	8004ac6 <HAL_SPI_Receive+0x50>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d10e      	bne.n	8004ac6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2204      	movs	r2, #4
 8004aac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004ab0:	88fa      	ldrh	r2, [r7, #6]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	68b9      	ldr	r1, [r7, #8]
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 f8f3 	bl	8004ca8 <HAL_SPI_TransmitReceive>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	e0ec      	b.n	8004ca0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ac6:	f7fe fa3b 	bl	8002f40 <HAL_GetTick>
 8004aca:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d002      	beq.n	8004ad8 <HAL_SPI_Receive+0x62>
 8004ad2:	88fb      	ldrh	r3, [r7, #6]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e0e1      	b.n	8004ca0 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_SPI_Receive+0x74>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e0da      	b.n	8004ca0 <HAL_SPI_Receive+0x22a>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2204      	movs	r2, #4
 8004af6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	88fa      	ldrh	r2, [r7, #6]
 8004b0a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	88fa      	ldrh	r2, [r7, #6]
 8004b10:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b38:	d10f      	bne.n	8004b5a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b48:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004b58:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b64:	2b40      	cmp	r3, #64	@ 0x40
 8004b66:	d007      	beq.n	8004b78 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b76:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d170      	bne.n	8004c62 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b80:	e035      	b.n	8004bee <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d115      	bne.n	8004bbc <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f103 020c 	add.w	r2, r3, #12
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b9c:	7812      	ldrb	r2, [r2, #0]
 8004b9e:	b2d2      	uxtb	r2, r2
 8004ba0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba6:	1c5a      	adds	r2, r3, #1
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	b29a      	uxth	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bba:	e018      	b.n	8004bee <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bbc:	f7fe f9c0 	bl	8002f40 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d803      	bhi.n	8004bd4 <HAL_SPI_Receive+0x15e>
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd2:	d102      	bne.n	8004bda <HAL_SPI_Receive+0x164>
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d109      	bne.n	8004bee <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e058      	b.n	8004ca0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1c4      	bne.n	8004b82 <HAL_SPI_Receive+0x10c>
 8004bf8:	e038      	b.n	8004c6c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d113      	bne.n	8004c30 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c12:	b292      	uxth	r2, r2
 8004c14:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c1a:	1c9a      	adds	r2, r3, #2
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	3b01      	subs	r3, #1
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c2e:	e018      	b.n	8004c62 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c30:	f7fe f986 	bl	8002f40 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	683a      	ldr	r2, [r7, #0]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d803      	bhi.n	8004c48 <HAL_SPI_Receive+0x1d2>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c46:	d102      	bne.n	8004c4e <HAL_SPI_Receive+0x1d8>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d109      	bne.n	8004c62 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e01e      	b.n	8004ca0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1c6      	bne.n	8004bfa <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	6839      	ldr	r1, [r7, #0]
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f000 fa4b 	bl	800510c <SPI_EndRxTransaction>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e000      	b.n	8004ca0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
  }
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3718      	adds	r7, #24
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b08a      	sub	sp, #40	@ 0x28
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
 8004cb4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cba:	f7fe f941 	bl	8002f40 <HAL_GetTick>
 8004cbe:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004cc6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004cce:	887b      	ldrh	r3, [r7, #2]
 8004cd0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004cd2:	7ffb      	ldrb	r3, [r7, #31]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d00c      	beq.n	8004cf2 <HAL_SPI_TransmitReceive+0x4a>
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cde:	d106      	bne.n	8004cee <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d102      	bne.n	8004cee <HAL_SPI_TransmitReceive+0x46>
 8004ce8:	7ffb      	ldrb	r3, [r7, #31]
 8004cea:	2b04      	cmp	r3, #4
 8004cec:	d001      	beq.n	8004cf2 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004cee:	2302      	movs	r3, #2
 8004cf0:	e17f      	b.n	8004ff2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d005      	beq.n	8004d04 <HAL_SPI_TransmitReceive+0x5c>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <HAL_SPI_TransmitReceive+0x5c>
 8004cfe:	887b      	ldrh	r3, [r7, #2]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d101      	bne.n	8004d08 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e174      	b.n	8004ff2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d101      	bne.n	8004d16 <HAL_SPI_TransmitReceive+0x6e>
 8004d12:	2302      	movs	r3, #2
 8004d14:	e16d      	b.n	8004ff2 <HAL_SPI_TransmitReceive+0x34a>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b04      	cmp	r3, #4
 8004d28:	d003      	beq.n	8004d32 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2205      	movs	r2, #5
 8004d2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	887a      	ldrh	r2, [r7, #2]
 8004d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	887a      	ldrh	r2, [r7, #2]
 8004d48:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	887a      	ldrh	r2, [r7, #2]
 8004d54:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	887a      	ldrh	r2, [r7, #2]
 8004d5a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d72:	2b40      	cmp	r3, #64	@ 0x40
 8004d74:	d007      	beq.n	8004d86 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d84:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d8e:	d17e      	bne.n	8004e8e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d002      	beq.n	8004d9e <HAL_SPI_TransmitReceive+0xf6>
 8004d98:	8afb      	ldrh	r3, [r7, #22]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d16c      	bne.n	8004e78 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da2:	881a      	ldrh	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dae:	1c9a      	adds	r2, r3, #2
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	b29a      	uxth	r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dc2:	e059      	b.n	8004e78 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d11b      	bne.n	8004e0a <HAL_SPI_TransmitReceive+0x162>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d016      	beq.n	8004e0a <HAL_SPI_TransmitReceive+0x162>
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d113      	bne.n	8004e0a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de6:	881a      	ldrh	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df2:	1c9a      	adds	r2, r3, #2
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d119      	bne.n	8004e4c <HAL_SPI_TransmitReceive+0x1a4>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d014      	beq.n	8004e4c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68da      	ldr	r2, [r3, #12]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2c:	b292      	uxth	r2, r2
 8004e2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e34:	1c9a      	adds	r2, r3, #2
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	3b01      	subs	r3, #1
 8004e42:	b29a      	uxth	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e4c:	f7fe f878 	bl	8002f40 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	6a3b      	ldr	r3, [r7, #32]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d80d      	bhi.n	8004e78 <HAL_SPI_TransmitReceive+0x1d0>
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e62:	d009      	beq.n	8004e78 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e0bc      	b.n	8004ff2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1a0      	bne.n	8004dc4 <HAL_SPI_TransmitReceive+0x11c>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d19b      	bne.n	8004dc4 <HAL_SPI_TransmitReceive+0x11c>
 8004e8c:	e082      	b.n	8004f94 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d002      	beq.n	8004e9c <HAL_SPI_TransmitReceive+0x1f4>
 8004e96:	8afb      	ldrh	r3, [r7, #22]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d171      	bne.n	8004f80 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	330c      	adds	r3, #12
 8004ea6:	7812      	ldrb	r2, [r2, #0]
 8004ea8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eae:	1c5a      	adds	r2, r3, #1
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ec2:	e05d      	b.n	8004f80 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f003 0302 	and.w	r3, r3, #2
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d11c      	bne.n	8004f0c <HAL_SPI_TransmitReceive+0x264>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d017      	beq.n	8004f0c <HAL_SPI_TransmitReceive+0x264>
 8004edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d114      	bne.n	8004f0c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	330c      	adds	r3, #12
 8004eec:	7812      	ldrb	r2, [r2, #0]
 8004eee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	3b01      	subs	r3, #1
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d119      	bne.n	8004f4e <HAL_SPI_TransmitReceive+0x2a6>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d014      	beq.n	8004f4e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68da      	ldr	r2, [r3, #12]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2e:	b2d2      	uxtb	r2, r2
 8004f30:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f36:	1c5a      	adds	r2, r3, #1
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	3b01      	subs	r3, #1
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f4e:	f7fd fff7 	bl	8002f40 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	6a3b      	ldr	r3, [r7, #32]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d803      	bhi.n	8004f66 <HAL_SPI_TransmitReceive+0x2be>
 8004f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f64:	d102      	bne.n	8004f6c <HAL_SPI_TransmitReceive+0x2c4>
 8004f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d109      	bne.n	8004f80 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e038      	b.n	8004ff2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d19c      	bne.n	8004ec4 <HAL_SPI_TransmitReceive+0x21c>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d197      	bne.n	8004ec4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f94:	6a3a      	ldr	r2, [r7, #32]
 8004f96:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f91d 	bl	80051d8 <SPI_EndRxTxTransaction>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d008      	beq.n	8004fb6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2220      	movs	r2, #32
 8004fa8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e01d      	b.n	8004ff2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10a      	bne.n	8004fd4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	613b      	str	r3, [r7, #16]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	613b      	str	r3, [r7, #16]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	613b      	str	r3, [r7, #16]
 8004fd2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e000      	b.n	8004ff2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
  }
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3728      	adds	r7, #40	@ 0x28
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
	...

08004ffc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b088      	sub	sp, #32
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	603b      	str	r3, [r7, #0]
 8005008:	4613      	mov	r3, r2
 800500a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800500c:	f7fd ff98 	bl	8002f40 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005014:	1a9b      	subs	r3, r3, r2
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	4413      	add	r3, r2
 800501a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800501c:	f7fd ff90 	bl	8002f40 <HAL_GetTick>
 8005020:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005022:	4b39      	ldr	r3, [pc, #228]	@ (8005108 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	015b      	lsls	r3, r3, #5
 8005028:	0d1b      	lsrs	r3, r3, #20
 800502a:	69fa      	ldr	r2, [r7, #28]
 800502c:	fb02 f303 	mul.w	r3, r2, r3
 8005030:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005032:	e054      	b.n	80050de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503a:	d050      	beq.n	80050de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800503c:	f7fd ff80 	bl	8002f40 <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	69fa      	ldr	r2, [r7, #28]
 8005048:	429a      	cmp	r2, r3
 800504a:	d902      	bls.n	8005052 <SPI_WaitFlagStateUntilTimeout+0x56>
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d13d      	bne.n	80050ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005060:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800506a:	d111      	bne.n	8005090 <SPI_WaitFlagStateUntilTimeout+0x94>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005074:	d004      	beq.n	8005080 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800507e:	d107      	bne.n	8005090 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800508e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005094:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005098:	d10f      	bne.n	80050ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e017      	b.n	80050fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d101      	bne.n	80050d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	3b01      	subs	r3, #1
 80050dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689a      	ldr	r2, [r3, #8]
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	4013      	ands	r3, r2
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	bf0c      	ite	eq
 80050ee:	2301      	moveq	r3, #1
 80050f0:	2300      	movne	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	461a      	mov	r2, r3
 80050f6:	79fb      	ldrb	r3, [r7, #7]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d19b      	bne.n	8005034 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3720      	adds	r7, #32
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	20000014 	.word	0x20000014

0800510c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af02      	add	r7, sp, #8
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005120:	d111      	bne.n	8005146 <SPI_EndRxTransaction+0x3a>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800512a:	d004      	beq.n	8005136 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005134:	d107      	bne.n	8005146 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005144:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800514e:	d12a      	bne.n	80051a6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005158:	d012      	beq.n	8005180 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	2200      	movs	r2, #0
 8005162:	2180      	movs	r1, #128	@ 0x80
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f7ff ff49 	bl	8004ffc <SPI_WaitFlagStateUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d02d      	beq.n	80051cc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005174:	f043 0220 	orr.w	r2, r3, #32
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e026      	b.n	80051ce <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	2200      	movs	r2, #0
 8005188:	2101      	movs	r1, #1
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f7ff ff36 	bl	8004ffc <SPI_WaitFlagStateUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d01a      	beq.n	80051cc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800519a:	f043 0220 	orr.w	r2, r3, #32
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e013      	b.n	80051ce <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	9300      	str	r3, [sp, #0]
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	2200      	movs	r2, #0
 80051ae:	2101      	movs	r1, #1
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f7ff ff23 	bl	8004ffc <SPI_WaitFlagStateUntilTimeout>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d007      	beq.n	80051cc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c0:	f043 0220 	orr.w	r2, r3, #32
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e000      	b.n	80051ce <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
	...

080051d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b088      	sub	sp, #32
 80051dc:	af02      	add	r7, sp, #8
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	9300      	str	r3, [sp, #0]
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	2201      	movs	r2, #1
 80051ec:	2102      	movs	r1, #2
 80051ee:	68f8      	ldr	r0, [r7, #12]
 80051f0:	f7ff ff04 	bl	8004ffc <SPI_WaitFlagStateUntilTimeout>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d007      	beq.n	800520a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051fe:	f043 0220 	orr.w	r2, r3, #32
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e032      	b.n	8005270 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800520a:	4b1b      	ldr	r3, [pc, #108]	@ (8005278 <SPI_EndRxTxTransaction+0xa0>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a1b      	ldr	r2, [pc, #108]	@ (800527c <SPI_EndRxTxTransaction+0xa4>)
 8005210:	fba2 2303 	umull	r2, r3, r2, r3
 8005214:	0d5b      	lsrs	r3, r3, #21
 8005216:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800521a:	fb02 f303 	mul.w	r3, r2, r3
 800521e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005228:	d112      	bne.n	8005250 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2200      	movs	r2, #0
 8005232:	2180      	movs	r1, #128	@ 0x80
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f7ff fee1 	bl	8004ffc <SPI_WaitFlagStateUntilTimeout>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d016      	beq.n	800526e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005244:	f043 0220 	orr.w	r2, r3, #32
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e00f      	b.n	8005270 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	3b01      	subs	r3, #1
 800525a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005266:	2b80      	cmp	r3, #128	@ 0x80
 8005268:	d0f2      	beq.n	8005250 <SPI_EndRxTxTransaction+0x78>
 800526a:	e000      	b.n	800526e <SPI_EndRxTxTransaction+0x96>
        break;
 800526c:	bf00      	nop
  }

  return HAL_OK;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3718      	adds	r7, #24
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}
 8005278:	20000014 	.word	0x20000014
 800527c:	165e9f81 	.word	0x165e9f81

08005280 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e041      	b.n	8005316 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005298:	b2db      	uxtb	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d106      	bne.n	80052ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f7fd fc92 	bl	8002bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2202      	movs	r2, #2
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	3304      	adds	r3, #4
 80052bc:	4619      	mov	r1, r3
 80052be:	4610      	mov	r0, r2
 80052c0:	f000 fe5a 	bl	8005f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
	...

08005320 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b01      	cmp	r3, #1
 8005332:	d001      	beq.n	8005338 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e046      	b.n	80053c6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a23      	ldr	r2, [pc, #140]	@ (80053d4 <HAL_TIM_Base_Start+0xb4>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d022      	beq.n	8005390 <HAL_TIM_Base_Start+0x70>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005352:	d01d      	beq.n	8005390 <HAL_TIM_Base_Start+0x70>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a1f      	ldr	r2, [pc, #124]	@ (80053d8 <HAL_TIM_Base_Start+0xb8>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d018      	beq.n	8005390 <HAL_TIM_Base_Start+0x70>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a1e      	ldr	r2, [pc, #120]	@ (80053dc <HAL_TIM_Base_Start+0xbc>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d013      	beq.n	8005390 <HAL_TIM_Base_Start+0x70>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a1c      	ldr	r2, [pc, #112]	@ (80053e0 <HAL_TIM_Base_Start+0xc0>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00e      	beq.n	8005390 <HAL_TIM_Base_Start+0x70>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a1b      	ldr	r2, [pc, #108]	@ (80053e4 <HAL_TIM_Base_Start+0xc4>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d009      	beq.n	8005390 <HAL_TIM_Base_Start+0x70>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a19      	ldr	r2, [pc, #100]	@ (80053e8 <HAL_TIM_Base_Start+0xc8>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d004      	beq.n	8005390 <HAL_TIM_Base_Start+0x70>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a18      	ldr	r2, [pc, #96]	@ (80053ec <HAL_TIM_Base_Start+0xcc>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d111      	bne.n	80053b4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f003 0307 	and.w	r3, r3, #7
 800539a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2b06      	cmp	r3, #6
 80053a0:	d010      	beq.n	80053c4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f042 0201 	orr.w	r2, r2, #1
 80053b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b2:	e007      	b.n	80053c4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 0201 	orr.w	r2, r2, #1
 80053c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3714      	adds	r7, #20
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	40010000 	.word	0x40010000
 80053d8:	40000400 	.word	0x40000400
 80053dc:	40000800 	.word	0x40000800
 80053e0:	40000c00 	.word	0x40000c00
 80053e4:	40010400 	.word	0x40010400
 80053e8:	40014000 	.word	0x40014000
 80053ec:	40001800 	.word	0x40001800

080053f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b01      	cmp	r3, #1
 8005402:	d001      	beq.n	8005408 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e04e      	b.n	80054a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2202      	movs	r2, #2
 800540c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68da      	ldr	r2, [r3, #12]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f042 0201 	orr.w	r2, r2, #1
 800541e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a23      	ldr	r2, [pc, #140]	@ (80054b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d022      	beq.n	8005470 <HAL_TIM_Base_Start_IT+0x80>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005432:	d01d      	beq.n	8005470 <HAL_TIM_Base_Start_IT+0x80>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1f      	ldr	r2, [pc, #124]	@ (80054b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d018      	beq.n	8005470 <HAL_TIM_Base_Start_IT+0x80>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1e      	ldr	r2, [pc, #120]	@ (80054bc <HAL_TIM_Base_Start_IT+0xcc>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d013      	beq.n	8005470 <HAL_TIM_Base_Start_IT+0x80>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a1c      	ldr	r2, [pc, #112]	@ (80054c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d00e      	beq.n	8005470 <HAL_TIM_Base_Start_IT+0x80>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a1b      	ldr	r2, [pc, #108]	@ (80054c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d009      	beq.n	8005470 <HAL_TIM_Base_Start_IT+0x80>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a19      	ldr	r2, [pc, #100]	@ (80054c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d004      	beq.n	8005470 <HAL_TIM_Base_Start_IT+0x80>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a18      	ldr	r2, [pc, #96]	@ (80054cc <HAL_TIM_Base_Start_IT+0xdc>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d111      	bne.n	8005494 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 0307 	and.w	r3, r3, #7
 800547a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b06      	cmp	r3, #6
 8005480:	d010      	beq.n	80054a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f042 0201 	orr.w	r2, r2, #1
 8005490:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005492:	e007      	b.n	80054a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0201 	orr.w	r2, r2, #1
 80054a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3714      	adds	r7, #20
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	40010000 	.word	0x40010000
 80054b8:	40000400 	.word	0x40000400
 80054bc:	40000800 	.word	0x40000800
 80054c0:	40000c00 	.word	0x40000c00
 80054c4:	40010400 	.word	0x40010400
 80054c8:	40014000 	.word	0x40014000
 80054cc:	40001800 	.word	0x40001800

080054d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e041      	b.n	8005566 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d106      	bne.n	80054fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f839 	bl	800556e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3304      	adds	r3, #4
 800550c:	4619      	mov	r1, r3
 800550e:	4610      	mov	r0, r2
 8005510:	f000 fd32 	bl	8005f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3708      	adds	r7, #8
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}

0800556e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800556e:	b480      	push	{r7}
 8005570:	b083      	sub	sp, #12
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005576:	bf00      	nop
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
	...

08005584 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d109      	bne.n	80055a8 <HAL_TIM_PWM_Start+0x24>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b01      	cmp	r3, #1
 800559e:	bf14      	ite	ne
 80055a0:	2301      	movne	r3, #1
 80055a2:	2300      	moveq	r3, #0
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	e022      	b.n	80055ee <HAL_TIM_PWM_Start+0x6a>
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d109      	bne.n	80055c2 <HAL_TIM_PWM_Start+0x3e>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	bf14      	ite	ne
 80055ba:	2301      	movne	r3, #1
 80055bc:	2300      	moveq	r3, #0
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	e015      	b.n	80055ee <HAL_TIM_PWM_Start+0x6a>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d109      	bne.n	80055dc <HAL_TIM_PWM_Start+0x58>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	bf14      	ite	ne
 80055d4:	2301      	movne	r3, #1
 80055d6:	2300      	moveq	r3, #0
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	e008      	b.n	80055ee <HAL_TIM_PWM_Start+0x6a>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	bf14      	ite	ne
 80055e8:	2301      	movne	r3, #1
 80055ea:	2300      	moveq	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e07c      	b.n	80056f0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d104      	bne.n	8005606 <HAL_TIM_PWM_Start+0x82>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005604:	e013      	b.n	800562e <HAL_TIM_PWM_Start+0xaa>
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b04      	cmp	r3, #4
 800560a:	d104      	bne.n	8005616 <HAL_TIM_PWM_Start+0x92>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005614:	e00b      	b.n	800562e <HAL_TIM_PWM_Start+0xaa>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b08      	cmp	r3, #8
 800561a:	d104      	bne.n	8005626 <HAL_TIM_PWM_Start+0xa2>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005624:	e003      	b.n	800562e <HAL_TIM_PWM_Start+0xaa>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2202      	movs	r2, #2
 800562a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2201      	movs	r2, #1
 8005634:	6839      	ldr	r1, [r7, #0]
 8005636:	4618      	mov	r0, r3
 8005638:	f001 f935 	bl	80068a6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a2d      	ldr	r2, [pc, #180]	@ (80056f8 <HAL_TIM_PWM_Start+0x174>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d004      	beq.n	8005650 <HAL_TIM_PWM_Start+0xcc>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a2c      	ldr	r2, [pc, #176]	@ (80056fc <HAL_TIM_PWM_Start+0x178>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d101      	bne.n	8005654 <HAL_TIM_PWM_Start+0xd0>
 8005650:	2301      	movs	r3, #1
 8005652:	e000      	b.n	8005656 <HAL_TIM_PWM_Start+0xd2>
 8005654:	2300      	movs	r3, #0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d007      	beq.n	800566a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005668:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a22      	ldr	r2, [pc, #136]	@ (80056f8 <HAL_TIM_PWM_Start+0x174>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d022      	beq.n	80056ba <HAL_TIM_PWM_Start+0x136>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800567c:	d01d      	beq.n	80056ba <HAL_TIM_PWM_Start+0x136>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a1f      	ldr	r2, [pc, #124]	@ (8005700 <HAL_TIM_PWM_Start+0x17c>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d018      	beq.n	80056ba <HAL_TIM_PWM_Start+0x136>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a1d      	ldr	r2, [pc, #116]	@ (8005704 <HAL_TIM_PWM_Start+0x180>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d013      	beq.n	80056ba <HAL_TIM_PWM_Start+0x136>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a1c      	ldr	r2, [pc, #112]	@ (8005708 <HAL_TIM_PWM_Start+0x184>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d00e      	beq.n	80056ba <HAL_TIM_PWM_Start+0x136>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a16      	ldr	r2, [pc, #88]	@ (80056fc <HAL_TIM_PWM_Start+0x178>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d009      	beq.n	80056ba <HAL_TIM_PWM_Start+0x136>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a18      	ldr	r2, [pc, #96]	@ (800570c <HAL_TIM_PWM_Start+0x188>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d004      	beq.n	80056ba <HAL_TIM_PWM_Start+0x136>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a16      	ldr	r2, [pc, #88]	@ (8005710 <HAL_TIM_PWM_Start+0x18c>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d111      	bne.n	80056de <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f003 0307 	and.w	r3, r3, #7
 80056c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2b06      	cmp	r3, #6
 80056ca:	d010      	beq.n	80056ee <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f042 0201 	orr.w	r2, r2, #1
 80056da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056dc:	e007      	b.n	80056ee <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f042 0201 	orr.w	r2, r2, #1
 80056ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	40010000 	.word	0x40010000
 80056fc:	40010400 	.word	0x40010400
 8005700:	40000400 	.word	0x40000400
 8005704:	40000800 	.word	0x40000800
 8005708:	40000c00 	.word	0x40000c00
 800570c:	40014000 	.word	0x40014000
 8005710:	40001800 	.word	0x40001800

08005714 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e041      	b.n	80057aa <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d106      	bne.n	8005740 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f839 	bl	80057b2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	3304      	adds	r3, #4
 8005750:	4619      	mov	r1, r3
 8005752:	4610      	mov	r0, r2
 8005754:	f000 fc10 	bl	8005f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3708      	adds	r7, #8
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b083      	sub	sp, #12
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80057ba:	bf00      	nop
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
	...

080057c8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d104      	bne.n	80057e2 <HAL_TIM_IC_Start+0x1a>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	e013      	b.n	800580a <HAL_TIM_IC_Start+0x42>
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	2b04      	cmp	r3, #4
 80057e6:	d104      	bne.n	80057f2 <HAL_TIM_IC_Start+0x2a>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	e00b      	b.n	800580a <HAL_TIM_IC_Start+0x42>
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	2b08      	cmp	r3, #8
 80057f6:	d104      	bne.n	8005802 <HAL_TIM_IC_Start+0x3a>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	e003      	b.n	800580a <HAL_TIM_IC_Start+0x42>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005808:	b2db      	uxtb	r3, r3
 800580a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d104      	bne.n	800581c <HAL_TIM_IC_Start+0x54>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005818:	b2db      	uxtb	r3, r3
 800581a:	e013      	b.n	8005844 <HAL_TIM_IC_Start+0x7c>
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	2b04      	cmp	r3, #4
 8005820:	d104      	bne.n	800582c <HAL_TIM_IC_Start+0x64>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005828:	b2db      	uxtb	r3, r3
 800582a:	e00b      	b.n	8005844 <HAL_TIM_IC_Start+0x7c>
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	2b08      	cmp	r3, #8
 8005830:	d104      	bne.n	800583c <HAL_TIM_IC_Start+0x74>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005838:	b2db      	uxtb	r3, r3
 800583a:	e003      	b.n	8005844 <HAL_TIM_IC_Start+0x7c>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005842:	b2db      	uxtb	r3, r3
 8005844:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005846:	7bfb      	ldrb	r3, [r7, #15]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d102      	bne.n	8005852 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800584c:	7bbb      	ldrb	r3, [r7, #14]
 800584e:	2b01      	cmp	r3, #1
 8005850:	d001      	beq.n	8005856 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e081      	b.n	800595a <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d104      	bne.n	8005866 <HAL_TIM_IC_Start+0x9e>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005864:	e013      	b.n	800588e <HAL_TIM_IC_Start+0xc6>
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	2b04      	cmp	r3, #4
 800586a:	d104      	bne.n	8005876 <HAL_TIM_IC_Start+0xae>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2202      	movs	r2, #2
 8005870:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005874:	e00b      	b.n	800588e <HAL_TIM_IC_Start+0xc6>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b08      	cmp	r3, #8
 800587a:	d104      	bne.n	8005886 <HAL_TIM_IC_Start+0xbe>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2202      	movs	r2, #2
 8005880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005884:	e003      	b.n	800588e <HAL_TIM_IC_Start+0xc6>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2202      	movs	r2, #2
 800588a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d104      	bne.n	800589e <HAL_TIM_IC_Start+0xd6>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800589c:	e013      	b.n	80058c6 <HAL_TIM_IC_Start+0xfe>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b04      	cmp	r3, #4
 80058a2:	d104      	bne.n	80058ae <HAL_TIM_IC_Start+0xe6>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2202      	movs	r2, #2
 80058a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058ac:	e00b      	b.n	80058c6 <HAL_TIM_IC_Start+0xfe>
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2b08      	cmp	r3, #8
 80058b2:	d104      	bne.n	80058be <HAL_TIM_IC_Start+0xf6>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2202      	movs	r2, #2
 80058b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058bc:	e003      	b.n	80058c6 <HAL_TIM_IC_Start+0xfe>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2202      	movs	r2, #2
 80058c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2201      	movs	r2, #1
 80058cc:	6839      	ldr	r1, [r7, #0]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f000 ffe9 	bl	80068a6 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a22      	ldr	r2, [pc, #136]	@ (8005964 <HAL_TIM_IC_Start+0x19c>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d022      	beq.n	8005924 <HAL_TIM_IC_Start+0x15c>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058e6:	d01d      	beq.n	8005924 <HAL_TIM_IC_Start+0x15c>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a1e      	ldr	r2, [pc, #120]	@ (8005968 <HAL_TIM_IC_Start+0x1a0>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d018      	beq.n	8005924 <HAL_TIM_IC_Start+0x15c>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a1d      	ldr	r2, [pc, #116]	@ (800596c <HAL_TIM_IC_Start+0x1a4>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d013      	beq.n	8005924 <HAL_TIM_IC_Start+0x15c>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a1b      	ldr	r2, [pc, #108]	@ (8005970 <HAL_TIM_IC_Start+0x1a8>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d00e      	beq.n	8005924 <HAL_TIM_IC_Start+0x15c>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a1a      	ldr	r2, [pc, #104]	@ (8005974 <HAL_TIM_IC_Start+0x1ac>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d009      	beq.n	8005924 <HAL_TIM_IC_Start+0x15c>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a18      	ldr	r2, [pc, #96]	@ (8005978 <HAL_TIM_IC_Start+0x1b0>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d004      	beq.n	8005924 <HAL_TIM_IC_Start+0x15c>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a17      	ldr	r2, [pc, #92]	@ (800597c <HAL_TIM_IC_Start+0x1b4>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d111      	bne.n	8005948 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f003 0307 	and.w	r3, r3, #7
 800592e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b06      	cmp	r3, #6
 8005934:	d010      	beq.n	8005958 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f042 0201 	orr.w	r2, r2, #1
 8005944:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005946:	e007      	b.n	8005958 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0201 	orr.w	r2, r2, #1
 8005956:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	40010000 	.word	0x40010000
 8005968:	40000400 	.word	0x40000400
 800596c:	40000800 	.word	0x40000800
 8005970:	40000c00 	.word	0x40000c00
 8005974:	40010400 	.word	0x40010400
 8005978:	40014000 	.word	0x40014000
 800597c:	40001800 	.word	0x40001800

08005980 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d020      	beq.n	80059e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d01b      	beq.n	80059e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f06f 0202 	mvn.w	r2, #2
 80059b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	f003 0303 	and.w	r3, r3, #3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d003      	beq.n	80059d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 fab6 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 80059d0:	e005      	b.n	80059de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 faa8 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f000 fab9 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	f003 0304 	and.w	r3, r3, #4
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d020      	beq.n	8005a30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d01b      	beq.n	8005a30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f06f 0204 	mvn.w	r2, #4
 8005a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2202      	movs	r2, #2
 8005a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	699b      	ldr	r3, [r3, #24]
 8005a0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 fa90 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005a1c:	e005      	b.n	8005a2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 fa82 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 fa93 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	f003 0308 	and.w	r3, r3, #8
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d020      	beq.n	8005a7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d01b      	beq.n	8005a7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f06f 0208 	mvn.w	r2, #8
 8005a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2204      	movs	r2, #4
 8005a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	f003 0303 	and.w	r3, r3, #3
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d003      	beq.n	8005a6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 fa6a 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005a68:	e005      	b.n	8005a76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fa5c 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 fa6d 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f003 0310 	and.w	r3, r3, #16
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d020      	beq.n	8005ac8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f003 0310 	and.w	r3, r3, #16
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d01b      	beq.n	8005ac8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f06f 0210 	mvn.w	r2, #16
 8005a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2208      	movs	r2, #8
 8005a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	69db      	ldr	r3, [r3, #28]
 8005aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 fa44 	bl	8005f3c <HAL_TIM_IC_CaptureCallback>
 8005ab4:	e005      	b.n	8005ac2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 fa36 	bl	8005f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 fa47 	bl	8005f50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00c      	beq.n	8005aec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f003 0301 	and.w	r3, r3, #1
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d007      	beq.n	8005aec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f06f 0201 	mvn.w	r2, #1
 8005ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7fc fc7e 	bl	80023e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00c      	beq.n	8005b10 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d007      	beq.n	8005b10 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 ff76 	bl	80069fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00c      	beq.n	8005b34 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d007      	beq.n	8005b34 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 fa18 	bl	8005f64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	f003 0320 	and.w	r3, r3, #32
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00c      	beq.n	8005b58 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f003 0320 	and.w	r3, r3, #32
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d007      	beq.n	8005b58 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f06f 0220 	mvn.w	r2, #32
 8005b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 ff48 	bl	80069e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b58:	bf00      	nop
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b086      	sub	sp, #24
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d101      	bne.n	8005b7e <HAL_TIM_IC_ConfigChannel+0x1e>
 8005b7a:	2302      	movs	r3, #2
 8005b7c:	e088      	b.n	8005c90 <HAL_TIM_IC_ConfigChannel+0x130>
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d11b      	bne.n	8005bc4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005b9c:	f000 fcda 	bl	8006554 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	699a      	ldr	r2, [r3, #24]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 020c 	bic.w	r2, r2, #12
 8005bae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6999      	ldr	r1, [r3, #24]
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	689a      	ldr	r2, [r3, #8]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	619a      	str	r2, [r3, #24]
 8005bc2:	e060      	b.n	8005c86 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b04      	cmp	r3, #4
 8005bc8:	d11c      	bne.n	8005c04 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005bda:	f000 fd5e 	bl	800669a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	699a      	ldr	r2, [r3, #24]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005bec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6999      	ldr	r1, [r3, #24]
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	021a      	lsls	r2, r3, #8
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	619a      	str	r2, [r3, #24]
 8005c02:	e040      	b.n	8005c86 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b08      	cmp	r3, #8
 8005c08:	d11b      	bne.n	8005c42 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005c1a:	f000 fdab 	bl	8006774 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	69da      	ldr	r2, [r3, #28]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 020c 	bic.w	r2, r2, #12
 8005c2c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	69d9      	ldr	r1, [r3, #28]
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	689a      	ldr	r2, [r3, #8]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	61da      	str	r2, [r3, #28]
 8005c40:	e021      	b.n	8005c86 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b0c      	cmp	r3, #12
 8005c46:	d11c      	bne.n	8005c82 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005c58:	f000 fdc8 	bl	80067ec <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	69da      	ldr	r2, [r3, #28]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005c6a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	69d9      	ldr	r1, [r3, #28]
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	021a      	lsls	r2, r3, #8
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	61da      	str	r2, [r3, #28]
 8005c80:	e001      	b.n	8005c86 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3718      	adds	r7, #24
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b086      	sub	sp, #24
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d101      	bne.n	8005cb6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	e0ae      	b.n	8005e14 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b0c      	cmp	r3, #12
 8005cc2:	f200 809f 	bhi.w	8005e04 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ccc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ccc:	08005d01 	.word	0x08005d01
 8005cd0:	08005e05 	.word	0x08005e05
 8005cd4:	08005e05 	.word	0x08005e05
 8005cd8:	08005e05 	.word	0x08005e05
 8005cdc:	08005d41 	.word	0x08005d41
 8005ce0:	08005e05 	.word	0x08005e05
 8005ce4:	08005e05 	.word	0x08005e05
 8005ce8:	08005e05 	.word	0x08005e05
 8005cec:	08005d83 	.word	0x08005d83
 8005cf0:	08005e05 	.word	0x08005e05
 8005cf4:	08005e05 	.word	0x08005e05
 8005cf8:	08005e05 	.word	0x08005e05
 8005cfc:	08005dc3 	.word	0x08005dc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68b9      	ldr	r1, [r7, #8]
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 f9e2 	bl	80060d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	699a      	ldr	r2, [r3, #24]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f042 0208 	orr.w	r2, r2, #8
 8005d1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	699a      	ldr	r2, [r3, #24]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 0204 	bic.w	r2, r2, #4
 8005d2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6999      	ldr	r1, [r3, #24]
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	691a      	ldr	r2, [r3, #16]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	619a      	str	r2, [r3, #24]
      break;
 8005d3e:	e064      	b.n	8005e0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68b9      	ldr	r1, [r7, #8]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 fa32 	bl	80061b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	699a      	ldr	r2, [r3, #24]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	699a      	ldr	r2, [r3, #24]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	6999      	ldr	r1, [r3, #24]
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	021a      	lsls	r2, r3, #8
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	430a      	orrs	r2, r1
 8005d7e:	619a      	str	r2, [r3, #24]
      break;
 8005d80:	e043      	b.n	8005e0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68b9      	ldr	r1, [r7, #8]
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f000 fa87 	bl	800629c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	69da      	ldr	r2, [r3, #28]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f042 0208 	orr.w	r2, r2, #8
 8005d9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	69da      	ldr	r2, [r3, #28]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f022 0204 	bic.w	r2, r2, #4
 8005dac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	69d9      	ldr	r1, [r3, #28]
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	691a      	ldr	r2, [r3, #16]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	430a      	orrs	r2, r1
 8005dbe:	61da      	str	r2, [r3, #28]
      break;
 8005dc0:	e023      	b.n	8005e0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68b9      	ldr	r1, [r7, #8]
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f000 fadb 	bl	8006384 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	69da      	ldr	r2, [r3, #28]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ddc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	69da      	ldr	r2, [r3, #28]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	69d9      	ldr	r1, [r3, #28]
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	021a      	lsls	r2, r3, #8
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	430a      	orrs	r2, r1
 8005e00:	61da      	str	r2, [r3, #28]
      break;
 8005e02:	e002      	b.n	8005e0a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	75fb      	strb	r3, [r7, #23]
      break;
 8005e08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3718      	adds	r7, #24
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d101      	bne.n	8005e34 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005e30:	2302      	movs	r3, #2
 8005e32:	e031      	b.n	8005e98 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005e44:	6839      	ldr	r1, [r7, #0]
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 faf2 	bl	8006430 <TIM_SlaveTimer_SetConfig>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d009      	beq.n	8005e66 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e018      	b.n	8005e98 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68da      	ldr	r2, [r3, #12]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e74:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68da      	ldr	r2, [r3, #12]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005e84:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3708      	adds	r7, #8
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	2b0c      	cmp	r3, #12
 8005eb2:	d831      	bhi.n	8005f18 <HAL_TIM_ReadCapturedValue+0x78>
 8005eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8005ebc <HAL_TIM_ReadCapturedValue+0x1c>)
 8005eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eba:	bf00      	nop
 8005ebc:	08005ef1 	.word	0x08005ef1
 8005ec0:	08005f19 	.word	0x08005f19
 8005ec4:	08005f19 	.word	0x08005f19
 8005ec8:	08005f19 	.word	0x08005f19
 8005ecc:	08005efb 	.word	0x08005efb
 8005ed0:	08005f19 	.word	0x08005f19
 8005ed4:	08005f19 	.word	0x08005f19
 8005ed8:	08005f19 	.word	0x08005f19
 8005edc:	08005f05 	.word	0x08005f05
 8005ee0:	08005f19 	.word	0x08005f19
 8005ee4:	08005f19 	.word	0x08005f19
 8005ee8:	08005f19 	.word	0x08005f19
 8005eec:	08005f0f 	.word	0x08005f0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ef6:	60fb      	str	r3, [r7, #12]

      break;
 8005ef8:	e00f      	b.n	8005f1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f00:	60fb      	str	r3, [r7, #12]

      break;
 8005f02:	e00a      	b.n	8005f1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f0a:	60fb      	str	r3, [r7, #12]

      break;
 8005f0c:	e005      	b.n	8005f1a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f14:	60fb      	str	r3, [r7, #12]

      break;
 8005f16:	e000      	b.n	8005f1a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005f18:	bf00      	nop
  }

  return tmpreg;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3714      	adds	r7, #20
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a46      	ldr	r2, [pc, #280]	@ (80060a4 <TIM_Base_SetConfig+0x12c>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d013      	beq.n	8005fb8 <TIM_Base_SetConfig+0x40>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f96:	d00f      	beq.n	8005fb8 <TIM_Base_SetConfig+0x40>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a43      	ldr	r2, [pc, #268]	@ (80060a8 <TIM_Base_SetConfig+0x130>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d00b      	beq.n	8005fb8 <TIM_Base_SetConfig+0x40>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a42      	ldr	r2, [pc, #264]	@ (80060ac <TIM_Base_SetConfig+0x134>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d007      	beq.n	8005fb8 <TIM_Base_SetConfig+0x40>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a41      	ldr	r2, [pc, #260]	@ (80060b0 <TIM_Base_SetConfig+0x138>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d003      	beq.n	8005fb8 <TIM_Base_SetConfig+0x40>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a40      	ldr	r2, [pc, #256]	@ (80060b4 <TIM_Base_SetConfig+0x13c>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d108      	bne.n	8005fca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a35      	ldr	r2, [pc, #212]	@ (80060a4 <TIM_Base_SetConfig+0x12c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d02b      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fd8:	d027      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a32      	ldr	r2, [pc, #200]	@ (80060a8 <TIM_Base_SetConfig+0x130>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d023      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a31      	ldr	r2, [pc, #196]	@ (80060ac <TIM_Base_SetConfig+0x134>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d01f      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a30      	ldr	r2, [pc, #192]	@ (80060b0 <TIM_Base_SetConfig+0x138>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d01b      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a2f      	ldr	r2, [pc, #188]	@ (80060b4 <TIM_Base_SetConfig+0x13c>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d017      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a2e      	ldr	r2, [pc, #184]	@ (80060b8 <TIM_Base_SetConfig+0x140>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d013      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a2d      	ldr	r2, [pc, #180]	@ (80060bc <TIM_Base_SetConfig+0x144>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d00f      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a2c      	ldr	r2, [pc, #176]	@ (80060c0 <TIM_Base_SetConfig+0x148>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d00b      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a2b      	ldr	r2, [pc, #172]	@ (80060c4 <TIM_Base_SetConfig+0x14c>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d007      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a2a      	ldr	r2, [pc, #168]	@ (80060c8 <TIM_Base_SetConfig+0x150>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d003      	beq.n	800602a <TIM_Base_SetConfig+0xb2>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a29      	ldr	r2, [pc, #164]	@ (80060cc <TIM_Base_SetConfig+0x154>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d108      	bne.n	800603c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006030:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	4313      	orrs	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	4313      	orrs	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a10      	ldr	r2, [pc, #64]	@ (80060a4 <TIM_Base_SetConfig+0x12c>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d003      	beq.n	8006070 <TIM_Base_SetConfig+0xf8>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a12      	ldr	r2, [pc, #72]	@ (80060b4 <TIM_Base_SetConfig+0x13c>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d103      	bne.n	8006078 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	691a      	ldr	r2, [r3, #16]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	f003 0301 	and.w	r3, r3, #1
 8006086:	2b01      	cmp	r3, #1
 8006088:	d105      	bne.n	8006096 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	f023 0201 	bic.w	r2, r3, #1
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	611a      	str	r2, [r3, #16]
  }
}
 8006096:	bf00      	nop
 8006098:	3714      	adds	r7, #20
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	40010000 	.word	0x40010000
 80060a8:	40000400 	.word	0x40000400
 80060ac:	40000800 	.word	0x40000800
 80060b0:	40000c00 	.word	0x40000c00
 80060b4:	40010400 	.word	0x40010400
 80060b8:	40014000 	.word	0x40014000
 80060bc:	40014400 	.word	0x40014400
 80060c0:	40014800 	.word	0x40014800
 80060c4:	40001800 	.word	0x40001800
 80060c8:	40001c00 	.word	0x40001c00
 80060cc:	40002000 	.word	0x40002000

080060d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b087      	sub	sp, #28
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a1b      	ldr	r3, [r3, #32]
 80060e4:	f023 0201 	bic.w	r2, r3, #1
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f023 0303 	bic.w	r3, r3, #3
 8006106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	4313      	orrs	r3, r2
 8006110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	f023 0302 	bic.w	r3, r3, #2
 8006118:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	4313      	orrs	r3, r2
 8006122:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a20      	ldr	r2, [pc, #128]	@ (80061a8 <TIM_OC1_SetConfig+0xd8>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d003      	beq.n	8006134 <TIM_OC1_SetConfig+0x64>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a1f      	ldr	r2, [pc, #124]	@ (80061ac <TIM_OC1_SetConfig+0xdc>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d10c      	bne.n	800614e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	f023 0308 	bic.w	r3, r3, #8
 800613a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f023 0304 	bic.w	r3, r3, #4
 800614c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a15      	ldr	r2, [pc, #84]	@ (80061a8 <TIM_OC1_SetConfig+0xd8>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d003      	beq.n	800615e <TIM_OC1_SetConfig+0x8e>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a14      	ldr	r2, [pc, #80]	@ (80061ac <TIM_OC1_SetConfig+0xdc>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d111      	bne.n	8006182 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006164:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800616c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	4313      	orrs	r3, r2
 8006176:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	4313      	orrs	r3, r2
 8006180:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	621a      	str	r2, [r3, #32]
}
 800619c:	bf00      	nop
 800619e:	371c      	adds	r7, #28
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr
 80061a8:	40010000 	.word	0x40010000
 80061ac:	40010400 	.word	0x40010400

080061b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a1b      	ldr	r3, [r3, #32]
 80061c4:	f023 0210 	bic.w	r2, r3, #16
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	021b      	lsls	r3, r3, #8
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	f023 0320 	bic.w	r3, r3, #32
 80061fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	697a      	ldr	r2, [r7, #20]
 8006204:	4313      	orrs	r3, r2
 8006206:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a22      	ldr	r2, [pc, #136]	@ (8006294 <TIM_OC2_SetConfig+0xe4>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d003      	beq.n	8006218 <TIM_OC2_SetConfig+0x68>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a21      	ldr	r2, [pc, #132]	@ (8006298 <TIM_OC2_SetConfig+0xe8>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d10d      	bne.n	8006234 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800621e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	011b      	lsls	r3, r3, #4
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	4313      	orrs	r3, r2
 800622a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006232:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a17      	ldr	r2, [pc, #92]	@ (8006294 <TIM_OC2_SetConfig+0xe4>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d003      	beq.n	8006244 <TIM_OC2_SetConfig+0x94>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a16      	ldr	r2, [pc, #88]	@ (8006298 <TIM_OC2_SetConfig+0xe8>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d113      	bne.n	800626c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800624a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006252:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	4313      	orrs	r3, r2
 800625e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	4313      	orrs	r3, r2
 800626a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	685a      	ldr	r2, [r3, #4]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	621a      	str	r2, [r3, #32]
}
 8006286:	bf00      	nop
 8006288:	371c      	adds	r7, #28
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	40010000 	.word	0x40010000
 8006298:	40010400 	.word	0x40010400

0800629c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800629c:	b480      	push	{r7}
 800629e:	b087      	sub	sp, #28
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6a1b      	ldr	r3, [r3, #32]
 80062b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	69db      	ldr	r3, [r3, #28]
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f023 0303 	bic.w	r3, r3, #3
 80062d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	4313      	orrs	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	021b      	lsls	r3, r3, #8
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a21      	ldr	r2, [pc, #132]	@ (800637c <TIM_OC3_SetConfig+0xe0>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d003      	beq.n	8006302 <TIM_OC3_SetConfig+0x66>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a20      	ldr	r2, [pc, #128]	@ (8006380 <TIM_OC3_SetConfig+0xe4>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d10d      	bne.n	800631e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006308:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	021b      	lsls	r3, r3, #8
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	4313      	orrs	r3, r2
 8006314:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800631c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a16      	ldr	r2, [pc, #88]	@ (800637c <TIM_OC3_SetConfig+0xe0>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d003      	beq.n	800632e <TIM_OC3_SetConfig+0x92>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a15      	ldr	r2, [pc, #84]	@ (8006380 <TIM_OC3_SetConfig+0xe4>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d113      	bne.n	8006356 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800633c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	011b      	lsls	r3, r3, #4
 8006344:	693a      	ldr	r2, [r7, #16]
 8006346:	4313      	orrs	r3, r2
 8006348:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	011b      	lsls	r3, r3, #4
 8006350:	693a      	ldr	r2, [r7, #16]
 8006352:	4313      	orrs	r3, r2
 8006354:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	685a      	ldr	r2, [r3, #4]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	621a      	str	r2, [r3, #32]
}
 8006370:	bf00      	nop
 8006372:	371c      	adds	r7, #28
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	40010000 	.word	0x40010000
 8006380:	40010400 	.word	0x40010400

08006384 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006384:	b480      	push	{r7}
 8006386:	b087      	sub	sp, #28
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a1b      	ldr	r3, [r3, #32]
 8006398:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	021b      	lsls	r3, r3, #8
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	031b      	lsls	r3, r3, #12
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a12      	ldr	r2, [pc, #72]	@ (8006428 <TIM_OC4_SetConfig+0xa4>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d003      	beq.n	80063ec <TIM_OC4_SetConfig+0x68>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a11      	ldr	r2, [pc, #68]	@ (800642c <TIM_OC4_SetConfig+0xa8>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d109      	bne.n	8006400 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	019b      	lsls	r3, r3, #6
 80063fa:	697a      	ldr	r2, [r7, #20]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	697a      	ldr	r2, [r7, #20]
 8006404:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	685a      	ldr	r2, [r3, #4]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	621a      	str	r2, [r3, #32]
}
 800641a:	bf00      	nop
 800641c:	371c      	adds	r7, #28
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop
 8006428:	40010000 	.word	0x40010000
 800642c:	40010400 	.word	0x40010400

08006430 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800643a:	2300      	movs	r3, #0
 800643c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800644c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	4313      	orrs	r3, r2
 8006456:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	f023 0307 	bic.w	r3, r3, #7
 800645e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	693a      	ldr	r2, [r7, #16]
 8006466:	4313      	orrs	r3, r2
 8006468:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	2b70      	cmp	r3, #112	@ 0x70
 8006478:	d01a      	beq.n	80064b0 <TIM_SlaveTimer_SetConfig+0x80>
 800647a:	2b70      	cmp	r3, #112	@ 0x70
 800647c:	d860      	bhi.n	8006540 <TIM_SlaveTimer_SetConfig+0x110>
 800647e:	2b60      	cmp	r3, #96	@ 0x60
 8006480:	d054      	beq.n	800652c <TIM_SlaveTimer_SetConfig+0xfc>
 8006482:	2b60      	cmp	r3, #96	@ 0x60
 8006484:	d85c      	bhi.n	8006540 <TIM_SlaveTimer_SetConfig+0x110>
 8006486:	2b50      	cmp	r3, #80	@ 0x50
 8006488:	d046      	beq.n	8006518 <TIM_SlaveTimer_SetConfig+0xe8>
 800648a:	2b50      	cmp	r3, #80	@ 0x50
 800648c:	d858      	bhi.n	8006540 <TIM_SlaveTimer_SetConfig+0x110>
 800648e:	2b40      	cmp	r3, #64	@ 0x40
 8006490:	d019      	beq.n	80064c6 <TIM_SlaveTimer_SetConfig+0x96>
 8006492:	2b40      	cmp	r3, #64	@ 0x40
 8006494:	d854      	bhi.n	8006540 <TIM_SlaveTimer_SetConfig+0x110>
 8006496:	2b30      	cmp	r3, #48	@ 0x30
 8006498:	d055      	beq.n	8006546 <TIM_SlaveTimer_SetConfig+0x116>
 800649a:	2b30      	cmp	r3, #48	@ 0x30
 800649c:	d850      	bhi.n	8006540 <TIM_SlaveTimer_SetConfig+0x110>
 800649e:	2b20      	cmp	r3, #32
 80064a0:	d051      	beq.n	8006546 <TIM_SlaveTimer_SetConfig+0x116>
 80064a2:	2b20      	cmp	r3, #32
 80064a4:	d84c      	bhi.n	8006540 <TIM_SlaveTimer_SetConfig+0x110>
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d04d      	beq.n	8006546 <TIM_SlaveTimer_SetConfig+0x116>
 80064aa:	2b10      	cmp	r3, #16
 80064ac:	d04b      	beq.n	8006546 <TIM_SlaveTimer_SetConfig+0x116>
 80064ae:	e047      	b.n	8006540 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80064c0:	f000 f9d1 	bl	8006866 <TIM_ETR_SetConfig>
      break;
 80064c4:	e040      	b.n	8006548 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2b05      	cmp	r3, #5
 80064cc:	d101      	bne.n	80064d2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e03b      	b.n	800654a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6a1b      	ldr	r3, [r3, #32]
 80064d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	6a1a      	ldr	r2, [r3, #32]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 0201 	bic.w	r2, r2, #1
 80064e8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80064f8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	011b      	lsls	r3, r3, #4
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	4313      	orrs	r3, r2
 8006504:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	68fa      	ldr	r2, [r7, #12]
 8006514:	621a      	str	r2, [r3, #32]
      break;
 8006516:	e017      	b.n	8006548 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006524:	461a      	mov	r2, r3
 8006526:	f000 f889 	bl	800663c <TIM_TI1_ConfigInputStage>
      break;
 800652a:	e00d      	b.n	8006548 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006538:	461a      	mov	r2, r3
 800653a:	f000 f8eb 	bl	8006714 <TIM_TI2_ConfigInputStage>
      break;
 800653e:	e003      	b.n	8006548 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	75fb      	strb	r3, [r7, #23]
      break;
 8006544:	e000      	b.n	8006548 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006546:	bf00      	nop
  }

  return status;
 8006548:	7dfb      	ldrb	r3, [r7, #23]
}
 800654a:	4618      	mov	r0, r3
 800654c:	3718      	adds	r7, #24
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
	...

08006554 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006554:	b480      	push	{r7}
 8006556:	b087      	sub	sp, #28
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
 8006560:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	f023 0201 	bic.w	r2, r3, #1
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	699b      	ldr	r3, [r3, #24]
 8006578:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	4a28      	ldr	r2, [pc, #160]	@ (8006620 <TIM_TI1_SetConfig+0xcc>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d01b      	beq.n	80065ba <TIM_TI1_SetConfig+0x66>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006588:	d017      	beq.n	80065ba <TIM_TI1_SetConfig+0x66>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	4a25      	ldr	r2, [pc, #148]	@ (8006624 <TIM_TI1_SetConfig+0xd0>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d013      	beq.n	80065ba <TIM_TI1_SetConfig+0x66>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	4a24      	ldr	r2, [pc, #144]	@ (8006628 <TIM_TI1_SetConfig+0xd4>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d00f      	beq.n	80065ba <TIM_TI1_SetConfig+0x66>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	4a23      	ldr	r2, [pc, #140]	@ (800662c <TIM_TI1_SetConfig+0xd8>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d00b      	beq.n	80065ba <TIM_TI1_SetConfig+0x66>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	4a22      	ldr	r2, [pc, #136]	@ (8006630 <TIM_TI1_SetConfig+0xdc>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d007      	beq.n	80065ba <TIM_TI1_SetConfig+0x66>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	4a21      	ldr	r2, [pc, #132]	@ (8006634 <TIM_TI1_SetConfig+0xe0>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d003      	beq.n	80065ba <TIM_TI1_SetConfig+0x66>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	4a20      	ldr	r2, [pc, #128]	@ (8006638 <TIM_TI1_SetConfig+0xe4>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d101      	bne.n	80065be <TIM_TI1_SetConfig+0x6a>
 80065ba:	2301      	movs	r3, #1
 80065bc:	e000      	b.n	80065c0 <TIM_TI1_SetConfig+0x6c>
 80065be:	2300      	movs	r3, #0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d008      	beq.n	80065d6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	f023 0303 	bic.w	r3, r3, #3
 80065ca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	617b      	str	r3, [r7, #20]
 80065d4:	e003      	b.n	80065de <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f043 0301 	orr.w	r3, r3, #1
 80065dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	011b      	lsls	r3, r3, #4
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f023 030a 	bic.w	r3, r3, #10
 80065f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f003 030a 	and.w	r3, r3, #10
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	4313      	orrs	r3, r2
 8006604:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	697a      	ldr	r2, [r7, #20]
 800660a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	621a      	str	r2, [r3, #32]
}
 8006612:	bf00      	nop
 8006614:	371c      	adds	r7, #28
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	40010000 	.word	0x40010000
 8006624:	40000400 	.word	0x40000400
 8006628:	40000800 	.word	0x40000800
 800662c:	40000c00 	.word	0x40000c00
 8006630:	40010400 	.word	0x40010400
 8006634:	40014000 	.word	0x40014000
 8006638:	40001800 	.word	0x40001800

0800663c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6a1b      	ldr	r3, [r3, #32]
 8006652:	f023 0201 	bic.w	r2, r3, #1
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	011b      	lsls	r3, r3, #4
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	4313      	orrs	r3, r2
 8006670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f023 030a 	bic.w	r3, r3, #10
 8006678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	4313      	orrs	r3, r2
 8006680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	693a      	ldr	r2, [r7, #16]
 8006686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	621a      	str	r2, [r3, #32]
}
 800668e:	bf00      	nop
 8006690:	371c      	adds	r7, #28
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr

0800669a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800669a:	b480      	push	{r7}
 800669c:	b087      	sub	sp, #28
 800669e:	af00      	add	r7, sp, #0
 80066a0:	60f8      	str	r0, [r7, #12]
 80066a2:	60b9      	str	r1, [r7, #8]
 80066a4:	607a      	str	r2, [r7, #4]
 80066a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6a1b      	ldr	r3, [r3, #32]
 80066ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f023 0210 	bic.w	r2, r3, #16
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	021b      	lsls	r3, r3, #8
 80066cc:	693a      	ldr	r2, [r7, #16]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80066d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	031b      	lsls	r3, r3, #12
 80066de:	b29b      	uxth	r3, r3
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066ec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	011b      	lsls	r3, r3, #4
 80066f2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	621a      	str	r2, [r3, #32]
}
 8006708:	bf00      	nop
 800670a:	371c      	adds	r7, #28
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006714:	b480      	push	{r7}
 8006716:	b087      	sub	sp, #28
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6a1b      	ldr	r3, [r3, #32]
 8006724:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	f023 0210 	bic.w	r2, r3, #16
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	699b      	ldr	r3, [r3, #24]
 8006736:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800673e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	031b      	lsls	r3, r3, #12
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	4313      	orrs	r3, r2
 8006748:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006750:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	011b      	lsls	r3, r3, #4
 8006756:	697a      	ldr	r2, [r7, #20]
 8006758:	4313      	orrs	r3, r2
 800675a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	621a      	str	r2, [r3, #32]
}
 8006768:	bf00      	nop
 800676a:	371c      	adds	r7, #28
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006774:	b480      	push	{r7}
 8006776:	b087      	sub	sp, #28
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
 8006780:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6a1b      	ldr	r3, [r3, #32]
 800678c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	69db      	ldr	r3, [r3, #28]
 8006798:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	f023 0303 	bic.w	r3, r3, #3
 80067a0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80067a2:	693a      	ldr	r2, [r7, #16]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067b0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	011b      	lsls	r3, r3, #4
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80067c4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	021b      	lsls	r3, r3, #8
 80067ca:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	621a      	str	r2, [r3, #32]
}
 80067e0:	bf00      	nop
 80067e2:	371c      	adds	r7, #28
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b087      	sub	sp, #28
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
 80067f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6a1b      	ldr	r3, [r3, #32]
 80067fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6a1b      	ldr	r3, [r3, #32]
 8006804:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	69db      	ldr	r3, [r3, #28]
 8006810:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006818:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	021b      	lsls	r3, r3, #8
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	4313      	orrs	r3, r2
 8006822:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800682a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	031b      	lsls	r3, r3, #12
 8006830:	b29b      	uxth	r3, r3
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800683e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	031b      	lsls	r3, r3, #12
 8006844:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	697a      	ldr	r2, [r7, #20]
 8006858:	621a      	str	r2, [r3, #32]
}
 800685a:	bf00      	nop
 800685c:	371c      	adds	r7, #28
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006866:	b480      	push	{r7}
 8006868:	b087      	sub	sp, #28
 800686a:	af00      	add	r7, sp, #0
 800686c:	60f8      	str	r0, [r7, #12]
 800686e:	60b9      	str	r1, [r7, #8]
 8006870:	607a      	str	r2, [r7, #4]
 8006872:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006880:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	021a      	lsls	r2, r3, #8
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	431a      	orrs	r2, r3
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	4313      	orrs	r3, r2
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	4313      	orrs	r3, r2
 8006892:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	609a      	str	r2, [r3, #8]
}
 800689a:	bf00      	nop
 800689c:	371c      	adds	r7, #28
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr

080068a6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068a6:	b480      	push	{r7}
 80068a8:	b087      	sub	sp, #28
 80068aa:	af00      	add	r7, sp, #0
 80068ac:	60f8      	str	r0, [r7, #12]
 80068ae:	60b9      	str	r1, [r7, #8]
 80068b0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	f003 031f 	and.w	r3, r3, #31
 80068b8:	2201      	movs	r2, #1
 80068ba:	fa02 f303 	lsl.w	r3, r2, r3
 80068be:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6a1a      	ldr	r2, [r3, #32]
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	43db      	mvns	r3, r3
 80068c8:	401a      	ands	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a1a      	ldr	r2, [r3, #32]
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	f003 031f 	and.w	r3, r3, #31
 80068d8:	6879      	ldr	r1, [r7, #4]
 80068da:	fa01 f303 	lsl.w	r3, r1, r3
 80068de:	431a      	orrs	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	621a      	str	r2, [r3, #32]
}
 80068e4:	bf00      	nop
 80068e6:	371c      	adds	r7, #28
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006900:	2b01      	cmp	r3, #1
 8006902:	d101      	bne.n	8006908 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006904:	2302      	movs	r3, #2
 8006906:	e05a      	b.n	80069be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2201      	movs	r2, #1
 800690c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800692e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	4313      	orrs	r3, r2
 8006938:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68fa      	ldr	r2, [r7, #12]
 8006940:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a21      	ldr	r2, [pc, #132]	@ (80069cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d022      	beq.n	8006992 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006954:	d01d      	beq.n	8006992 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a1d      	ldr	r2, [pc, #116]	@ (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d018      	beq.n	8006992 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a1b      	ldr	r2, [pc, #108]	@ (80069d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d013      	beq.n	8006992 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a1a      	ldr	r2, [pc, #104]	@ (80069d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d00e      	beq.n	8006992 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a18      	ldr	r2, [pc, #96]	@ (80069dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d009      	beq.n	8006992 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a17      	ldr	r2, [pc, #92]	@ (80069e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d004      	beq.n	8006992 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a15      	ldr	r2, [pc, #84]	@ (80069e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d10c      	bne.n	80069ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006998:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	68ba      	ldr	r2, [r7, #8]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68ba      	ldr	r2, [r7, #8]
 80069aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069bc:	2300      	movs	r3, #0
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3714      	adds	r7, #20
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop
 80069cc:	40010000 	.word	0x40010000
 80069d0:	40000400 	.word	0x40000400
 80069d4:	40000800 	.word	0x40000800
 80069d8:	40000c00 	.word	0x40000c00
 80069dc:	40010400 	.word	0x40010400
 80069e0:	40014000 	.word	0x40014000
 80069e4:	40001800 	.word	0x40001800

080069e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069f0:	bf00      	nop
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a04:	bf00      	nop
 8006a06:	370c      	adds	r7, #12
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr

08006a10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b082      	sub	sp, #8
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d101      	bne.n	8006a22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e042      	b.n	8006aa8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d106      	bne.n	8006a3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7fc f9aa 	bl	8002d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2224      	movs	r2, #36	@ 0x24
 8006a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68da      	ldr	r2, [r3, #12]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 fa09 	bl	8006e6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	691a      	ldr	r2, [r3, #16]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	695a      	ldr	r2, [r3, #20]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68da      	ldr	r2, [r3, #12]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2220      	movs	r2, #32
 8006a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2220      	movs	r2, #32
 8006a9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3708      	adds	r7, #8
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b08a      	sub	sp, #40	@ 0x28
 8006ab4:	af02      	add	r7, sp, #8
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	603b      	str	r3, [r7, #0]
 8006abc:	4613      	mov	r3, r2
 8006abe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	2b20      	cmp	r3, #32
 8006ace:	d175      	bne.n	8006bbc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d002      	beq.n	8006adc <HAL_UART_Transmit+0x2c>
 8006ad6:	88fb      	ldrh	r3, [r7, #6]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d101      	bne.n	8006ae0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e06e      	b.n	8006bbe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2221      	movs	r2, #33	@ 0x21
 8006aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006aee:	f7fc fa27 	bl	8002f40 <HAL_GetTick>
 8006af2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	88fa      	ldrh	r2, [r7, #6]
 8006af8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	88fa      	ldrh	r2, [r7, #6]
 8006afe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b08:	d108      	bne.n	8006b1c <HAL_UART_Transmit+0x6c>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d104      	bne.n	8006b1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006b12:	2300      	movs	r3, #0
 8006b14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	61bb      	str	r3, [r7, #24]
 8006b1a:	e003      	b.n	8006b24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b20:	2300      	movs	r3, #0
 8006b22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006b24:	e02e      	b.n	8006b84 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	9300      	str	r3, [sp, #0]
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	2180      	movs	r1, #128	@ 0x80
 8006b30:	68f8      	ldr	r0, [r7, #12]
 8006b32:	f000 f8df 	bl	8006cf4 <UART_WaitOnFlagUntilTimeout>
 8006b36:	4603      	mov	r3, r0
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d005      	beq.n	8006b48 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2220      	movs	r2, #32
 8006b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e03a      	b.n	8006bbe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006b48:	69fb      	ldr	r3, [r7, #28]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d10b      	bne.n	8006b66 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	881b      	ldrh	r3, [r3, #0]
 8006b52:	461a      	mov	r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006b5e:	69bb      	ldr	r3, [r7, #24]
 8006b60:	3302      	adds	r3, #2
 8006b62:	61bb      	str	r3, [r7, #24]
 8006b64:	e007      	b.n	8006b76 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	781a      	ldrb	r2, [r3, #0]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	3301      	adds	r3, #1
 8006b74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	b29a      	uxth	r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1cb      	bne.n	8006b26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	9300      	str	r3, [sp, #0]
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	2200      	movs	r2, #0
 8006b96:	2140      	movs	r1, #64	@ 0x40
 8006b98:	68f8      	ldr	r0, [r7, #12]
 8006b9a:	f000 f8ab 	bl	8006cf4 <UART_WaitOnFlagUntilTimeout>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d005      	beq.n	8006bb0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2220      	movs	r2, #32
 8006ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006bac:	2303      	movs	r3, #3
 8006bae:	e006      	b.n	8006bbe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	e000      	b.n	8006bbe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006bbc:	2302      	movs	r3, #2
  }
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3720      	adds	r7, #32
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}

08006bc6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bc6:	b580      	push	{r7, lr}
 8006bc8:	b08a      	sub	sp, #40	@ 0x28
 8006bca:	af02      	add	r7, sp, #8
 8006bcc:	60f8      	str	r0, [r7, #12]
 8006bce:	60b9      	str	r1, [r7, #8]
 8006bd0:	603b      	str	r3, [r7, #0]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b20      	cmp	r3, #32
 8006be4:	f040 8081 	bne.w	8006cea <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d002      	beq.n	8006bf4 <HAL_UART_Receive+0x2e>
 8006bee:	88fb      	ldrh	r3, [r7, #6]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e079      	b.n	8006cec <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2222      	movs	r2, #34	@ 0x22
 8006c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c0c:	f7fc f998 	bl	8002f40 <HAL_GetTick>
 8006c10:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	88fa      	ldrh	r2, [r7, #6]
 8006c16:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	88fa      	ldrh	r2, [r7, #6]
 8006c1c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c26:	d108      	bne.n	8006c3a <HAL_UART_Receive+0x74>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d104      	bne.n	8006c3a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006c30:	2300      	movs	r3, #0
 8006c32:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	61bb      	str	r3, [r7, #24]
 8006c38:	e003      	b.n	8006c42 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006c42:	e047      	b.n	8006cd4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	9300      	str	r3, [sp, #0]
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	2120      	movs	r1, #32
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f000 f850 	bl	8006cf4 <UART_WaitOnFlagUntilTimeout>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d005      	beq.n	8006c66 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e042      	b.n	8006cec <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d10c      	bne.n	8006c86 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	3302      	adds	r3, #2
 8006c82:	61bb      	str	r3, [r7, #24]
 8006c84:	e01f      	b.n	8006cc6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c8e:	d007      	beq.n	8006ca0 <HAL_UART_Receive+0xda>
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d10a      	bne.n	8006cae <HAL_UART_Receive+0xe8>
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	691b      	ldr	r3, [r3, #16]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d106      	bne.n	8006cae <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	b2da      	uxtb	r2, r3
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	701a      	strb	r2, [r3, #0]
 8006cac:	e008      	b.n	8006cc0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1b2      	bne.n	8006c44 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2220      	movs	r2, #32
 8006ce2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	e000      	b.n	8006cec <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006cea:	2302      	movs	r3, #2
  }
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3720      	adds	r7, #32
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	603b      	str	r3, [r7, #0]
 8006d00:	4613      	mov	r3, r2
 8006d02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d04:	e03b      	b.n	8006d7e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d06:	6a3b      	ldr	r3, [r7, #32]
 8006d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d0c:	d037      	beq.n	8006d7e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d0e:	f7fc f917 	bl	8002f40 <HAL_GetTick>
 8006d12:	4602      	mov	r2, r0
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	1ad3      	subs	r3, r2, r3
 8006d18:	6a3a      	ldr	r2, [r7, #32]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d302      	bcc.n	8006d24 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d1e:	6a3b      	ldr	r3, [r7, #32]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d101      	bne.n	8006d28 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e03a      	b.n	8006d9e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	f003 0304 	and.w	r3, r3, #4
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d023      	beq.n	8006d7e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	2b80      	cmp	r3, #128	@ 0x80
 8006d3a:	d020      	beq.n	8006d7e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	2b40      	cmp	r3, #64	@ 0x40
 8006d40:	d01d      	beq.n	8006d7e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 0308 	and.w	r3, r3, #8
 8006d4c:	2b08      	cmp	r3, #8
 8006d4e:	d116      	bne.n	8006d7e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006d50:	2300      	movs	r3, #0
 8006d52:	617b      	str	r3, [r7, #20]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	617b      	str	r3, [r7, #20]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	617b      	str	r3, [r7, #20]
 8006d64:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f000 f81d 	bl	8006da6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2208      	movs	r2, #8
 8006d70:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e00f      	b.n	8006d9e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	4013      	ands	r3, r2
 8006d88:	68ba      	ldr	r2, [r7, #8]
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	bf0c      	ite	eq
 8006d8e:	2301      	moveq	r3, #1
 8006d90:	2300      	movne	r3, #0
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	461a      	mov	r2, r3
 8006d96:	79fb      	ldrb	r3, [r7, #7]
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d0b4      	beq.n	8006d06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3718      	adds	r7, #24
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006da6:	b480      	push	{r7}
 8006da8:	b095      	sub	sp, #84	@ 0x54
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	330c      	adds	r3, #12
 8006db4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db8:	e853 3f00 	ldrex	r3, [r3]
 8006dbc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	330c      	adds	r3, #12
 8006dcc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006dce:	643a      	str	r2, [r7, #64]	@ 0x40
 8006dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dd4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dd6:	e841 2300 	strex	r3, r2, [r1]
 8006dda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d1e5      	bne.n	8006dae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	3314      	adds	r3, #20
 8006de8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dea:	6a3b      	ldr	r3, [r7, #32]
 8006dec:	e853 3f00 	ldrex	r3, [r3]
 8006df0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006df2:	69fb      	ldr	r3, [r7, #28]
 8006df4:	f023 0301 	bic.w	r3, r3, #1
 8006df8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	3314      	adds	r3, #20
 8006e00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e0a:	e841 2300 	strex	r3, r2, [r1]
 8006e0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1e5      	bne.n	8006de2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d119      	bne.n	8006e52 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	330c      	adds	r3, #12
 8006e24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	e853 3f00 	ldrex	r3, [r3]
 8006e2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	f023 0310 	bic.w	r3, r3, #16
 8006e34:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	330c      	adds	r3, #12
 8006e3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e3e:	61ba      	str	r2, [r7, #24]
 8006e40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e42:	6979      	ldr	r1, [r7, #20]
 8006e44:	69ba      	ldr	r2, [r7, #24]
 8006e46:	e841 2300 	strex	r3, r2, [r1]
 8006e4a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1e5      	bne.n	8006e1e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006e60:	bf00      	nop
 8006e62:	3754      	adds	r7, #84	@ 0x54
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr

08006e6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e70:	b0c0      	sub	sp, #256	@ 0x100
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e88:	68d9      	ldr	r1, [r3, #12]
 8006e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	ea40 0301 	orr.w	r3, r0, r1
 8006e94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e9a:	689a      	ldr	r2, [r3, #8]
 8006e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	431a      	orrs	r2, r3
 8006ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea8:	695b      	ldr	r3, [r3, #20]
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eb0:	69db      	ldr	r3, [r3, #28]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006ec4:	f021 010c 	bic.w	r1, r1, #12
 8006ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ecc:	681a      	ldr	r2, [r3, #0]
 8006ece:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006ed2:	430b      	orrs	r3, r1
 8006ed4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	695b      	ldr	r3, [r3, #20]
 8006ede:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee6:	6999      	ldr	r1, [r3, #24]
 8006ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	ea40 0301 	orr.w	r3, r0, r1
 8006ef2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	4b8f      	ldr	r3, [pc, #572]	@ (8007138 <UART_SetConfig+0x2cc>)
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d005      	beq.n	8006f0c <UART_SetConfig+0xa0>
 8006f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	4b8d      	ldr	r3, [pc, #564]	@ (800713c <UART_SetConfig+0x2d0>)
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	d104      	bne.n	8006f16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f0c:	f7fd fbd2 	bl	80046b4 <HAL_RCC_GetPCLK2Freq>
 8006f10:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006f14:	e003      	b.n	8006f1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f16:	f7fd fbb9 	bl	800468c <HAL_RCC_GetPCLK1Freq>
 8006f1a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f22:	69db      	ldr	r3, [r3, #28]
 8006f24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f28:	f040 810c 	bne.w	8007144 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f30:	2200      	movs	r2, #0
 8006f32:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f36:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006f3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006f3e:	4622      	mov	r2, r4
 8006f40:	462b      	mov	r3, r5
 8006f42:	1891      	adds	r1, r2, r2
 8006f44:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006f46:	415b      	adcs	r3, r3
 8006f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006f4e:	4621      	mov	r1, r4
 8006f50:	eb12 0801 	adds.w	r8, r2, r1
 8006f54:	4629      	mov	r1, r5
 8006f56:	eb43 0901 	adc.w	r9, r3, r1
 8006f5a:	f04f 0200 	mov.w	r2, #0
 8006f5e:	f04f 0300 	mov.w	r3, #0
 8006f62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f6e:	4690      	mov	r8, r2
 8006f70:	4699      	mov	r9, r3
 8006f72:	4623      	mov	r3, r4
 8006f74:	eb18 0303 	adds.w	r3, r8, r3
 8006f78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006f7c:	462b      	mov	r3, r5
 8006f7e:	eb49 0303 	adc.w	r3, r9, r3
 8006f82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006f92:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006f96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	18db      	adds	r3, r3, r3
 8006f9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	eb42 0303 	adc.w	r3, r2, r3
 8006fa6:	657b      	str	r3, [r7, #84]	@ 0x54
 8006fa8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006fac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006fb0:	f7f9 fe4a 	bl	8000c48 <__aeabi_uldivmod>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	4b61      	ldr	r3, [pc, #388]	@ (8007140 <UART_SetConfig+0x2d4>)
 8006fba:	fba3 2302 	umull	r2, r3, r3, r2
 8006fbe:	095b      	lsrs	r3, r3, #5
 8006fc0:	011c      	lsls	r4, r3, #4
 8006fc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fcc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006fd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006fd4:	4642      	mov	r2, r8
 8006fd6:	464b      	mov	r3, r9
 8006fd8:	1891      	adds	r1, r2, r2
 8006fda:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006fdc:	415b      	adcs	r3, r3
 8006fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fe0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006fe4:	4641      	mov	r1, r8
 8006fe6:	eb12 0a01 	adds.w	sl, r2, r1
 8006fea:	4649      	mov	r1, r9
 8006fec:	eb43 0b01 	adc.w	fp, r3, r1
 8006ff0:	f04f 0200 	mov.w	r2, #0
 8006ff4:	f04f 0300 	mov.w	r3, #0
 8006ff8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006ffc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007000:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007004:	4692      	mov	sl, r2
 8007006:	469b      	mov	fp, r3
 8007008:	4643      	mov	r3, r8
 800700a:	eb1a 0303 	adds.w	r3, sl, r3
 800700e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007012:	464b      	mov	r3, r9
 8007014:	eb4b 0303 	adc.w	r3, fp, r3
 8007018:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800701c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007028:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800702c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007030:	460b      	mov	r3, r1
 8007032:	18db      	adds	r3, r3, r3
 8007034:	643b      	str	r3, [r7, #64]	@ 0x40
 8007036:	4613      	mov	r3, r2
 8007038:	eb42 0303 	adc.w	r3, r2, r3
 800703c:	647b      	str	r3, [r7, #68]	@ 0x44
 800703e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007042:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007046:	f7f9 fdff 	bl	8000c48 <__aeabi_uldivmod>
 800704a:	4602      	mov	r2, r0
 800704c:	460b      	mov	r3, r1
 800704e:	4611      	mov	r1, r2
 8007050:	4b3b      	ldr	r3, [pc, #236]	@ (8007140 <UART_SetConfig+0x2d4>)
 8007052:	fba3 2301 	umull	r2, r3, r3, r1
 8007056:	095b      	lsrs	r3, r3, #5
 8007058:	2264      	movs	r2, #100	@ 0x64
 800705a:	fb02 f303 	mul.w	r3, r2, r3
 800705e:	1acb      	subs	r3, r1, r3
 8007060:	00db      	lsls	r3, r3, #3
 8007062:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007066:	4b36      	ldr	r3, [pc, #216]	@ (8007140 <UART_SetConfig+0x2d4>)
 8007068:	fba3 2302 	umull	r2, r3, r3, r2
 800706c:	095b      	lsrs	r3, r3, #5
 800706e:	005b      	lsls	r3, r3, #1
 8007070:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007074:	441c      	add	r4, r3
 8007076:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800707a:	2200      	movs	r2, #0
 800707c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007080:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007084:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007088:	4642      	mov	r2, r8
 800708a:	464b      	mov	r3, r9
 800708c:	1891      	adds	r1, r2, r2
 800708e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007090:	415b      	adcs	r3, r3
 8007092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007094:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007098:	4641      	mov	r1, r8
 800709a:	1851      	adds	r1, r2, r1
 800709c:	6339      	str	r1, [r7, #48]	@ 0x30
 800709e:	4649      	mov	r1, r9
 80070a0:	414b      	adcs	r3, r1
 80070a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80070a4:	f04f 0200 	mov.w	r2, #0
 80070a8:	f04f 0300 	mov.w	r3, #0
 80070ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80070b0:	4659      	mov	r1, fp
 80070b2:	00cb      	lsls	r3, r1, #3
 80070b4:	4651      	mov	r1, sl
 80070b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070ba:	4651      	mov	r1, sl
 80070bc:	00ca      	lsls	r2, r1, #3
 80070be:	4610      	mov	r0, r2
 80070c0:	4619      	mov	r1, r3
 80070c2:	4603      	mov	r3, r0
 80070c4:	4642      	mov	r2, r8
 80070c6:	189b      	adds	r3, r3, r2
 80070c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80070cc:	464b      	mov	r3, r9
 80070ce:	460a      	mov	r2, r1
 80070d0:	eb42 0303 	adc.w	r3, r2, r3
 80070d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80070d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80070e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80070e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80070ec:	460b      	mov	r3, r1
 80070ee:	18db      	adds	r3, r3, r3
 80070f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070f2:	4613      	mov	r3, r2
 80070f4:	eb42 0303 	adc.w	r3, r2, r3
 80070f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80070fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80070fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007102:	f7f9 fda1 	bl	8000c48 <__aeabi_uldivmod>
 8007106:	4602      	mov	r2, r0
 8007108:	460b      	mov	r3, r1
 800710a:	4b0d      	ldr	r3, [pc, #52]	@ (8007140 <UART_SetConfig+0x2d4>)
 800710c:	fba3 1302 	umull	r1, r3, r3, r2
 8007110:	095b      	lsrs	r3, r3, #5
 8007112:	2164      	movs	r1, #100	@ 0x64
 8007114:	fb01 f303 	mul.w	r3, r1, r3
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	00db      	lsls	r3, r3, #3
 800711c:	3332      	adds	r3, #50	@ 0x32
 800711e:	4a08      	ldr	r2, [pc, #32]	@ (8007140 <UART_SetConfig+0x2d4>)
 8007120:	fba2 2303 	umull	r2, r3, r2, r3
 8007124:	095b      	lsrs	r3, r3, #5
 8007126:	f003 0207 	and.w	r2, r3, #7
 800712a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4422      	add	r2, r4
 8007132:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007134:	e106      	b.n	8007344 <UART_SetConfig+0x4d8>
 8007136:	bf00      	nop
 8007138:	40011000 	.word	0x40011000
 800713c:	40011400 	.word	0x40011400
 8007140:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007144:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007148:	2200      	movs	r2, #0
 800714a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800714e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007152:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007156:	4642      	mov	r2, r8
 8007158:	464b      	mov	r3, r9
 800715a:	1891      	adds	r1, r2, r2
 800715c:	6239      	str	r1, [r7, #32]
 800715e:	415b      	adcs	r3, r3
 8007160:	627b      	str	r3, [r7, #36]	@ 0x24
 8007162:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007166:	4641      	mov	r1, r8
 8007168:	1854      	adds	r4, r2, r1
 800716a:	4649      	mov	r1, r9
 800716c:	eb43 0501 	adc.w	r5, r3, r1
 8007170:	f04f 0200 	mov.w	r2, #0
 8007174:	f04f 0300 	mov.w	r3, #0
 8007178:	00eb      	lsls	r3, r5, #3
 800717a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800717e:	00e2      	lsls	r2, r4, #3
 8007180:	4614      	mov	r4, r2
 8007182:	461d      	mov	r5, r3
 8007184:	4643      	mov	r3, r8
 8007186:	18e3      	adds	r3, r4, r3
 8007188:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800718c:	464b      	mov	r3, r9
 800718e:	eb45 0303 	adc.w	r3, r5, r3
 8007192:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80071a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80071a6:	f04f 0200 	mov.w	r2, #0
 80071aa:	f04f 0300 	mov.w	r3, #0
 80071ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80071b2:	4629      	mov	r1, r5
 80071b4:	008b      	lsls	r3, r1, #2
 80071b6:	4621      	mov	r1, r4
 80071b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071bc:	4621      	mov	r1, r4
 80071be:	008a      	lsls	r2, r1, #2
 80071c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80071c4:	f7f9 fd40 	bl	8000c48 <__aeabi_uldivmod>
 80071c8:	4602      	mov	r2, r0
 80071ca:	460b      	mov	r3, r1
 80071cc:	4b60      	ldr	r3, [pc, #384]	@ (8007350 <UART_SetConfig+0x4e4>)
 80071ce:	fba3 2302 	umull	r2, r3, r3, r2
 80071d2:	095b      	lsrs	r3, r3, #5
 80071d4:	011c      	lsls	r4, r3, #4
 80071d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071da:	2200      	movs	r2, #0
 80071dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80071e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80071e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80071e8:	4642      	mov	r2, r8
 80071ea:	464b      	mov	r3, r9
 80071ec:	1891      	adds	r1, r2, r2
 80071ee:	61b9      	str	r1, [r7, #24]
 80071f0:	415b      	adcs	r3, r3
 80071f2:	61fb      	str	r3, [r7, #28]
 80071f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071f8:	4641      	mov	r1, r8
 80071fa:	1851      	adds	r1, r2, r1
 80071fc:	6139      	str	r1, [r7, #16]
 80071fe:	4649      	mov	r1, r9
 8007200:	414b      	adcs	r3, r1
 8007202:	617b      	str	r3, [r7, #20]
 8007204:	f04f 0200 	mov.w	r2, #0
 8007208:	f04f 0300 	mov.w	r3, #0
 800720c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007210:	4659      	mov	r1, fp
 8007212:	00cb      	lsls	r3, r1, #3
 8007214:	4651      	mov	r1, sl
 8007216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800721a:	4651      	mov	r1, sl
 800721c:	00ca      	lsls	r2, r1, #3
 800721e:	4610      	mov	r0, r2
 8007220:	4619      	mov	r1, r3
 8007222:	4603      	mov	r3, r0
 8007224:	4642      	mov	r2, r8
 8007226:	189b      	adds	r3, r3, r2
 8007228:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800722c:	464b      	mov	r3, r9
 800722e:	460a      	mov	r2, r1
 8007230:	eb42 0303 	adc.w	r3, r2, r3
 8007234:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007242:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007244:	f04f 0200 	mov.w	r2, #0
 8007248:	f04f 0300 	mov.w	r3, #0
 800724c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007250:	4649      	mov	r1, r9
 8007252:	008b      	lsls	r3, r1, #2
 8007254:	4641      	mov	r1, r8
 8007256:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800725a:	4641      	mov	r1, r8
 800725c:	008a      	lsls	r2, r1, #2
 800725e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007262:	f7f9 fcf1 	bl	8000c48 <__aeabi_uldivmod>
 8007266:	4602      	mov	r2, r0
 8007268:	460b      	mov	r3, r1
 800726a:	4611      	mov	r1, r2
 800726c:	4b38      	ldr	r3, [pc, #224]	@ (8007350 <UART_SetConfig+0x4e4>)
 800726e:	fba3 2301 	umull	r2, r3, r3, r1
 8007272:	095b      	lsrs	r3, r3, #5
 8007274:	2264      	movs	r2, #100	@ 0x64
 8007276:	fb02 f303 	mul.w	r3, r2, r3
 800727a:	1acb      	subs	r3, r1, r3
 800727c:	011b      	lsls	r3, r3, #4
 800727e:	3332      	adds	r3, #50	@ 0x32
 8007280:	4a33      	ldr	r2, [pc, #204]	@ (8007350 <UART_SetConfig+0x4e4>)
 8007282:	fba2 2303 	umull	r2, r3, r2, r3
 8007286:	095b      	lsrs	r3, r3, #5
 8007288:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800728c:	441c      	add	r4, r3
 800728e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007292:	2200      	movs	r2, #0
 8007294:	673b      	str	r3, [r7, #112]	@ 0x70
 8007296:	677a      	str	r2, [r7, #116]	@ 0x74
 8007298:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800729c:	4642      	mov	r2, r8
 800729e:	464b      	mov	r3, r9
 80072a0:	1891      	adds	r1, r2, r2
 80072a2:	60b9      	str	r1, [r7, #8]
 80072a4:	415b      	adcs	r3, r3
 80072a6:	60fb      	str	r3, [r7, #12]
 80072a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80072ac:	4641      	mov	r1, r8
 80072ae:	1851      	adds	r1, r2, r1
 80072b0:	6039      	str	r1, [r7, #0]
 80072b2:	4649      	mov	r1, r9
 80072b4:	414b      	adcs	r3, r1
 80072b6:	607b      	str	r3, [r7, #4]
 80072b8:	f04f 0200 	mov.w	r2, #0
 80072bc:	f04f 0300 	mov.w	r3, #0
 80072c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80072c4:	4659      	mov	r1, fp
 80072c6:	00cb      	lsls	r3, r1, #3
 80072c8:	4651      	mov	r1, sl
 80072ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072ce:	4651      	mov	r1, sl
 80072d0:	00ca      	lsls	r2, r1, #3
 80072d2:	4610      	mov	r0, r2
 80072d4:	4619      	mov	r1, r3
 80072d6:	4603      	mov	r3, r0
 80072d8:	4642      	mov	r2, r8
 80072da:	189b      	adds	r3, r3, r2
 80072dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072de:	464b      	mov	r3, r9
 80072e0:	460a      	mov	r2, r1
 80072e2:	eb42 0303 	adc.w	r3, r2, r3
 80072e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80072e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80072f2:	667a      	str	r2, [r7, #100]	@ 0x64
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	f04f 0300 	mov.w	r3, #0
 80072fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007300:	4649      	mov	r1, r9
 8007302:	008b      	lsls	r3, r1, #2
 8007304:	4641      	mov	r1, r8
 8007306:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800730a:	4641      	mov	r1, r8
 800730c:	008a      	lsls	r2, r1, #2
 800730e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007312:	f7f9 fc99 	bl	8000c48 <__aeabi_uldivmod>
 8007316:	4602      	mov	r2, r0
 8007318:	460b      	mov	r3, r1
 800731a:	4b0d      	ldr	r3, [pc, #52]	@ (8007350 <UART_SetConfig+0x4e4>)
 800731c:	fba3 1302 	umull	r1, r3, r3, r2
 8007320:	095b      	lsrs	r3, r3, #5
 8007322:	2164      	movs	r1, #100	@ 0x64
 8007324:	fb01 f303 	mul.w	r3, r1, r3
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	011b      	lsls	r3, r3, #4
 800732c:	3332      	adds	r3, #50	@ 0x32
 800732e:	4a08      	ldr	r2, [pc, #32]	@ (8007350 <UART_SetConfig+0x4e4>)
 8007330:	fba2 2303 	umull	r2, r3, r2, r3
 8007334:	095b      	lsrs	r3, r3, #5
 8007336:	f003 020f 	and.w	r2, r3, #15
 800733a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4422      	add	r2, r4
 8007342:	609a      	str	r2, [r3, #8]
}
 8007344:	bf00      	nop
 8007346:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800734a:	46bd      	mov	sp, r7
 800734c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007350:	51eb851f 	.word	0x51eb851f

08007354 <__cvt>:
 8007354:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007358:	ec57 6b10 	vmov	r6, r7, d0
 800735c:	2f00      	cmp	r7, #0
 800735e:	460c      	mov	r4, r1
 8007360:	4619      	mov	r1, r3
 8007362:	463b      	mov	r3, r7
 8007364:	bfbb      	ittet	lt
 8007366:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800736a:	461f      	movlt	r7, r3
 800736c:	2300      	movge	r3, #0
 800736e:	232d      	movlt	r3, #45	@ 0x2d
 8007370:	700b      	strb	r3, [r1, #0]
 8007372:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007374:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007378:	4691      	mov	r9, r2
 800737a:	f023 0820 	bic.w	r8, r3, #32
 800737e:	bfbc      	itt	lt
 8007380:	4632      	movlt	r2, r6
 8007382:	4616      	movlt	r6, r2
 8007384:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007388:	d005      	beq.n	8007396 <__cvt+0x42>
 800738a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800738e:	d100      	bne.n	8007392 <__cvt+0x3e>
 8007390:	3401      	adds	r4, #1
 8007392:	2102      	movs	r1, #2
 8007394:	e000      	b.n	8007398 <__cvt+0x44>
 8007396:	2103      	movs	r1, #3
 8007398:	ab03      	add	r3, sp, #12
 800739a:	9301      	str	r3, [sp, #4]
 800739c:	ab02      	add	r3, sp, #8
 800739e:	9300      	str	r3, [sp, #0]
 80073a0:	ec47 6b10 	vmov	d0, r6, r7
 80073a4:	4653      	mov	r3, sl
 80073a6:	4622      	mov	r2, r4
 80073a8:	f000 fe7e 	bl	80080a8 <_dtoa_r>
 80073ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80073b0:	4605      	mov	r5, r0
 80073b2:	d119      	bne.n	80073e8 <__cvt+0x94>
 80073b4:	f019 0f01 	tst.w	r9, #1
 80073b8:	d00e      	beq.n	80073d8 <__cvt+0x84>
 80073ba:	eb00 0904 	add.w	r9, r0, r4
 80073be:	2200      	movs	r2, #0
 80073c0:	2300      	movs	r3, #0
 80073c2:	4630      	mov	r0, r6
 80073c4:	4639      	mov	r1, r7
 80073c6:	f7f9 fb7f 	bl	8000ac8 <__aeabi_dcmpeq>
 80073ca:	b108      	cbz	r0, 80073d0 <__cvt+0x7c>
 80073cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80073d0:	2230      	movs	r2, #48	@ 0x30
 80073d2:	9b03      	ldr	r3, [sp, #12]
 80073d4:	454b      	cmp	r3, r9
 80073d6:	d31e      	bcc.n	8007416 <__cvt+0xc2>
 80073d8:	9b03      	ldr	r3, [sp, #12]
 80073da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073dc:	1b5b      	subs	r3, r3, r5
 80073de:	4628      	mov	r0, r5
 80073e0:	6013      	str	r3, [r2, #0]
 80073e2:	b004      	add	sp, #16
 80073e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80073ec:	eb00 0904 	add.w	r9, r0, r4
 80073f0:	d1e5      	bne.n	80073be <__cvt+0x6a>
 80073f2:	7803      	ldrb	r3, [r0, #0]
 80073f4:	2b30      	cmp	r3, #48	@ 0x30
 80073f6:	d10a      	bne.n	800740e <__cvt+0xba>
 80073f8:	2200      	movs	r2, #0
 80073fa:	2300      	movs	r3, #0
 80073fc:	4630      	mov	r0, r6
 80073fe:	4639      	mov	r1, r7
 8007400:	f7f9 fb62 	bl	8000ac8 <__aeabi_dcmpeq>
 8007404:	b918      	cbnz	r0, 800740e <__cvt+0xba>
 8007406:	f1c4 0401 	rsb	r4, r4, #1
 800740a:	f8ca 4000 	str.w	r4, [sl]
 800740e:	f8da 3000 	ldr.w	r3, [sl]
 8007412:	4499      	add	r9, r3
 8007414:	e7d3      	b.n	80073be <__cvt+0x6a>
 8007416:	1c59      	adds	r1, r3, #1
 8007418:	9103      	str	r1, [sp, #12]
 800741a:	701a      	strb	r2, [r3, #0]
 800741c:	e7d9      	b.n	80073d2 <__cvt+0x7e>

0800741e <__exponent>:
 800741e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007420:	2900      	cmp	r1, #0
 8007422:	bfba      	itte	lt
 8007424:	4249      	neglt	r1, r1
 8007426:	232d      	movlt	r3, #45	@ 0x2d
 8007428:	232b      	movge	r3, #43	@ 0x2b
 800742a:	2909      	cmp	r1, #9
 800742c:	7002      	strb	r2, [r0, #0]
 800742e:	7043      	strb	r3, [r0, #1]
 8007430:	dd29      	ble.n	8007486 <__exponent+0x68>
 8007432:	f10d 0307 	add.w	r3, sp, #7
 8007436:	461d      	mov	r5, r3
 8007438:	270a      	movs	r7, #10
 800743a:	461a      	mov	r2, r3
 800743c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007440:	fb07 1416 	mls	r4, r7, r6, r1
 8007444:	3430      	adds	r4, #48	@ 0x30
 8007446:	f802 4c01 	strb.w	r4, [r2, #-1]
 800744a:	460c      	mov	r4, r1
 800744c:	2c63      	cmp	r4, #99	@ 0x63
 800744e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007452:	4631      	mov	r1, r6
 8007454:	dcf1      	bgt.n	800743a <__exponent+0x1c>
 8007456:	3130      	adds	r1, #48	@ 0x30
 8007458:	1e94      	subs	r4, r2, #2
 800745a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800745e:	1c41      	adds	r1, r0, #1
 8007460:	4623      	mov	r3, r4
 8007462:	42ab      	cmp	r3, r5
 8007464:	d30a      	bcc.n	800747c <__exponent+0x5e>
 8007466:	f10d 0309 	add.w	r3, sp, #9
 800746a:	1a9b      	subs	r3, r3, r2
 800746c:	42ac      	cmp	r4, r5
 800746e:	bf88      	it	hi
 8007470:	2300      	movhi	r3, #0
 8007472:	3302      	adds	r3, #2
 8007474:	4403      	add	r3, r0
 8007476:	1a18      	subs	r0, r3, r0
 8007478:	b003      	add	sp, #12
 800747a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800747c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007480:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007484:	e7ed      	b.n	8007462 <__exponent+0x44>
 8007486:	2330      	movs	r3, #48	@ 0x30
 8007488:	3130      	adds	r1, #48	@ 0x30
 800748a:	7083      	strb	r3, [r0, #2]
 800748c:	70c1      	strb	r1, [r0, #3]
 800748e:	1d03      	adds	r3, r0, #4
 8007490:	e7f1      	b.n	8007476 <__exponent+0x58>
	...

08007494 <_printf_float>:
 8007494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007498:	b08d      	sub	sp, #52	@ 0x34
 800749a:	460c      	mov	r4, r1
 800749c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80074a0:	4616      	mov	r6, r2
 80074a2:	461f      	mov	r7, r3
 80074a4:	4605      	mov	r5, r0
 80074a6:	f000 fcef 	bl	8007e88 <_localeconv_r>
 80074aa:	6803      	ldr	r3, [r0, #0]
 80074ac:	9304      	str	r3, [sp, #16]
 80074ae:	4618      	mov	r0, r3
 80074b0:	f7f8 fede 	bl	8000270 <strlen>
 80074b4:	2300      	movs	r3, #0
 80074b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80074b8:	f8d8 3000 	ldr.w	r3, [r8]
 80074bc:	9005      	str	r0, [sp, #20]
 80074be:	3307      	adds	r3, #7
 80074c0:	f023 0307 	bic.w	r3, r3, #7
 80074c4:	f103 0208 	add.w	r2, r3, #8
 80074c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80074cc:	f8d4 b000 	ldr.w	fp, [r4]
 80074d0:	f8c8 2000 	str.w	r2, [r8]
 80074d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80074dc:	9307      	str	r3, [sp, #28]
 80074de:	f8cd 8018 	str.w	r8, [sp, #24]
 80074e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80074e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074ea:	4b9c      	ldr	r3, [pc, #624]	@ (800775c <_printf_float+0x2c8>)
 80074ec:	f04f 32ff 	mov.w	r2, #4294967295
 80074f0:	f7f9 fb1c 	bl	8000b2c <__aeabi_dcmpun>
 80074f4:	bb70      	cbnz	r0, 8007554 <_printf_float+0xc0>
 80074f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074fa:	4b98      	ldr	r3, [pc, #608]	@ (800775c <_printf_float+0x2c8>)
 80074fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007500:	f7f9 faf6 	bl	8000af0 <__aeabi_dcmple>
 8007504:	bb30      	cbnz	r0, 8007554 <_printf_float+0xc0>
 8007506:	2200      	movs	r2, #0
 8007508:	2300      	movs	r3, #0
 800750a:	4640      	mov	r0, r8
 800750c:	4649      	mov	r1, r9
 800750e:	f7f9 fae5 	bl	8000adc <__aeabi_dcmplt>
 8007512:	b110      	cbz	r0, 800751a <_printf_float+0x86>
 8007514:	232d      	movs	r3, #45	@ 0x2d
 8007516:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800751a:	4a91      	ldr	r2, [pc, #580]	@ (8007760 <_printf_float+0x2cc>)
 800751c:	4b91      	ldr	r3, [pc, #580]	@ (8007764 <_printf_float+0x2d0>)
 800751e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007522:	bf94      	ite	ls
 8007524:	4690      	movls	r8, r2
 8007526:	4698      	movhi	r8, r3
 8007528:	2303      	movs	r3, #3
 800752a:	6123      	str	r3, [r4, #16]
 800752c:	f02b 0304 	bic.w	r3, fp, #4
 8007530:	6023      	str	r3, [r4, #0]
 8007532:	f04f 0900 	mov.w	r9, #0
 8007536:	9700      	str	r7, [sp, #0]
 8007538:	4633      	mov	r3, r6
 800753a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800753c:	4621      	mov	r1, r4
 800753e:	4628      	mov	r0, r5
 8007540:	f000 f9d2 	bl	80078e8 <_printf_common>
 8007544:	3001      	adds	r0, #1
 8007546:	f040 808d 	bne.w	8007664 <_printf_float+0x1d0>
 800754a:	f04f 30ff 	mov.w	r0, #4294967295
 800754e:	b00d      	add	sp, #52	@ 0x34
 8007550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007554:	4642      	mov	r2, r8
 8007556:	464b      	mov	r3, r9
 8007558:	4640      	mov	r0, r8
 800755a:	4649      	mov	r1, r9
 800755c:	f7f9 fae6 	bl	8000b2c <__aeabi_dcmpun>
 8007560:	b140      	cbz	r0, 8007574 <_printf_float+0xe0>
 8007562:	464b      	mov	r3, r9
 8007564:	2b00      	cmp	r3, #0
 8007566:	bfbc      	itt	lt
 8007568:	232d      	movlt	r3, #45	@ 0x2d
 800756a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800756e:	4a7e      	ldr	r2, [pc, #504]	@ (8007768 <_printf_float+0x2d4>)
 8007570:	4b7e      	ldr	r3, [pc, #504]	@ (800776c <_printf_float+0x2d8>)
 8007572:	e7d4      	b.n	800751e <_printf_float+0x8a>
 8007574:	6863      	ldr	r3, [r4, #4]
 8007576:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800757a:	9206      	str	r2, [sp, #24]
 800757c:	1c5a      	adds	r2, r3, #1
 800757e:	d13b      	bne.n	80075f8 <_printf_float+0x164>
 8007580:	2306      	movs	r3, #6
 8007582:	6063      	str	r3, [r4, #4]
 8007584:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007588:	2300      	movs	r3, #0
 800758a:	6022      	str	r2, [r4, #0]
 800758c:	9303      	str	r3, [sp, #12]
 800758e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007590:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007594:	ab09      	add	r3, sp, #36	@ 0x24
 8007596:	9300      	str	r3, [sp, #0]
 8007598:	6861      	ldr	r1, [r4, #4]
 800759a:	ec49 8b10 	vmov	d0, r8, r9
 800759e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80075a2:	4628      	mov	r0, r5
 80075a4:	f7ff fed6 	bl	8007354 <__cvt>
 80075a8:	9b06      	ldr	r3, [sp, #24]
 80075aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075ac:	2b47      	cmp	r3, #71	@ 0x47
 80075ae:	4680      	mov	r8, r0
 80075b0:	d129      	bne.n	8007606 <_printf_float+0x172>
 80075b2:	1cc8      	adds	r0, r1, #3
 80075b4:	db02      	blt.n	80075bc <_printf_float+0x128>
 80075b6:	6863      	ldr	r3, [r4, #4]
 80075b8:	4299      	cmp	r1, r3
 80075ba:	dd41      	ble.n	8007640 <_printf_float+0x1ac>
 80075bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80075c0:	fa5f fa8a 	uxtb.w	sl, sl
 80075c4:	3901      	subs	r1, #1
 80075c6:	4652      	mov	r2, sl
 80075c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80075cc:	9109      	str	r1, [sp, #36]	@ 0x24
 80075ce:	f7ff ff26 	bl	800741e <__exponent>
 80075d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075d4:	1813      	adds	r3, r2, r0
 80075d6:	2a01      	cmp	r2, #1
 80075d8:	4681      	mov	r9, r0
 80075da:	6123      	str	r3, [r4, #16]
 80075dc:	dc02      	bgt.n	80075e4 <_printf_float+0x150>
 80075de:	6822      	ldr	r2, [r4, #0]
 80075e0:	07d2      	lsls	r2, r2, #31
 80075e2:	d501      	bpl.n	80075e8 <_printf_float+0x154>
 80075e4:	3301      	adds	r3, #1
 80075e6:	6123      	str	r3, [r4, #16]
 80075e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d0a2      	beq.n	8007536 <_printf_float+0xa2>
 80075f0:	232d      	movs	r3, #45	@ 0x2d
 80075f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075f6:	e79e      	b.n	8007536 <_printf_float+0xa2>
 80075f8:	9a06      	ldr	r2, [sp, #24]
 80075fa:	2a47      	cmp	r2, #71	@ 0x47
 80075fc:	d1c2      	bne.n	8007584 <_printf_float+0xf0>
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1c0      	bne.n	8007584 <_printf_float+0xf0>
 8007602:	2301      	movs	r3, #1
 8007604:	e7bd      	b.n	8007582 <_printf_float+0xee>
 8007606:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800760a:	d9db      	bls.n	80075c4 <_printf_float+0x130>
 800760c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007610:	d118      	bne.n	8007644 <_printf_float+0x1b0>
 8007612:	2900      	cmp	r1, #0
 8007614:	6863      	ldr	r3, [r4, #4]
 8007616:	dd0b      	ble.n	8007630 <_printf_float+0x19c>
 8007618:	6121      	str	r1, [r4, #16]
 800761a:	b913      	cbnz	r3, 8007622 <_printf_float+0x18e>
 800761c:	6822      	ldr	r2, [r4, #0]
 800761e:	07d0      	lsls	r0, r2, #31
 8007620:	d502      	bpl.n	8007628 <_printf_float+0x194>
 8007622:	3301      	adds	r3, #1
 8007624:	440b      	add	r3, r1
 8007626:	6123      	str	r3, [r4, #16]
 8007628:	65a1      	str	r1, [r4, #88]	@ 0x58
 800762a:	f04f 0900 	mov.w	r9, #0
 800762e:	e7db      	b.n	80075e8 <_printf_float+0x154>
 8007630:	b913      	cbnz	r3, 8007638 <_printf_float+0x1a4>
 8007632:	6822      	ldr	r2, [r4, #0]
 8007634:	07d2      	lsls	r2, r2, #31
 8007636:	d501      	bpl.n	800763c <_printf_float+0x1a8>
 8007638:	3302      	adds	r3, #2
 800763a:	e7f4      	b.n	8007626 <_printf_float+0x192>
 800763c:	2301      	movs	r3, #1
 800763e:	e7f2      	b.n	8007626 <_printf_float+0x192>
 8007640:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007646:	4299      	cmp	r1, r3
 8007648:	db05      	blt.n	8007656 <_printf_float+0x1c2>
 800764a:	6823      	ldr	r3, [r4, #0]
 800764c:	6121      	str	r1, [r4, #16]
 800764e:	07d8      	lsls	r0, r3, #31
 8007650:	d5ea      	bpl.n	8007628 <_printf_float+0x194>
 8007652:	1c4b      	adds	r3, r1, #1
 8007654:	e7e7      	b.n	8007626 <_printf_float+0x192>
 8007656:	2900      	cmp	r1, #0
 8007658:	bfd4      	ite	le
 800765a:	f1c1 0202 	rsble	r2, r1, #2
 800765e:	2201      	movgt	r2, #1
 8007660:	4413      	add	r3, r2
 8007662:	e7e0      	b.n	8007626 <_printf_float+0x192>
 8007664:	6823      	ldr	r3, [r4, #0]
 8007666:	055a      	lsls	r2, r3, #21
 8007668:	d407      	bmi.n	800767a <_printf_float+0x1e6>
 800766a:	6923      	ldr	r3, [r4, #16]
 800766c:	4642      	mov	r2, r8
 800766e:	4631      	mov	r1, r6
 8007670:	4628      	mov	r0, r5
 8007672:	47b8      	blx	r7
 8007674:	3001      	adds	r0, #1
 8007676:	d12b      	bne.n	80076d0 <_printf_float+0x23c>
 8007678:	e767      	b.n	800754a <_printf_float+0xb6>
 800767a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800767e:	f240 80dd 	bls.w	800783c <_printf_float+0x3a8>
 8007682:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007686:	2200      	movs	r2, #0
 8007688:	2300      	movs	r3, #0
 800768a:	f7f9 fa1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800768e:	2800      	cmp	r0, #0
 8007690:	d033      	beq.n	80076fa <_printf_float+0x266>
 8007692:	4a37      	ldr	r2, [pc, #220]	@ (8007770 <_printf_float+0x2dc>)
 8007694:	2301      	movs	r3, #1
 8007696:	4631      	mov	r1, r6
 8007698:	4628      	mov	r0, r5
 800769a:	47b8      	blx	r7
 800769c:	3001      	adds	r0, #1
 800769e:	f43f af54 	beq.w	800754a <_printf_float+0xb6>
 80076a2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80076a6:	4543      	cmp	r3, r8
 80076a8:	db02      	blt.n	80076b0 <_printf_float+0x21c>
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	07d8      	lsls	r0, r3, #31
 80076ae:	d50f      	bpl.n	80076d0 <_printf_float+0x23c>
 80076b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076b4:	4631      	mov	r1, r6
 80076b6:	4628      	mov	r0, r5
 80076b8:	47b8      	blx	r7
 80076ba:	3001      	adds	r0, #1
 80076bc:	f43f af45 	beq.w	800754a <_printf_float+0xb6>
 80076c0:	f04f 0900 	mov.w	r9, #0
 80076c4:	f108 38ff 	add.w	r8, r8, #4294967295
 80076c8:	f104 0a1a 	add.w	sl, r4, #26
 80076cc:	45c8      	cmp	r8, r9
 80076ce:	dc09      	bgt.n	80076e4 <_printf_float+0x250>
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	079b      	lsls	r3, r3, #30
 80076d4:	f100 8103 	bmi.w	80078de <_printf_float+0x44a>
 80076d8:	68e0      	ldr	r0, [r4, #12]
 80076da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076dc:	4298      	cmp	r0, r3
 80076de:	bfb8      	it	lt
 80076e0:	4618      	movlt	r0, r3
 80076e2:	e734      	b.n	800754e <_printf_float+0xba>
 80076e4:	2301      	movs	r3, #1
 80076e6:	4652      	mov	r2, sl
 80076e8:	4631      	mov	r1, r6
 80076ea:	4628      	mov	r0, r5
 80076ec:	47b8      	blx	r7
 80076ee:	3001      	adds	r0, #1
 80076f0:	f43f af2b 	beq.w	800754a <_printf_float+0xb6>
 80076f4:	f109 0901 	add.w	r9, r9, #1
 80076f8:	e7e8      	b.n	80076cc <_printf_float+0x238>
 80076fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	dc39      	bgt.n	8007774 <_printf_float+0x2e0>
 8007700:	4a1b      	ldr	r2, [pc, #108]	@ (8007770 <_printf_float+0x2dc>)
 8007702:	2301      	movs	r3, #1
 8007704:	4631      	mov	r1, r6
 8007706:	4628      	mov	r0, r5
 8007708:	47b8      	blx	r7
 800770a:	3001      	adds	r0, #1
 800770c:	f43f af1d 	beq.w	800754a <_printf_float+0xb6>
 8007710:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007714:	ea59 0303 	orrs.w	r3, r9, r3
 8007718:	d102      	bne.n	8007720 <_printf_float+0x28c>
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	07d9      	lsls	r1, r3, #31
 800771e:	d5d7      	bpl.n	80076d0 <_printf_float+0x23c>
 8007720:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007724:	4631      	mov	r1, r6
 8007726:	4628      	mov	r0, r5
 8007728:	47b8      	blx	r7
 800772a:	3001      	adds	r0, #1
 800772c:	f43f af0d 	beq.w	800754a <_printf_float+0xb6>
 8007730:	f04f 0a00 	mov.w	sl, #0
 8007734:	f104 0b1a 	add.w	fp, r4, #26
 8007738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800773a:	425b      	negs	r3, r3
 800773c:	4553      	cmp	r3, sl
 800773e:	dc01      	bgt.n	8007744 <_printf_float+0x2b0>
 8007740:	464b      	mov	r3, r9
 8007742:	e793      	b.n	800766c <_printf_float+0x1d8>
 8007744:	2301      	movs	r3, #1
 8007746:	465a      	mov	r2, fp
 8007748:	4631      	mov	r1, r6
 800774a:	4628      	mov	r0, r5
 800774c:	47b8      	blx	r7
 800774e:	3001      	adds	r0, #1
 8007750:	f43f aefb 	beq.w	800754a <_printf_float+0xb6>
 8007754:	f10a 0a01 	add.w	sl, sl, #1
 8007758:	e7ee      	b.n	8007738 <_printf_float+0x2a4>
 800775a:	bf00      	nop
 800775c:	7fefffff 	.word	0x7fefffff
 8007760:	0800a0a8 	.word	0x0800a0a8
 8007764:	0800a0ac 	.word	0x0800a0ac
 8007768:	0800a0b0 	.word	0x0800a0b0
 800776c:	0800a0b4 	.word	0x0800a0b4
 8007770:	0800a0b8 	.word	0x0800a0b8
 8007774:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007776:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800777a:	4553      	cmp	r3, sl
 800777c:	bfa8      	it	ge
 800777e:	4653      	movge	r3, sl
 8007780:	2b00      	cmp	r3, #0
 8007782:	4699      	mov	r9, r3
 8007784:	dc36      	bgt.n	80077f4 <_printf_float+0x360>
 8007786:	f04f 0b00 	mov.w	fp, #0
 800778a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800778e:	f104 021a 	add.w	r2, r4, #26
 8007792:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007794:	9306      	str	r3, [sp, #24]
 8007796:	eba3 0309 	sub.w	r3, r3, r9
 800779a:	455b      	cmp	r3, fp
 800779c:	dc31      	bgt.n	8007802 <_printf_float+0x36e>
 800779e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077a0:	459a      	cmp	sl, r3
 80077a2:	dc3a      	bgt.n	800781a <_printf_float+0x386>
 80077a4:	6823      	ldr	r3, [r4, #0]
 80077a6:	07da      	lsls	r2, r3, #31
 80077a8:	d437      	bmi.n	800781a <_printf_float+0x386>
 80077aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ac:	ebaa 0903 	sub.w	r9, sl, r3
 80077b0:	9b06      	ldr	r3, [sp, #24]
 80077b2:	ebaa 0303 	sub.w	r3, sl, r3
 80077b6:	4599      	cmp	r9, r3
 80077b8:	bfa8      	it	ge
 80077ba:	4699      	movge	r9, r3
 80077bc:	f1b9 0f00 	cmp.w	r9, #0
 80077c0:	dc33      	bgt.n	800782a <_printf_float+0x396>
 80077c2:	f04f 0800 	mov.w	r8, #0
 80077c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077ca:	f104 0b1a 	add.w	fp, r4, #26
 80077ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d0:	ebaa 0303 	sub.w	r3, sl, r3
 80077d4:	eba3 0309 	sub.w	r3, r3, r9
 80077d8:	4543      	cmp	r3, r8
 80077da:	f77f af79 	ble.w	80076d0 <_printf_float+0x23c>
 80077de:	2301      	movs	r3, #1
 80077e0:	465a      	mov	r2, fp
 80077e2:	4631      	mov	r1, r6
 80077e4:	4628      	mov	r0, r5
 80077e6:	47b8      	blx	r7
 80077e8:	3001      	adds	r0, #1
 80077ea:	f43f aeae 	beq.w	800754a <_printf_float+0xb6>
 80077ee:	f108 0801 	add.w	r8, r8, #1
 80077f2:	e7ec      	b.n	80077ce <_printf_float+0x33a>
 80077f4:	4642      	mov	r2, r8
 80077f6:	4631      	mov	r1, r6
 80077f8:	4628      	mov	r0, r5
 80077fa:	47b8      	blx	r7
 80077fc:	3001      	adds	r0, #1
 80077fe:	d1c2      	bne.n	8007786 <_printf_float+0x2f2>
 8007800:	e6a3      	b.n	800754a <_printf_float+0xb6>
 8007802:	2301      	movs	r3, #1
 8007804:	4631      	mov	r1, r6
 8007806:	4628      	mov	r0, r5
 8007808:	9206      	str	r2, [sp, #24]
 800780a:	47b8      	blx	r7
 800780c:	3001      	adds	r0, #1
 800780e:	f43f ae9c 	beq.w	800754a <_printf_float+0xb6>
 8007812:	9a06      	ldr	r2, [sp, #24]
 8007814:	f10b 0b01 	add.w	fp, fp, #1
 8007818:	e7bb      	b.n	8007792 <_printf_float+0x2fe>
 800781a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800781e:	4631      	mov	r1, r6
 8007820:	4628      	mov	r0, r5
 8007822:	47b8      	blx	r7
 8007824:	3001      	adds	r0, #1
 8007826:	d1c0      	bne.n	80077aa <_printf_float+0x316>
 8007828:	e68f      	b.n	800754a <_printf_float+0xb6>
 800782a:	9a06      	ldr	r2, [sp, #24]
 800782c:	464b      	mov	r3, r9
 800782e:	4442      	add	r2, r8
 8007830:	4631      	mov	r1, r6
 8007832:	4628      	mov	r0, r5
 8007834:	47b8      	blx	r7
 8007836:	3001      	adds	r0, #1
 8007838:	d1c3      	bne.n	80077c2 <_printf_float+0x32e>
 800783a:	e686      	b.n	800754a <_printf_float+0xb6>
 800783c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007840:	f1ba 0f01 	cmp.w	sl, #1
 8007844:	dc01      	bgt.n	800784a <_printf_float+0x3b6>
 8007846:	07db      	lsls	r3, r3, #31
 8007848:	d536      	bpl.n	80078b8 <_printf_float+0x424>
 800784a:	2301      	movs	r3, #1
 800784c:	4642      	mov	r2, r8
 800784e:	4631      	mov	r1, r6
 8007850:	4628      	mov	r0, r5
 8007852:	47b8      	blx	r7
 8007854:	3001      	adds	r0, #1
 8007856:	f43f ae78 	beq.w	800754a <_printf_float+0xb6>
 800785a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800785e:	4631      	mov	r1, r6
 8007860:	4628      	mov	r0, r5
 8007862:	47b8      	blx	r7
 8007864:	3001      	adds	r0, #1
 8007866:	f43f ae70 	beq.w	800754a <_printf_float+0xb6>
 800786a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800786e:	2200      	movs	r2, #0
 8007870:	2300      	movs	r3, #0
 8007872:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007876:	f7f9 f927 	bl	8000ac8 <__aeabi_dcmpeq>
 800787a:	b9c0      	cbnz	r0, 80078ae <_printf_float+0x41a>
 800787c:	4653      	mov	r3, sl
 800787e:	f108 0201 	add.w	r2, r8, #1
 8007882:	4631      	mov	r1, r6
 8007884:	4628      	mov	r0, r5
 8007886:	47b8      	blx	r7
 8007888:	3001      	adds	r0, #1
 800788a:	d10c      	bne.n	80078a6 <_printf_float+0x412>
 800788c:	e65d      	b.n	800754a <_printf_float+0xb6>
 800788e:	2301      	movs	r3, #1
 8007890:	465a      	mov	r2, fp
 8007892:	4631      	mov	r1, r6
 8007894:	4628      	mov	r0, r5
 8007896:	47b8      	blx	r7
 8007898:	3001      	adds	r0, #1
 800789a:	f43f ae56 	beq.w	800754a <_printf_float+0xb6>
 800789e:	f108 0801 	add.w	r8, r8, #1
 80078a2:	45d0      	cmp	r8, sl
 80078a4:	dbf3      	blt.n	800788e <_printf_float+0x3fa>
 80078a6:	464b      	mov	r3, r9
 80078a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80078ac:	e6df      	b.n	800766e <_printf_float+0x1da>
 80078ae:	f04f 0800 	mov.w	r8, #0
 80078b2:	f104 0b1a 	add.w	fp, r4, #26
 80078b6:	e7f4      	b.n	80078a2 <_printf_float+0x40e>
 80078b8:	2301      	movs	r3, #1
 80078ba:	4642      	mov	r2, r8
 80078bc:	e7e1      	b.n	8007882 <_printf_float+0x3ee>
 80078be:	2301      	movs	r3, #1
 80078c0:	464a      	mov	r2, r9
 80078c2:	4631      	mov	r1, r6
 80078c4:	4628      	mov	r0, r5
 80078c6:	47b8      	blx	r7
 80078c8:	3001      	adds	r0, #1
 80078ca:	f43f ae3e 	beq.w	800754a <_printf_float+0xb6>
 80078ce:	f108 0801 	add.w	r8, r8, #1
 80078d2:	68e3      	ldr	r3, [r4, #12]
 80078d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078d6:	1a5b      	subs	r3, r3, r1
 80078d8:	4543      	cmp	r3, r8
 80078da:	dcf0      	bgt.n	80078be <_printf_float+0x42a>
 80078dc:	e6fc      	b.n	80076d8 <_printf_float+0x244>
 80078de:	f04f 0800 	mov.w	r8, #0
 80078e2:	f104 0919 	add.w	r9, r4, #25
 80078e6:	e7f4      	b.n	80078d2 <_printf_float+0x43e>

080078e8 <_printf_common>:
 80078e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078ec:	4616      	mov	r6, r2
 80078ee:	4698      	mov	r8, r3
 80078f0:	688a      	ldr	r2, [r1, #8]
 80078f2:	690b      	ldr	r3, [r1, #16]
 80078f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80078f8:	4293      	cmp	r3, r2
 80078fa:	bfb8      	it	lt
 80078fc:	4613      	movlt	r3, r2
 80078fe:	6033      	str	r3, [r6, #0]
 8007900:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007904:	4607      	mov	r7, r0
 8007906:	460c      	mov	r4, r1
 8007908:	b10a      	cbz	r2, 800790e <_printf_common+0x26>
 800790a:	3301      	adds	r3, #1
 800790c:	6033      	str	r3, [r6, #0]
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	0699      	lsls	r1, r3, #26
 8007912:	bf42      	ittt	mi
 8007914:	6833      	ldrmi	r3, [r6, #0]
 8007916:	3302      	addmi	r3, #2
 8007918:	6033      	strmi	r3, [r6, #0]
 800791a:	6825      	ldr	r5, [r4, #0]
 800791c:	f015 0506 	ands.w	r5, r5, #6
 8007920:	d106      	bne.n	8007930 <_printf_common+0x48>
 8007922:	f104 0a19 	add.w	sl, r4, #25
 8007926:	68e3      	ldr	r3, [r4, #12]
 8007928:	6832      	ldr	r2, [r6, #0]
 800792a:	1a9b      	subs	r3, r3, r2
 800792c:	42ab      	cmp	r3, r5
 800792e:	dc26      	bgt.n	800797e <_printf_common+0x96>
 8007930:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007934:	6822      	ldr	r2, [r4, #0]
 8007936:	3b00      	subs	r3, #0
 8007938:	bf18      	it	ne
 800793a:	2301      	movne	r3, #1
 800793c:	0692      	lsls	r2, r2, #26
 800793e:	d42b      	bmi.n	8007998 <_printf_common+0xb0>
 8007940:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007944:	4641      	mov	r1, r8
 8007946:	4638      	mov	r0, r7
 8007948:	47c8      	blx	r9
 800794a:	3001      	adds	r0, #1
 800794c:	d01e      	beq.n	800798c <_printf_common+0xa4>
 800794e:	6823      	ldr	r3, [r4, #0]
 8007950:	6922      	ldr	r2, [r4, #16]
 8007952:	f003 0306 	and.w	r3, r3, #6
 8007956:	2b04      	cmp	r3, #4
 8007958:	bf02      	ittt	eq
 800795a:	68e5      	ldreq	r5, [r4, #12]
 800795c:	6833      	ldreq	r3, [r6, #0]
 800795e:	1aed      	subeq	r5, r5, r3
 8007960:	68a3      	ldr	r3, [r4, #8]
 8007962:	bf0c      	ite	eq
 8007964:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007968:	2500      	movne	r5, #0
 800796a:	4293      	cmp	r3, r2
 800796c:	bfc4      	itt	gt
 800796e:	1a9b      	subgt	r3, r3, r2
 8007970:	18ed      	addgt	r5, r5, r3
 8007972:	2600      	movs	r6, #0
 8007974:	341a      	adds	r4, #26
 8007976:	42b5      	cmp	r5, r6
 8007978:	d11a      	bne.n	80079b0 <_printf_common+0xc8>
 800797a:	2000      	movs	r0, #0
 800797c:	e008      	b.n	8007990 <_printf_common+0xa8>
 800797e:	2301      	movs	r3, #1
 8007980:	4652      	mov	r2, sl
 8007982:	4641      	mov	r1, r8
 8007984:	4638      	mov	r0, r7
 8007986:	47c8      	blx	r9
 8007988:	3001      	adds	r0, #1
 800798a:	d103      	bne.n	8007994 <_printf_common+0xac>
 800798c:	f04f 30ff 	mov.w	r0, #4294967295
 8007990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007994:	3501      	adds	r5, #1
 8007996:	e7c6      	b.n	8007926 <_printf_common+0x3e>
 8007998:	18e1      	adds	r1, r4, r3
 800799a:	1c5a      	adds	r2, r3, #1
 800799c:	2030      	movs	r0, #48	@ 0x30
 800799e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80079a2:	4422      	add	r2, r4
 80079a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80079a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80079ac:	3302      	adds	r3, #2
 80079ae:	e7c7      	b.n	8007940 <_printf_common+0x58>
 80079b0:	2301      	movs	r3, #1
 80079b2:	4622      	mov	r2, r4
 80079b4:	4641      	mov	r1, r8
 80079b6:	4638      	mov	r0, r7
 80079b8:	47c8      	blx	r9
 80079ba:	3001      	adds	r0, #1
 80079bc:	d0e6      	beq.n	800798c <_printf_common+0xa4>
 80079be:	3601      	adds	r6, #1
 80079c0:	e7d9      	b.n	8007976 <_printf_common+0x8e>
	...

080079c4 <_printf_i>:
 80079c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079c8:	7e0f      	ldrb	r7, [r1, #24]
 80079ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80079cc:	2f78      	cmp	r7, #120	@ 0x78
 80079ce:	4691      	mov	r9, r2
 80079d0:	4680      	mov	r8, r0
 80079d2:	460c      	mov	r4, r1
 80079d4:	469a      	mov	sl, r3
 80079d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80079da:	d807      	bhi.n	80079ec <_printf_i+0x28>
 80079dc:	2f62      	cmp	r7, #98	@ 0x62
 80079de:	d80a      	bhi.n	80079f6 <_printf_i+0x32>
 80079e0:	2f00      	cmp	r7, #0
 80079e2:	f000 80d2 	beq.w	8007b8a <_printf_i+0x1c6>
 80079e6:	2f58      	cmp	r7, #88	@ 0x58
 80079e8:	f000 80b9 	beq.w	8007b5e <_printf_i+0x19a>
 80079ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80079f4:	e03a      	b.n	8007a6c <_printf_i+0xa8>
 80079f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80079fa:	2b15      	cmp	r3, #21
 80079fc:	d8f6      	bhi.n	80079ec <_printf_i+0x28>
 80079fe:	a101      	add	r1, pc, #4	@ (adr r1, 8007a04 <_printf_i+0x40>)
 8007a00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a04:	08007a5d 	.word	0x08007a5d
 8007a08:	08007a71 	.word	0x08007a71
 8007a0c:	080079ed 	.word	0x080079ed
 8007a10:	080079ed 	.word	0x080079ed
 8007a14:	080079ed 	.word	0x080079ed
 8007a18:	080079ed 	.word	0x080079ed
 8007a1c:	08007a71 	.word	0x08007a71
 8007a20:	080079ed 	.word	0x080079ed
 8007a24:	080079ed 	.word	0x080079ed
 8007a28:	080079ed 	.word	0x080079ed
 8007a2c:	080079ed 	.word	0x080079ed
 8007a30:	08007b71 	.word	0x08007b71
 8007a34:	08007a9b 	.word	0x08007a9b
 8007a38:	08007b2b 	.word	0x08007b2b
 8007a3c:	080079ed 	.word	0x080079ed
 8007a40:	080079ed 	.word	0x080079ed
 8007a44:	08007b93 	.word	0x08007b93
 8007a48:	080079ed 	.word	0x080079ed
 8007a4c:	08007a9b 	.word	0x08007a9b
 8007a50:	080079ed 	.word	0x080079ed
 8007a54:	080079ed 	.word	0x080079ed
 8007a58:	08007b33 	.word	0x08007b33
 8007a5c:	6833      	ldr	r3, [r6, #0]
 8007a5e:	1d1a      	adds	r2, r3, #4
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	6032      	str	r2, [r6, #0]
 8007a64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e09d      	b.n	8007bac <_printf_i+0x1e8>
 8007a70:	6833      	ldr	r3, [r6, #0]
 8007a72:	6820      	ldr	r0, [r4, #0]
 8007a74:	1d19      	adds	r1, r3, #4
 8007a76:	6031      	str	r1, [r6, #0]
 8007a78:	0606      	lsls	r6, r0, #24
 8007a7a:	d501      	bpl.n	8007a80 <_printf_i+0xbc>
 8007a7c:	681d      	ldr	r5, [r3, #0]
 8007a7e:	e003      	b.n	8007a88 <_printf_i+0xc4>
 8007a80:	0645      	lsls	r5, r0, #25
 8007a82:	d5fb      	bpl.n	8007a7c <_printf_i+0xb8>
 8007a84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a88:	2d00      	cmp	r5, #0
 8007a8a:	da03      	bge.n	8007a94 <_printf_i+0xd0>
 8007a8c:	232d      	movs	r3, #45	@ 0x2d
 8007a8e:	426d      	negs	r5, r5
 8007a90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a94:	4859      	ldr	r0, [pc, #356]	@ (8007bfc <_printf_i+0x238>)
 8007a96:	230a      	movs	r3, #10
 8007a98:	e011      	b.n	8007abe <_printf_i+0xfa>
 8007a9a:	6821      	ldr	r1, [r4, #0]
 8007a9c:	6833      	ldr	r3, [r6, #0]
 8007a9e:	0608      	lsls	r0, r1, #24
 8007aa0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007aa4:	d402      	bmi.n	8007aac <_printf_i+0xe8>
 8007aa6:	0649      	lsls	r1, r1, #25
 8007aa8:	bf48      	it	mi
 8007aaa:	b2ad      	uxthmi	r5, r5
 8007aac:	2f6f      	cmp	r7, #111	@ 0x6f
 8007aae:	4853      	ldr	r0, [pc, #332]	@ (8007bfc <_printf_i+0x238>)
 8007ab0:	6033      	str	r3, [r6, #0]
 8007ab2:	bf14      	ite	ne
 8007ab4:	230a      	movne	r3, #10
 8007ab6:	2308      	moveq	r3, #8
 8007ab8:	2100      	movs	r1, #0
 8007aba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007abe:	6866      	ldr	r6, [r4, #4]
 8007ac0:	60a6      	str	r6, [r4, #8]
 8007ac2:	2e00      	cmp	r6, #0
 8007ac4:	bfa2      	ittt	ge
 8007ac6:	6821      	ldrge	r1, [r4, #0]
 8007ac8:	f021 0104 	bicge.w	r1, r1, #4
 8007acc:	6021      	strge	r1, [r4, #0]
 8007ace:	b90d      	cbnz	r5, 8007ad4 <_printf_i+0x110>
 8007ad0:	2e00      	cmp	r6, #0
 8007ad2:	d04b      	beq.n	8007b6c <_printf_i+0x1a8>
 8007ad4:	4616      	mov	r6, r2
 8007ad6:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ada:	fb03 5711 	mls	r7, r3, r1, r5
 8007ade:	5dc7      	ldrb	r7, [r0, r7]
 8007ae0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ae4:	462f      	mov	r7, r5
 8007ae6:	42bb      	cmp	r3, r7
 8007ae8:	460d      	mov	r5, r1
 8007aea:	d9f4      	bls.n	8007ad6 <_printf_i+0x112>
 8007aec:	2b08      	cmp	r3, #8
 8007aee:	d10b      	bne.n	8007b08 <_printf_i+0x144>
 8007af0:	6823      	ldr	r3, [r4, #0]
 8007af2:	07df      	lsls	r7, r3, #31
 8007af4:	d508      	bpl.n	8007b08 <_printf_i+0x144>
 8007af6:	6923      	ldr	r3, [r4, #16]
 8007af8:	6861      	ldr	r1, [r4, #4]
 8007afa:	4299      	cmp	r1, r3
 8007afc:	bfde      	ittt	le
 8007afe:	2330      	movle	r3, #48	@ 0x30
 8007b00:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b04:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b08:	1b92      	subs	r2, r2, r6
 8007b0a:	6122      	str	r2, [r4, #16]
 8007b0c:	f8cd a000 	str.w	sl, [sp]
 8007b10:	464b      	mov	r3, r9
 8007b12:	aa03      	add	r2, sp, #12
 8007b14:	4621      	mov	r1, r4
 8007b16:	4640      	mov	r0, r8
 8007b18:	f7ff fee6 	bl	80078e8 <_printf_common>
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	d14a      	bne.n	8007bb6 <_printf_i+0x1f2>
 8007b20:	f04f 30ff 	mov.w	r0, #4294967295
 8007b24:	b004      	add	sp, #16
 8007b26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b2a:	6823      	ldr	r3, [r4, #0]
 8007b2c:	f043 0320 	orr.w	r3, r3, #32
 8007b30:	6023      	str	r3, [r4, #0]
 8007b32:	4833      	ldr	r0, [pc, #204]	@ (8007c00 <_printf_i+0x23c>)
 8007b34:	2778      	movs	r7, #120	@ 0x78
 8007b36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007b3a:	6823      	ldr	r3, [r4, #0]
 8007b3c:	6831      	ldr	r1, [r6, #0]
 8007b3e:	061f      	lsls	r7, r3, #24
 8007b40:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b44:	d402      	bmi.n	8007b4c <_printf_i+0x188>
 8007b46:	065f      	lsls	r7, r3, #25
 8007b48:	bf48      	it	mi
 8007b4a:	b2ad      	uxthmi	r5, r5
 8007b4c:	6031      	str	r1, [r6, #0]
 8007b4e:	07d9      	lsls	r1, r3, #31
 8007b50:	bf44      	itt	mi
 8007b52:	f043 0320 	orrmi.w	r3, r3, #32
 8007b56:	6023      	strmi	r3, [r4, #0]
 8007b58:	b11d      	cbz	r5, 8007b62 <_printf_i+0x19e>
 8007b5a:	2310      	movs	r3, #16
 8007b5c:	e7ac      	b.n	8007ab8 <_printf_i+0xf4>
 8007b5e:	4827      	ldr	r0, [pc, #156]	@ (8007bfc <_printf_i+0x238>)
 8007b60:	e7e9      	b.n	8007b36 <_printf_i+0x172>
 8007b62:	6823      	ldr	r3, [r4, #0]
 8007b64:	f023 0320 	bic.w	r3, r3, #32
 8007b68:	6023      	str	r3, [r4, #0]
 8007b6a:	e7f6      	b.n	8007b5a <_printf_i+0x196>
 8007b6c:	4616      	mov	r6, r2
 8007b6e:	e7bd      	b.n	8007aec <_printf_i+0x128>
 8007b70:	6833      	ldr	r3, [r6, #0]
 8007b72:	6825      	ldr	r5, [r4, #0]
 8007b74:	6961      	ldr	r1, [r4, #20]
 8007b76:	1d18      	adds	r0, r3, #4
 8007b78:	6030      	str	r0, [r6, #0]
 8007b7a:	062e      	lsls	r6, r5, #24
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	d501      	bpl.n	8007b84 <_printf_i+0x1c0>
 8007b80:	6019      	str	r1, [r3, #0]
 8007b82:	e002      	b.n	8007b8a <_printf_i+0x1c6>
 8007b84:	0668      	lsls	r0, r5, #25
 8007b86:	d5fb      	bpl.n	8007b80 <_printf_i+0x1bc>
 8007b88:	8019      	strh	r1, [r3, #0]
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	6123      	str	r3, [r4, #16]
 8007b8e:	4616      	mov	r6, r2
 8007b90:	e7bc      	b.n	8007b0c <_printf_i+0x148>
 8007b92:	6833      	ldr	r3, [r6, #0]
 8007b94:	1d1a      	adds	r2, r3, #4
 8007b96:	6032      	str	r2, [r6, #0]
 8007b98:	681e      	ldr	r6, [r3, #0]
 8007b9a:	6862      	ldr	r2, [r4, #4]
 8007b9c:	2100      	movs	r1, #0
 8007b9e:	4630      	mov	r0, r6
 8007ba0:	f7f8 fb16 	bl	80001d0 <memchr>
 8007ba4:	b108      	cbz	r0, 8007baa <_printf_i+0x1e6>
 8007ba6:	1b80      	subs	r0, r0, r6
 8007ba8:	6060      	str	r0, [r4, #4]
 8007baa:	6863      	ldr	r3, [r4, #4]
 8007bac:	6123      	str	r3, [r4, #16]
 8007bae:	2300      	movs	r3, #0
 8007bb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bb4:	e7aa      	b.n	8007b0c <_printf_i+0x148>
 8007bb6:	6923      	ldr	r3, [r4, #16]
 8007bb8:	4632      	mov	r2, r6
 8007bba:	4649      	mov	r1, r9
 8007bbc:	4640      	mov	r0, r8
 8007bbe:	47d0      	blx	sl
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	d0ad      	beq.n	8007b20 <_printf_i+0x15c>
 8007bc4:	6823      	ldr	r3, [r4, #0]
 8007bc6:	079b      	lsls	r3, r3, #30
 8007bc8:	d413      	bmi.n	8007bf2 <_printf_i+0x22e>
 8007bca:	68e0      	ldr	r0, [r4, #12]
 8007bcc:	9b03      	ldr	r3, [sp, #12]
 8007bce:	4298      	cmp	r0, r3
 8007bd0:	bfb8      	it	lt
 8007bd2:	4618      	movlt	r0, r3
 8007bd4:	e7a6      	b.n	8007b24 <_printf_i+0x160>
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	4632      	mov	r2, r6
 8007bda:	4649      	mov	r1, r9
 8007bdc:	4640      	mov	r0, r8
 8007bde:	47d0      	blx	sl
 8007be0:	3001      	adds	r0, #1
 8007be2:	d09d      	beq.n	8007b20 <_printf_i+0x15c>
 8007be4:	3501      	adds	r5, #1
 8007be6:	68e3      	ldr	r3, [r4, #12]
 8007be8:	9903      	ldr	r1, [sp, #12]
 8007bea:	1a5b      	subs	r3, r3, r1
 8007bec:	42ab      	cmp	r3, r5
 8007bee:	dcf2      	bgt.n	8007bd6 <_printf_i+0x212>
 8007bf0:	e7eb      	b.n	8007bca <_printf_i+0x206>
 8007bf2:	2500      	movs	r5, #0
 8007bf4:	f104 0619 	add.w	r6, r4, #25
 8007bf8:	e7f5      	b.n	8007be6 <_printf_i+0x222>
 8007bfa:	bf00      	nop
 8007bfc:	0800a0ba 	.word	0x0800a0ba
 8007c00:	0800a0cb 	.word	0x0800a0cb

08007c04 <std>:
 8007c04:	2300      	movs	r3, #0
 8007c06:	b510      	push	{r4, lr}
 8007c08:	4604      	mov	r4, r0
 8007c0a:	e9c0 3300 	strd	r3, r3, [r0]
 8007c0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c12:	6083      	str	r3, [r0, #8]
 8007c14:	8181      	strh	r1, [r0, #12]
 8007c16:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c18:	81c2      	strh	r2, [r0, #14]
 8007c1a:	6183      	str	r3, [r0, #24]
 8007c1c:	4619      	mov	r1, r3
 8007c1e:	2208      	movs	r2, #8
 8007c20:	305c      	adds	r0, #92	@ 0x5c
 8007c22:	f000 f928 	bl	8007e76 <memset>
 8007c26:	4b0d      	ldr	r3, [pc, #52]	@ (8007c5c <std+0x58>)
 8007c28:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c60 <std+0x5c>)
 8007c2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c64 <std+0x60>)
 8007c30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c32:	4b0d      	ldr	r3, [pc, #52]	@ (8007c68 <std+0x64>)
 8007c34:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c36:	4b0d      	ldr	r3, [pc, #52]	@ (8007c6c <std+0x68>)
 8007c38:	6224      	str	r4, [r4, #32]
 8007c3a:	429c      	cmp	r4, r3
 8007c3c:	d006      	beq.n	8007c4c <std+0x48>
 8007c3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c42:	4294      	cmp	r4, r2
 8007c44:	d002      	beq.n	8007c4c <std+0x48>
 8007c46:	33d0      	adds	r3, #208	@ 0xd0
 8007c48:	429c      	cmp	r4, r3
 8007c4a:	d105      	bne.n	8007c58 <std+0x54>
 8007c4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c54:	f000 b98c 	b.w	8007f70 <__retarget_lock_init_recursive>
 8007c58:	bd10      	pop	{r4, pc}
 8007c5a:	bf00      	nop
 8007c5c:	08007df1 	.word	0x08007df1
 8007c60:	08007e13 	.word	0x08007e13
 8007c64:	08007e4b 	.word	0x08007e4b
 8007c68:	08007e6f 	.word	0x08007e6f
 8007c6c:	2000059c 	.word	0x2000059c

08007c70 <stdio_exit_handler>:
 8007c70:	4a02      	ldr	r2, [pc, #8]	@ (8007c7c <stdio_exit_handler+0xc>)
 8007c72:	4903      	ldr	r1, [pc, #12]	@ (8007c80 <stdio_exit_handler+0x10>)
 8007c74:	4803      	ldr	r0, [pc, #12]	@ (8007c84 <stdio_exit_handler+0x14>)
 8007c76:	f000 b869 	b.w	8007d4c <_fwalk_sglue>
 8007c7a:	bf00      	nop
 8007c7c:	20000020 	.word	0x20000020
 8007c80:	080098ed 	.word	0x080098ed
 8007c84:	20000030 	.word	0x20000030

08007c88 <cleanup_stdio>:
 8007c88:	6841      	ldr	r1, [r0, #4]
 8007c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007cbc <cleanup_stdio+0x34>)
 8007c8c:	4299      	cmp	r1, r3
 8007c8e:	b510      	push	{r4, lr}
 8007c90:	4604      	mov	r4, r0
 8007c92:	d001      	beq.n	8007c98 <cleanup_stdio+0x10>
 8007c94:	f001 fe2a 	bl	80098ec <_fflush_r>
 8007c98:	68a1      	ldr	r1, [r4, #8]
 8007c9a:	4b09      	ldr	r3, [pc, #36]	@ (8007cc0 <cleanup_stdio+0x38>)
 8007c9c:	4299      	cmp	r1, r3
 8007c9e:	d002      	beq.n	8007ca6 <cleanup_stdio+0x1e>
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	f001 fe23 	bl	80098ec <_fflush_r>
 8007ca6:	68e1      	ldr	r1, [r4, #12]
 8007ca8:	4b06      	ldr	r3, [pc, #24]	@ (8007cc4 <cleanup_stdio+0x3c>)
 8007caa:	4299      	cmp	r1, r3
 8007cac:	d004      	beq.n	8007cb8 <cleanup_stdio+0x30>
 8007cae:	4620      	mov	r0, r4
 8007cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cb4:	f001 be1a 	b.w	80098ec <_fflush_r>
 8007cb8:	bd10      	pop	{r4, pc}
 8007cba:	bf00      	nop
 8007cbc:	2000059c 	.word	0x2000059c
 8007cc0:	20000604 	.word	0x20000604
 8007cc4:	2000066c 	.word	0x2000066c

08007cc8 <global_stdio_init.part.0>:
 8007cc8:	b510      	push	{r4, lr}
 8007cca:	4b0b      	ldr	r3, [pc, #44]	@ (8007cf8 <global_stdio_init.part.0+0x30>)
 8007ccc:	4c0b      	ldr	r4, [pc, #44]	@ (8007cfc <global_stdio_init.part.0+0x34>)
 8007cce:	4a0c      	ldr	r2, [pc, #48]	@ (8007d00 <global_stdio_init.part.0+0x38>)
 8007cd0:	601a      	str	r2, [r3, #0]
 8007cd2:	4620      	mov	r0, r4
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	2104      	movs	r1, #4
 8007cd8:	f7ff ff94 	bl	8007c04 <std>
 8007cdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	2109      	movs	r1, #9
 8007ce4:	f7ff ff8e 	bl	8007c04 <std>
 8007ce8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007cec:	2202      	movs	r2, #2
 8007cee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cf2:	2112      	movs	r1, #18
 8007cf4:	f7ff bf86 	b.w	8007c04 <std>
 8007cf8:	200006d4 	.word	0x200006d4
 8007cfc:	2000059c 	.word	0x2000059c
 8007d00:	08007c71 	.word	0x08007c71

08007d04 <__sfp_lock_acquire>:
 8007d04:	4801      	ldr	r0, [pc, #4]	@ (8007d0c <__sfp_lock_acquire+0x8>)
 8007d06:	f000 b934 	b.w	8007f72 <__retarget_lock_acquire_recursive>
 8007d0a:	bf00      	nop
 8007d0c:	200006dd 	.word	0x200006dd

08007d10 <__sfp_lock_release>:
 8007d10:	4801      	ldr	r0, [pc, #4]	@ (8007d18 <__sfp_lock_release+0x8>)
 8007d12:	f000 b92f 	b.w	8007f74 <__retarget_lock_release_recursive>
 8007d16:	bf00      	nop
 8007d18:	200006dd 	.word	0x200006dd

08007d1c <__sinit>:
 8007d1c:	b510      	push	{r4, lr}
 8007d1e:	4604      	mov	r4, r0
 8007d20:	f7ff fff0 	bl	8007d04 <__sfp_lock_acquire>
 8007d24:	6a23      	ldr	r3, [r4, #32]
 8007d26:	b11b      	cbz	r3, 8007d30 <__sinit+0x14>
 8007d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d2c:	f7ff bff0 	b.w	8007d10 <__sfp_lock_release>
 8007d30:	4b04      	ldr	r3, [pc, #16]	@ (8007d44 <__sinit+0x28>)
 8007d32:	6223      	str	r3, [r4, #32]
 8007d34:	4b04      	ldr	r3, [pc, #16]	@ (8007d48 <__sinit+0x2c>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d1f5      	bne.n	8007d28 <__sinit+0xc>
 8007d3c:	f7ff ffc4 	bl	8007cc8 <global_stdio_init.part.0>
 8007d40:	e7f2      	b.n	8007d28 <__sinit+0xc>
 8007d42:	bf00      	nop
 8007d44:	08007c89 	.word	0x08007c89
 8007d48:	200006d4 	.word	0x200006d4

08007d4c <_fwalk_sglue>:
 8007d4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d50:	4607      	mov	r7, r0
 8007d52:	4688      	mov	r8, r1
 8007d54:	4614      	mov	r4, r2
 8007d56:	2600      	movs	r6, #0
 8007d58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d5c:	f1b9 0901 	subs.w	r9, r9, #1
 8007d60:	d505      	bpl.n	8007d6e <_fwalk_sglue+0x22>
 8007d62:	6824      	ldr	r4, [r4, #0]
 8007d64:	2c00      	cmp	r4, #0
 8007d66:	d1f7      	bne.n	8007d58 <_fwalk_sglue+0xc>
 8007d68:	4630      	mov	r0, r6
 8007d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d6e:	89ab      	ldrh	r3, [r5, #12]
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d907      	bls.n	8007d84 <_fwalk_sglue+0x38>
 8007d74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d78:	3301      	adds	r3, #1
 8007d7a:	d003      	beq.n	8007d84 <_fwalk_sglue+0x38>
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	4638      	mov	r0, r7
 8007d80:	47c0      	blx	r8
 8007d82:	4306      	orrs	r6, r0
 8007d84:	3568      	adds	r5, #104	@ 0x68
 8007d86:	e7e9      	b.n	8007d5c <_fwalk_sglue+0x10>

08007d88 <sniprintf>:
 8007d88:	b40c      	push	{r2, r3}
 8007d8a:	b530      	push	{r4, r5, lr}
 8007d8c:	4b17      	ldr	r3, [pc, #92]	@ (8007dec <sniprintf+0x64>)
 8007d8e:	1e0c      	subs	r4, r1, #0
 8007d90:	681d      	ldr	r5, [r3, #0]
 8007d92:	b09d      	sub	sp, #116	@ 0x74
 8007d94:	da08      	bge.n	8007da8 <sniprintf+0x20>
 8007d96:	238b      	movs	r3, #139	@ 0x8b
 8007d98:	602b      	str	r3, [r5, #0]
 8007d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9e:	b01d      	add	sp, #116	@ 0x74
 8007da0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007da4:	b002      	add	sp, #8
 8007da6:	4770      	bx	lr
 8007da8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007dac:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007db0:	bf14      	ite	ne
 8007db2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007db6:	4623      	moveq	r3, r4
 8007db8:	9304      	str	r3, [sp, #16]
 8007dba:	9307      	str	r3, [sp, #28]
 8007dbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007dc0:	9002      	str	r0, [sp, #8]
 8007dc2:	9006      	str	r0, [sp, #24]
 8007dc4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007dc8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007dca:	ab21      	add	r3, sp, #132	@ 0x84
 8007dcc:	a902      	add	r1, sp, #8
 8007dce:	4628      	mov	r0, r5
 8007dd0:	9301      	str	r3, [sp, #4]
 8007dd2:	f001 fc0b 	bl	80095ec <_svfiprintf_r>
 8007dd6:	1c43      	adds	r3, r0, #1
 8007dd8:	bfbc      	itt	lt
 8007dda:	238b      	movlt	r3, #139	@ 0x8b
 8007ddc:	602b      	strlt	r3, [r5, #0]
 8007dde:	2c00      	cmp	r4, #0
 8007de0:	d0dd      	beq.n	8007d9e <sniprintf+0x16>
 8007de2:	9b02      	ldr	r3, [sp, #8]
 8007de4:	2200      	movs	r2, #0
 8007de6:	701a      	strb	r2, [r3, #0]
 8007de8:	e7d9      	b.n	8007d9e <sniprintf+0x16>
 8007dea:	bf00      	nop
 8007dec:	2000002c 	.word	0x2000002c

08007df0 <__sread>:
 8007df0:	b510      	push	{r4, lr}
 8007df2:	460c      	mov	r4, r1
 8007df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007df8:	f000 f86c 	bl	8007ed4 <_read_r>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	bfab      	itete	ge
 8007e00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e02:	89a3      	ldrhlt	r3, [r4, #12]
 8007e04:	181b      	addge	r3, r3, r0
 8007e06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e0a:	bfac      	ite	ge
 8007e0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e0e:	81a3      	strhlt	r3, [r4, #12]
 8007e10:	bd10      	pop	{r4, pc}

08007e12 <__swrite>:
 8007e12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e16:	461f      	mov	r7, r3
 8007e18:	898b      	ldrh	r3, [r1, #12]
 8007e1a:	05db      	lsls	r3, r3, #23
 8007e1c:	4605      	mov	r5, r0
 8007e1e:	460c      	mov	r4, r1
 8007e20:	4616      	mov	r6, r2
 8007e22:	d505      	bpl.n	8007e30 <__swrite+0x1e>
 8007e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e28:	2302      	movs	r3, #2
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f000 f840 	bl	8007eb0 <_lseek_r>
 8007e30:	89a3      	ldrh	r3, [r4, #12]
 8007e32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e3a:	81a3      	strh	r3, [r4, #12]
 8007e3c:	4632      	mov	r2, r6
 8007e3e:	463b      	mov	r3, r7
 8007e40:	4628      	mov	r0, r5
 8007e42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e46:	f000 b857 	b.w	8007ef8 <_write_r>

08007e4a <__sseek>:
 8007e4a:	b510      	push	{r4, lr}
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e52:	f000 f82d 	bl	8007eb0 <_lseek_r>
 8007e56:	1c43      	adds	r3, r0, #1
 8007e58:	89a3      	ldrh	r3, [r4, #12]
 8007e5a:	bf15      	itete	ne
 8007e5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e66:	81a3      	strheq	r3, [r4, #12]
 8007e68:	bf18      	it	ne
 8007e6a:	81a3      	strhne	r3, [r4, #12]
 8007e6c:	bd10      	pop	{r4, pc}

08007e6e <__sclose>:
 8007e6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e72:	f000 b80d 	b.w	8007e90 <_close_r>

08007e76 <memset>:
 8007e76:	4402      	add	r2, r0
 8007e78:	4603      	mov	r3, r0
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d100      	bne.n	8007e80 <memset+0xa>
 8007e7e:	4770      	bx	lr
 8007e80:	f803 1b01 	strb.w	r1, [r3], #1
 8007e84:	e7f9      	b.n	8007e7a <memset+0x4>
	...

08007e88 <_localeconv_r>:
 8007e88:	4800      	ldr	r0, [pc, #0]	@ (8007e8c <_localeconv_r+0x4>)
 8007e8a:	4770      	bx	lr
 8007e8c:	2000016c 	.word	0x2000016c

08007e90 <_close_r>:
 8007e90:	b538      	push	{r3, r4, r5, lr}
 8007e92:	4d06      	ldr	r5, [pc, #24]	@ (8007eac <_close_r+0x1c>)
 8007e94:	2300      	movs	r3, #0
 8007e96:	4604      	mov	r4, r0
 8007e98:	4608      	mov	r0, r1
 8007e9a:	602b      	str	r3, [r5, #0]
 8007e9c:	f7fa fd14 	bl	80028c8 <_close>
 8007ea0:	1c43      	adds	r3, r0, #1
 8007ea2:	d102      	bne.n	8007eaa <_close_r+0x1a>
 8007ea4:	682b      	ldr	r3, [r5, #0]
 8007ea6:	b103      	cbz	r3, 8007eaa <_close_r+0x1a>
 8007ea8:	6023      	str	r3, [r4, #0]
 8007eaa:	bd38      	pop	{r3, r4, r5, pc}
 8007eac:	200006d8 	.word	0x200006d8

08007eb0 <_lseek_r>:
 8007eb0:	b538      	push	{r3, r4, r5, lr}
 8007eb2:	4d07      	ldr	r5, [pc, #28]	@ (8007ed0 <_lseek_r+0x20>)
 8007eb4:	4604      	mov	r4, r0
 8007eb6:	4608      	mov	r0, r1
 8007eb8:	4611      	mov	r1, r2
 8007eba:	2200      	movs	r2, #0
 8007ebc:	602a      	str	r2, [r5, #0]
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	f7fa fd29 	bl	8002916 <_lseek>
 8007ec4:	1c43      	adds	r3, r0, #1
 8007ec6:	d102      	bne.n	8007ece <_lseek_r+0x1e>
 8007ec8:	682b      	ldr	r3, [r5, #0]
 8007eca:	b103      	cbz	r3, 8007ece <_lseek_r+0x1e>
 8007ecc:	6023      	str	r3, [r4, #0]
 8007ece:	bd38      	pop	{r3, r4, r5, pc}
 8007ed0:	200006d8 	.word	0x200006d8

08007ed4 <_read_r>:
 8007ed4:	b538      	push	{r3, r4, r5, lr}
 8007ed6:	4d07      	ldr	r5, [pc, #28]	@ (8007ef4 <_read_r+0x20>)
 8007ed8:	4604      	mov	r4, r0
 8007eda:	4608      	mov	r0, r1
 8007edc:	4611      	mov	r1, r2
 8007ede:	2200      	movs	r2, #0
 8007ee0:	602a      	str	r2, [r5, #0]
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	f7fa fcb7 	bl	8002856 <_read>
 8007ee8:	1c43      	adds	r3, r0, #1
 8007eea:	d102      	bne.n	8007ef2 <_read_r+0x1e>
 8007eec:	682b      	ldr	r3, [r5, #0]
 8007eee:	b103      	cbz	r3, 8007ef2 <_read_r+0x1e>
 8007ef0:	6023      	str	r3, [r4, #0]
 8007ef2:	bd38      	pop	{r3, r4, r5, pc}
 8007ef4:	200006d8 	.word	0x200006d8

08007ef8 <_write_r>:
 8007ef8:	b538      	push	{r3, r4, r5, lr}
 8007efa:	4d07      	ldr	r5, [pc, #28]	@ (8007f18 <_write_r+0x20>)
 8007efc:	4604      	mov	r4, r0
 8007efe:	4608      	mov	r0, r1
 8007f00:	4611      	mov	r1, r2
 8007f02:	2200      	movs	r2, #0
 8007f04:	602a      	str	r2, [r5, #0]
 8007f06:	461a      	mov	r2, r3
 8007f08:	f7fa fcc2 	bl	8002890 <_write>
 8007f0c:	1c43      	adds	r3, r0, #1
 8007f0e:	d102      	bne.n	8007f16 <_write_r+0x1e>
 8007f10:	682b      	ldr	r3, [r5, #0]
 8007f12:	b103      	cbz	r3, 8007f16 <_write_r+0x1e>
 8007f14:	6023      	str	r3, [r4, #0]
 8007f16:	bd38      	pop	{r3, r4, r5, pc}
 8007f18:	200006d8 	.word	0x200006d8

08007f1c <__errno>:
 8007f1c:	4b01      	ldr	r3, [pc, #4]	@ (8007f24 <__errno+0x8>)
 8007f1e:	6818      	ldr	r0, [r3, #0]
 8007f20:	4770      	bx	lr
 8007f22:	bf00      	nop
 8007f24:	2000002c 	.word	0x2000002c

08007f28 <__libc_init_array>:
 8007f28:	b570      	push	{r4, r5, r6, lr}
 8007f2a:	4d0d      	ldr	r5, [pc, #52]	@ (8007f60 <__libc_init_array+0x38>)
 8007f2c:	4c0d      	ldr	r4, [pc, #52]	@ (8007f64 <__libc_init_array+0x3c>)
 8007f2e:	1b64      	subs	r4, r4, r5
 8007f30:	10a4      	asrs	r4, r4, #2
 8007f32:	2600      	movs	r6, #0
 8007f34:	42a6      	cmp	r6, r4
 8007f36:	d109      	bne.n	8007f4c <__libc_init_array+0x24>
 8007f38:	4d0b      	ldr	r5, [pc, #44]	@ (8007f68 <__libc_init_array+0x40>)
 8007f3a:	4c0c      	ldr	r4, [pc, #48]	@ (8007f6c <__libc_init_array+0x44>)
 8007f3c:	f002 f888 	bl	800a050 <_init>
 8007f40:	1b64      	subs	r4, r4, r5
 8007f42:	10a4      	asrs	r4, r4, #2
 8007f44:	2600      	movs	r6, #0
 8007f46:	42a6      	cmp	r6, r4
 8007f48:	d105      	bne.n	8007f56 <__libc_init_array+0x2e>
 8007f4a:	bd70      	pop	{r4, r5, r6, pc}
 8007f4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f50:	4798      	blx	r3
 8007f52:	3601      	adds	r6, #1
 8007f54:	e7ee      	b.n	8007f34 <__libc_init_array+0xc>
 8007f56:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f5a:	4798      	blx	r3
 8007f5c:	3601      	adds	r6, #1
 8007f5e:	e7f2      	b.n	8007f46 <__libc_init_array+0x1e>
 8007f60:	0800a420 	.word	0x0800a420
 8007f64:	0800a420 	.word	0x0800a420
 8007f68:	0800a420 	.word	0x0800a420
 8007f6c:	0800a424 	.word	0x0800a424

08007f70 <__retarget_lock_init_recursive>:
 8007f70:	4770      	bx	lr

08007f72 <__retarget_lock_acquire_recursive>:
 8007f72:	4770      	bx	lr

08007f74 <__retarget_lock_release_recursive>:
 8007f74:	4770      	bx	lr

08007f76 <memcpy>:
 8007f76:	440a      	add	r2, r1
 8007f78:	4291      	cmp	r1, r2
 8007f7a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f7e:	d100      	bne.n	8007f82 <memcpy+0xc>
 8007f80:	4770      	bx	lr
 8007f82:	b510      	push	{r4, lr}
 8007f84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f8c:	4291      	cmp	r1, r2
 8007f8e:	d1f9      	bne.n	8007f84 <memcpy+0xe>
 8007f90:	bd10      	pop	{r4, pc}

08007f92 <quorem>:
 8007f92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f96:	6903      	ldr	r3, [r0, #16]
 8007f98:	690c      	ldr	r4, [r1, #16]
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	4607      	mov	r7, r0
 8007f9e:	db7e      	blt.n	800809e <quorem+0x10c>
 8007fa0:	3c01      	subs	r4, #1
 8007fa2:	f101 0814 	add.w	r8, r1, #20
 8007fa6:	00a3      	lsls	r3, r4, #2
 8007fa8:	f100 0514 	add.w	r5, r0, #20
 8007fac:	9300      	str	r3, [sp, #0]
 8007fae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fb2:	9301      	str	r3, [sp, #4]
 8007fb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fc8:	d32e      	bcc.n	8008028 <quorem+0x96>
 8007fca:	f04f 0a00 	mov.w	sl, #0
 8007fce:	46c4      	mov	ip, r8
 8007fd0:	46ae      	mov	lr, r5
 8007fd2:	46d3      	mov	fp, sl
 8007fd4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007fd8:	b298      	uxth	r0, r3
 8007fda:	fb06 a000 	mla	r0, r6, r0, sl
 8007fde:	0c02      	lsrs	r2, r0, #16
 8007fe0:	0c1b      	lsrs	r3, r3, #16
 8007fe2:	fb06 2303 	mla	r3, r6, r3, r2
 8007fe6:	f8de 2000 	ldr.w	r2, [lr]
 8007fea:	b280      	uxth	r0, r0
 8007fec:	b292      	uxth	r2, r2
 8007fee:	1a12      	subs	r2, r2, r0
 8007ff0:	445a      	add	r2, fp
 8007ff2:	f8de 0000 	ldr.w	r0, [lr]
 8007ff6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008000:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008004:	b292      	uxth	r2, r2
 8008006:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800800a:	45e1      	cmp	r9, ip
 800800c:	f84e 2b04 	str.w	r2, [lr], #4
 8008010:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008014:	d2de      	bcs.n	8007fd4 <quorem+0x42>
 8008016:	9b00      	ldr	r3, [sp, #0]
 8008018:	58eb      	ldr	r3, [r5, r3]
 800801a:	b92b      	cbnz	r3, 8008028 <quorem+0x96>
 800801c:	9b01      	ldr	r3, [sp, #4]
 800801e:	3b04      	subs	r3, #4
 8008020:	429d      	cmp	r5, r3
 8008022:	461a      	mov	r2, r3
 8008024:	d32f      	bcc.n	8008086 <quorem+0xf4>
 8008026:	613c      	str	r4, [r7, #16]
 8008028:	4638      	mov	r0, r7
 800802a:	f001 f97b 	bl	8009324 <__mcmp>
 800802e:	2800      	cmp	r0, #0
 8008030:	db25      	blt.n	800807e <quorem+0xec>
 8008032:	4629      	mov	r1, r5
 8008034:	2000      	movs	r0, #0
 8008036:	f858 2b04 	ldr.w	r2, [r8], #4
 800803a:	f8d1 c000 	ldr.w	ip, [r1]
 800803e:	fa1f fe82 	uxth.w	lr, r2
 8008042:	fa1f f38c 	uxth.w	r3, ip
 8008046:	eba3 030e 	sub.w	r3, r3, lr
 800804a:	4403      	add	r3, r0
 800804c:	0c12      	lsrs	r2, r2, #16
 800804e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008052:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008056:	b29b      	uxth	r3, r3
 8008058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800805c:	45c1      	cmp	r9, r8
 800805e:	f841 3b04 	str.w	r3, [r1], #4
 8008062:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008066:	d2e6      	bcs.n	8008036 <quorem+0xa4>
 8008068:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800806c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008070:	b922      	cbnz	r2, 800807c <quorem+0xea>
 8008072:	3b04      	subs	r3, #4
 8008074:	429d      	cmp	r5, r3
 8008076:	461a      	mov	r2, r3
 8008078:	d30b      	bcc.n	8008092 <quorem+0x100>
 800807a:	613c      	str	r4, [r7, #16]
 800807c:	3601      	adds	r6, #1
 800807e:	4630      	mov	r0, r6
 8008080:	b003      	add	sp, #12
 8008082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008086:	6812      	ldr	r2, [r2, #0]
 8008088:	3b04      	subs	r3, #4
 800808a:	2a00      	cmp	r2, #0
 800808c:	d1cb      	bne.n	8008026 <quorem+0x94>
 800808e:	3c01      	subs	r4, #1
 8008090:	e7c6      	b.n	8008020 <quorem+0x8e>
 8008092:	6812      	ldr	r2, [r2, #0]
 8008094:	3b04      	subs	r3, #4
 8008096:	2a00      	cmp	r2, #0
 8008098:	d1ef      	bne.n	800807a <quorem+0xe8>
 800809a:	3c01      	subs	r4, #1
 800809c:	e7ea      	b.n	8008074 <quorem+0xe2>
 800809e:	2000      	movs	r0, #0
 80080a0:	e7ee      	b.n	8008080 <quorem+0xee>
 80080a2:	0000      	movs	r0, r0
 80080a4:	0000      	movs	r0, r0
	...

080080a8 <_dtoa_r>:
 80080a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ac:	69c7      	ldr	r7, [r0, #28]
 80080ae:	b099      	sub	sp, #100	@ 0x64
 80080b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80080b4:	ec55 4b10 	vmov	r4, r5, d0
 80080b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80080ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80080bc:	4683      	mov	fp, r0
 80080be:	920e      	str	r2, [sp, #56]	@ 0x38
 80080c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80080c2:	b97f      	cbnz	r7, 80080e4 <_dtoa_r+0x3c>
 80080c4:	2010      	movs	r0, #16
 80080c6:	f000 fdfd 	bl	8008cc4 <malloc>
 80080ca:	4602      	mov	r2, r0
 80080cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80080d0:	b920      	cbnz	r0, 80080dc <_dtoa_r+0x34>
 80080d2:	4ba7      	ldr	r3, [pc, #668]	@ (8008370 <_dtoa_r+0x2c8>)
 80080d4:	21ef      	movs	r1, #239	@ 0xef
 80080d6:	48a7      	ldr	r0, [pc, #668]	@ (8008374 <_dtoa_r+0x2cc>)
 80080d8:	f001 fc5a 	bl	8009990 <__assert_func>
 80080dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80080e0:	6007      	str	r7, [r0, #0]
 80080e2:	60c7      	str	r7, [r0, #12]
 80080e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80080e8:	6819      	ldr	r1, [r3, #0]
 80080ea:	b159      	cbz	r1, 8008104 <_dtoa_r+0x5c>
 80080ec:	685a      	ldr	r2, [r3, #4]
 80080ee:	604a      	str	r2, [r1, #4]
 80080f0:	2301      	movs	r3, #1
 80080f2:	4093      	lsls	r3, r2
 80080f4:	608b      	str	r3, [r1, #8]
 80080f6:	4658      	mov	r0, fp
 80080f8:	f000 feda 	bl	8008eb0 <_Bfree>
 80080fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008100:	2200      	movs	r2, #0
 8008102:	601a      	str	r2, [r3, #0]
 8008104:	1e2b      	subs	r3, r5, #0
 8008106:	bfb9      	ittee	lt
 8008108:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800810c:	9303      	strlt	r3, [sp, #12]
 800810e:	2300      	movge	r3, #0
 8008110:	6033      	strge	r3, [r6, #0]
 8008112:	9f03      	ldr	r7, [sp, #12]
 8008114:	4b98      	ldr	r3, [pc, #608]	@ (8008378 <_dtoa_r+0x2d0>)
 8008116:	bfbc      	itt	lt
 8008118:	2201      	movlt	r2, #1
 800811a:	6032      	strlt	r2, [r6, #0]
 800811c:	43bb      	bics	r3, r7
 800811e:	d112      	bne.n	8008146 <_dtoa_r+0x9e>
 8008120:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008122:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800812c:	4323      	orrs	r3, r4
 800812e:	f000 854d 	beq.w	8008bcc <_dtoa_r+0xb24>
 8008132:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008134:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800838c <_dtoa_r+0x2e4>
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 854f 	beq.w	8008bdc <_dtoa_r+0xb34>
 800813e:	f10a 0303 	add.w	r3, sl, #3
 8008142:	f000 bd49 	b.w	8008bd8 <_dtoa_r+0xb30>
 8008146:	ed9d 7b02 	vldr	d7, [sp, #8]
 800814a:	2200      	movs	r2, #0
 800814c:	ec51 0b17 	vmov	r0, r1, d7
 8008150:	2300      	movs	r3, #0
 8008152:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008156:	f7f8 fcb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800815a:	4680      	mov	r8, r0
 800815c:	b158      	cbz	r0, 8008176 <_dtoa_r+0xce>
 800815e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008160:	2301      	movs	r3, #1
 8008162:	6013      	str	r3, [r2, #0]
 8008164:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008166:	b113      	cbz	r3, 800816e <_dtoa_r+0xc6>
 8008168:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800816a:	4b84      	ldr	r3, [pc, #528]	@ (800837c <_dtoa_r+0x2d4>)
 800816c:	6013      	str	r3, [r2, #0]
 800816e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008390 <_dtoa_r+0x2e8>
 8008172:	f000 bd33 	b.w	8008bdc <_dtoa_r+0xb34>
 8008176:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800817a:	aa16      	add	r2, sp, #88	@ 0x58
 800817c:	a917      	add	r1, sp, #92	@ 0x5c
 800817e:	4658      	mov	r0, fp
 8008180:	f001 f980 	bl	8009484 <__d2b>
 8008184:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008188:	4681      	mov	r9, r0
 800818a:	2e00      	cmp	r6, #0
 800818c:	d077      	beq.n	800827e <_dtoa_r+0x1d6>
 800818e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008190:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008198:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800819c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80081a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80081a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80081a8:	4619      	mov	r1, r3
 80081aa:	2200      	movs	r2, #0
 80081ac:	4b74      	ldr	r3, [pc, #464]	@ (8008380 <_dtoa_r+0x2d8>)
 80081ae:	f7f8 f86b 	bl	8000288 <__aeabi_dsub>
 80081b2:	a369      	add	r3, pc, #420	@ (adr r3, 8008358 <_dtoa_r+0x2b0>)
 80081b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b8:	f7f8 fa1e 	bl	80005f8 <__aeabi_dmul>
 80081bc:	a368      	add	r3, pc, #416	@ (adr r3, 8008360 <_dtoa_r+0x2b8>)
 80081be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c2:	f7f8 f863 	bl	800028c <__adddf3>
 80081c6:	4604      	mov	r4, r0
 80081c8:	4630      	mov	r0, r6
 80081ca:	460d      	mov	r5, r1
 80081cc:	f7f8 f9aa 	bl	8000524 <__aeabi_i2d>
 80081d0:	a365      	add	r3, pc, #404	@ (adr r3, 8008368 <_dtoa_r+0x2c0>)
 80081d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d6:	f7f8 fa0f 	bl	80005f8 <__aeabi_dmul>
 80081da:	4602      	mov	r2, r0
 80081dc:	460b      	mov	r3, r1
 80081de:	4620      	mov	r0, r4
 80081e0:	4629      	mov	r1, r5
 80081e2:	f7f8 f853 	bl	800028c <__adddf3>
 80081e6:	4604      	mov	r4, r0
 80081e8:	460d      	mov	r5, r1
 80081ea:	f7f8 fcb5 	bl	8000b58 <__aeabi_d2iz>
 80081ee:	2200      	movs	r2, #0
 80081f0:	4607      	mov	r7, r0
 80081f2:	2300      	movs	r3, #0
 80081f4:	4620      	mov	r0, r4
 80081f6:	4629      	mov	r1, r5
 80081f8:	f7f8 fc70 	bl	8000adc <__aeabi_dcmplt>
 80081fc:	b140      	cbz	r0, 8008210 <_dtoa_r+0x168>
 80081fe:	4638      	mov	r0, r7
 8008200:	f7f8 f990 	bl	8000524 <__aeabi_i2d>
 8008204:	4622      	mov	r2, r4
 8008206:	462b      	mov	r3, r5
 8008208:	f7f8 fc5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800820c:	b900      	cbnz	r0, 8008210 <_dtoa_r+0x168>
 800820e:	3f01      	subs	r7, #1
 8008210:	2f16      	cmp	r7, #22
 8008212:	d851      	bhi.n	80082b8 <_dtoa_r+0x210>
 8008214:	4b5b      	ldr	r3, [pc, #364]	@ (8008384 <_dtoa_r+0x2dc>)
 8008216:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800821a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008222:	f7f8 fc5b 	bl	8000adc <__aeabi_dcmplt>
 8008226:	2800      	cmp	r0, #0
 8008228:	d048      	beq.n	80082bc <_dtoa_r+0x214>
 800822a:	3f01      	subs	r7, #1
 800822c:	2300      	movs	r3, #0
 800822e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008230:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008232:	1b9b      	subs	r3, r3, r6
 8008234:	1e5a      	subs	r2, r3, #1
 8008236:	bf44      	itt	mi
 8008238:	f1c3 0801 	rsbmi	r8, r3, #1
 800823c:	2300      	movmi	r3, #0
 800823e:	9208      	str	r2, [sp, #32]
 8008240:	bf54      	ite	pl
 8008242:	f04f 0800 	movpl.w	r8, #0
 8008246:	9308      	strmi	r3, [sp, #32]
 8008248:	2f00      	cmp	r7, #0
 800824a:	db39      	blt.n	80082c0 <_dtoa_r+0x218>
 800824c:	9b08      	ldr	r3, [sp, #32]
 800824e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008250:	443b      	add	r3, r7
 8008252:	9308      	str	r3, [sp, #32]
 8008254:	2300      	movs	r3, #0
 8008256:	930a      	str	r3, [sp, #40]	@ 0x28
 8008258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800825a:	2b09      	cmp	r3, #9
 800825c:	d864      	bhi.n	8008328 <_dtoa_r+0x280>
 800825e:	2b05      	cmp	r3, #5
 8008260:	bfc4      	itt	gt
 8008262:	3b04      	subgt	r3, #4
 8008264:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008268:	f1a3 0302 	sub.w	r3, r3, #2
 800826c:	bfcc      	ite	gt
 800826e:	2400      	movgt	r4, #0
 8008270:	2401      	movle	r4, #1
 8008272:	2b03      	cmp	r3, #3
 8008274:	d863      	bhi.n	800833e <_dtoa_r+0x296>
 8008276:	e8df f003 	tbb	[pc, r3]
 800827a:	372a      	.short	0x372a
 800827c:	5535      	.short	0x5535
 800827e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008282:	441e      	add	r6, r3
 8008284:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008288:	2b20      	cmp	r3, #32
 800828a:	bfc1      	itttt	gt
 800828c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008290:	409f      	lslgt	r7, r3
 8008292:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008296:	fa24 f303 	lsrgt.w	r3, r4, r3
 800829a:	bfd6      	itet	le
 800829c:	f1c3 0320 	rsble	r3, r3, #32
 80082a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80082a4:	fa04 f003 	lslle.w	r0, r4, r3
 80082a8:	f7f8 f92c 	bl	8000504 <__aeabi_ui2d>
 80082ac:	2201      	movs	r2, #1
 80082ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80082b2:	3e01      	subs	r6, #1
 80082b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80082b6:	e777      	b.n	80081a8 <_dtoa_r+0x100>
 80082b8:	2301      	movs	r3, #1
 80082ba:	e7b8      	b.n	800822e <_dtoa_r+0x186>
 80082bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80082be:	e7b7      	b.n	8008230 <_dtoa_r+0x188>
 80082c0:	427b      	negs	r3, r7
 80082c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80082c4:	2300      	movs	r3, #0
 80082c6:	eba8 0807 	sub.w	r8, r8, r7
 80082ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80082cc:	e7c4      	b.n	8008258 <_dtoa_r+0x1b0>
 80082ce:	2300      	movs	r3, #0
 80082d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dc35      	bgt.n	8008344 <_dtoa_r+0x29c>
 80082d8:	2301      	movs	r3, #1
 80082da:	9300      	str	r3, [sp, #0]
 80082dc:	9307      	str	r3, [sp, #28]
 80082de:	461a      	mov	r2, r3
 80082e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80082e2:	e00b      	b.n	80082fc <_dtoa_r+0x254>
 80082e4:	2301      	movs	r3, #1
 80082e6:	e7f3      	b.n	80082d0 <_dtoa_r+0x228>
 80082e8:	2300      	movs	r3, #0
 80082ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082ee:	18fb      	adds	r3, r7, r3
 80082f0:	9300      	str	r3, [sp, #0]
 80082f2:	3301      	adds	r3, #1
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	9307      	str	r3, [sp, #28]
 80082f8:	bfb8      	it	lt
 80082fa:	2301      	movlt	r3, #1
 80082fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008300:	2100      	movs	r1, #0
 8008302:	2204      	movs	r2, #4
 8008304:	f102 0514 	add.w	r5, r2, #20
 8008308:	429d      	cmp	r5, r3
 800830a:	d91f      	bls.n	800834c <_dtoa_r+0x2a4>
 800830c:	6041      	str	r1, [r0, #4]
 800830e:	4658      	mov	r0, fp
 8008310:	f000 fd8e 	bl	8008e30 <_Balloc>
 8008314:	4682      	mov	sl, r0
 8008316:	2800      	cmp	r0, #0
 8008318:	d13c      	bne.n	8008394 <_dtoa_r+0x2ec>
 800831a:	4b1b      	ldr	r3, [pc, #108]	@ (8008388 <_dtoa_r+0x2e0>)
 800831c:	4602      	mov	r2, r0
 800831e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008322:	e6d8      	b.n	80080d6 <_dtoa_r+0x2e>
 8008324:	2301      	movs	r3, #1
 8008326:	e7e0      	b.n	80082ea <_dtoa_r+0x242>
 8008328:	2401      	movs	r4, #1
 800832a:	2300      	movs	r3, #0
 800832c:	9309      	str	r3, [sp, #36]	@ 0x24
 800832e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008330:	f04f 33ff 	mov.w	r3, #4294967295
 8008334:	9300      	str	r3, [sp, #0]
 8008336:	9307      	str	r3, [sp, #28]
 8008338:	2200      	movs	r2, #0
 800833a:	2312      	movs	r3, #18
 800833c:	e7d0      	b.n	80082e0 <_dtoa_r+0x238>
 800833e:	2301      	movs	r3, #1
 8008340:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008342:	e7f5      	b.n	8008330 <_dtoa_r+0x288>
 8008344:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008346:	9300      	str	r3, [sp, #0]
 8008348:	9307      	str	r3, [sp, #28]
 800834a:	e7d7      	b.n	80082fc <_dtoa_r+0x254>
 800834c:	3101      	adds	r1, #1
 800834e:	0052      	lsls	r2, r2, #1
 8008350:	e7d8      	b.n	8008304 <_dtoa_r+0x25c>
 8008352:	bf00      	nop
 8008354:	f3af 8000 	nop.w
 8008358:	636f4361 	.word	0x636f4361
 800835c:	3fd287a7 	.word	0x3fd287a7
 8008360:	8b60c8b3 	.word	0x8b60c8b3
 8008364:	3fc68a28 	.word	0x3fc68a28
 8008368:	509f79fb 	.word	0x509f79fb
 800836c:	3fd34413 	.word	0x3fd34413
 8008370:	0800a0e9 	.word	0x0800a0e9
 8008374:	0800a100 	.word	0x0800a100
 8008378:	7ff00000 	.word	0x7ff00000
 800837c:	0800a0b9 	.word	0x0800a0b9
 8008380:	3ff80000 	.word	0x3ff80000
 8008384:	0800a1f8 	.word	0x0800a1f8
 8008388:	0800a158 	.word	0x0800a158
 800838c:	0800a0e5 	.word	0x0800a0e5
 8008390:	0800a0b8 	.word	0x0800a0b8
 8008394:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008398:	6018      	str	r0, [r3, #0]
 800839a:	9b07      	ldr	r3, [sp, #28]
 800839c:	2b0e      	cmp	r3, #14
 800839e:	f200 80a4 	bhi.w	80084ea <_dtoa_r+0x442>
 80083a2:	2c00      	cmp	r4, #0
 80083a4:	f000 80a1 	beq.w	80084ea <_dtoa_r+0x442>
 80083a8:	2f00      	cmp	r7, #0
 80083aa:	dd33      	ble.n	8008414 <_dtoa_r+0x36c>
 80083ac:	4bad      	ldr	r3, [pc, #692]	@ (8008664 <_dtoa_r+0x5bc>)
 80083ae:	f007 020f 	and.w	r2, r7, #15
 80083b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083b6:	ed93 7b00 	vldr	d7, [r3]
 80083ba:	05f8      	lsls	r0, r7, #23
 80083bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80083c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80083c4:	d516      	bpl.n	80083f4 <_dtoa_r+0x34c>
 80083c6:	4ba8      	ldr	r3, [pc, #672]	@ (8008668 <_dtoa_r+0x5c0>)
 80083c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083d0:	f7f8 fa3c 	bl	800084c <__aeabi_ddiv>
 80083d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083d8:	f004 040f 	and.w	r4, r4, #15
 80083dc:	2603      	movs	r6, #3
 80083de:	4da2      	ldr	r5, [pc, #648]	@ (8008668 <_dtoa_r+0x5c0>)
 80083e0:	b954      	cbnz	r4, 80083f8 <_dtoa_r+0x350>
 80083e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083ea:	f7f8 fa2f 	bl	800084c <__aeabi_ddiv>
 80083ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083f2:	e028      	b.n	8008446 <_dtoa_r+0x39e>
 80083f4:	2602      	movs	r6, #2
 80083f6:	e7f2      	b.n	80083de <_dtoa_r+0x336>
 80083f8:	07e1      	lsls	r1, r4, #31
 80083fa:	d508      	bpl.n	800840e <_dtoa_r+0x366>
 80083fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008400:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008404:	f7f8 f8f8 	bl	80005f8 <__aeabi_dmul>
 8008408:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800840c:	3601      	adds	r6, #1
 800840e:	1064      	asrs	r4, r4, #1
 8008410:	3508      	adds	r5, #8
 8008412:	e7e5      	b.n	80083e0 <_dtoa_r+0x338>
 8008414:	f000 80d2 	beq.w	80085bc <_dtoa_r+0x514>
 8008418:	427c      	negs	r4, r7
 800841a:	4b92      	ldr	r3, [pc, #584]	@ (8008664 <_dtoa_r+0x5bc>)
 800841c:	4d92      	ldr	r5, [pc, #584]	@ (8008668 <_dtoa_r+0x5c0>)
 800841e:	f004 020f 	and.w	r2, r4, #15
 8008422:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800842a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800842e:	f7f8 f8e3 	bl	80005f8 <__aeabi_dmul>
 8008432:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008436:	1124      	asrs	r4, r4, #4
 8008438:	2300      	movs	r3, #0
 800843a:	2602      	movs	r6, #2
 800843c:	2c00      	cmp	r4, #0
 800843e:	f040 80b2 	bne.w	80085a6 <_dtoa_r+0x4fe>
 8008442:	2b00      	cmp	r3, #0
 8008444:	d1d3      	bne.n	80083ee <_dtoa_r+0x346>
 8008446:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008448:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800844c:	2b00      	cmp	r3, #0
 800844e:	f000 80b7 	beq.w	80085c0 <_dtoa_r+0x518>
 8008452:	4b86      	ldr	r3, [pc, #536]	@ (800866c <_dtoa_r+0x5c4>)
 8008454:	2200      	movs	r2, #0
 8008456:	4620      	mov	r0, r4
 8008458:	4629      	mov	r1, r5
 800845a:	f7f8 fb3f 	bl	8000adc <__aeabi_dcmplt>
 800845e:	2800      	cmp	r0, #0
 8008460:	f000 80ae 	beq.w	80085c0 <_dtoa_r+0x518>
 8008464:	9b07      	ldr	r3, [sp, #28]
 8008466:	2b00      	cmp	r3, #0
 8008468:	f000 80aa 	beq.w	80085c0 <_dtoa_r+0x518>
 800846c:	9b00      	ldr	r3, [sp, #0]
 800846e:	2b00      	cmp	r3, #0
 8008470:	dd37      	ble.n	80084e2 <_dtoa_r+0x43a>
 8008472:	1e7b      	subs	r3, r7, #1
 8008474:	9304      	str	r3, [sp, #16]
 8008476:	4620      	mov	r0, r4
 8008478:	4b7d      	ldr	r3, [pc, #500]	@ (8008670 <_dtoa_r+0x5c8>)
 800847a:	2200      	movs	r2, #0
 800847c:	4629      	mov	r1, r5
 800847e:	f7f8 f8bb 	bl	80005f8 <__aeabi_dmul>
 8008482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008486:	9c00      	ldr	r4, [sp, #0]
 8008488:	3601      	adds	r6, #1
 800848a:	4630      	mov	r0, r6
 800848c:	f7f8 f84a 	bl	8000524 <__aeabi_i2d>
 8008490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008494:	f7f8 f8b0 	bl	80005f8 <__aeabi_dmul>
 8008498:	4b76      	ldr	r3, [pc, #472]	@ (8008674 <_dtoa_r+0x5cc>)
 800849a:	2200      	movs	r2, #0
 800849c:	f7f7 fef6 	bl	800028c <__adddf3>
 80084a0:	4605      	mov	r5, r0
 80084a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80084a6:	2c00      	cmp	r4, #0
 80084a8:	f040 808d 	bne.w	80085c6 <_dtoa_r+0x51e>
 80084ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084b0:	4b71      	ldr	r3, [pc, #452]	@ (8008678 <_dtoa_r+0x5d0>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	f7f7 fee8 	bl	8000288 <__aeabi_dsub>
 80084b8:	4602      	mov	r2, r0
 80084ba:	460b      	mov	r3, r1
 80084bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80084c0:	462a      	mov	r2, r5
 80084c2:	4633      	mov	r3, r6
 80084c4:	f7f8 fb28 	bl	8000b18 <__aeabi_dcmpgt>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	f040 828b 	bne.w	80089e4 <_dtoa_r+0x93c>
 80084ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084d2:	462a      	mov	r2, r5
 80084d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80084d8:	f7f8 fb00 	bl	8000adc <__aeabi_dcmplt>
 80084dc:	2800      	cmp	r0, #0
 80084de:	f040 8128 	bne.w	8008732 <_dtoa_r+0x68a>
 80084e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80084e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80084ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f2c0 815a 	blt.w	80087a6 <_dtoa_r+0x6fe>
 80084f2:	2f0e      	cmp	r7, #14
 80084f4:	f300 8157 	bgt.w	80087a6 <_dtoa_r+0x6fe>
 80084f8:	4b5a      	ldr	r3, [pc, #360]	@ (8008664 <_dtoa_r+0x5bc>)
 80084fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80084fe:	ed93 7b00 	vldr	d7, [r3]
 8008502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008504:	2b00      	cmp	r3, #0
 8008506:	ed8d 7b00 	vstr	d7, [sp]
 800850a:	da03      	bge.n	8008514 <_dtoa_r+0x46c>
 800850c:	9b07      	ldr	r3, [sp, #28]
 800850e:	2b00      	cmp	r3, #0
 8008510:	f340 8101 	ble.w	8008716 <_dtoa_r+0x66e>
 8008514:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008518:	4656      	mov	r6, sl
 800851a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800851e:	4620      	mov	r0, r4
 8008520:	4629      	mov	r1, r5
 8008522:	f7f8 f993 	bl	800084c <__aeabi_ddiv>
 8008526:	f7f8 fb17 	bl	8000b58 <__aeabi_d2iz>
 800852a:	4680      	mov	r8, r0
 800852c:	f7f7 fffa 	bl	8000524 <__aeabi_i2d>
 8008530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008534:	f7f8 f860 	bl	80005f8 <__aeabi_dmul>
 8008538:	4602      	mov	r2, r0
 800853a:	460b      	mov	r3, r1
 800853c:	4620      	mov	r0, r4
 800853e:	4629      	mov	r1, r5
 8008540:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008544:	f7f7 fea0 	bl	8000288 <__aeabi_dsub>
 8008548:	f806 4b01 	strb.w	r4, [r6], #1
 800854c:	9d07      	ldr	r5, [sp, #28]
 800854e:	eba6 040a 	sub.w	r4, r6, sl
 8008552:	42a5      	cmp	r5, r4
 8008554:	4602      	mov	r2, r0
 8008556:	460b      	mov	r3, r1
 8008558:	f040 8117 	bne.w	800878a <_dtoa_r+0x6e2>
 800855c:	f7f7 fe96 	bl	800028c <__adddf3>
 8008560:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008564:	4604      	mov	r4, r0
 8008566:	460d      	mov	r5, r1
 8008568:	f7f8 fad6 	bl	8000b18 <__aeabi_dcmpgt>
 800856c:	2800      	cmp	r0, #0
 800856e:	f040 80f9 	bne.w	8008764 <_dtoa_r+0x6bc>
 8008572:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008576:	4620      	mov	r0, r4
 8008578:	4629      	mov	r1, r5
 800857a:	f7f8 faa5 	bl	8000ac8 <__aeabi_dcmpeq>
 800857e:	b118      	cbz	r0, 8008588 <_dtoa_r+0x4e0>
 8008580:	f018 0f01 	tst.w	r8, #1
 8008584:	f040 80ee 	bne.w	8008764 <_dtoa_r+0x6bc>
 8008588:	4649      	mov	r1, r9
 800858a:	4658      	mov	r0, fp
 800858c:	f000 fc90 	bl	8008eb0 <_Bfree>
 8008590:	2300      	movs	r3, #0
 8008592:	7033      	strb	r3, [r6, #0]
 8008594:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008596:	3701      	adds	r7, #1
 8008598:	601f      	str	r7, [r3, #0]
 800859a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800859c:	2b00      	cmp	r3, #0
 800859e:	f000 831d 	beq.w	8008bdc <_dtoa_r+0xb34>
 80085a2:	601e      	str	r6, [r3, #0]
 80085a4:	e31a      	b.n	8008bdc <_dtoa_r+0xb34>
 80085a6:	07e2      	lsls	r2, r4, #31
 80085a8:	d505      	bpl.n	80085b6 <_dtoa_r+0x50e>
 80085aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085ae:	f7f8 f823 	bl	80005f8 <__aeabi_dmul>
 80085b2:	3601      	adds	r6, #1
 80085b4:	2301      	movs	r3, #1
 80085b6:	1064      	asrs	r4, r4, #1
 80085b8:	3508      	adds	r5, #8
 80085ba:	e73f      	b.n	800843c <_dtoa_r+0x394>
 80085bc:	2602      	movs	r6, #2
 80085be:	e742      	b.n	8008446 <_dtoa_r+0x39e>
 80085c0:	9c07      	ldr	r4, [sp, #28]
 80085c2:	9704      	str	r7, [sp, #16]
 80085c4:	e761      	b.n	800848a <_dtoa_r+0x3e2>
 80085c6:	4b27      	ldr	r3, [pc, #156]	@ (8008664 <_dtoa_r+0x5bc>)
 80085c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085d2:	4454      	add	r4, sl
 80085d4:	2900      	cmp	r1, #0
 80085d6:	d053      	beq.n	8008680 <_dtoa_r+0x5d8>
 80085d8:	4928      	ldr	r1, [pc, #160]	@ (800867c <_dtoa_r+0x5d4>)
 80085da:	2000      	movs	r0, #0
 80085dc:	f7f8 f936 	bl	800084c <__aeabi_ddiv>
 80085e0:	4633      	mov	r3, r6
 80085e2:	462a      	mov	r2, r5
 80085e4:	f7f7 fe50 	bl	8000288 <__aeabi_dsub>
 80085e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80085ec:	4656      	mov	r6, sl
 80085ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085f2:	f7f8 fab1 	bl	8000b58 <__aeabi_d2iz>
 80085f6:	4605      	mov	r5, r0
 80085f8:	f7f7 ff94 	bl	8000524 <__aeabi_i2d>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008604:	f7f7 fe40 	bl	8000288 <__aeabi_dsub>
 8008608:	3530      	adds	r5, #48	@ 0x30
 800860a:	4602      	mov	r2, r0
 800860c:	460b      	mov	r3, r1
 800860e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008612:	f806 5b01 	strb.w	r5, [r6], #1
 8008616:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800861a:	f7f8 fa5f 	bl	8000adc <__aeabi_dcmplt>
 800861e:	2800      	cmp	r0, #0
 8008620:	d171      	bne.n	8008706 <_dtoa_r+0x65e>
 8008622:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008626:	4911      	ldr	r1, [pc, #68]	@ (800866c <_dtoa_r+0x5c4>)
 8008628:	2000      	movs	r0, #0
 800862a:	f7f7 fe2d 	bl	8000288 <__aeabi_dsub>
 800862e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008632:	f7f8 fa53 	bl	8000adc <__aeabi_dcmplt>
 8008636:	2800      	cmp	r0, #0
 8008638:	f040 8095 	bne.w	8008766 <_dtoa_r+0x6be>
 800863c:	42a6      	cmp	r6, r4
 800863e:	f43f af50 	beq.w	80084e2 <_dtoa_r+0x43a>
 8008642:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008646:	4b0a      	ldr	r3, [pc, #40]	@ (8008670 <_dtoa_r+0x5c8>)
 8008648:	2200      	movs	r2, #0
 800864a:	f7f7 ffd5 	bl	80005f8 <__aeabi_dmul>
 800864e:	4b08      	ldr	r3, [pc, #32]	@ (8008670 <_dtoa_r+0x5c8>)
 8008650:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008654:	2200      	movs	r2, #0
 8008656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800865a:	f7f7 ffcd 	bl	80005f8 <__aeabi_dmul>
 800865e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008662:	e7c4      	b.n	80085ee <_dtoa_r+0x546>
 8008664:	0800a1f8 	.word	0x0800a1f8
 8008668:	0800a1d0 	.word	0x0800a1d0
 800866c:	3ff00000 	.word	0x3ff00000
 8008670:	40240000 	.word	0x40240000
 8008674:	401c0000 	.word	0x401c0000
 8008678:	40140000 	.word	0x40140000
 800867c:	3fe00000 	.word	0x3fe00000
 8008680:	4631      	mov	r1, r6
 8008682:	4628      	mov	r0, r5
 8008684:	f7f7 ffb8 	bl	80005f8 <__aeabi_dmul>
 8008688:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800868c:	9415      	str	r4, [sp, #84]	@ 0x54
 800868e:	4656      	mov	r6, sl
 8008690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008694:	f7f8 fa60 	bl	8000b58 <__aeabi_d2iz>
 8008698:	4605      	mov	r5, r0
 800869a:	f7f7 ff43 	bl	8000524 <__aeabi_i2d>
 800869e:	4602      	mov	r2, r0
 80086a0:	460b      	mov	r3, r1
 80086a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086a6:	f7f7 fdef 	bl	8000288 <__aeabi_dsub>
 80086aa:	3530      	adds	r5, #48	@ 0x30
 80086ac:	f806 5b01 	strb.w	r5, [r6], #1
 80086b0:	4602      	mov	r2, r0
 80086b2:	460b      	mov	r3, r1
 80086b4:	42a6      	cmp	r6, r4
 80086b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086ba:	f04f 0200 	mov.w	r2, #0
 80086be:	d124      	bne.n	800870a <_dtoa_r+0x662>
 80086c0:	4bac      	ldr	r3, [pc, #688]	@ (8008974 <_dtoa_r+0x8cc>)
 80086c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80086c6:	f7f7 fde1 	bl	800028c <__adddf3>
 80086ca:	4602      	mov	r2, r0
 80086cc:	460b      	mov	r3, r1
 80086ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086d2:	f7f8 fa21 	bl	8000b18 <__aeabi_dcmpgt>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	d145      	bne.n	8008766 <_dtoa_r+0x6be>
 80086da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80086de:	49a5      	ldr	r1, [pc, #660]	@ (8008974 <_dtoa_r+0x8cc>)
 80086e0:	2000      	movs	r0, #0
 80086e2:	f7f7 fdd1 	bl	8000288 <__aeabi_dsub>
 80086e6:	4602      	mov	r2, r0
 80086e8:	460b      	mov	r3, r1
 80086ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086ee:	f7f8 f9f5 	bl	8000adc <__aeabi_dcmplt>
 80086f2:	2800      	cmp	r0, #0
 80086f4:	f43f aef5 	beq.w	80084e2 <_dtoa_r+0x43a>
 80086f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80086fa:	1e73      	subs	r3, r6, #1
 80086fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80086fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008702:	2b30      	cmp	r3, #48	@ 0x30
 8008704:	d0f8      	beq.n	80086f8 <_dtoa_r+0x650>
 8008706:	9f04      	ldr	r7, [sp, #16]
 8008708:	e73e      	b.n	8008588 <_dtoa_r+0x4e0>
 800870a:	4b9b      	ldr	r3, [pc, #620]	@ (8008978 <_dtoa_r+0x8d0>)
 800870c:	f7f7 ff74 	bl	80005f8 <__aeabi_dmul>
 8008710:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008714:	e7bc      	b.n	8008690 <_dtoa_r+0x5e8>
 8008716:	d10c      	bne.n	8008732 <_dtoa_r+0x68a>
 8008718:	4b98      	ldr	r3, [pc, #608]	@ (800897c <_dtoa_r+0x8d4>)
 800871a:	2200      	movs	r2, #0
 800871c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008720:	f7f7 ff6a 	bl	80005f8 <__aeabi_dmul>
 8008724:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008728:	f7f8 f9ec 	bl	8000b04 <__aeabi_dcmpge>
 800872c:	2800      	cmp	r0, #0
 800872e:	f000 8157 	beq.w	80089e0 <_dtoa_r+0x938>
 8008732:	2400      	movs	r4, #0
 8008734:	4625      	mov	r5, r4
 8008736:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008738:	43db      	mvns	r3, r3
 800873a:	9304      	str	r3, [sp, #16]
 800873c:	4656      	mov	r6, sl
 800873e:	2700      	movs	r7, #0
 8008740:	4621      	mov	r1, r4
 8008742:	4658      	mov	r0, fp
 8008744:	f000 fbb4 	bl	8008eb0 <_Bfree>
 8008748:	2d00      	cmp	r5, #0
 800874a:	d0dc      	beq.n	8008706 <_dtoa_r+0x65e>
 800874c:	b12f      	cbz	r7, 800875a <_dtoa_r+0x6b2>
 800874e:	42af      	cmp	r7, r5
 8008750:	d003      	beq.n	800875a <_dtoa_r+0x6b2>
 8008752:	4639      	mov	r1, r7
 8008754:	4658      	mov	r0, fp
 8008756:	f000 fbab 	bl	8008eb0 <_Bfree>
 800875a:	4629      	mov	r1, r5
 800875c:	4658      	mov	r0, fp
 800875e:	f000 fba7 	bl	8008eb0 <_Bfree>
 8008762:	e7d0      	b.n	8008706 <_dtoa_r+0x65e>
 8008764:	9704      	str	r7, [sp, #16]
 8008766:	4633      	mov	r3, r6
 8008768:	461e      	mov	r6, r3
 800876a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800876e:	2a39      	cmp	r2, #57	@ 0x39
 8008770:	d107      	bne.n	8008782 <_dtoa_r+0x6da>
 8008772:	459a      	cmp	sl, r3
 8008774:	d1f8      	bne.n	8008768 <_dtoa_r+0x6c0>
 8008776:	9a04      	ldr	r2, [sp, #16]
 8008778:	3201      	adds	r2, #1
 800877a:	9204      	str	r2, [sp, #16]
 800877c:	2230      	movs	r2, #48	@ 0x30
 800877e:	f88a 2000 	strb.w	r2, [sl]
 8008782:	781a      	ldrb	r2, [r3, #0]
 8008784:	3201      	adds	r2, #1
 8008786:	701a      	strb	r2, [r3, #0]
 8008788:	e7bd      	b.n	8008706 <_dtoa_r+0x65e>
 800878a:	4b7b      	ldr	r3, [pc, #492]	@ (8008978 <_dtoa_r+0x8d0>)
 800878c:	2200      	movs	r2, #0
 800878e:	f7f7 ff33 	bl	80005f8 <__aeabi_dmul>
 8008792:	2200      	movs	r2, #0
 8008794:	2300      	movs	r3, #0
 8008796:	4604      	mov	r4, r0
 8008798:	460d      	mov	r5, r1
 800879a:	f7f8 f995 	bl	8000ac8 <__aeabi_dcmpeq>
 800879e:	2800      	cmp	r0, #0
 80087a0:	f43f aebb 	beq.w	800851a <_dtoa_r+0x472>
 80087a4:	e6f0      	b.n	8008588 <_dtoa_r+0x4e0>
 80087a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80087a8:	2a00      	cmp	r2, #0
 80087aa:	f000 80db 	beq.w	8008964 <_dtoa_r+0x8bc>
 80087ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087b0:	2a01      	cmp	r2, #1
 80087b2:	f300 80bf 	bgt.w	8008934 <_dtoa_r+0x88c>
 80087b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80087b8:	2a00      	cmp	r2, #0
 80087ba:	f000 80b7 	beq.w	800892c <_dtoa_r+0x884>
 80087be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80087c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80087c4:	4646      	mov	r6, r8
 80087c6:	9a08      	ldr	r2, [sp, #32]
 80087c8:	2101      	movs	r1, #1
 80087ca:	441a      	add	r2, r3
 80087cc:	4658      	mov	r0, fp
 80087ce:	4498      	add	r8, r3
 80087d0:	9208      	str	r2, [sp, #32]
 80087d2:	f000 fc21 	bl	8009018 <__i2b>
 80087d6:	4605      	mov	r5, r0
 80087d8:	b15e      	cbz	r6, 80087f2 <_dtoa_r+0x74a>
 80087da:	9b08      	ldr	r3, [sp, #32]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	dd08      	ble.n	80087f2 <_dtoa_r+0x74a>
 80087e0:	42b3      	cmp	r3, r6
 80087e2:	9a08      	ldr	r2, [sp, #32]
 80087e4:	bfa8      	it	ge
 80087e6:	4633      	movge	r3, r6
 80087e8:	eba8 0803 	sub.w	r8, r8, r3
 80087ec:	1af6      	subs	r6, r6, r3
 80087ee:	1ad3      	subs	r3, r2, r3
 80087f0:	9308      	str	r3, [sp, #32]
 80087f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087f4:	b1f3      	cbz	r3, 8008834 <_dtoa_r+0x78c>
 80087f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	f000 80b7 	beq.w	800896c <_dtoa_r+0x8c4>
 80087fe:	b18c      	cbz	r4, 8008824 <_dtoa_r+0x77c>
 8008800:	4629      	mov	r1, r5
 8008802:	4622      	mov	r2, r4
 8008804:	4658      	mov	r0, fp
 8008806:	f000 fcc7 	bl	8009198 <__pow5mult>
 800880a:	464a      	mov	r2, r9
 800880c:	4601      	mov	r1, r0
 800880e:	4605      	mov	r5, r0
 8008810:	4658      	mov	r0, fp
 8008812:	f000 fc17 	bl	8009044 <__multiply>
 8008816:	4649      	mov	r1, r9
 8008818:	9004      	str	r0, [sp, #16]
 800881a:	4658      	mov	r0, fp
 800881c:	f000 fb48 	bl	8008eb0 <_Bfree>
 8008820:	9b04      	ldr	r3, [sp, #16]
 8008822:	4699      	mov	r9, r3
 8008824:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008826:	1b1a      	subs	r2, r3, r4
 8008828:	d004      	beq.n	8008834 <_dtoa_r+0x78c>
 800882a:	4649      	mov	r1, r9
 800882c:	4658      	mov	r0, fp
 800882e:	f000 fcb3 	bl	8009198 <__pow5mult>
 8008832:	4681      	mov	r9, r0
 8008834:	2101      	movs	r1, #1
 8008836:	4658      	mov	r0, fp
 8008838:	f000 fbee 	bl	8009018 <__i2b>
 800883c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800883e:	4604      	mov	r4, r0
 8008840:	2b00      	cmp	r3, #0
 8008842:	f000 81cf 	beq.w	8008be4 <_dtoa_r+0xb3c>
 8008846:	461a      	mov	r2, r3
 8008848:	4601      	mov	r1, r0
 800884a:	4658      	mov	r0, fp
 800884c:	f000 fca4 	bl	8009198 <__pow5mult>
 8008850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008852:	2b01      	cmp	r3, #1
 8008854:	4604      	mov	r4, r0
 8008856:	f300 8095 	bgt.w	8008984 <_dtoa_r+0x8dc>
 800885a:	9b02      	ldr	r3, [sp, #8]
 800885c:	2b00      	cmp	r3, #0
 800885e:	f040 8087 	bne.w	8008970 <_dtoa_r+0x8c8>
 8008862:	9b03      	ldr	r3, [sp, #12]
 8008864:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008868:	2b00      	cmp	r3, #0
 800886a:	f040 8089 	bne.w	8008980 <_dtoa_r+0x8d8>
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008874:	0d1b      	lsrs	r3, r3, #20
 8008876:	051b      	lsls	r3, r3, #20
 8008878:	b12b      	cbz	r3, 8008886 <_dtoa_r+0x7de>
 800887a:	9b08      	ldr	r3, [sp, #32]
 800887c:	3301      	adds	r3, #1
 800887e:	9308      	str	r3, [sp, #32]
 8008880:	f108 0801 	add.w	r8, r8, #1
 8008884:	2301      	movs	r3, #1
 8008886:	930a      	str	r3, [sp, #40]	@ 0x28
 8008888:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800888a:	2b00      	cmp	r3, #0
 800888c:	f000 81b0 	beq.w	8008bf0 <_dtoa_r+0xb48>
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008896:	6918      	ldr	r0, [r3, #16]
 8008898:	f000 fb72 	bl	8008f80 <__hi0bits>
 800889c:	f1c0 0020 	rsb	r0, r0, #32
 80088a0:	9b08      	ldr	r3, [sp, #32]
 80088a2:	4418      	add	r0, r3
 80088a4:	f010 001f 	ands.w	r0, r0, #31
 80088a8:	d077      	beq.n	800899a <_dtoa_r+0x8f2>
 80088aa:	f1c0 0320 	rsb	r3, r0, #32
 80088ae:	2b04      	cmp	r3, #4
 80088b0:	dd6b      	ble.n	800898a <_dtoa_r+0x8e2>
 80088b2:	9b08      	ldr	r3, [sp, #32]
 80088b4:	f1c0 001c 	rsb	r0, r0, #28
 80088b8:	4403      	add	r3, r0
 80088ba:	4480      	add	r8, r0
 80088bc:	4406      	add	r6, r0
 80088be:	9308      	str	r3, [sp, #32]
 80088c0:	f1b8 0f00 	cmp.w	r8, #0
 80088c4:	dd05      	ble.n	80088d2 <_dtoa_r+0x82a>
 80088c6:	4649      	mov	r1, r9
 80088c8:	4642      	mov	r2, r8
 80088ca:	4658      	mov	r0, fp
 80088cc:	f000 fcbe 	bl	800924c <__lshift>
 80088d0:	4681      	mov	r9, r0
 80088d2:	9b08      	ldr	r3, [sp, #32]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	dd05      	ble.n	80088e4 <_dtoa_r+0x83c>
 80088d8:	4621      	mov	r1, r4
 80088da:	461a      	mov	r2, r3
 80088dc:	4658      	mov	r0, fp
 80088de:	f000 fcb5 	bl	800924c <__lshift>
 80088e2:	4604      	mov	r4, r0
 80088e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d059      	beq.n	800899e <_dtoa_r+0x8f6>
 80088ea:	4621      	mov	r1, r4
 80088ec:	4648      	mov	r0, r9
 80088ee:	f000 fd19 	bl	8009324 <__mcmp>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	da53      	bge.n	800899e <_dtoa_r+0x8f6>
 80088f6:	1e7b      	subs	r3, r7, #1
 80088f8:	9304      	str	r3, [sp, #16]
 80088fa:	4649      	mov	r1, r9
 80088fc:	2300      	movs	r3, #0
 80088fe:	220a      	movs	r2, #10
 8008900:	4658      	mov	r0, fp
 8008902:	f000 faf7 	bl	8008ef4 <__multadd>
 8008906:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008908:	4681      	mov	r9, r0
 800890a:	2b00      	cmp	r3, #0
 800890c:	f000 8172 	beq.w	8008bf4 <_dtoa_r+0xb4c>
 8008910:	2300      	movs	r3, #0
 8008912:	4629      	mov	r1, r5
 8008914:	220a      	movs	r2, #10
 8008916:	4658      	mov	r0, fp
 8008918:	f000 faec 	bl	8008ef4 <__multadd>
 800891c:	9b00      	ldr	r3, [sp, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	4605      	mov	r5, r0
 8008922:	dc67      	bgt.n	80089f4 <_dtoa_r+0x94c>
 8008924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008926:	2b02      	cmp	r3, #2
 8008928:	dc41      	bgt.n	80089ae <_dtoa_r+0x906>
 800892a:	e063      	b.n	80089f4 <_dtoa_r+0x94c>
 800892c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800892e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008932:	e746      	b.n	80087c2 <_dtoa_r+0x71a>
 8008934:	9b07      	ldr	r3, [sp, #28]
 8008936:	1e5c      	subs	r4, r3, #1
 8008938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800893a:	42a3      	cmp	r3, r4
 800893c:	bfbf      	itttt	lt
 800893e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008940:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008942:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008944:	1ae3      	sublt	r3, r4, r3
 8008946:	bfb4      	ite	lt
 8008948:	18d2      	addlt	r2, r2, r3
 800894a:	1b1c      	subge	r4, r3, r4
 800894c:	9b07      	ldr	r3, [sp, #28]
 800894e:	bfbc      	itt	lt
 8008950:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008952:	2400      	movlt	r4, #0
 8008954:	2b00      	cmp	r3, #0
 8008956:	bfb5      	itete	lt
 8008958:	eba8 0603 	sublt.w	r6, r8, r3
 800895c:	9b07      	ldrge	r3, [sp, #28]
 800895e:	2300      	movlt	r3, #0
 8008960:	4646      	movge	r6, r8
 8008962:	e730      	b.n	80087c6 <_dtoa_r+0x71e>
 8008964:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008966:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008968:	4646      	mov	r6, r8
 800896a:	e735      	b.n	80087d8 <_dtoa_r+0x730>
 800896c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800896e:	e75c      	b.n	800882a <_dtoa_r+0x782>
 8008970:	2300      	movs	r3, #0
 8008972:	e788      	b.n	8008886 <_dtoa_r+0x7de>
 8008974:	3fe00000 	.word	0x3fe00000
 8008978:	40240000 	.word	0x40240000
 800897c:	40140000 	.word	0x40140000
 8008980:	9b02      	ldr	r3, [sp, #8]
 8008982:	e780      	b.n	8008886 <_dtoa_r+0x7de>
 8008984:	2300      	movs	r3, #0
 8008986:	930a      	str	r3, [sp, #40]	@ 0x28
 8008988:	e782      	b.n	8008890 <_dtoa_r+0x7e8>
 800898a:	d099      	beq.n	80088c0 <_dtoa_r+0x818>
 800898c:	9a08      	ldr	r2, [sp, #32]
 800898e:	331c      	adds	r3, #28
 8008990:	441a      	add	r2, r3
 8008992:	4498      	add	r8, r3
 8008994:	441e      	add	r6, r3
 8008996:	9208      	str	r2, [sp, #32]
 8008998:	e792      	b.n	80088c0 <_dtoa_r+0x818>
 800899a:	4603      	mov	r3, r0
 800899c:	e7f6      	b.n	800898c <_dtoa_r+0x8e4>
 800899e:	9b07      	ldr	r3, [sp, #28]
 80089a0:	9704      	str	r7, [sp, #16]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	dc20      	bgt.n	80089e8 <_dtoa_r+0x940>
 80089a6:	9300      	str	r3, [sp, #0]
 80089a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	dd1e      	ble.n	80089ec <_dtoa_r+0x944>
 80089ae:	9b00      	ldr	r3, [sp, #0]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f47f aec0 	bne.w	8008736 <_dtoa_r+0x68e>
 80089b6:	4621      	mov	r1, r4
 80089b8:	2205      	movs	r2, #5
 80089ba:	4658      	mov	r0, fp
 80089bc:	f000 fa9a 	bl	8008ef4 <__multadd>
 80089c0:	4601      	mov	r1, r0
 80089c2:	4604      	mov	r4, r0
 80089c4:	4648      	mov	r0, r9
 80089c6:	f000 fcad 	bl	8009324 <__mcmp>
 80089ca:	2800      	cmp	r0, #0
 80089cc:	f77f aeb3 	ble.w	8008736 <_dtoa_r+0x68e>
 80089d0:	4656      	mov	r6, sl
 80089d2:	2331      	movs	r3, #49	@ 0x31
 80089d4:	f806 3b01 	strb.w	r3, [r6], #1
 80089d8:	9b04      	ldr	r3, [sp, #16]
 80089da:	3301      	adds	r3, #1
 80089dc:	9304      	str	r3, [sp, #16]
 80089de:	e6ae      	b.n	800873e <_dtoa_r+0x696>
 80089e0:	9c07      	ldr	r4, [sp, #28]
 80089e2:	9704      	str	r7, [sp, #16]
 80089e4:	4625      	mov	r5, r4
 80089e6:	e7f3      	b.n	80089d0 <_dtoa_r+0x928>
 80089e8:	9b07      	ldr	r3, [sp, #28]
 80089ea:	9300      	str	r3, [sp, #0]
 80089ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	f000 8104 	beq.w	8008bfc <_dtoa_r+0xb54>
 80089f4:	2e00      	cmp	r6, #0
 80089f6:	dd05      	ble.n	8008a04 <_dtoa_r+0x95c>
 80089f8:	4629      	mov	r1, r5
 80089fa:	4632      	mov	r2, r6
 80089fc:	4658      	mov	r0, fp
 80089fe:	f000 fc25 	bl	800924c <__lshift>
 8008a02:	4605      	mov	r5, r0
 8008a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d05a      	beq.n	8008ac0 <_dtoa_r+0xa18>
 8008a0a:	6869      	ldr	r1, [r5, #4]
 8008a0c:	4658      	mov	r0, fp
 8008a0e:	f000 fa0f 	bl	8008e30 <_Balloc>
 8008a12:	4606      	mov	r6, r0
 8008a14:	b928      	cbnz	r0, 8008a22 <_dtoa_r+0x97a>
 8008a16:	4b84      	ldr	r3, [pc, #528]	@ (8008c28 <_dtoa_r+0xb80>)
 8008a18:	4602      	mov	r2, r0
 8008a1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008a1e:	f7ff bb5a 	b.w	80080d6 <_dtoa_r+0x2e>
 8008a22:	692a      	ldr	r2, [r5, #16]
 8008a24:	3202      	adds	r2, #2
 8008a26:	0092      	lsls	r2, r2, #2
 8008a28:	f105 010c 	add.w	r1, r5, #12
 8008a2c:	300c      	adds	r0, #12
 8008a2e:	f7ff faa2 	bl	8007f76 <memcpy>
 8008a32:	2201      	movs	r2, #1
 8008a34:	4631      	mov	r1, r6
 8008a36:	4658      	mov	r0, fp
 8008a38:	f000 fc08 	bl	800924c <__lshift>
 8008a3c:	f10a 0301 	add.w	r3, sl, #1
 8008a40:	9307      	str	r3, [sp, #28]
 8008a42:	9b00      	ldr	r3, [sp, #0]
 8008a44:	4453      	add	r3, sl
 8008a46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a48:	9b02      	ldr	r3, [sp, #8]
 8008a4a:	f003 0301 	and.w	r3, r3, #1
 8008a4e:	462f      	mov	r7, r5
 8008a50:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a52:	4605      	mov	r5, r0
 8008a54:	9b07      	ldr	r3, [sp, #28]
 8008a56:	4621      	mov	r1, r4
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	4648      	mov	r0, r9
 8008a5c:	9300      	str	r3, [sp, #0]
 8008a5e:	f7ff fa98 	bl	8007f92 <quorem>
 8008a62:	4639      	mov	r1, r7
 8008a64:	9002      	str	r0, [sp, #8]
 8008a66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008a6a:	4648      	mov	r0, r9
 8008a6c:	f000 fc5a 	bl	8009324 <__mcmp>
 8008a70:	462a      	mov	r2, r5
 8008a72:	9008      	str	r0, [sp, #32]
 8008a74:	4621      	mov	r1, r4
 8008a76:	4658      	mov	r0, fp
 8008a78:	f000 fc70 	bl	800935c <__mdiff>
 8008a7c:	68c2      	ldr	r2, [r0, #12]
 8008a7e:	4606      	mov	r6, r0
 8008a80:	bb02      	cbnz	r2, 8008ac4 <_dtoa_r+0xa1c>
 8008a82:	4601      	mov	r1, r0
 8008a84:	4648      	mov	r0, r9
 8008a86:	f000 fc4d 	bl	8009324 <__mcmp>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	4631      	mov	r1, r6
 8008a8e:	4658      	mov	r0, fp
 8008a90:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a92:	f000 fa0d 	bl	8008eb0 <_Bfree>
 8008a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a9a:	9e07      	ldr	r6, [sp, #28]
 8008a9c:	ea43 0102 	orr.w	r1, r3, r2
 8008aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aa2:	4319      	orrs	r1, r3
 8008aa4:	d110      	bne.n	8008ac8 <_dtoa_r+0xa20>
 8008aa6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008aaa:	d029      	beq.n	8008b00 <_dtoa_r+0xa58>
 8008aac:	9b08      	ldr	r3, [sp, #32]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	dd02      	ble.n	8008ab8 <_dtoa_r+0xa10>
 8008ab2:	9b02      	ldr	r3, [sp, #8]
 8008ab4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008ab8:	9b00      	ldr	r3, [sp, #0]
 8008aba:	f883 8000 	strb.w	r8, [r3]
 8008abe:	e63f      	b.n	8008740 <_dtoa_r+0x698>
 8008ac0:	4628      	mov	r0, r5
 8008ac2:	e7bb      	b.n	8008a3c <_dtoa_r+0x994>
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	e7e1      	b.n	8008a8c <_dtoa_r+0x9e4>
 8008ac8:	9b08      	ldr	r3, [sp, #32]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	db04      	blt.n	8008ad8 <_dtoa_r+0xa30>
 8008ace:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ad0:	430b      	orrs	r3, r1
 8008ad2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008ad4:	430b      	orrs	r3, r1
 8008ad6:	d120      	bne.n	8008b1a <_dtoa_r+0xa72>
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	dded      	ble.n	8008ab8 <_dtoa_r+0xa10>
 8008adc:	4649      	mov	r1, r9
 8008ade:	2201      	movs	r2, #1
 8008ae0:	4658      	mov	r0, fp
 8008ae2:	f000 fbb3 	bl	800924c <__lshift>
 8008ae6:	4621      	mov	r1, r4
 8008ae8:	4681      	mov	r9, r0
 8008aea:	f000 fc1b 	bl	8009324 <__mcmp>
 8008aee:	2800      	cmp	r0, #0
 8008af0:	dc03      	bgt.n	8008afa <_dtoa_r+0xa52>
 8008af2:	d1e1      	bne.n	8008ab8 <_dtoa_r+0xa10>
 8008af4:	f018 0f01 	tst.w	r8, #1
 8008af8:	d0de      	beq.n	8008ab8 <_dtoa_r+0xa10>
 8008afa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008afe:	d1d8      	bne.n	8008ab2 <_dtoa_r+0xa0a>
 8008b00:	9a00      	ldr	r2, [sp, #0]
 8008b02:	2339      	movs	r3, #57	@ 0x39
 8008b04:	7013      	strb	r3, [r2, #0]
 8008b06:	4633      	mov	r3, r6
 8008b08:	461e      	mov	r6, r3
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008b10:	2a39      	cmp	r2, #57	@ 0x39
 8008b12:	d052      	beq.n	8008bba <_dtoa_r+0xb12>
 8008b14:	3201      	adds	r2, #1
 8008b16:	701a      	strb	r2, [r3, #0]
 8008b18:	e612      	b.n	8008740 <_dtoa_r+0x698>
 8008b1a:	2a00      	cmp	r2, #0
 8008b1c:	dd07      	ble.n	8008b2e <_dtoa_r+0xa86>
 8008b1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008b22:	d0ed      	beq.n	8008b00 <_dtoa_r+0xa58>
 8008b24:	9a00      	ldr	r2, [sp, #0]
 8008b26:	f108 0301 	add.w	r3, r8, #1
 8008b2a:	7013      	strb	r3, [r2, #0]
 8008b2c:	e608      	b.n	8008740 <_dtoa_r+0x698>
 8008b2e:	9b07      	ldr	r3, [sp, #28]
 8008b30:	9a07      	ldr	r2, [sp, #28]
 8008b32:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d028      	beq.n	8008b8e <_dtoa_r+0xae6>
 8008b3c:	4649      	mov	r1, r9
 8008b3e:	2300      	movs	r3, #0
 8008b40:	220a      	movs	r2, #10
 8008b42:	4658      	mov	r0, fp
 8008b44:	f000 f9d6 	bl	8008ef4 <__multadd>
 8008b48:	42af      	cmp	r7, r5
 8008b4a:	4681      	mov	r9, r0
 8008b4c:	f04f 0300 	mov.w	r3, #0
 8008b50:	f04f 020a 	mov.w	r2, #10
 8008b54:	4639      	mov	r1, r7
 8008b56:	4658      	mov	r0, fp
 8008b58:	d107      	bne.n	8008b6a <_dtoa_r+0xac2>
 8008b5a:	f000 f9cb 	bl	8008ef4 <__multadd>
 8008b5e:	4607      	mov	r7, r0
 8008b60:	4605      	mov	r5, r0
 8008b62:	9b07      	ldr	r3, [sp, #28]
 8008b64:	3301      	adds	r3, #1
 8008b66:	9307      	str	r3, [sp, #28]
 8008b68:	e774      	b.n	8008a54 <_dtoa_r+0x9ac>
 8008b6a:	f000 f9c3 	bl	8008ef4 <__multadd>
 8008b6e:	4629      	mov	r1, r5
 8008b70:	4607      	mov	r7, r0
 8008b72:	2300      	movs	r3, #0
 8008b74:	220a      	movs	r2, #10
 8008b76:	4658      	mov	r0, fp
 8008b78:	f000 f9bc 	bl	8008ef4 <__multadd>
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	e7f0      	b.n	8008b62 <_dtoa_r+0xaba>
 8008b80:	9b00      	ldr	r3, [sp, #0]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	bfcc      	ite	gt
 8008b86:	461e      	movgt	r6, r3
 8008b88:	2601      	movle	r6, #1
 8008b8a:	4456      	add	r6, sl
 8008b8c:	2700      	movs	r7, #0
 8008b8e:	4649      	mov	r1, r9
 8008b90:	2201      	movs	r2, #1
 8008b92:	4658      	mov	r0, fp
 8008b94:	f000 fb5a 	bl	800924c <__lshift>
 8008b98:	4621      	mov	r1, r4
 8008b9a:	4681      	mov	r9, r0
 8008b9c:	f000 fbc2 	bl	8009324 <__mcmp>
 8008ba0:	2800      	cmp	r0, #0
 8008ba2:	dcb0      	bgt.n	8008b06 <_dtoa_r+0xa5e>
 8008ba4:	d102      	bne.n	8008bac <_dtoa_r+0xb04>
 8008ba6:	f018 0f01 	tst.w	r8, #1
 8008baa:	d1ac      	bne.n	8008b06 <_dtoa_r+0xa5e>
 8008bac:	4633      	mov	r3, r6
 8008bae:	461e      	mov	r6, r3
 8008bb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bb4:	2a30      	cmp	r2, #48	@ 0x30
 8008bb6:	d0fa      	beq.n	8008bae <_dtoa_r+0xb06>
 8008bb8:	e5c2      	b.n	8008740 <_dtoa_r+0x698>
 8008bba:	459a      	cmp	sl, r3
 8008bbc:	d1a4      	bne.n	8008b08 <_dtoa_r+0xa60>
 8008bbe:	9b04      	ldr	r3, [sp, #16]
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	9304      	str	r3, [sp, #16]
 8008bc4:	2331      	movs	r3, #49	@ 0x31
 8008bc6:	f88a 3000 	strb.w	r3, [sl]
 8008bca:	e5b9      	b.n	8008740 <_dtoa_r+0x698>
 8008bcc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008bce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008c2c <_dtoa_r+0xb84>
 8008bd2:	b11b      	cbz	r3, 8008bdc <_dtoa_r+0xb34>
 8008bd4:	f10a 0308 	add.w	r3, sl, #8
 8008bd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008bda:	6013      	str	r3, [r2, #0]
 8008bdc:	4650      	mov	r0, sl
 8008bde:	b019      	add	sp, #100	@ 0x64
 8008be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	f77f ae37 	ble.w	800885a <_dtoa_r+0x7b2>
 8008bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bee:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bf0:	2001      	movs	r0, #1
 8008bf2:	e655      	b.n	80088a0 <_dtoa_r+0x7f8>
 8008bf4:	9b00      	ldr	r3, [sp, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f77f aed6 	ble.w	80089a8 <_dtoa_r+0x900>
 8008bfc:	4656      	mov	r6, sl
 8008bfe:	4621      	mov	r1, r4
 8008c00:	4648      	mov	r0, r9
 8008c02:	f7ff f9c6 	bl	8007f92 <quorem>
 8008c06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008c0a:	f806 8b01 	strb.w	r8, [r6], #1
 8008c0e:	9b00      	ldr	r3, [sp, #0]
 8008c10:	eba6 020a 	sub.w	r2, r6, sl
 8008c14:	4293      	cmp	r3, r2
 8008c16:	ddb3      	ble.n	8008b80 <_dtoa_r+0xad8>
 8008c18:	4649      	mov	r1, r9
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	220a      	movs	r2, #10
 8008c1e:	4658      	mov	r0, fp
 8008c20:	f000 f968 	bl	8008ef4 <__multadd>
 8008c24:	4681      	mov	r9, r0
 8008c26:	e7ea      	b.n	8008bfe <_dtoa_r+0xb56>
 8008c28:	0800a158 	.word	0x0800a158
 8008c2c:	0800a0dc 	.word	0x0800a0dc

08008c30 <_free_r>:
 8008c30:	b538      	push	{r3, r4, r5, lr}
 8008c32:	4605      	mov	r5, r0
 8008c34:	2900      	cmp	r1, #0
 8008c36:	d041      	beq.n	8008cbc <_free_r+0x8c>
 8008c38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c3c:	1f0c      	subs	r4, r1, #4
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	bfb8      	it	lt
 8008c42:	18e4      	addlt	r4, r4, r3
 8008c44:	f000 f8e8 	bl	8008e18 <__malloc_lock>
 8008c48:	4a1d      	ldr	r2, [pc, #116]	@ (8008cc0 <_free_r+0x90>)
 8008c4a:	6813      	ldr	r3, [r2, #0]
 8008c4c:	b933      	cbnz	r3, 8008c5c <_free_r+0x2c>
 8008c4e:	6063      	str	r3, [r4, #4]
 8008c50:	6014      	str	r4, [r2, #0]
 8008c52:	4628      	mov	r0, r5
 8008c54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c58:	f000 b8e4 	b.w	8008e24 <__malloc_unlock>
 8008c5c:	42a3      	cmp	r3, r4
 8008c5e:	d908      	bls.n	8008c72 <_free_r+0x42>
 8008c60:	6820      	ldr	r0, [r4, #0]
 8008c62:	1821      	adds	r1, r4, r0
 8008c64:	428b      	cmp	r3, r1
 8008c66:	bf01      	itttt	eq
 8008c68:	6819      	ldreq	r1, [r3, #0]
 8008c6a:	685b      	ldreq	r3, [r3, #4]
 8008c6c:	1809      	addeq	r1, r1, r0
 8008c6e:	6021      	streq	r1, [r4, #0]
 8008c70:	e7ed      	b.n	8008c4e <_free_r+0x1e>
 8008c72:	461a      	mov	r2, r3
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	b10b      	cbz	r3, 8008c7c <_free_r+0x4c>
 8008c78:	42a3      	cmp	r3, r4
 8008c7a:	d9fa      	bls.n	8008c72 <_free_r+0x42>
 8008c7c:	6811      	ldr	r1, [r2, #0]
 8008c7e:	1850      	adds	r0, r2, r1
 8008c80:	42a0      	cmp	r0, r4
 8008c82:	d10b      	bne.n	8008c9c <_free_r+0x6c>
 8008c84:	6820      	ldr	r0, [r4, #0]
 8008c86:	4401      	add	r1, r0
 8008c88:	1850      	adds	r0, r2, r1
 8008c8a:	4283      	cmp	r3, r0
 8008c8c:	6011      	str	r1, [r2, #0]
 8008c8e:	d1e0      	bne.n	8008c52 <_free_r+0x22>
 8008c90:	6818      	ldr	r0, [r3, #0]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	6053      	str	r3, [r2, #4]
 8008c96:	4408      	add	r0, r1
 8008c98:	6010      	str	r0, [r2, #0]
 8008c9a:	e7da      	b.n	8008c52 <_free_r+0x22>
 8008c9c:	d902      	bls.n	8008ca4 <_free_r+0x74>
 8008c9e:	230c      	movs	r3, #12
 8008ca0:	602b      	str	r3, [r5, #0]
 8008ca2:	e7d6      	b.n	8008c52 <_free_r+0x22>
 8008ca4:	6820      	ldr	r0, [r4, #0]
 8008ca6:	1821      	adds	r1, r4, r0
 8008ca8:	428b      	cmp	r3, r1
 8008caa:	bf04      	itt	eq
 8008cac:	6819      	ldreq	r1, [r3, #0]
 8008cae:	685b      	ldreq	r3, [r3, #4]
 8008cb0:	6063      	str	r3, [r4, #4]
 8008cb2:	bf04      	itt	eq
 8008cb4:	1809      	addeq	r1, r1, r0
 8008cb6:	6021      	streq	r1, [r4, #0]
 8008cb8:	6054      	str	r4, [r2, #4]
 8008cba:	e7ca      	b.n	8008c52 <_free_r+0x22>
 8008cbc:	bd38      	pop	{r3, r4, r5, pc}
 8008cbe:	bf00      	nop
 8008cc0:	200006e4 	.word	0x200006e4

08008cc4 <malloc>:
 8008cc4:	4b02      	ldr	r3, [pc, #8]	@ (8008cd0 <malloc+0xc>)
 8008cc6:	4601      	mov	r1, r0
 8008cc8:	6818      	ldr	r0, [r3, #0]
 8008cca:	f000 b825 	b.w	8008d18 <_malloc_r>
 8008cce:	bf00      	nop
 8008cd0:	2000002c 	.word	0x2000002c

08008cd4 <sbrk_aligned>:
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	4e0f      	ldr	r6, [pc, #60]	@ (8008d14 <sbrk_aligned+0x40>)
 8008cd8:	460c      	mov	r4, r1
 8008cda:	6831      	ldr	r1, [r6, #0]
 8008cdc:	4605      	mov	r5, r0
 8008cde:	b911      	cbnz	r1, 8008ce6 <sbrk_aligned+0x12>
 8008ce0:	f000 fe46 	bl	8009970 <_sbrk_r>
 8008ce4:	6030      	str	r0, [r6, #0]
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	4628      	mov	r0, r5
 8008cea:	f000 fe41 	bl	8009970 <_sbrk_r>
 8008cee:	1c43      	adds	r3, r0, #1
 8008cf0:	d103      	bne.n	8008cfa <sbrk_aligned+0x26>
 8008cf2:	f04f 34ff 	mov.w	r4, #4294967295
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	bd70      	pop	{r4, r5, r6, pc}
 8008cfa:	1cc4      	adds	r4, r0, #3
 8008cfc:	f024 0403 	bic.w	r4, r4, #3
 8008d00:	42a0      	cmp	r0, r4
 8008d02:	d0f8      	beq.n	8008cf6 <sbrk_aligned+0x22>
 8008d04:	1a21      	subs	r1, r4, r0
 8008d06:	4628      	mov	r0, r5
 8008d08:	f000 fe32 	bl	8009970 <_sbrk_r>
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	d1f2      	bne.n	8008cf6 <sbrk_aligned+0x22>
 8008d10:	e7ef      	b.n	8008cf2 <sbrk_aligned+0x1e>
 8008d12:	bf00      	nop
 8008d14:	200006e0 	.word	0x200006e0

08008d18 <_malloc_r>:
 8008d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d1c:	1ccd      	adds	r5, r1, #3
 8008d1e:	f025 0503 	bic.w	r5, r5, #3
 8008d22:	3508      	adds	r5, #8
 8008d24:	2d0c      	cmp	r5, #12
 8008d26:	bf38      	it	cc
 8008d28:	250c      	movcc	r5, #12
 8008d2a:	2d00      	cmp	r5, #0
 8008d2c:	4606      	mov	r6, r0
 8008d2e:	db01      	blt.n	8008d34 <_malloc_r+0x1c>
 8008d30:	42a9      	cmp	r1, r5
 8008d32:	d904      	bls.n	8008d3e <_malloc_r+0x26>
 8008d34:	230c      	movs	r3, #12
 8008d36:	6033      	str	r3, [r6, #0]
 8008d38:	2000      	movs	r0, #0
 8008d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e14 <_malloc_r+0xfc>
 8008d42:	f000 f869 	bl	8008e18 <__malloc_lock>
 8008d46:	f8d8 3000 	ldr.w	r3, [r8]
 8008d4a:	461c      	mov	r4, r3
 8008d4c:	bb44      	cbnz	r4, 8008da0 <_malloc_r+0x88>
 8008d4e:	4629      	mov	r1, r5
 8008d50:	4630      	mov	r0, r6
 8008d52:	f7ff ffbf 	bl	8008cd4 <sbrk_aligned>
 8008d56:	1c43      	adds	r3, r0, #1
 8008d58:	4604      	mov	r4, r0
 8008d5a:	d158      	bne.n	8008e0e <_malloc_r+0xf6>
 8008d5c:	f8d8 4000 	ldr.w	r4, [r8]
 8008d60:	4627      	mov	r7, r4
 8008d62:	2f00      	cmp	r7, #0
 8008d64:	d143      	bne.n	8008dee <_malloc_r+0xd6>
 8008d66:	2c00      	cmp	r4, #0
 8008d68:	d04b      	beq.n	8008e02 <_malloc_r+0xea>
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	4639      	mov	r1, r7
 8008d6e:	4630      	mov	r0, r6
 8008d70:	eb04 0903 	add.w	r9, r4, r3
 8008d74:	f000 fdfc 	bl	8009970 <_sbrk_r>
 8008d78:	4581      	cmp	r9, r0
 8008d7a:	d142      	bne.n	8008e02 <_malloc_r+0xea>
 8008d7c:	6821      	ldr	r1, [r4, #0]
 8008d7e:	1a6d      	subs	r5, r5, r1
 8008d80:	4629      	mov	r1, r5
 8008d82:	4630      	mov	r0, r6
 8008d84:	f7ff ffa6 	bl	8008cd4 <sbrk_aligned>
 8008d88:	3001      	adds	r0, #1
 8008d8a:	d03a      	beq.n	8008e02 <_malloc_r+0xea>
 8008d8c:	6823      	ldr	r3, [r4, #0]
 8008d8e:	442b      	add	r3, r5
 8008d90:	6023      	str	r3, [r4, #0]
 8008d92:	f8d8 3000 	ldr.w	r3, [r8]
 8008d96:	685a      	ldr	r2, [r3, #4]
 8008d98:	bb62      	cbnz	r2, 8008df4 <_malloc_r+0xdc>
 8008d9a:	f8c8 7000 	str.w	r7, [r8]
 8008d9e:	e00f      	b.n	8008dc0 <_malloc_r+0xa8>
 8008da0:	6822      	ldr	r2, [r4, #0]
 8008da2:	1b52      	subs	r2, r2, r5
 8008da4:	d420      	bmi.n	8008de8 <_malloc_r+0xd0>
 8008da6:	2a0b      	cmp	r2, #11
 8008da8:	d917      	bls.n	8008dda <_malloc_r+0xc2>
 8008daa:	1961      	adds	r1, r4, r5
 8008dac:	42a3      	cmp	r3, r4
 8008dae:	6025      	str	r5, [r4, #0]
 8008db0:	bf18      	it	ne
 8008db2:	6059      	strne	r1, [r3, #4]
 8008db4:	6863      	ldr	r3, [r4, #4]
 8008db6:	bf08      	it	eq
 8008db8:	f8c8 1000 	streq.w	r1, [r8]
 8008dbc:	5162      	str	r2, [r4, r5]
 8008dbe:	604b      	str	r3, [r1, #4]
 8008dc0:	4630      	mov	r0, r6
 8008dc2:	f000 f82f 	bl	8008e24 <__malloc_unlock>
 8008dc6:	f104 000b 	add.w	r0, r4, #11
 8008dca:	1d23      	adds	r3, r4, #4
 8008dcc:	f020 0007 	bic.w	r0, r0, #7
 8008dd0:	1ac2      	subs	r2, r0, r3
 8008dd2:	bf1c      	itt	ne
 8008dd4:	1a1b      	subne	r3, r3, r0
 8008dd6:	50a3      	strne	r3, [r4, r2]
 8008dd8:	e7af      	b.n	8008d3a <_malloc_r+0x22>
 8008dda:	6862      	ldr	r2, [r4, #4]
 8008ddc:	42a3      	cmp	r3, r4
 8008dde:	bf0c      	ite	eq
 8008de0:	f8c8 2000 	streq.w	r2, [r8]
 8008de4:	605a      	strne	r2, [r3, #4]
 8008de6:	e7eb      	b.n	8008dc0 <_malloc_r+0xa8>
 8008de8:	4623      	mov	r3, r4
 8008dea:	6864      	ldr	r4, [r4, #4]
 8008dec:	e7ae      	b.n	8008d4c <_malloc_r+0x34>
 8008dee:	463c      	mov	r4, r7
 8008df0:	687f      	ldr	r7, [r7, #4]
 8008df2:	e7b6      	b.n	8008d62 <_malloc_r+0x4a>
 8008df4:	461a      	mov	r2, r3
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	42a3      	cmp	r3, r4
 8008dfa:	d1fb      	bne.n	8008df4 <_malloc_r+0xdc>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	6053      	str	r3, [r2, #4]
 8008e00:	e7de      	b.n	8008dc0 <_malloc_r+0xa8>
 8008e02:	230c      	movs	r3, #12
 8008e04:	6033      	str	r3, [r6, #0]
 8008e06:	4630      	mov	r0, r6
 8008e08:	f000 f80c 	bl	8008e24 <__malloc_unlock>
 8008e0c:	e794      	b.n	8008d38 <_malloc_r+0x20>
 8008e0e:	6005      	str	r5, [r0, #0]
 8008e10:	e7d6      	b.n	8008dc0 <_malloc_r+0xa8>
 8008e12:	bf00      	nop
 8008e14:	200006e4 	.word	0x200006e4

08008e18 <__malloc_lock>:
 8008e18:	4801      	ldr	r0, [pc, #4]	@ (8008e20 <__malloc_lock+0x8>)
 8008e1a:	f7ff b8aa 	b.w	8007f72 <__retarget_lock_acquire_recursive>
 8008e1e:	bf00      	nop
 8008e20:	200006dc 	.word	0x200006dc

08008e24 <__malloc_unlock>:
 8008e24:	4801      	ldr	r0, [pc, #4]	@ (8008e2c <__malloc_unlock+0x8>)
 8008e26:	f7ff b8a5 	b.w	8007f74 <__retarget_lock_release_recursive>
 8008e2a:	bf00      	nop
 8008e2c:	200006dc 	.word	0x200006dc

08008e30 <_Balloc>:
 8008e30:	b570      	push	{r4, r5, r6, lr}
 8008e32:	69c6      	ldr	r6, [r0, #28]
 8008e34:	4604      	mov	r4, r0
 8008e36:	460d      	mov	r5, r1
 8008e38:	b976      	cbnz	r6, 8008e58 <_Balloc+0x28>
 8008e3a:	2010      	movs	r0, #16
 8008e3c:	f7ff ff42 	bl	8008cc4 <malloc>
 8008e40:	4602      	mov	r2, r0
 8008e42:	61e0      	str	r0, [r4, #28]
 8008e44:	b920      	cbnz	r0, 8008e50 <_Balloc+0x20>
 8008e46:	4b18      	ldr	r3, [pc, #96]	@ (8008ea8 <_Balloc+0x78>)
 8008e48:	4818      	ldr	r0, [pc, #96]	@ (8008eac <_Balloc+0x7c>)
 8008e4a:	216b      	movs	r1, #107	@ 0x6b
 8008e4c:	f000 fda0 	bl	8009990 <__assert_func>
 8008e50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e54:	6006      	str	r6, [r0, #0]
 8008e56:	60c6      	str	r6, [r0, #12]
 8008e58:	69e6      	ldr	r6, [r4, #28]
 8008e5a:	68f3      	ldr	r3, [r6, #12]
 8008e5c:	b183      	cbz	r3, 8008e80 <_Balloc+0x50>
 8008e5e:	69e3      	ldr	r3, [r4, #28]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e66:	b9b8      	cbnz	r0, 8008e98 <_Balloc+0x68>
 8008e68:	2101      	movs	r1, #1
 8008e6a:	fa01 f605 	lsl.w	r6, r1, r5
 8008e6e:	1d72      	adds	r2, r6, #5
 8008e70:	0092      	lsls	r2, r2, #2
 8008e72:	4620      	mov	r0, r4
 8008e74:	f000 fdaa 	bl	80099cc <_calloc_r>
 8008e78:	b160      	cbz	r0, 8008e94 <_Balloc+0x64>
 8008e7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e7e:	e00e      	b.n	8008e9e <_Balloc+0x6e>
 8008e80:	2221      	movs	r2, #33	@ 0x21
 8008e82:	2104      	movs	r1, #4
 8008e84:	4620      	mov	r0, r4
 8008e86:	f000 fda1 	bl	80099cc <_calloc_r>
 8008e8a:	69e3      	ldr	r3, [r4, #28]
 8008e8c:	60f0      	str	r0, [r6, #12]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d1e4      	bne.n	8008e5e <_Balloc+0x2e>
 8008e94:	2000      	movs	r0, #0
 8008e96:	bd70      	pop	{r4, r5, r6, pc}
 8008e98:	6802      	ldr	r2, [r0, #0]
 8008e9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ea4:	e7f7      	b.n	8008e96 <_Balloc+0x66>
 8008ea6:	bf00      	nop
 8008ea8:	0800a0e9 	.word	0x0800a0e9
 8008eac:	0800a169 	.word	0x0800a169

08008eb0 <_Bfree>:
 8008eb0:	b570      	push	{r4, r5, r6, lr}
 8008eb2:	69c6      	ldr	r6, [r0, #28]
 8008eb4:	4605      	mov	r5, r0
 8008eb6:	460c      	mov	r4, r1
 8008eb8:	b976      	cbnz	r6, 8008ed8 <_Bfree+0x28>
 8008eba:	2010      	movs	r0, #16
 8008ebc:	f7ff ff02 	bl	8008cc4 <malloc>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	61e8      	str	r0, [r5, #28]
 8008ec4:	b920      	cbnz	r0, 8008ed0 <_Bfree+0x20>
 8008ec6:	4b09      	ldr	r3, [pc, #36]	@ (8008eec <_Bfree+0x3c>)
 8008ec8:	4809      	ldr	r0, [pc, #36]	@ (8008ef0 <_Bfree+0x40>)
 8008eca:	218f      	movs	r1, #143	@ 0x8f
 8008ecc:	f000 fd60 	bl	8009990 <__assert_func>
 8008ed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ed4:	6006      	str	r6, [r0, #0]
 8008ed6:	60c6      	str	r6, [r0, #12]
 8008ed8:	b13c      	cbz	r4, 8008eea <_Bfree+0x3a>
 8008eda:	69eb      	ldr	r3, [r5, #28]
 8008edc:	6862      	ldr	r2, [r4, #4]
 8008ede:	68db      	ldr	r3, [r3, #12]
 8008ee0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ee4:	6021      	str	r1, [r4, #0]
 8008ee6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008eea:	bd70      	pop	{r4, r5, r6, pc}
 8008eec:	0800a0e9 	.word	0x0800a0e9
 8008ef0:	0800a169 	.word	0x0800a169

08008ef4 <__multadd>:
 8008ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef8:	690d      	ldr	r5, [r1, #16]
 8008efa:	4607      	mov	r7, r0
 8008efc:	460c      	mov	r4, r1
 8008efe:	461e      	mov	r6, r3
 8008f00:	f101 0c14 	add.w	ip, r1, #20
 8008f04:	2000      	movs	r0, #0
 8008f06:	f8dc 3000 	ldr.w	r3, [ip]
 8008f0a:	b299      	uxth	r1, r3
 8008f0c:	fb02 6101 	mla	r1, r2, r1, r6
 8008f10:	0c1e      	lsrs	r6, r3, #16
 8008f12:	0c0b      	lsrs	r3, r1, #16
 8008f14:	fb02 3306 	mla	r3, r2, r6, r3
 8008f18:	b289      	uxth	r1, r1
 8008f1a:	3001      	adds	r0, #1
 8008f1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f20:	4285      	cmp	r5, r0
 8008f22:	f84c 1b04 	str.w	r1, [ip], #4
 8008f26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f2a:	dcec      	bgt.n	8008f06 <__multadd+0x12>
 8008f2c:	b30e      	cbz	r6, 8008f72 <__multadd+0x7e>
 8008f2e:	68a3      	ldr	r3, [r4, #8]
 8008f30:	42ab      	cmp	r3, r5
 8008f32:	dc19      	bgt.n	8008f68 <__multadd+0x74>
 8008f34:	6861      	ldr	r1, [r4, #4]
 8008f36:	4638      	mov	r0, r7
 8008f38:	3101      	adds	r1, #1
 8008f3a:	f7ff ff79 	bl	8008e30 <_Balloc>
 8008f3e:	4680      	mov	r8, r0
 8008f40:	b928      	cbnz	r0, 8008f4e <__multadd+0x5a>
 8008f42:	4602      	mov	r2, r0
 8008f44:	4b0c      	ldr	r3, [pc, #48]	@ (8008f78 <__multadd+0x84>)
 8008f46:	480d      	ldr	r0, [pc, #52]	@ (8008f7c <__multadd+0x88>)
 8008f48:	21ba      	movs	r1, #186	@ 0xba
 8008f4a:	f000 fd21 	bl	8009990 <__assert_func>
 8008f4e:	6922      	ldr	r2, [r4, #16]
 8008f50:	3202      	adds	r2, #2
 8008f52:	f104 010c 	add.w	r1, r4, #12
 8008f56:	0092      	lsls	r2, r2, #2
 8008f58:	300c      	adds	r0, #12
 8008f5a:	f7ff f80c 	bl	8007f76 <memcpy>
 8008f5e:	4621      	mov	r1, r4
 8008f60:	4638      	mov	r0, r7
 8008f62:	f7ff ffa5 	bl	8008eb0 <_Bfree>
 8008f66:	4644      	mov	r4, r8
 8008f68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f6c:	3501      	adds	r5, #1
 8008f6e:	615e      	str	r6, [r3, #20]
 8008f70:	6125      	str	r5, [r4, #16]
 8008f72:	4620      	mov	r0, r4
 8008f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f78:	0800a158 	.word	0x0800a158
 8008f7c:	0800a169 	.word	0x0800a169

08008f80 <__hi0bits>:
 8008f80:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008f84:	4603      	mov	r3, r0
 8008f86:	bf36      	itet	cc
 8008f88:	0403      	lslcc	r3, r0, #16
 8008f8a:	2000      	movcs	r0, #0
 8008f8c:	2010      	movcc	r0, #16
 8008f8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f92:	bf3c      	itt	cc
 8008f94:	021b      	lslcc	r3, r3, #8
 8008f96:	3008      	addcc	r0, #8
 8008f98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f9c:	bf3c      	itt	cc
 8008f9e:	011b      	lslcc	r3, r3, #4
 8008fa0:	3004      	addcc	r0, #4
 8008fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fa6:	bf3c      	itt	cc
 8008fa8:	009b      	lslcc	r3, r3, #2
 8008faa:	3002      	addcc	r0, #2
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	db05      	blt.n	8008fbc <__hi0bits+0x3c>
 8008fb0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008fb4:	f100 0001 	add.w	r0, r0, #1
 8008fb8:	bf08      	it	eq
 8008fba:	2020      	moveq	r0, #32
 8008fbc:	4770      	bx	lr

08008fbe <__lo0bits>:
 8008fbe:	6803      	ldr	r3, [r0, #0]
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	f013 0007 	ands.w	r0, r3, #7
 8008fc6:	d00b      	beq.n	8008fe0 <__lo0bits+0x22>
 8008fc8:	07d9      	lsls	r1, r3, #31
 8008fca:	d421      	bmi.n	8009010 <__lo0bits+0x52>
 8008fcc:	0798      	lsls	r0, r3, #30
 8008fce:	bf49      	itett	mi
 8008fd0:	085b      	lsrmi	r3, r3, #1
 8008fd2:	089b      	lsrpl	r3, r3, #2
 8008fd4:	2001      	movmi	r0, #1
 8008fd6:	6013      	strmi	r3, [r2, #0]
 8008fd8:	bf5c      	itt	pl
 8008fda:	6013      	strpl	r3, [r2, #0]
 8008fdc:	2002      	movpl	r0, #2
 8008fde:	4770      	bx	lr
 8008fe0:	b299      	uxth	r1, r3
 8008fe2:	b909      	cbnz	r1, 8008fe8 <__lo0bits+0x2a>
 8008fe4:	0c1b      	lsrs	r3, r3, #16
 8008fe6:	2010      	movs	r0, #16
 8008fe8:	b2d9      	uxtb	r1, r3
 8008fea:	b909      	cbnz	r1, 8008ff0 <__lo0bits+0x32>
 8008fec:	3008      	adds	r0, #8
 8008fee:	0a1b      	lsrs	r3, r3, #8
 8008ff0:	0719      	lsls	r1, r3, #28
 8008ff2:	bf04      	itt	eq
 8008ff4:	091b      	lsreq	r3, r3, #4
 8008ff6:	3004      	addeq	r0, #4
 8008ff8:	0799      	lsls	r1, r3, #30
 8008ffa:	bf04      	itt	eq
 8008ffc:	089b      	lsreq	r3, r3, #2
 8008ffe:	3002      	addeq	r0, #2
 8009000:	07d9      	lsls	r1, r3, #31
 8009002:	d403      	bmi.n	800900c <__lo0bits+0x4e>
 8009004:	085b      	lsrs	r3, r3, #1
 8009006:	f100 0001 	add.w	r0, r0, #1
 800900a:	d003      	beq.n	8009014 <__lo0bits+0x56>
 800900c:	6013      	str	r3, [r2, #0]
 800900e:	4770      	bx	lr
 8009010:	2000      	movs	r0, #0
 8009012:	4770      	bx	lr
 8009014:	2020      	movs	r0, #32
 8009016:	4770      	bx	lr

08009018 <__i2b>:
 8009018:	b510      	push	{r4, lr}
 800901a:	460c      	mov	r4, r1
 800901c:	2101      	movs	r1, #1
 800901e:	f7ff ff07 	bl	8008e30 <_Balloc>
 8009022:	4602      	mov	r2, r0
 8009024:	b928      	cbnz	r0, 8009032 <__i2b+0x1a>
 8009026:	4b05      	ldr	r3, [pc, #20]	@ (800903c <__i2b+0x24>)
 8009028:	4805      	ldr	r0, [pc, #20]	@ (8009040 <__i2b+0x28>)
 800902a:	f240 1145 	movw	r1, #325	@ 0x145
 800902e:	f000 fcaf 	bl	8009990 <__assert_func>
 8009032:	2301      	movs	r3, #1
 8009034:	6144      	str	r4, [r0, #20]
 8009036:	6103      	str	r3, [r0, #16]
 8009038:	bd10      	pop	{r4, pc}
 800903a:	bf00      	nop
 800903c:	0800a158 	.word	0x0800a158
 8009040:	0800a169 	.word	0x0800a169

08009044 <__multiply>:
 8009044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009048:	4614      	mov	r4, r2
 800904a:	690a      	ldr	r2, [r1, #16]
 800904c:	6923      	ldr	r3, [r4, #16]
 800904e:	429a      	cmp	r2, r3
 8009050:	bfa8      	it	ge
 8009052:	4623      	movge	r3, r4
 8009054:	460f      	mov	r7, r1
 8009056:	bfa4      	itt	ge
 8009058:	460c      	movge	r4, r1
 800905a:	461f      	movge	r7, r3
 800905c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009060:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009064:	68a3      	ldr	r3, [r4, #8]
 8009066:	6861      	ldr	r1, [r4, #4]
 8009068:	eb0a 0609 	add.w	r6, sl, r9
 800906c:	42b3      	cmp	r3, r6
 800906e:	b085      	sub	sp, #20
 8009070:	bfb8      	it	lt
 8009072:	3101      	addlt	r1, #1
 8009074:	f7ff fedc 	bl	8008e30 <_Balloc>
 8009078:	b930      	cbnz	r0, 8009088 <__multiply+0x44>
 800907a:	4602      	mov	r2, r0
 800907c:	4b44      	ldr	r3, [pc, #272]	@ (8009190 <__multiply+0x14c>)
 800907e:	4845      	ldr	r0, [pc, #276]	@ (8009194 <__multiply+0x150>)
 8009080:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009084:	f000 fc84 	bl	8009990 <__assert_func>
 8009088:	f100 0514 	add.w	r5, r0, #20
 800908c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009090:	462b      	mov	r3, r5
 8009092:	2200      	movs	r2, #0
 8009094:	4543      	cmp	r3, r8
 8009096:	d321      	bcc.n	80090dc <__multiply+0x98>
 8009098:	f107 0114 	add.w	r1, r7, #20
 800909c:	f104 0214 	add.w	r2, r4, #20
 80090a0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80090a4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80090a8:	9302      	str	r3, [sp, #8]
 80090aa:	1b13      	subs	r3, r2, r4
 80090ac:	3b15      	subs	r3, #21
 80090ae:	f023 0303 	bic.w	r3, r3, #3
 80090b2:	3304      	adds	r3, #4
 80090b4:	f104 0715 	add.w	r7, r4, #21
 80090b8:	42ba      	cmp	r2, r7
 80090ba:	bf38      	it	cc
 80090bc:	2304      	movcc	r3, #4
 80090be:	9301      	str	r3, [sp, #4]
 80090c0:	9b02      	ldr	r3, [sp, #8]
 80090c2:	9103      	str	r1, [sp, #12]
 80090c4:	428b      	cmp	r3, r1
 80090c6:	d80c      	bhi.n	80090e2 <__multiply+0x9e>
 80090c8:	2e00      	cmp	r6, #0
 80090ca:	dd03      	ble.n	80090d4 <__multiply+0x90>
 80090cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d05b      	beq.n	800918c <__multiply+0x148>
 80090d4:	6106      	str	r6, [r0, #16]
 80090d6:	b005      	add	sp, #20
 80090d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090dc:	f843 2b04 	str.w	r2, [r3], #4
 80090e0:	e7d8      	b.n	8009094 <__multiply+0x50>
 80090e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80090e6:	f1ba 0f00 	cmp.w	sl, #0
 80090ea:	d024      	beq.n	8009136 <__multiply+0xf2>
 80090ec:	f104 0e14 	add.w	lr, r4, #20
 80090f0:	46a9      	mov	r9, r5
 80090f2:	f04f 0c00 	mov.w	ip, #0
 80090f6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80090fa:	f8d9 3000 	ldr.w	r3, [r9]
 80090fe:	fa1f fb87 	uxth.w	fp, r7
 8009102:	b29b      	uxth	r3, r3
 8009104:	fb0a 330b 	mla	r3, sl, fp, r3
 8009108:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800910c:	f8d9 7000 	ldr.w	r7, [r9]
 8009110:	4463      	add	r3, ip
 8009112:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009116:	fb0a c70b 	mla	r7, sl, fp, ip
 800911a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800911e:	b29b      	uxth	r3, r3
 8009120:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009124:	4572      	cmp	r2, lr
 8009126:	f849 3b04 	str.w	r3, [r9], #4
 800912a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800912e:	d8e2      	bhi.n	80090f6 <__multiply+0xb2>
 8009130:	9b01      	ldr	r3, [sp, #4]
 8009132:	f845 c003 	str.w	ip, [r5, r3]
 8009136:	9b03      	ldr	r3, [sp, #12]
 8009138:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800913c:	3104      	adds	r1, #4
 800913e:	f1b9 0f00 	cmp.w	r9, #0
 8009142:	d021      	beq.n	8009188 <__multiply+0x144>
 8009144:	682b      	ldr	r3, [r5, #0]
 8009146:	f104 0c14 	add.w	ip, r4, #20
 800914a:	46ae      	mov	lr, r5
 800914c:	f04f 0a00 	mov.w	sl, #0
 8009150:	f8bc b000 	ldrh.w	fp, [ip]
 8009154:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009158:	fb09 770b 	mla	r7, r9, fp, r7
 800915c:	4457      	add	r7, sl
 800915e:	b29b      	uxth	r3, r3
 8009160:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009164:	f84e 3b04 	str.w	r3, [lr], #4
 8009168:	f85c 3b04 	ldr.w	r3, [ip], #4
 800916c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009170:	f8be 3000 	ldrh.w	r3, [lr]
 8009174:	fb09 330a 	mla	r3, r9, sl, r3
 8009178:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800917c:	4562      	cmp	r2, ip
 800917e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009182:	d8e5      	bhi.n	8009150 <__multiply+0x10c>
 8009184:	9f01      	ldr	r7, [sp, #4]
 8009186:	51eb      	str	r3, [r5, r7]
 8009188:	3504      	adds	r5, #4
 800918a:	e799      	b.n	80090c0 <__multiply+0x7c>
 800918c:	3e01      	subs	r6, #1
 800918e:	e79b      	b.n	80090c8 <__multiply+0x84>
 8009190:	0800a158 	.word	0x0800a158
 8009194:	0800a169 	.word	0x0800a169

08009198 <__pow5mult>:
 8009198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800919c:	4615      	mov	r5, r2
 800919e:	f012 0203 	ands.w	r2, r2, #3
 80091a2:	4607      	mov	r7, r0
 80091a4:	460e      	mov	r6, r1
 80091a6:	d007      	beq.n	80091b8 <__pow5mult+0x20>
 80091a8:	4c25      	ldr	r4, [pc, #148]	@ (8009240 <__pow5mult+0xa8>)
 80091aa:	3a01      	subs	r2, #1
 80091ac:	2300      	movs	r3, #0
 80091ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091b2:	f7ff fe9f 	bl	8008ef4 <__multadd>
 80091b6:	4606      	mov	r6, r0
 80091b8:	10ad      	asrs	r5, r5, #2
 80091ba:	d03d      	beq.n	8009238 <__pow5mult+0xa0>
 80091bc:	69fc      	ldr	r4, [r7, #28]
 80091be:	b97c      	cbnz	r4, 80091e0 <__pow5mult+0x48>
 80091c0:	2010      	movs	r0, #16
 80091c2:	f7ff fd7f 	bl	8008cc4 <malloc>
 80091c6:	4602      	mov	r2, r0
 80091c8:	61f8      	str	r0, [r7, #28]
 80091ca:	b928      	cbnz	r0, 80091d8 <__pow5mult+0x40>
 80091cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009244 <__pow5mult+0xac>)
 80091ce:	481e      	ldr	r0, [pc, #120]	@ (8009248 <__pow5mult+0xb0>)
 80091d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80091d4:	f000 fbdc 	bl	8009990 <__assert_func>
 80091d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091dc:	6004      	str	r4, [r0, #0]
 80091de:	60c4      	str	r4, [r0, #12]
 80091e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80091e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091e8:	b94c      	cbnz	r4, 80091fe <__pow5mult+0x66>
 80091ea:	f240 2171 	movw	r1, #625	@ 0x271
 80091ee:	4638      	mov	r0, r7
 80091f0:	f7ff ff12 	bl	8009018 <__i2b>
 80091f4:	2300      	movs	r3, #0
 80091f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80091fa:	4604      	mov	r4, r0
 80091fc:	6003      	str	r3, [r0, #0]
 80091fe:	f04f 0900 	mov.w	r9, #0
 8009202:	07eb      	lsls	r3, r5, #31
 8009204:	d50a      	bpl.n	800921c <__pow5mult+0x84>
 8009206:	4631      	mov	r1, r6
 8009208:	4622      	mov	r2, r4
 800920a:	4638      	mov	r0, r7
 800920c:	f7ff ff1a 	bl	8009044 <__multiply>
 8009210:	4631      	mov	r1, r6
 8009212:	4680      	mov	r8, r0
 8009214:	4638      	mov	r0, r7
 8009216:	f7ff fe4b 	bl	8008eb0 <_Bfree>
 800921a:	4646      	mov	r6, r8
 800921c:	106d      	asrs	r5, r5, #1
 800921e:	d00b      	beq.n	8009238 <__pow5mult+0xa0>
 8009220:	6820      	ldr	r0, [r4, #0]
 8009222:	b938      	cbnz	r0, 8009234 <__pow5mult+0x9c>
 8009224:	4622      	mov	r2, r4
 8009226:	4621      	mov	r1, r4
 8009228:	4638      	mov	r0, r7
 800922a:	f7ff ff0b 	bl	8009044 <__multiply>
 800922e:	6020      	str	r0, [r4, #0]
 8009230:	f8c0 9000 	str.w	r9, [r0]
 8009234:	4604      	mov	r4, r0
 8009236:	e7e4      	b.n	8009202 <__pow5mult+0x6a>
 8009238:	4630      	mov	r0, r6
 800923a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800923e:	bf00      	nop
 8009240:	0800a1c4 	.word	0x0800a1c4
 8009244:	0800a0e9 	.word	0x0800a0e9
 8009248:	0800a169 	.word	0x0800a169

0800924c <__lshift>:
 800924c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009250:	460c      	mov	r4, r1
 8009252:	6849      	ldr	r1, [r1, #4]
 8009254:	6923      	ldr	r3, [r4, #16]
 8009256:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800925a:	68a3      	ldr	r3, [r4, #8]
 800925c:	4607      	mov	r7, r0
 800925e:	4691      	mov	r9, r2
 8009260:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009264:	f108 0601 	add.w	r6, r8, #1
 8009268:	42b3      	cmp	r3, r6
 800926a:	db0b      	blt.n	8009284 <__lshift+0x38>
 800926c:	4638      	mov	r0, r7
 800926e:	f7ff fddf 	bl	8008e30 <_Balloc>
 8009272:	4605      	mov	r5, r0
 8009274:	b948      	cbnz	r0, 800928a <__lshift+0x3e>
 8009276:	4602      	mov	r2, r0
 8009278:	4b28      	ldr	r3, [pc, #160]	@ (800931c <__lshift+0xd0>)
 800927a:	4829      	ldr	r0, [pc, #164]	@ (8009320 <__lshift+0xd4>)
 800927c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009280:	f000 fb86 	bl	8009990 <__assert_func>
 8009284:	3101      	adds	r1, #1
 8009286:	005b      	lsls	r3, r3, #1
 8009288:	e7ee      	b.n	8009268 <__lshift+0x1c>
 800928a:	2300      	movs	r3, #0
 800928c:	f100 0114 	add.w	r1, r0, #20
 8009290:	f100 0210 	add.w	r2, r0, #16
 8009294:	4618      	mov	r0, r3
 8009296:	4553      	cmp	r3, sl
 8009298:	db33      	blt.n	8009302 <__lshift+0xb6>
 800929a:	6920      	ldr	r0, [r4, #16]
 800929c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80092a0:	f104 0314 	add.w	r3, r4, #20
 80092a4:	f019 091f 	ands.w	r9, r9, #31
 80092a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80092b0:	d02b      	beq.n	800930a <__lshift+0xbe>
 80092b2:	f1c9 0e20 	rsb	lr, r9, #32
 80092b6:	468a      	mov	sl, r1
 80092b8:	2200      	movs	r2, #0
 80092ba:	6818      	ldr	r0, [r3, #0]
 80092bc:	fa00 f009 	lsl.w	r0, r0, r9
 80092c0:	4310      	orrs	r0, r2
 80092c2:	f84a 0b04 	str.w	r0, [sl], #4
 80092c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ca:	459c      	cmp	ip, r3
 80092cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80092d0:	d8f3      	bhi.n	80092ba <__lshift+0x6e>
 80092d2:	ebac 0304 	sub.w	r3, ip, r4
 80092d6:	3b15      	subs	r3, #21
 80092d8:	f023 0303 	bic.w	r3, r3, #3
 80092dc:	3304      	adds	r3, #4
 80092de:	f104 0015 	add.w	r0, r4, #21
 80092e2:	4584      	cmp	ip, r0
 80092e4:	bf38      	it	cc
 80092e6:	2304      	movcc	r3, #4
 80092e8:	50ca      	str	r2, [r1, r3]
 80092ea:	b10a      	cbz	r2, 80092f0 <__lshift+0xa4>
 80092ec:	f108 0602 	add.w	r6, r8, #2
 80092f0:	3e01      	subs	r6, #1
 80092f2:	4638      	mov	r0, r7
 80092f4:	612e      	str	r6, [r5, #16]
 80092f6:	4621      	mov	r1, r4
 80092f8:	f7ff fdda 	bl	8008eb0 <_Bfree>
 80092fc:	4628      	mov	r0, r5
 80092fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009302:	f842 0f04 	str.w	r0, [r2, #4]!
 8009306:	3301      	adds	r3, #1
 8009308:	e7c5      	b.n	8009296 <__lshift+0x4a>
 800930a:	3904      	subs	r1, #4
 800930c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009310:	f841 2f04 	str.w	r2, [r1, #4]!
 8009314:	459c      	cmp	ip, r3
 8009316:	d8f9      	bhi.n	800930c <__lshift+0xc0>
 8009318:	e7ea      	b.n	80092f0 <__lshift+0xa4>
 800931a:	bf00      	nop
 800931c:	0800a158 	.word	0x0800a158
 8009320:	0800a169 	.word	0x0800a169

08009324 <__mcmp>:
 8009324:	690a      	ldr	r2, [r1, #16]
 8009326:	4603      	mov	r3, r0
 8009328:	6900      	ldr	r0, [r0, #16]
 800932a:	1a80      	subs	r0, r0, r2
 800932c:	b530      	push	{r4, r5, lr}
 800932e:	d10e      	bne.n	800934e <__mcmp+0x2a>
 8009330:	3314      	adds	r3, #20
 8009332:	3114      	adds	r1, #20
 8009334:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009338:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800933c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009340:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009344:	4295      	cmp	r5, r2
 8009346:	d003      	beq.n	8009350 <__mcmp+0x2c>
 8009348:	d205      	bcs.n	8009356 <__mcmp+0x32>
 800934a:	f04f 30ff 	mov.w	r0, #4294967295
 800934e:	bd30      	pop	{r4, r5, pc}
 8009350:	42a3      	cmp	r3, r4
 8009352:	d3f3      	bcc.n	800933c <__mcmp+0x18>
 8009354:	e7fb      	b.n	800934e <__mcmp+0x2a>
 8009356:	2001      	movs	r0, #1
 8009358:	e7f9      	b.n	800934e <__mcmp+0x2a>
	...

0800935c <__mdiff>:
 800935c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009360:	4689      	mov	r9, r1
 8009362:	4606      	mov	r6, r0
 8009364:	4611      	mov	r1, r2
 8009366:	4648      	mov	r0, r9
 8009368:	4614      	mov	r4, r2
 800936a:	f7ff ffdb 	bl	8009324 <__mcmp>
 800936e:	1e05      	subs	r5, r0, #0
 8009370:	d112      	bne.n	8009398 <__mdiff+0x3c>
 8009372:	4629      	mov	r1, r5
 8009374:	4630      	mov	r0, r6
 8009376:	f7ff fd5b 	bl	8008e30 <_Balloc>
 800937a:	4602      	mov	r2, r0
 800937c:	b928      	cbnz	r0, 800938a <__mdiff+0x2e>
 800937e:	4b3f      	ldr	r3, [pc, #252]	@ (800947c <__mdiff+0x120>)
 8009380:	f240 2137 	movw	r1, #567	@ 0x237
 8009384:	483e      	ldr	r0, [pc, #248]	@ (8009480 <__mdiff+0x124>)
 8009386:	f000 fb03 	bl	8009990 <__assert_func>
 800938a:	2301      	movs	r3, #1
 800938c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009390:	4610      	mov	r0, r2
 8009392:	b003      	add	sp, #12
 8009394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009398:	bfbc      	itt	lt
 800939a:	464b      	movlt	r3, r9
 800939c:	46a1      	movlt	r9, r4
 800939e:	4630      	mov	r0, r6
 80093a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80093a4:	bfba      	itte	lt
 80093a6:	461c      	movlt	r4, r3
 80093a8:	2501      	movlt	r5, #1
 80093aa:	2500      	movge	r5, #0
 80093ac:	f7ff fd40 	bl	8008e30 <_Balloc>
 80093b0:	4602      	mov	r2, r0
 80093b2:	b918      	cbnz	r0, 80093bc <__mdiff+0x60>
 80093b4:	4b31      	ldr	r3, [pc, #196]	@ (800947c <__mdiff+0x120>)
 80093b6:	f240 2145 	movw	r1, #581	@ 0x245
 80093ba:	e7e3      	b.n	8009384 <__mdiff+0x28>
 80093bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80093c0:	6926      	ldr	r6, [r4, #16]
 80093c2:	60c5      	str	r5, [r0, #12]
 80093c4:	f109 0310 	add.w	r3, r9, #16
 80093c8:	f109 0514 	add.w	r5, r9, #20
 80093cc:	f104 0e14 	add.w	lr, r4, #20
 80093d0:	f100 0b14 	add.w	fp, r0, #20
 80093d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80093d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80093dc:	9301      	str	r3, [sp, #4]
 80093de:	46d9      	mov	r9, fp
 80093e0:	f04f 0c00 	mov.w	ip, #0
 80093e4:	9b01      	ldr	r3, [sp, #4]
 80093e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80093ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80093ee:	9301      	str	r3, [sp, #4]
 80093f0:	fa1f f38a 	uxth.w	r3, sl
 80093f4:	4619      	mov	r1, r3
 80093f6:	b283      	uxth	r3, r0
 80093f8:	1acb      	subs	r3, r1, r3
 80093fa:	0c00      	lsrs	r0, r0, #16
 80093fc:	4463      	add	r3, ip
 80093fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009402:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009406:	b29b      	uxth	r3, r3
 8009408:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800940c:	4576      	cmp	r6, lr
 800940e:	f849 3b04 	str.w	r3, [r9], #4
 8009412:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009416:	d8e5      	bhi.n	80093e4 <__mdiff+0x88>
 8009418:	1b33      	subs	r3, r6, r4
 800941a:	3b15      	subs	r3, #21
 800941c:	f023 0303 	bic.w	r3, r3, #3
 8009420:	3415      	adds	r4, #21
 8009422:	3304      	adds	r3, #4
 8009424:	42a6      	cmp	r6, r4
 8009426:	bf38      	it	cc
 8009428:	2304      	movcc	r3, #4
 800942a:	441d      	add	r5, r3
 800942c:	445b      	add	r3, fp
 800942e:	461e      	mov	r6, r3
 8009430:	462c      	mov	r4, r5
 8009432:	4544      	cmp	r4, r8
 8009434:	d30e      	bcc.n	8009454 <__mdiff+0xf8>
 8009436:	f108 0103 	add.w	r1, r8, #3
 800943a:	1b49      	subs	r1, r1, r5
 800943c:	f021 0103 	bic.w	r1, r1, #3
 8009440:	3d03      	subs	r5, #3
 8009442:	45a8      	cmp	r8, r5
 8009444:	bf38      	it	cc
 8009446:	2100      	movcc	r1, #0
 8009448:	440b      	add	r3, r1
 800944a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800944e:	b191      	cbz	r1, 8009476 <__mdiff+0x11a>
 8009450:	6117      	str	r7, [r2, #16]
 8009452:	e79d      	b.n	8009390 <__mdiff+0x34>
 8009454:	f854 1b04 	ldr.w	r1, [r4], #4
 8009458:	46e6      	mov	lr, ip
 800945a:	0c08      	lsrs	r0, r1, #16
 800945c:	fa1c fc81 	uxtah	ip, ip, r1
 8009460:	4471      	add	r1, lr
 8009462:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009466:	b289      	uxth	r1, r1
 8009468:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800946c:	f846 1b04 	str.w	r1, [r6], #4
 8009470:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009474:	e7dd      	b.n	8009432 <__mdiff+0xd6>
 8009476:	3f01      	subs	r7, #1
 8009478:	e7e7      	b.n	800944a <__mdiff+0xee>
 800947a:	bf00      	nop
 800947c:	0800a158 	.word	0x0800a158
 8009480:	0800a169 	.word	0x0800a169

08009484 <__d2b>:
 8009484:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009488:	460f      	mov	r7, r1
 800948a:	2101      	movs	r1, #1
 800948c:	ec59 8b10 	vmov	r8, r9, d0
 8009490:	4616      	mov	r6, r2
 8009492:	f7ff fccd 	bl	8008e30 <_Balloc>
 8009496:	4604      	mov	r4, r0
 8009498:	b930      	cbnz	r0, 80094a8 <__d2b+0x24>
 800949a:	4602      	mov	r2, r0
 800949c:	4b23      	ldr	r3, [pc, #140]	@ (800952c <__d2b+0xa8>)
 800949e:	4824      	ldr	r0, [pc, #144]	@ (8009530 <__d2b+0xac>)
 80094a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80094a4:	f000 fa74 	bl	8009990 <__assert_func>
 80094a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80094ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094b0:	b10d      	cbz	r5, 80094b6 <__d2b+0x32>
 80094b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094b6:	9301      	str	r3, [sp, #4]
 80094b8:	f1b8 0300 	subs.w	r3, r8, #0
 80094bc:	d023      	beq.n	8009506 <__d2b+0x82>
 80094be:	4668      	mov	r0, sp
 80094c0:	9300      	str	r3, [sp, #0]
 80094c2:	f7ff fd7c 	bl	8008fbe <__lo0bits>
 80094c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80094ca:	b1d0      	cbz	r0, 8009502 <__d2b+0x7e>
 80094cc:	f1c0 0320 	rsb	r3, r0, #32
 80094d0:	fa02 f303 	lsl.w	r3, r2, r3
 80094d4:	430b      	orrs	r3, r1
 80094d6:	40c2      	lsrs	r2, r0
 80094d8:	6163      	str	r3, [r4, #20]
 80094da:	9201      	str	r2, [sp, #4]
 80094dc:	9b01      	ldr	r3, [sp, #4]
 80094de:	61a3      	str	r3, [r4, #24]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	bf0c      	ite	eq
 80094e4:	2201      	moveq	r2, #1
 80094e6:	2202      	movne	r2, #2
 80094e8:	6122      	str	r2, [r4, #16]
 80094ea:	b1a5      	cbz	r5, 8009516 <__d2b+0x92>
 80094ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80094f0:	4405      	add	r5, r0
 80094f2:	603d      	str	r5, [r7, #0]
 80094f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80094f8:	6030      	str	r0, [r6, #0]
 80094fa:	4620      	mov	r0, r4
 80094fc:	b003      	add	sp, #12
 80094fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009502:	6161      	str	r1, [r4, #20]
 8009504:	e7ea      	b.n	80094dc <__d2b+0x58>
 8009506:	a801      	add	r0, sp, #4
 8009508:	f7ff fd59 	bl	8008fbe <__lo0bits>
 800950c:	9b01      	ldr	r3, [sp, #4]
 800950e:	6163      	str	r3, [r4, #20]
 8009510:	3020      	adds	r0, #32
 8009512:	2201      	movs	r2, #1
 8009514:	e7e8      	b.n	80094e8 <__d2b+0x64>
 8009516:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800951a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800951e:	6038      	str	r0, [r7, #0]
 8009520:	6918      	ldr	r0, [r3, #16]
 8009522:	f7ff fd2d 	bl	8008f80 <__hi0bits>
 8009526:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800952a:	e7e5      	b.n	80094f8 <__d2b+0x74>
 800952c:	0800a158 	.word	0x0800a158
 8009530:	0800a169 	.word	0x0800a169

08009534 <__ssputs_r>:
 8009534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009538:	688e      	ldr	r6, [r1, #8]
 800953a:	461f      	mov	r7, r3
 800953c:	42be      	cmp	r6, r7
 800953e:	680b      	ldr	r3, [r1, #0]
 8009540:	4682      	mov	sl, r0
 8009542:	460c      	mov	r4, r1
 8009544:	4690      	mov	r8, r2
 8009546:	d82d      	bhi.n	80095a4 <__ssputs_r+0x70>
 8009548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800954c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009550:	d026      	beq.n	80095a0 <__ssputs_r+0x6c>
 8009552:	6965      	ldr	r5, [r4, #20]
 8009554:	6909      	ldr	r1, [r1, #16]
 8009556:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800955a:	eba3 0901 	sub.w	r9, r3, r1
 800955e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009562:	1c7b      	adds	r3, r7, #1
 8009564:	444b      	add	r3, r9
 8009566:	106d      	asrs	r5, r5, #1
 8009568:	429d      	cmp	r5, r3
 800956a:	bf38      	it	cc
 800956c:	461d      	movcc	r5, r3
 800956e:	0553      	lsls	r3, r2, #21
 8009570:	d527      	bpl.n	80095c2 <__ssputs_r+0x8e>
 8009572:	4629      	mov	r1, r5
 8009574:	f7ff fbd0 	bl	8008d18 <_malloc_r>
 8009578:	4606      	mov	r6, r0
 800957a:	b360      	cbz	r0, 80095d6 <__ssputs_r+0xa2>
 800957c:	6921      	ldr	r1, [r4, #16]
 800957e:	464a      	mov	r2, r9
 8009580:	f7fe fcf9 	bl	8007f76 <memcpy>
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800958a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800958e:	81a3      	strh	r3, [r4, #12]
 8009590:	6126      	str	r6, [r4, #16]
 8009592:	6165      	str	r5, [r4, #20]
 8009594:	444e      	add	r6, r9
 8009596:	eba5 0509 	sub.w	r5, r5, r9
 800959a:	6026      	str	r6, [r4, #0]
 800959c:	60a5      	str	r5, [r4, #8]
 800959e:	463e      	mov	r6, r7
 80095a0:	42be      	cmp	r6, r7
 80095a2:	d900      	bls.n	80095a6 <__ssputs_r+0x72>
 80095a4:	463e      	mov	r6, r7
 80095a6:	6820      	ldr	r0, [r4, #0]
 80095a8:	4632      	mov	r2, r6
 80095aa:	4641      	mov	r1, r8
 80095ac:	f000 f9c6 	bl	800993c <memmove>
 80095b0:	68a3      	ldr	r3, [r4, #8]
 80095b2:	1b9b      	subs	r3, r3, r6
 80095b4:	60a3      	str	r3, [r4, #8]
 80095b6:	6823      	ldr	r3, [r4, #0]
 80095b8:	4433      	add	r3, r6
 80095ba:	6023      	str	r3, [r4, #0]
 80095bc:	2000      	movs	r0, #0
 80095be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c2:	462a      	mov	r2, r5
 80095c4:	f000 fa28 	bl	8009a18 <_realloc_r>
 80095c8:	4606      	mov	r6, r0
 80095ca:	2800      	cmp	r0, #0
 80095cc:	d1e0      	bne.n	8009590 <__ssputs_r+0x5c>
 80095ce:	6921      	ldr	r1, [r4, #16]
 80095d0:	4650      	mov	r0, sl
 80095d2:	f7ff fb2d 	bl	8008c30 <_free_r>
 80095d6:	230c      	movs	r3, #12
 80095d8:	f8ca 3000 	str.w	r3, [sl]
 80095dc:	89a3      	ldrh	r3, [r4, #12]
 80095de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095e2:	81a3      	strh	r3, [r4, #12]
 80095e4:	f04f 30ff 	mov.w	r0, #4294967295
 80095e8:	e7e9      	b.n	80095be <__ssputs_r+0x8a>
	...

080095ec <_svfiprintf_r>:
 80095ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095f0:	4698      	mov	r8, r3
 80095f2:	898b      	ldrh	r3, [r1, #12]
 80095f4:	061b      	lsls	r3, r3, #24
 80095f6:	b09d      	sub	sp, #116	@ 0x74
 80095f8:	4607      	mov	r7, r0
 80095fa:	460d      	mov	r5, r1
 80095fc:	4614      	mov	r4, r2
 80095fe:	d510      	bpl.n	8009622 <_svfiprintf_r+0x36>
 8009600:	690b      	ldr	r3, [r1, #16]
 8009602:	b973      	cbnz	r3, 8009622 <_svfiprintf_r+0x36>
 8009604:	2140      	movs	r1, #64	@ 0x40
 8009606:	f7ff fb87 	bl	8008d18 <_malloc_r>
 800960a:	6028      	str	r0, [r5, #0]
 800960c:	6128      	str	r0, [r5, #16]
 800960e:	b930      	cbnz	r0, 800961e <_svfiprintf_r+0x32>
 8009610:	230c      	movs	r3, #12
 8009612:	603b      	str	r3, [r7, #0]
 8009614:	f04f 30ff 	mov.w	r0, #4294967295
 8009618:	b01d      	add	sp, #116	@ 0x74
 800961a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800961e:	2340      	movs	r3, #64	@ 0x40
 8009620:	616b      	str	r3, [r5, #20]
 8009622:	2300      	movs	r3, #0
 8009624:	9309      	str	r3, [sp, #36]	@ 0x24
 8009626:	2320      	movs	r3, #32
 8009628:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800962c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009630:	2330      	movs	r3, #48	@ 0x30
 8009632:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80097d0 <_svfiprintf_r+0x1e4>
 8009636:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800963a:	f04f 0901 	mov.w	r9, #1
 800963e:	4623      	mov	r3, r4
 8009640:	469a      	mov	sl, r3
 8009642:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009646:	b10a      	cbz	r2, 800964c <_svfiprintf_r+0x60>
 8009648:	2a25      	cmp	r2, #37	@ 0x25
 800964a:	d1f9      	bne.n	8009640 <_svfiprintf_r+0x54>
 800964c:	ebba 0b04 	subs.w	fp, sl, r4
 8009650:	d00b      	beq.n	800966a <_svfiprintf_r+0x7e>
 8009652:	465b      	mov	r3, fp
 8009654:	4622      	mov	r2, r4
 8009656:	4629      	mov	r1, r5
 8009658:	4638      	mov	r0, r7
 800965a:	f7ff ff6b 	bl	8009534 <__ssputs_r>
 800965e:	3001      	adds	r0, #1
 8009660:	f000 80a7 	beq.w	80097b2 <_svfiprintf_r+0x1c6>
 8009664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009666:	445a      	add	r2, fp
 8009668:	9209      	str	r2, [sp, #36]	@ 0x24
 800966a:	f89a 3000 	ldrb.w	r3, [sl]
 800966e:	2b00      	cmp	r3, #0
 8009670:	f000 809f 	beq.w	80097b2 <_svfiprintf_r+0x1c6>
 8009674:	2300      	movs	r3, #0
 8009676:	f04f 32ff 	mov.w	r2, #4294967295
 800967a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800967e:	f10a 0a01 	add.w	sl, sl, #1
 8009682:	9304      	str	r3, [sp, #16]
 8009684:	9307      	str	r3, [sp, #28]
 8009686:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800968a:	931a      	str	r3, [sp, #104]	@ 0x68
 800968c:	4654      	mov	r4, sl
 800968e:	2205      	movs	r2, #5
 8009690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009694:	484e      	ldr	r0, [pc, #312]	@ (80097d0 <_svfiprintf_r+0x1e4>)
 8009696:	f7f6 fd9b 	bl	80001d0 <memchr>
 800969a:	9a04      	ldr	r2, [sp, #16]
 800969c:	b9d8      	cbnz	r0, 80096d6 <_svfiprintf_r+0xea>
 800969e:	06d0      	lsls	r0, r2, #27
 80096a0:	bf44      	itt	mi
 80096a2:	2320      	movmi	r3, #32
 80096a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096a8:	0711      	lsls	r1, r2, #28
 80096aa:	bf44      	itt	mi
 80096ac:	232b      	movmi	r3, #43	@ 0x2b
 80096ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096b2:	f89a 3000 	ldrb.w	r3, [sl]
 80096b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80096b8:	d015      	beq.n	80096e6 <_svfiprintf_r+0xfa>
 80096ba:	9a07      	ldr	r2, [sp, #28]
 80096bc:	4654      	mov	r4, sl
 80096be:	2000      	movs	r0, #0
 80096c0:	f04f 0c0a 	mov.w	ip, #10
 80096c4:	4621      	mov	r1, r4
 80096c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096ca:	3b30      	subs	r3, #48	@ 0x30
 80096cc:	2b09      	cmp	r3, #9
 80096ce:	d94b      	bls.n	8009768 <_svfiprintf_r+0x17c>
 80096d0:	b1b0      	cbz	r0, 8009700 <_svfiprintf_r+0x114>
 80096d2:	9207      	str	r2, [sp, #28]
 80096d4:	e014      	b.n	8009700 <_svfiprintf_r+0x114>
 80096d6:	eba0 0308 	sub.w	r3, r0, r8
 80096da:	fa09 f303 	lsl.w	r3, r9, r3
 80096de:	4313      	orrs	r3, r2
 80096e0:	9304      	str	r3, [sp, #16]
 80096e2:	46a2      	mov	sl, r4
 80096e4:	e7d2      	b.n	800968c <_svfiprintf_r+0xa0>
 80096e6:	9b03      	ldr	r3, [sp, #12]
 80096e8:	1d19      	adds	r1, r3, #4
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	9103      	str	r1, [sp, #12]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	bfbb      	ittet	lt
 80096f2:	425b      	neglt	r3, r3
 80096f4:	f042 0202 	orrlt.w	r2, r2, #2
 80096f8:	9307      	strge	r3, [sp, #28]
 80096fa:	9307      	strlt	r3, [sp, #28]
 80096fc:	bfb8      	it	lt
 80096fe:	9204      	strlt	r2, [sp, #16]
 8009700:	7823      	ldrb	r3, [r4, #0]
 8009702:	2b2e      	cmp	r3, #46	@ 0x2e
 8009704:	d10a      	bne.n	800971c <_svfiprintf_r+0x130>
 8009706:	7863      	ldrb	r3, [r4, #1]
 8009708:	2b2a      	cmp	r3, #42	@ 0x2a
 800970a:	d132      	bne.n	8009772 <_svfiprintf_r+0x186>
 800970c:	9b03      	ldr	r3, [sp, #12]
 800970e:	1d1a      	adds	r2, r3, #4
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	9203      	str	r2, [sp, #12]
 8009714:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009718:	3402      	adds	r4, #2
 800971a:	9305      	str	r3, [sp, #20]
 800971c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80097e0 <_svfiprintf_r+0x1f4>
 8009720:	7821      	ldrb	r1, [r4, #0]
 8009722:	2203      	movs	r2, #3
 8009724:	4650      	mov	r0, sl
 8009726:	f7f6 fd53 	bl	80001d0 <memchr>
 800972a:	b138      	cbz	r0, 800973c <_svfiprintf_r+0x150>
 800972c:	9b04      	ldr	r3, [sp, #16]
 800972e:	eba0 000a 	sub.w	r0, r0, sl
 8009732:	2240      	movs	r2, #64	@ 0x40
 8009734:	4082      	lsls	r2, r0
 8009736:	4313      	orrs	r3, r2
 8009738:	3401      	adds	r4, #1
 800973a:	9304      	str	r3, [sp, #16]
 800973c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009740:	4824      	ldr	r0, [pc, #144]	@ (80097d4 <_svfiprintf_r+0x1e8>)
 8009742:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009746:	2206      	movs	r2, #6
 8009748:	f7f6 fd42 	bl	80001d0 <memchr>
 800974c:	2800      	cmp	r0, #0
 800974e:	d036      	beq.n	80097be <_svfiprintf_r+0x1d2>
 8009750:	4b21      	ldr	r3, [pc, #132]	@ (80097d8 <_svfiprintf_r+0x1ec>)
 8009752:	bb1b      	cbnz	r3, 800979c <_svfiprintf_r+0x1b0>
 8009754:	9b03      	ldr	r3, [sp, #12]
 8009756:	3307      	adds	r3, #7
 8009758:	f023 0307 	bic.w	r3, r3, #7
 800975c:	3308      	adds	r3, #8
 800975e:	9303      	str	r3, [sp, #12]
 8009760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009762:	4433      	add	r3, r6
 8009764:	9309      	str	r3, [sp, #36]	@ 0x24
 8009766:	e76a      	b.n	800963e <_svfiprintf_r+0x52>
 8009768:	fb0c 3202 	mla	r2, ip, r2, r3
 800976c:	460c      	mov	r4, r1
 800976e:	2001      	movs	r0, #1
 8009770:	e7a8      	b.n	80096c4 <_svfiprintf_r+0xd8>
 8009772:	2300      	movs	r3, #0
 8009774:	3401      	adds	r4, #1
 8009776:	9305      	str	r3, [sp, #20]
 8009778:	4619      	mov	r1, r3
 800977a:	f04f 0c0a 	mov.w	ip, #10
 800977e:	4620      	mov	r0, r4
 8009780:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009784:	3a30      	subs	r2, #48	@ 0x30
 8009786:	2a09      	cmp	r2, #9
 8009788:	d903      	bls.n	8009792 <_svfiprintf_r+0x1a6>
 800978a:	2b00      	cmp	r3, #0
 800978c:	d0c6      	beq.n	800971c <_svfiprintf_r+0x130>
 800978e:	9105      	str	r1, [sp, #20]
 8009790:	e7c4      	b.n	800971c <_svfiprintf_r+0x130>
 8009792:	fb0c 2101 	mla	r1, ip, r1, r2
 8009796:	4604      	mov	r4, r0
 8009798:	2301      	movs	r3, #1
 800979a:	e7f0      	b.n	800977e <_svfiprintf_r+0x192>
 800979c:	ab03      	add	r3, sp, #12
 800979e:	9300      	str	r3, [sp, #0]
 80097a0:	462a      	mov	r2, r5
 80097a2:	4b0e      	ldr	r3, [pc, #56]	@ (80097dc <_svfiprintf_r+0x1f0>)
 80097a4:	a904      	add	r1, sp, #16
 80097a6:	4638      	mov	r0, r7
 80097a8:	f7fd fe74 	bl	8007494 <_printf_float>
 80097ac:	1c42      	adds	r2, r0, #1
 80097ae:	4606      	mov	r6, r0
 80097b0:	d1d6      	bne.n	8009760 <_svfiprintf_r+0x174>
 80097b2:	89ab      	ldrh	r3, [r5, #12]
 80097b4:	065b      	lsls	r3, r3, #25
 80097b6:	f53f af2d 	bmi.w	8009614 <_svfiprintf_r+0x28>
 80097ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097bc:	e72c      	b.n	8009618 <_svfiprintf_r+0x2c>
 80097be:	ab03      	add	r3, sp, #12
 80097c0:	9300      	str	r3, [sp, #0]
 80097c2:	462a      	mov	r2, r5
 80097c4:	4b05      	ldr	r3, [pc, #20]	@ (80097dc <_svfiprintf_r+0x1f0>)
 80097c6:	a904      	add	r1, sp, #16
 80097c8:	4638      	mov	r0, r7
 80097ca:	f7fe f8fb 	bl	80079c4 <_printf_i>
 80097ce:	e7ed      	b.n	80097ac <_svfiprintf_r+0x1c0>
 80097d0:	0800a2c0 	.word	0x0800a2c0
 80097d4:	0800a2ca 	.word	0x0800a2ca
 80097d8:	08007495 	.word	0x08007495
 80097dc:	08009535 	.word	0x08009535
 80097e0:	0800a2c6 	.word	0x0800a2c6

080097e4 <__sflush_r>:
 80097e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80097e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ec:	0716      	lsls	r6, r2, #28
 80097ee:	4605      	mov	r5, r0
 80097f0:	460c      	mov	r4, r1
 80097f2:	d454      	bmi.n	800989e <__sflush_r+0xba>
 80097f4:	684b      	ldr	r3, [r1, #4]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	dc02      	bgt.n	8009800 <__sflush_r+0x1c>
 80097fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	dd48      	ble.n	8009892 <__sflush_r+0xae>
 8009800:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009802:	2e00      	cmp	r6, #0
 8009804:	d045      	beq.n	8009892 <__sflush_r+0xae>
 8009806:	2300      	movs	r3, #0
 8009808:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800980c:	682f      	ldr	r7, [r5, #0]
 800980e:	6a21      	ldr	r1, [r4, #32]
 8009810:	602b      	str	r3, [r5, #0]
 8009812:	d030      	beq.n	8009876 <__sflush_r+0x92>
 8009814:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009816:	89a3      	ldrh	r3, [r4, #12]
 8009818:	0759      	lsls	r1, r3, #29
 800981a:	d505      	bpl.n	8009828 <__sflush_r+0x44>
 800981c:	6863      	ldr	r3, [r4, #4]
 800981e:	1ad2      	subs	r2, r2, r3
 8009820:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009822:	b10b      	cbz	r3, 8009828 <__sflush_r+0x44>
 8009824:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009826:	1ad2      	subs	r2, r2, r3
 8009828:	2300      	movs	r3, #0
 800982a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800982c:	6a21      	ldr	r1, [r4, #32]
 800982e:	4628      	mov	r0, r5
 8009830:	47b0      	blx	r6
 8009832:	1c43      	adds	r3, r0, #1
 8009834:	89a3      	ldrh	r3, [r4, #12]
 8009836:	d106      	bne.n	8009846 <__sflush_r+0x62>
 8009838:	6829      	ldr	r1, [r5, #0]
 800983a:	291d      	cmp	r1, #29
 800983c:	d82b      	bhi.n	8009896 <__sflush_r+0xb2>
 800983e:	4a2a      	ldr	r2, [pc, #168]	@ (80098e8 <__sflush_r+0x104>)
 8009840:	410a      	asrs	r2, r1
 8009842:	07d6      	lsls	r6, r2, #31
 8009844:	d427      	bmi.n	8009896 <__sflush_r+0xb2>
 8009846:	2200      	movs	r2, #0
 8009848:	6062      	str	r2, [r4, #4]
 800984a:	04d9      	lsls	r1, r3, #19
 800984c:	6922      	ldr	r2, [r4, #16]
 800984e:	6022      	str	r2, [r4, #0]
 8009850:	d504      	bpl.n	800985c <__sflush_r+0x78>
 8009852:	1c42      	adds	r2, r0, #1
 8009854:	d101      	bne.n	800985a <__sflush_r+0x76>
 8009856:	682b      	ldr	r3, [r5, #0]
 8009858:	b903      	cbnz	r3, 800985c <__sflush_r+0x78>
 800985a:	6560      	str	r0, [r4, #84]	@ 0x54
 800985c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800985e:	602f      	str	r7, [r5, #0]
 8009860:	b1b9      	cbz	r1, 8009892 <__sflush_r+0xae>
 8009862:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009866:	4299      	cmp	r1, r3
 8009868:	d002      	beq.n	8009870 <__sflush_r+0x8c>
 800986a:	4628      	mov	r0, r5
 800986c:	f7ff f9e0 	bl	8008c30 <_free_r>
 8009870:	2300      	movs	r3, #0
 8009872:	6363      	str	r3, [r4, #52]	@ 0x34
 8009874:	e00d      	b.n	8009892 <__sflush_r+0xae>
 8009876:	2301      	movs	r3, #1
 8009878:	4628      	mov	r0, r5
 800987a:	47b0      	blx	r6
 800987c:	4602      	mov	r2, r0
 800987e:	1c50      	adds	r0, r2, #1
 8009880:	d1c9      	bne.n	8009816 <__sflush_r+0x32>
 8009882:	682b      	ldr	r3, [r5, #0]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d0c6      	beq.n	8009816 <__sflush_r+0x32>
 8009888:	2b1d      	cmp	r3, #29
 800988a:	d001      	beq.n	8009890 <__sflush_r+0xac>
 800988c:	2b16      	cmp	r3, #22
 800988e:	d11e      	bne.n	80098ce <__sflush_r+0xea>
 8009890:	602f      	str	r7, [r5, #0]
 8009892:	2000      	movs	r0, #0
 8009894:	e022      	b.n	80098dc <__sflush_r+0xf8>
 8009896:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800989a:	b21b      	sxth	r3, r3
 800989c:	e01b      	b.n	80098d6 <__sflush_r+0xf2>
 800989e:	690f      	ldr	r7, [r1, #16]
 80098a0:	2f00      	cmp	r7, #0
 80098a2:	d0f6      	beq.n	8009892 <__sflush_r+0xae>
 80098a4:	0793      	lsls	r3, r2, #30
 80098a6:	680e      	ldr	r6, [r1, #0]
 80098a8:	bf08      	it	eq
 80098aa:	694b      	ldreq	r3, [r1, #20]
 80098ac:	600f      	str	r7, [r1, #0]
 80098ae:	bf18      	it	ne
 80098b0:	2300      	movne	r3, #0
 80098b2:	eba6 0807 	sub.w	r8, r6, r7
 80098b6:	608b      	str	r3, [r1, #8]
 80098b8:	f1b8 0f00 	cmp.w	r8, #0
 80098bc:	dde9      	ble.n	8009892 <__sflush_r+0xae>
 80098be:	6a21      	ldr	r1, [r4, #32]
 80098c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80098c2:	4643      	mov	r3, r8
 80098c4:	463a      	mov	r2, r7
 80098c6:	4628      	mov	r0, r5
 80098c8:	47b0      	blx	r6
 80098ca:	2800      	cmp	r0, #0
 80098cc:	dc08      	bgt.n	80098e0 <__sflush_r+0xfc>
 80098ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098d6:	81a3      	strh	r3, [r4, #12]
 80098d8:	f04f 30ff 	mov.w	r0, #4294967295
 80098dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098e0:	4407      	add	r7, r0
 80098e2:	eba8 0800 	sub.w	r8, r8, r0
 80098e6:	e7e7      	b.n	80098b8 <__sflush_r+0xd4>
 80098e8:	dfbffffe 	.word	0xdfbffffe

080098ec <_fflush_r>:
 80098ec:	b538      	push	{r3, r4, r5, lr}
 80098ee:	690b      	ldr	r3, [r1, #16]
 80098f0:	4605      	mov	r5, r0
 80098f2:	460c      	mov	r4, r1
 80098f4:	b913      	cbnz	r3, 80098fc <_fflush_r+0x10>
 80098f6:	2500      	movs	r5, #0
 80098f8:	4628      	mov	r0, r5
 80098fa:	bd38      	pop	{r3, r4, r5, pc}
 80098fc:	b118      	cbz	r0, 8009906 <_fflush_r+0x1a>
 80098fe:	6a03      	ldr	r3, [r0, #32]
 8009900:	b90b      	cbnz	r3, 8009906 <_fflush_r+0x1a>
 8009902:	f7fe fa0b 	bl	8007d1c <__sinit>
 8009906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0f3      	beq.n	80098f6 <_fflush_r+0xa>
 800990e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009910:	07d0      	lsls	r0, r2, #31
 8009912:	d404      	bmi.n	800991e <_fflush_r+0x32>
 8009914:	0599      	lsls	r1, r3, #22
 8009916:	d402      	bmi.n	800991e <_fflush_r+0x32>
 8009918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800991a:	f7fe fb2a 	bl	8007f72 <__retarget_lock_acquire_recursive>
 800991e:	4628      	mov	r0, r5
 8009920:	4621      	mov	r1, r4
 8009922:	f7ff ff5f 	bl	80097e4 <__sflush_r>
 8009926:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009928:	07da      	lsls	r2, r3, #31
 800992a:	4605      	mov	r5, r0
 800992c:	d4e4      	bmi.n	80098f8 <_fflush_r+0xc>
 800992e:	89a3      	ldrh	r3, [r4, #12]
 8009930:	059b      	lsls	r3, r3, #22
 8009932:	d4e1      	bmi.n	80098f8 <_fflush_r+0xc>
 8009934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009936:	f7fe fb1d 	bl	8007f74 <__retarget_lock_release_recursive>
 800993a:	e7dd      	b.n	80098f8 <_fflush_r+0xc>

0800993c <memmove>:
 800993c:	4288      	cmp	r0, r1
 800993e:	b510      	push	{r4, lr}
 8009940:	eb01 0402 	add.w	r4, r1, r2
 8009944:	d902      	bls.n	800994c <memmove+0x10>
 8009946:	4284      	cmp	r4, r0
 8009948:	4623      	mov	r3, r4
 800994a:	d807      	bhi.n	800995c <memmove+0x20>
 800994c:	1e43      	subs	r3, r0, #1
 800994e:	42a1      	cmp	r1, r4
 8009950:	d008      	beq.n	8009964 <memmove+0x28>
 8009952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009956:	f803 2f01 	strb.w	r2, [r3, #1]!
 800995a:	e7f8      	b.n	800994e <memmove+0x12>
 800995c:	4402      	add	r2, r0
 800995e:	4601      	mov	r1, r0
 8009960:	428a      	cmp	r2, r1
 8009962:	d100      	bne.n	8009966 <memmove+0x2a>
 8009964:	bd10      	pop	{r4, pc}
 8009966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800996a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800996e:	e7f7      	b.n	8009960 <memmove+0x24>

08009970 <_sbrk_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	4d06      	ldr	r5, [pc, #24]	@ (800998c <_sbrk_r+0x1c>)
 8009974:	2300      	movs	r3, #0
 8009976:	4604      	mov	r4, r0
 8009978:	4608      	mov	r0, r1
 800997a:	602b      	str	r3, [r5, #0]
 800997c:	f7f8 ffd8 	bl	8002930 <_sbrk>
 8009980:	1c43      	adds	r3, r0, #1
 8009982:	d102      	bne.n	800998a <_sbrk_r+0x1a>
 8009984:	682b      	ldr	r3, [r5, #0]
 8009986:	b103      	cbz	r3, 800998a <_sbrk_r+0x1a>
 8009988:	6023      	str	r3, [r4, #0]
 800998a:	bd38      	pop	{r3, r4, r5, pc}
 800998c:	200006d8 	.word	0x200006d8

08009990 <__assert_func>:
 8009990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009992:	4614      	mov	r4, r2
 8009994:	461a      	mov	r2, r3
 8009996:	4b09      	ldr	r3, [pc, #36]	@ (80099bc <__assert_func+0x2c>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4605      	mov	r5, r0
 800999c:	68d8      	ldr	r0, [r3, #12]
 800999e:	b954      	cbnz	r4, 80099b6 <__assert_func+0x26>
 80099a0:	4b07      	ldr	r3, [pc, #28]	@ (80099c0 <__assert_func+0x30>)
 80099a2:	461c      	mov	r4, r3
 80099a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099a8:	9100      	str	r1, [sp, #0]
 80099aa:	462b      	mov	r3, r5
 80099ac:	4905      	ldr	r1, [pc, #20]	@ (80099c4 <__assert_func+0x34>)
 80099ae:	f000 f86f 	bl	8009a90 <fiprintf>
 80099b2:	f000 f87f 	bl	8009ab4 <abort>
 80099b6:	4b04      	ldr	r3, [pc, #16]	@ (80099c8 <__assert_func+0x38>)
 80099b8:	e7f4      	b.n	80099a4 <__assert_func+0x14>
 80099ba:	bf00      	nop
 80099bc:	2000002c 	.word	0x2000002c
 80099c0:	0800a316 	.word	0x0800a316
 80099c4:	0800a2e8 	.word	0x0800a2e8
 80099c8:	0800a2db 	.word	0x0800a2db

080099cc <_calloc_r>:
 80099cc:	b570      	push	{r4, r5, r6, lr}
 80099ce:	fba1 5402 	umull	r5, r4, r1, r2
 80099d2:	b93c      	cbnz	r4, 80099e4 <_calloc_r+0x18>
 80099d4:	4629      	mov	r1, r5
 80099d6:	f7ff f99f 	bl	8008d18 <_malloc_r>
 80099da:	4606      	mov	r6, r0
 80099dc:	b928      	cbnz	r0, 80099ea <_calloc_r+0x1e>
 80099de:	2600      	movs	r6, #0
 80099e0:	4630      	mov	r0, r6
 80099e2:	bd70      	pop	{r4, r5, r6, pc}
 80099e4:	220c      	movs	r2, #12
 80099e6:	6002      	str	r2, [r0, #0]
 80099e8:	e7f9      	b.n	80099de <_calloc_r+0x12>
 80099ea:	462a      	mov	r2, r5
 80099ec:	4621      	mov	r1, r4
 80099ee:	f7fe fa42 	bl	8007e76 <memset>
 80099f2:	e7f5      	b.n	80099e0 <_calloc_r+0x14>

080099f4 <__ascii_mbtowc>:
 80099f4:	b082      	sub	sp, #8
 80099f6:	b901      	cbnz	r1, 80099fa <__ascii_mbtowc+0x6>
 80099f8:	a901      	add	r1, sp, #4
 80099fa:	b142      	cbz	r2, 8009a0e <__ascii_mbtowc+0x1a>
 80099fc:	b14b      	cbz	r3, 8009a12 <__ascii_mbtowc+0x1e>
 80099fe:	7813      	ldrb	r3, [r2, #0]
 8009a00:	600b      	str	r3, [r1, #0]
 8009a02:	7812      	ldrb	r2, [r2, #0]
 8009a04:	1e10      	subs	r0, r2, #0
 8009a06:	bf18      	it	ne
 8009a08:	2001      	movne	r0, #1
 8009a0a:	b002      	add	sp, #8
 8009a0c:	4770      	bx	lr
 8009a0e:	4610      	mov	r0, r2
 8009a10:	e7fb      	b.n	8009a0a <__ascii_mbtowc+0x16>
 8009a12:	f06f 0001 	mvn.w	r0, #1
 8009a16:	e7f8      	b.n	8009a0a <__ascii_mbtowc+0x16>

08009a18 <_realloc_r>:
 8009a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a1c:	4680      	mov	r8, r0
 8009a1e:	4615      	mov	r5, r2
 8009a20:	460c      	mov	r4, r1
 8009a22:	b921      	cbnz	r1, 8009a2e <_realloc_r+0x16>
 8009a24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a28:	4611      	mov	r1, r2
 8009a2a:	f7ff b975 	b.w	8008d18 <_malloc_r>
 8009a2e:	b92a      	cbnz	r2, 8009a3c <_realloc_r+0x24>
 8009a30:	f7ff f8fe 	bl	8008c30 <_free_r>
 8009a34:	2400      	movs	r4, #0
 8009a36:	4620      	mov	r0, r4
 8009a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a3c:	f000 f841 	bl	8009ac2 <_malloc_usable_size_r>
 8009a40:	4285      	cmp	r5, r0
 8009a42:	4606      	mov	r6, r0
 8009a44:	d802      	bhi.n	8009a4c <_realloc_r+0x34>
 8009a46:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a4a:	d8f4      	bhi.n	8009a36 <_realloc_r+0x1e>
 8009a4c:	4629      	mov	r1, r5
 8009a4e:	4640      	mov	r0, r8
 8009a50:	f7ff f962 	bl	8008d18 <_malloc_r>
 8009a54:	4607      	mov	r7, r0
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d0ec      	beq.n	8009a34 <_realloc_r+0x1c>
 8009a5a:	42b5      	cmp	r5, r6
 8009a5c:	462a      	mov	r2, r5
 8009a5e:	4621      	mov	r1, r4
 8009a60:	bf28      	it	cs
 8009a62:	4632      	movcs	r2, r6
 8009a64:	f7fe fa87 	bl	8007f76 <memcpy>
 8009a68:	4621      	mov	r1, r4
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	f7ff f8e0 	bl	8008c30 <_free_r>
 8009a70:	463c      	mov	r4, r7
 8009a72:	e7e0      	b.n	8009a36 <_realloc_r+0x1e>

08009a74 <__ascii_wctomb>:
 8009a74:	4603      	mov	r3, r0
 8009a76:	4608      	mov	r0, r1
 8009a78:	b141      	cbz	r1, 8009a8c <__ascii_wctomb+0x18>
 8009a7a:	2aff      	cmp	r2, #255	@ 0xff
 8009a7c:	d904      	bls.n	8009a88 <__ascii_wctomb+0x14>
 8009a7e:	228a      	movs	r2, #138	@ 0x8a
 8009a80:	601a      	str	r2, [r3, #0]
 8009a82:	f04f 30ff 	mov.w	r0, #4294967295
 8009a86:	4770      	bx	lr
 8009a88:	700a      	strb	r2, [r1, #0]
 8009a8a:	2001      	movs	r0, #1
 8009a8c:	4770      	bx	lr
	...

08009a90 <fiprintf>:
 8009a90:	b40e      	push	{r1, r2, r3}
 8009a92:	b503      	push	{r0, r1, lr}
 8009a94:	4601      	mov	r1, r0
 8009a96:	ab03      	add	r3, sp, #12
 8009a98:	4805      	ldr	r0, [pc, #20]	@ (8009ab0 <fiprintf+0x20>)
 8009a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a9e:	6800      	ldr	r0, [r0, #0]
 8009aa0:	9301      	str	r3, [sp, #4]
 8009aa2:	f000 f83f 	bl	8009b24 <_vfiprintf_r>
 8009aa6:	b002      	add	sp, #8
 8009aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009aac:	b003      	add	sp, #12
 8009aae:	4770      	bx	lr
 8009ab0:	2000002c 	.word	0x2000002c

08009ab4 <abort>:
 8009ab4:	b508      	push	{r3, lr}
 8009ab6:	2006      	movs	r0, #6
 8009ab8:	f000 fa08 	bl	8009ecc <raise>
 8009abc:	2001      	movs	r0, #1
 8009abe:	f7f8 febf 	bl	8002840 <_exit>

08009ac2 <_malloc_usable_size_r>:
 8009ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ac6:	1f18      	subs	r0, r3, #4
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	bfbc      	itt	lt
 8009acc:	580b      	ldrlt	r3, [r1, r0]
 8009ace:	18c0      	addlt	r0, r0, r3
 8009ad0:	4770      	bx	lr

08009ad2 <__sfputc_r>:
 8009ad2:	6893      	ldr	r3, [r2, #8]
 8009ad4:	3b01      	subs	r3, #1
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	b410      	push	{r4}
 8009ada:	6093      	str	r3, [r2, #8]
 8009adc:	da08      	bge.n	8009af0 <__sfputc_r+0x1e>
 8009ade:	6994      	ldr	r4, [r2, #24]
 8009ae0:	42a3      	cmp	r3, r4
 8009ae2:	db01      	blt.n	8009ae8 <__sfputc_r+0x16>
 8009ae4:	290a      	cmp	r1, #10
 8009ae6:	d103      	bne.n	8009af0 <__sfputc_r+0x1e>
 8009ae8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009aec:	f000 b932 	b.w	8009d54 <__swbuf_r>
 8009af0:	6813      	ldr	r3, [r2, #0]
 8009af2:	1c58      	adds	r0, r3, #1
 8009af4:	6010      	str	r0, [r2, #0]
 8009af6:	7019      	strb	r1, [r3, #0]
 8009af8:	4608      	mov	r0, r1
 8009afa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009afe:	4770      	bx	lr

08009b00 <__sfputs_r>:
 8009b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b02:	4606      	mov	r6, r0
 8009b04:	460f      	mov	r7, r1
 8009b06:	4614      	mov	r4, r2
 8009b08:	18d5      	adds	r5, r2, r3
 8009b0a:	42ac      	cmp	r4, r5
 8009b0c:	d101      	bne.n	8009b12 <__sfputs_r+0x12>
 8009b0e:	2000      	movs	r0, #0
 8009b10:	e007      	b.n	8009b22 <__sfputs_r+0x22>
 8009b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b16:	463a      	mov	r2, r7
 8009b18:	4630      	mov	r0, r6
 8009b1a:	f7ff ffda 	bl	8009ad2 <__sfputc_r>
 8009b1e:	1c43      	adds	r3, r0, #1
 8009b20:	d1f3      	bne.n	8009b0a <__sfputs_r+0xa>
 8009b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b24 <_vfiprintf_r>:
 8009b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b28:	460d      	mov	r5, r1
 8009b2a:	b09d      	sub	sp, #116	@ 0x74
 8009b2c:	4614      	mov	r4, r2
 8009b2e:	4698      	mov	r8, r3
 8009b30:	4606      	mov	r6, r0
 8009b32:	b118      	cbz	r0, 8009b3c <_vfiprintf_r+0x18>
 8009b34:	6a03      	ldr	r3, [r0, #32]
 8009b36:	b90b      	cbnz	r3, 8009b3c <_vfiprintf_r+0x18>
 8009b38:	f7fe f8f0 	bl	8007d1c <__sinit>
 8009b3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b3e:	07d9      	lsls	r1, r3, #31
 8009b40:	d405      	bmi.n	8009b4e <_vfiprintf_r+0x2a>
 8009b42:	89ab      	ldrh	r3, [r5, #12]
 8009b44:	059a      	lsls	r2, r3, #22
 8009b46:	d402      	bmi.n	8009b4e <_vfiprintf_r+0x2a>
 8009b48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b4a:	f7fe fa12 	bl	8007f72 <__retarget_lock_acquire_recursive>
 8009b4e:	89ab      	ldrh	r3, [r5, #12]
 8009b50:	071b      	lsls	r3, r3, #28
 8009b52:	d501      	bpl.n	8009b58 <_vfiprintf_r+0x34>
 8009b54:	692b      	ldr	r3, [r5, #16]
 8009b56:	b99b      	cbnz	r3, 8009b80 <_vfiprintf_r+0x5c>
 8009b58:	4629      	mov	r1, r5
 8009b5a:	4630      	mov	r0, r6
 8009b5c:	f000 f938 	bl	8009dd0 <__swsetup_r>
 8009b60:	b170      	cbz	r0, 8009b80 <_vfiprintf_r+0x5c>
 8009b62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b64:	07dc      	lsls	r4, r3, #31
 8009b66:	d504      	bpl.n	8009b72 <_vfiprintf_r+0x4e>
 8009b68:	f04f 30ff 	mov.w	r0, #4294967295
 8009b6c:	b01d      	add	sp, #116	@ 0x74
 8009b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b72:	89ab      	ldrh	r3, [r5, #12]
 8009b74:	0598      	lsls	r0, r3, #22
 8009b76:	d4f7      	bmi.n	8009b68 <_vfiprintf_r+0x44>
 8009b78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b7a:	f7fe f9fb 	bl	8007f74 <__retarget_lock_release_recursive>
 8009b7e:	e7f3      	b.n	8009b68 <_vfiprintf_r+0x44>
 8009b80:	2300      	movs	r3, #0
 8009b82:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b84:	2320      	movs	r3, #32
 8009b86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b8e:	2330      	movs	r3, #48	@ 0x30
 8009b90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d40 <_vfiprintf_r+0x21c>
 8009b94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b98:	f04f 0901 	mov.w	r9, #1
 8009b9c:	4623      	mov	r3, r4
 8009b9e:	469a      	mov	sl, r3
 8009ba0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ba4:	b10a      	cbz	r2, 8009baa <_vfiprintf_r+0x86>
 8009ba6:	2a25      	cmp	r2, #37	@ 0x25
 8009ba8:	d1f9      	bne.n	8009b9e <_vfiprintf_r+0x7a>
 8009baa:	ebba 0b04 	subs.w	fp, sl, r4
 8009bae:	d00b      	beq.n	8009bc8 <_vfiprintf_r+0xa4>
 8009bb0:	465b      	mov	r3, fp
 8009bb2:	4622      	mov	r2, r4
 8009bb4:	4629      	mov	r1, r5
 8009bb6:	4630      	mov	r0, r6
 8009bb8:	f7ff ffa2 	bl	8009b00 <__sfputs_r>
 8009bbc:	3001      	adds	r0, #1
 8009bbe:	f000 80a7 	beq.w	8009d10 <_vfiprintf_r+0x1ec>
 8009bc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bc4:	445a      	add	r2, fp
 8009bc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bc8:	f89a 3000 	ldrb.w	r3, [sl]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	f000 809f 	beq.w	8009d10 <_vfiprintf_r+0x1ec>
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8009bd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bdc:	f10a 0a01 	add.w	sl, sl, #1
 8009be0:	9304      	str	r3, [sp, #16]
 8009be2:	9307      	str	r3, [sp, #28]
 8009be4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009be8:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bea:	4654      	mov	r4, sl
 8009bec:	2205      	movs	r2, #5
 8009bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bf2:	4853      	ldr	r0, [pc, #332]	@ (8009d40 <_vfiprintf_r+0x21c>)
 8009bf4:	f7f6 faec 	bl	80001d0 <memchr>
 8009bf8:	9a04      	ldr	r2, [sp, #16]
 8009bfa:	b9d8      	cbnz	r0, 8009c34 <_vfiprintf_r+0x110>
 8009bfc:	06d1      	lsls	r1, r2, #27
 8009bfe:	bf44      	itt	mi
 8009c00:	2320      	movmi	r3, #32
 8009c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c06:	0713      	lsls	r3, r2, #28
 8009c08:	bf44      	itt	mi
 8009c0a:	232b      	movmi	r3, #43	@ 0x2b
 8009c0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c10:	f89a 3000 	ldrb.w	r3, [sl]
 8009c14:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c16:	d015      	beq.n	8009c44 <_vfiprintf_r+0x120>
 8009c18:	9a07      	ldr	r2, [sp, #28]
 8009c1a:	4654      	mov	r4, sl
 8009c1c:	2000      	movs	r0, #0
 8009c1e:	f04f 0c0a 	mov.w	ip, #10
 8009c22:	4621      	mov	r1, r4
 8009c24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c28:	3b30      	subs	r3, #48	@ 0x30
 8009c2a:	2b09      	cmp	r3, #9
 8009c2c:	d94b      	bls.n	8009cc6 <_vfiprintf_r+0x1a2>
 8009c2e:	b1b0      	cbz	r0, 8009c5e <_vfiprintf_r+0x13a>
 8009c30:	9207      	str	r2, [sp, #28]
 8009c32:	e014      	b.n	8009c5e <_vfiprintf_r+0x13a>
 8009c34:	eba0 0308 	sub.w	r3, r0, r8
 8009c38:	fa09 f303 	lsl.w	r3, r9, r3
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	9304      	str	r3, [sp, #16]
 8009c40:	46a2      	mov	sl, r4
 8009c42:	e7d2      	b.n	8009bea <_vfiprintf_r+0xc6>
 8009c44:	9b03      	ldr	r3, [sp, #12]
 8009c46:	1d19      	adds	r1, r3, #4
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	9103      	str	r1, [sp, #12]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	bfbb      	ittet	lt
 8009c50:	425b      	neglt	r3, r3
 8009c52:	f042 0202 	orrlt.w	r2, r2, #2
 8009c56:	9307      	strge	r3, [sp, #28]
 8009c58:	9307      	strlt	r3, [sp, #28]
 8009c5a:	bfb8      	it	lt
 8009c5c:	9204      	strlt	r2, [sp, #16]
 8009c5e:	7823      	ldrb	r3, [r4, #0]
 8009c60:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c62:	d10a      	bne.n	8009c7a <_vfiprintf_r+0x156>
 8009c64:	7863      	ldrb	r3, [r4, #1]
 8009c66:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c68:	d132      	bne.n	8009cd0 <_vfiprintf_r+0x1ac>
 8009c6a:	9b03      	ldr	r3, [sp, #12]
 8009c6c:	1d1a      	adds	r2, r3, #4
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	9203      	str	r2, [sp, #12]
 8009c72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c76:	3402      	adds	r4, #2
 8009c78:	9305      	str	r3, [sp, #20]
 8009c7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009d50 <_vfiprintf_r+0x22c>
 8009c7e:	7821      	ldrb	r1, [r4, #0]
 8009c80:	2203      	movs	r2, #3
 8009c82:	4650      	mov	r0, sl
 8009c84:	f7f6 faa4 	bl	80001d0 <memchr>
 8009c88:	b138      	cbz	r0, 8009c9a <_vfiprintf_r+0x176>
 8009c8a:	9b04      	ldr	r3, [sp, #16]
 8009c8c:	eba0 000a 	sub.w	r0, r0, sl
 8009c90:	2240      	movs	r2, #64	@ 0x40
 8009c92:	4082      	lsls	r2, r0
 8009c94:	4313      	orrs	r3, r2
 8009c96:	3401      	adds	r4, #1
 8009c98:	9304      	str	r3, [sp, #16]
 8009c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c9e:	4829      	ldr	r0, [pc, #164]	@ (8009d44 <_vfiprintf_r+0x220>)
 8009ca0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ca4:	2206      	movs	r2, #6
 8009ca6:	f7f6 fa93 	bl	80001d0 <memchr>
 8009caa:	2800      	cmp	r0, #0
 8009cac:	d03f      	beq.n	8009d2e <_vfiprintf_r+0x20a>
 8009cae:	4b26      	ldr	r3, [pc, #152]	@ (8009d48 <_vfiprintf_r+0x224>)
 8009cb0:	bb1b      	cbnz	r3, 8009cfa <_vfiprintf_r+0x1d6>
 8009cb2:	9b03      	ldr	r3, [sp, #12]
 8009cb4:	3307      	adds	r3, #7
 8009cb6:	f023 0307 	bic.w	r3, r3, #7
 8009cba:	3308      	adds	r3, #8
 8009cbc:	9303      	str	r3, [sp, #12]
 8009cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cc0:	443b      	add	r3, r7
 8009cc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cc4:	e76a      	b.n	8009b9c <_vfiprintf_r+0x78>
 8009cc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cca:	460c      	mov	r4, r1
 8009ccc:	2001      	movs	r0, #1
 8009cce:	e7a8      	b.n	8009c22 <_vfiprintf_r+0xfe>
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	3401      	adds	r4, #1
 8009cd4:	9305      	str	r3, [sp, #20]
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	f04f 0c0a 	mov.w	ip, #10
 8009cdc:	4620      	mov	r0, r4
 8009cde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ce2:	3a30      	subs	r2, #48	@ 0x30
 8009ce4:	2a09      	cmp	r2, #9
 8009ce6:	d903      	bls.n	8009cf0 <_vfiprintf_r+0x1cc>
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d0c6      	beq.n	8009c7a <_vfiprintf_r+0x156>
 8009cec:	9105      	str	r1, [sp, #20]
 8009cee:	e7c4      	b.n	8009c7a <_vfiprintf_r+0x156>
 8009cf0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cf4:	4604      	mov	r4, r0
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e7f0      	b.n	8009cdc <_vfiprintf_r+0x1b8>
 8009cfa:	ab03      	add	r3, sp, #12
 8009cfc:	9300      	str	r3, [sp, #0]
 8009cfe:	462a      	mov	r2, r5
 8009d00:	4b12      	ldr	r3, [pc, #72]	@ (8009d4c <_vfiprintf_r+0x228>)
 8009d02:	a904      	add	r1, sp, #16
 8009d04:	4630      	mov	r0, r6
 8009d06:	f7fd fbc5 	bl	8007494 <_printf_float>
 8009d0a:	4607      	mov	r7, r0
 8009d0c:	1c78      	adds	r0, r7, #1
 8009d0e:	d1d6      	bne.n	8009cbe <_vfiprintf_r+0x19a>
 8009d10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d12:	07d9      	lsls	r1, r3, #31
 8009d14:	d405      	bmi.n	8009d22 <_vfiprintf_r+0x1fe>
 8009d16:	89ab      	ldrh	r3, [r5, #12]
 8009d18:	059a      	lsls	r2, r3, #22
 8009d1a:	d402      	bmi.n	8009d22 <_vfiprintf_r+0x1fe>
 8009d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d1e:	f7fe f929 	bl	8007f74 <__retarget_lock_release_recursive>
 8009d22:	89ab      	ldrh	r3, [r5, #12]
 8009d24:	065b      	lsls	r3, r3, #25
 8009d26:	f53f af1f 	bmi.w	8009b68 <_vfiprintf_r+0x44>
 8009d2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d2c:	e71e      	b.n	8009b6c <_vfiprintf_r+0x48>
 8009d2e:	ab03      	add	r3, sp, #12
 8009d30:	9300      	str	r3, [sp, #0]
 8009d32:	462a      	mov	r2, r5
 8009d34:	4b05      	ldr	r3, [pc, #20]	@ (8009d4c <_vfiprintf_r+0x228>)
 8009d36:	a904      	add	r1, sp, #16
 8009d38:	4630      	mov	r0, r6
 8009d3a:	f7fd fe43 	bl	80079c4 <_printf_i>
 8009d3e:	e7e4      	b.n	8009d0a <_vfiprintf_r+0x1e6>
 8009d40:	0800a2c0 	.word	0x0800a2c0
 8009d44:	0800a2ca 	.word	0x0800a2ca
 8009d48:	08007495 	.word	0x08007495
 8009d4c:	08009b01 	.word	0x08009b01
 8009d50:	0800a2c6 	.word	0x0800a2c6

08009d54 <__swbuf_r>:
 8009d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d56:	460e      	mov	r6, r1
 8009d58:	4614      	mov	r4, r2
 8009d5a:	4605      	mov	r5, r0
 8009d5c:	b118      	cbz	r0, 8009d66 <__swbuf_r+0x12>
 8009d5e:	6a03      	ldr	r3, [r0, #32]
 8009d60:	b90b      	cbnz	r3, 8009d66 <__swbuf_r+0x12>
 8009d62:	f7fd ffdb 	bl	8007d1c <__sinit>
 8009d66:	69a3      	ldr	r3, [r4, #24]
 8009d68:	60a3      	str	r3, [r4, #8]
 8009d6a:	89a3      	ldrh	r3, [r4, #12]
 8009d6c:	071a      	lsls	r2, r3, #28
 8009d6e:	d501      	bpl.n	8009d74 <__swbuf_r+0x20>
 8009d70:	6923      	ldr	r3, [r4, #16]
 8009d72:	b943      	cbnz	r3, 8009d86 <__swbuf_r+0x32>
 8009d74:	4621      	mov	r1, r4
 8009d76:	4628      	mov	r0, r5
 8009d78:	f000 f82a 	bl	8009dd0 <__swsetup_r>
 8009d7c:	b118      	cbz	r0, 8009d86 <__swbuf_r+0x32>
 8009d7e:	f04f 37ff 	mov.w	r7, #4294967295
 8009d82:	4638      	mov	r0, r7
 8009d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d86:	6823      	ldr	r3, [r4, #0]
 8009d88:	6922      	ldr	r2, [r4, #16]
 8009d8a:	1a98      	subs	r0, r3, r2
 8009d8c:	6963      	ldr	r3, [r4, #20]
 8009d8e:	b2f6      	uxtb	r6, r6
 8009d90:	4283      	cmp	r3, r0
 8009d92:	4637      	mov	r7, r6
 8009d94:	dc05      	bgt.n	8009da2 <__swbuf_r+0x4e>
 8009d96:	4621      	mov	r1, r4
 8009d98:	4628      	mov	r0, r5
 8009d9a:	f7ff fda7 	bl	80098ec <_fflush_r>
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	d1ed      	bne.n	8009d7e <__swbuf_r+0x2a>
 8009da2:	68a3      	ldr	r3, [r4, #8]
 8009da4:	3b01      	subs	r3, #1
 8009da6:	60a3      	str	r3, [r4, #8]
 8009da8:	6823      	ldr	r3, [r4, #0]
 8009daa:	1c5a      	adds	r2, r3, #1
 8009dac:	6022      	str	r2, [r4, #0]
 8009dae:	701e      	strb	r6, [r3, #0]
 8009db0:	6962      	ldr	r2, [r4, #20]
 8009db2:	1c43      	adds	r3, r0, #1
 8009db4:	429a      	cmp	r2, r3
 8009db6:	d004      	beq.n	8009dc2 <__swbuf_r+0x6e>
 8009db8:	89a3      	ldrh	r3, [r4, #12]
 8009dba:	07db      	lsls	r3, r3, #31
 8009dbc:	d5e1      	bpl.n	8009d82 <__swbuf_r+0x2e>
 8009dbe:	2e0a      	cmp	r6, #10
 8009dc0:	d1df      	bne.n	8009d82 <__swbuf_r+0x2e>
 8009dc2:	4621      	mov	r1, r4
 8009dc4:	4628      	mov	r0, r5
 8009dc6:	f7ff fd91 	bl	80098ec <_fflush_r>
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	d0d9      	beq.n	8009d82 <__swbuf_r+0x2e>
 8009dce:	e7d6      	b.n	8009d7e <__swbuf_r+0x2a>

08009dd0 <__swsetup_r>:
 8009dd0:	b538      	push	{r3, r4, r5, lr}
 8009dd2:	4b29      	ldr	r3, [pc, #164]	@ (8009e78 <__swsetup_r+0xa8>)
 8009dd4:	4605      	mov	r5, r0
 8009dd6:	6818      	ldr	r0, [r3, #0]
 8009dd8:	460c      	mov	r4, r1
 8009dda:	b118      	cbz	r0, 8009de4 <__swsetup_r+0x14>
 8009ddc:	6a03      	ldr	r3, [r0, #32]
 8009dde:	b90b      	cbnz	r3, 8009de4 <__swsetup_r+0x14>
 8009de0:	f7fd ff9c 	bl	8007d1c <__sinit>
 8009de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009de8:	0719      	lsls	r1, r3, #28
 8009dea:	d422      	bmi.n	8009e32 <__swsetup_r+0x62>
 8009dec:	06da      	lsls	r2, r3, #27
 8009dee:	d407      	bmi.n	8009e00 <__swsetup_r+0x30>
 8009df0:	2209      	movs	r2, #9
 8009df2:	602a      	str	r2, [r5, #0]
 8009df4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009df8:	81a3      	strh	r3, [r4, #12]
 8009dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8009dfe:	e033      	b.n	8009e68 <__swsetup_r+0x98>
 8009e00:	0758      	lsls	r0, r3, #29
 8009e02:	d512      	bpl.n	8009e2a <__swsetup_r+0x5a>
 8009e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e06:	b141      	cbz	r1, 8009e1a <__swsetup_r+0x4a>
 8009e08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e0c:	4299      	cmp	r1, r3
 8009e0e:	d002      	beq.n	8009e16 <__swsetup_r+0x46>
 8009e10:	4628      	mov	r0, r5
 8009e12:	f7fe ff0d 	bl	8008c30 <_free_r>
 8009e16:	2300      	movs	r3, #0
 8009e18:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e1a:	89a3      	ldrh	r3, [r4, #12]
 8009e1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e20:	81a3      	strh	r3, [r4, #12]
 8009e22:	2300      	movs	r3, #0
 8009e24:	6063      	str	r3, [r4, #4]
 8009e26:	6923      	ldr	r3, [r4, #16]
 8009e28:	6023      	str	r3, [r4, #0]
 8009e2a:	89a3      	ldrh	r3, [r4, #12]
 8009e2c:	f043 0308 	orr.w	r3, r3, #8
 8009e30:	81a3      	strh	r3, [r4, #12]
 8009e32:	6923      	ldr	r3, [r4, #16]
 8009e34:	b94b      	cbnz	r3, 8009e4a <__swsetup_r+0x7a>
 8009e36:	89a3      	ldrh	r3, [r4, #12]
 8009e38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e40:	d003      	beq.n	8009e4a <__swsetup_r+0x7a>
 8009e42:	4621      	mov	r1, r4
 8009e44:	4628      	mov	r0, r5
 8009e46:	f000 f883 	bl	8009f50 <__smakebuf_r>
 8009e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e4e:	f013 0201 	ands.w	r2, r3, #1
 8009e52:	d00a      	beq.n	8009e6a <__swsetup_r+0x9a>
 8009e54:	2200      	movs	r2, #0
 8009e56:	60a2      	str	r2, [r4, #8]
 8009e58:	6962      	ldr	r2, [r4, #20]
 8009e5a:	4252      	negs	r2, r2
 8009e5c:	61a2      	str	r2, [r4, #24]
 8009e5e:	6922      	ldr	r2, [r4, #16]
 8009e60:	b942      	cbnz	r2, 8009e74 <__swsetup_r+0xa4>
 8009e62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009e66:	d1c5      	bne.n	8009df4 <__swsetup_r+0x24>
 8009e68:	bd38      	pop	{r3, r4, r5, pc}
 8009e6a:	0799      	lsls	r1, r3, #30
 8009e6c:	bf58      	it	pl
 8009e6e:	6962      	ldrpl	r2, [r4, #20]
 8009e70:	60a2      	str	r2, [r4, #8]
 8009e72:	e7f4      	b.n	8009e5e <__swsetup_r+0x8e>
 8009e74:	2000      	movs	r0, #0
 8009e76:	e7f7      	b.n	8009e68 <__swsetup_r+0x98>
 8009e78:	2000002c 	.word	0x2000002c

08009e7c <_raise_r>:
 8009e7c:	291f      	cmp	r1, #31
 8009e7e:	b538      	push	{r3, r4, r5, lr}
 8009e80:	4605      	mov	r5, r0
 8009e82:	460c      	mov	r4, r1
 8009e84:	d904      	bls.n	8009e90 <_raise_r+0x14>
 8009e86:	2316      	movs	r3, #22
 8009e88:	6003      	str	r3, [r0, #0]
 8009e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e8e:	bd38      	pop	{r3, r4, r5, pc}
 8009e90:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e92:	b112      	cbz	r2, 8009e9a <_raise_r+0x1e>
 8009e94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e98:	b94b      	cbnz	r3, 8009eae <_raise_r+0x32>
 8009e9a:	4628      	mov	r0, r5
 8009e9c:	f000 f830 	bl	8009f00 <_getpid_r>
 8009ea0:	4622      	mov	r2, r4
 8009ea2:	4601      	mov	r1, r0
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009eaa:	f000 b817 	b.w	8009edc <_kill_r>
 8009eae:	2b01      	cmp	r3, #1
 8009eb0:	d00a      	beq.n	8009ec8 <_raise_r+0x4c>
 8009eb2:	1c59      	adds	r1, r3, #1
 8009eb4:	d103      	bne.n	8009ebe <_raise_r+0x42>
 8009eb6:	2316      	movs	r3, #22
 8009eb8:	6003      	str	r3, [r0, #0]
 8009eba:	2001      	movs	r0, #1
 8009ebc:	e7e7      	b.n	8009e8e <_raise_r+0x12>
 8009ebe:	2100      	movs	r1, #0
 8009ec0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009ec4:	4620      	mov	r0, r4
 8009ec6:	4798      	blx	r3
 8009ec8:	2000      	movs	r0, #0
 8009eca:	e7e0      	b.n	8009e8e <_raise_r+0x12>

08009ecc <raise>:
 8009ecc:	4b02      	ldr	r3, [pc, #8]	@ (8009ed8 <raise+0xc>)
 8009ece:	4601      	mov	r1, r0
 8009ed0:	6818      	ldr	r0, [r3, #0]
 8009ed2:	f7ff bfd3 	b.w	8009e7c <_raise_r>
 8009ed6:	bf00      	nop
 8009ed8:	2000002c 	.word	0x2000002c

08009edc <_kill_r>:
 8009edc:	b538      	push	{r3, r4, r5, lr}
 8009ede:	4d07      	ldr	r5, [pc, #28]	@ (8009efc <_kill_r+0x20>)
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	4604      	mov	r4, r0
 8009ee4:	4608      	mov	r0, r1
 8009ee6:	4611      	mov	r1, r2
 8009ee8:	602b      	str	r3, [r5, #0]
 8009eea:	f7f8 fc99 	bl	8002820 <_kill>
 8009eee:	1c43      	adds	r3, r0, #1
 8009ef0:	d102      	bne.n	8009ef8 <_kill_r+0x1c>
 8009ef2:	682b      	ldr	r3, [r5, #0]
 8009ef4:	b103      	cbz	r3, 8009ef8 <_kill_r+0x1c>
 8009ef6:	6023      	str	r3, [r4, #0]
 8009ef8:	bd38      	pop	{r3, r4, r5, pc}
 8009efa:	bf00      	nop
 8009efc:	200006d8 	.word	0x200006d8

08009f00 <_getpid_r>:
 8009f00:	f7f8 bc86 	b.w	8002810 <_getpid>

08009f04 <__swhatbuf_r>:
 8009f04:	b570      	push	{r4, r5, r6, lr}
 8009f06:	460c      	mov	r4, r1
 8009f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f0c:	2900      	cmp	r1, #0
 8009f0e:	b096      	sub	sp, #88	@ 0x58
 8009f10:	4615      	mov	r5, r2
 8009f12:	461e      	mov	r6, r3
 8009f14:	da0d      	bge.n	8009f32 <__swhatbuf_r+0x2e>
 8009f16:	89a3      	ldrh	r3, [r4, #12]
 8009f18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f1c:	f04f 0100 	mov.w	r1, #0
 8009f20:	bf14      	ite	ne
 8009f22:	2340      	movne	r3, #64	@ 0x40
 8009f24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f28:	2000      	movs	r0, #0
 8009f2a:	6031      	str	r1, [r6, #0]
 8009f2c:	602b      	str	r3, [r5, #0]
 8009f2e:	b016      	add	sp, #88	@ 0x58
 8009f30:	bd70      	pop	{r4, r5, r6, pc}
 8009f32:	466a      	mov	r2, sp
 8009f34:	f000 f848 	bl	8009fc8 <_fstat_r>
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	dbec      	blt.n	8009f16 <__swhatbuf_r+0x12>
 8009f3c:	9901      	ldr	r1, [sp, #4]
 8009f3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f46:	4259      	negs	r1, r3
 8009f48:	4159      	adcs	r1, r3
 8009f4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f4e:	e7eb      	b.n	8009f28 <__swhatbuf_r+0x24>

08009f50 <__smakebuf_r>:
 8009f50:	898b      	ldrh	r3, [r1, #12]
 8009f52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f54:	079d      	lsls	r5, r3, #30
 8009f56:	4606      	mov	r6, r0
 8009f58:	460c      	mov	r4, r1
 8009f5a:	d507      	bpl.n	8009f6c <__smakebuf_r+0x1c>
 8009f5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f60:	6023      	str	r3, [r4, #0]
 8009f62:	6123      	str	r3, [r4, #16]
 8009f64:	2301      	movs	r3, #1
 8009f66:	6163      	str	r3, [r4, #20]
 8009f68:	b003      	add	sp, #12
 8009f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f6c:	ab01      	add	r3, sp, #4
 8009f6e:	466a      	mov	r2, sp
 8009f70:	f7ff ffc8 	bl	8009f04 <__swhatbuf_r>
 8009f74:	9f00      	ldr	r7, [sp, #0]
 8009f76:	4605      	mov	r5, r0
 8009f78:	4639      	mov	r1, r7
 8009f7a:	4630      	mov	r0, r6
 8009f7c:	f7fe fecc 	bl	8008d18 <_malloc_r>
 8009f80:	b948      	cbnz	r0, 8009f96 <__smakebuf_r+0x46>
 8009f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f86:	059a      	lsls	r2, r3, #22
 8009f88:	d4ee      	bmi.n	8009f68 <__smakebuf_r+0x18>
 8009f8a:	f023 0303 	bic.w	r3, r3, #3
 8009f8e:	f043 0302 	orr.w	r3, r3, #2
 8009f92:	81a3      	strh	r3, [r4, #12]
 8009f94:	e7e2      	b.n	8009f5c <__smakebuf_r+0xc>
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	6020      	str	r0, [r4, #0]
 8009f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f9e:	81a3      	strh	r3, [r4, #12]
 8009fa0:	9b01      	ldr	r3, [sp, #4]
 8009fa2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009fa6:	b15b      	cbz	r3, 8009fc0 <__smakebuf_r+0x70>
 8009fa8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fac:	4630      	mov	r0, r6
 8009fae:	f000 f81d 	bl	8009fec <_isatty_r>
 8009fb2:	b128      	cbz	r0, 8009fc0 <__smakebuf_r+0x70>
 8009fb4:	89a3      	ldrh	r3, [r4, #12]
 8009fb6:	f023 0303 	bic.w	r3, r3, #3
 8009fba:	f043 0301 	orr.w	r3, r3, #1
 8009fbe:	81a3      	strh	r3, [r4, #12]
 8009fc0:	89a3      	ldrh	r3, [r4, #12]
 8009fc2:	431d      	orrs	r5, r3
 8009fc4:	81a5      	strh	r5, [r4, #12]
 8009fc6:	e7cf      	b.n	8009f68 <__smakebuf_r+0x18>

08009fc8 <_fstat_r>:
 8009fc8:	b538      	push	{r3, r4, r5, lr}
 8009fca:	4d07      	ldr	r5, [pc, #28]	@ (8009fe8 <_fstat_r+0x20>)
 8009fcc:	2300      	movs	r3, #0
 8009fce:	4604      	mov	r4, r0
 8009fd0:	4608      	mov	r0, r1
 8009fd2:	4611      	mov	r1, r2
 8009fd4:	602b      	str	r3, [r5, #0]
 8009fd6:	f7f8 fc83 	bl	80028e0 <_fstat>
 8009fda:	1c43      	adds	r3, r0, #1
 8009fdc:	d102      	bne.n	8009fe4 <_fstat_r+0x1c>
 8009fde:	682b      	ldr	r3, [r5, #0]
 8009fe0:	b103      	cbz	r3, 8009fe4 <_fstat_r+0x1c>
 8009fe2:	6023      	str	r3, [r4, #0]
 8009fe4:	bd38      	pop	{r3, r4, r5, pc}
 8009fe6:	bf00      	nop
 8009fe8:	200006d8 	.word	0x200006d8

08009fec <_isatty_r>:
 8009fec:	b538      	push	{r3, r4, r5, lr}
 8009fee:	4d06      	ldr	r5, [pc, #24]	@ (800a008 <_isatty_r+0x1c>)
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	4608      	mov	r0, r1
 8009ff6:	602b      	str	r3, [r5, #0]
 8009ff8:	f7f8 fc82 	bl	8002900 <_isatty>
 8009ffc:	1c43      	adds	r3, r0, #1
 8009ffe:	d102      	bne.n	800a006 <_isatty_r+0x1a>
 800a000:	682b      	ldr	r3, [r5, #0]
 800a002:	b103      	cbz	r3, 800a006 <_isatty_r+0x1a>
 800a004:	6023      	str	r3, [r4, #0]
 800a006:	bd38      	pop	{r3, r4, r5, pc}
 800a008:	200006d8 	.word	0x200006d8

0800a00c <sqrtf>:
 800a00c:	b508      	push	{r3, lr}
 800a00e:	ed2d 8b02 	vpush	{d8}
 800a012:	eeb0 8a40 	vmov.f32	s16, s0
 800a016:	f000 f817 	bl	800a048 <__ieee754_sqrtf>
 800a01a:	eeb4 8a48 	vcmp.f32	s16, s16
 800a01e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a022:	d60c      	bvs.n	800a03e <sqrtf+0x32>
 800a024:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a044 <sqrtf+0x38>
 800a028:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a02c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a030:	d505      	bpl.n	800a03e <sqrtf+0x32>
 800a032:	f7fd ff73 	bl	8007f1c <__errno>
 800a036:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a03a:	2321      	movs	r3, #33	@ 0x21
 800a03c:	6003      	str	r3, [r0, #0]
 800a03e:	ecbd 8b02 	vpop	{d8}
 800a042:	bd08      	pop	{r3, pc}
 800a044:	00000000 	.word	0x00000000

0800a048 <__ieee754_sqrtf>:
 800a048:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a04c:	4770      	bx	lr
	...

0800a050 <_init>:
 800a050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a052:	bf00      	nop
 800a054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a056:	bc08      	pop	{r3}
 800a058:	469e      	mov	lr, r3
 800a05a:	4770      	bx	lr

0800a05c <_fini>:
 800a05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05e:	bf00      	nop
 800a060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a062:	bc08      	pop	{r3}
 800a064:	469e      	mov	lr, r3
 800a066:	4770      	bx	lr
