// Seed: 3352619058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_1 = id_3;
  wor id_5 = id_2;
  assign id_5 = 1;
  logic [7:0] id_6;
  wire id_7;
  wire id_8, id_9;
  wire id_10;
  assign id_6[1'b0] = id_9 == (1);
  wire id_11;
  always disable id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0(
      id_2, id_2, id_2, id_2
  );
  assign id_7 = 1 ? id_3 : id_3 ? 1 : id_4;
  logic [7:0] id_12 = id_12[1 : 1];
  initial begin
    id_3 <= id_7 - 1;
    $display;
  end
endmodule
