module module_0 (
    output logic [id_1 : id_1] id_2,
    output logic signed id_3,
    input logic [id_2 : id_3  &  id_2  &  id_1  &  id_2  &  id_2  &  id_3  &  id_3  &  id_2] id_4,
    output [id_2 : id_1] id_5,
    input logic [id_5 : id_1] id_6,
    input logic [id_1 : id_2] id_7,
    input [id_4 : id_6] id_8 = id_4
);
  id_9 id_10 (
      .id_8(id_1),
      .id_1(id_3),
      .id_3(id_1)
  );
  id_11 id_12 (
      .id_8(id_7),
      .id_3(id_5),
      .id_1((id_8)),
      .id_8(id_2),
      .id_1(id_3),
      .id_7(id_4)
  );
endmodule
