

================================================================
== Vivado HLS Report for 'operator_double_div6'
================================================================
* Date:           Fri Aug 31 15:26:01 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.344|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_118  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     432|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|    1058|     913|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     254|
|Register         |        -|      -|     413|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1471|    1599|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div3_chunk_fu_118  |lut_div3_chunk        |        0|      0|   14|   39|
    |operator_double_dbkb_U9    |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U10   |operator_double_dcud  |        0|      0|  522|  437|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      0| 1058|  913|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_200_p2          |     +    |      0|  0|  18|           3|          11|
    |xf_V_8_fu_350_p2             |     +    |      0|  0|  63|           1|          56|
    |new_exp_V_fu_210_p2          |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_226_p2            |     -    |      0|  0|  18|           2|          11|
    |sel_tmp1_fu_236_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp6_fu_258_p2           |    and   |      0|  0|   6|           1|           1|
    |tmp_1_fu_206_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_3_fu_188_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_fu_194_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_5_fu_279_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_6_fu_221_p2              |   icmp   |      0|  0|  13|          11|           2|
    |sel_tmp5_demorgan_fu_248_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_2_fu_292_p2              |    or    |      0|  0|   6|           1|           1|
    |p_1_fu_284_p3                |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_298_p3          |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_560_p3          |  select  |      0|  0|  52|           1|          52|
    |p_cast_cast_fu_180_p3        |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_241_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_264_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_4_fu_272_p3          |  select  |      0|  0|  11|           1|           1|
    |shift_V_cast_cast_fu_214_p3  |  select  |      0|  0|   2|           1|           1|
    |xf_V_5_fu_344_p3             |  select  |      0|  0|  56|           1|          56|
    |xf_V_7_fu_329_p3             |  select  |      0|  0|  56|           1|          56|
    |sel_tmp5_fu_252_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp_fu_231_p2            |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 432|          88|         327|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  177|         40|    1|         40|
    |grp_lut_div3_chunk_fu_118_d_V     |   62|         15|    4|         60|
    |grp_lut_div3_chunk_fu_118_r_in_V  |   15|          3|    2|          6|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  254|         58|    7|        106|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  39|   0|   39|          0|
    |call_ret10_i_i_reg_791_0                |   4|   0|    4|          0|
    |call_ret11_i_i_reg_796_0                |   4|   0|    4|          0|
    |call_ret12_i_i_reg_801_0                |   4|   0|    4|          0|
    |call_ret13_i_i_reg_806_0                |   4|   0|    4|          0|
    |call_ret2_i_i_reg_751_0                 |   4|   0|    4|          0|
    |call_ret3_i_i_reg_756_0                 |   4|   0|    4|          0|
    |call_ret4_i_i_reg_761_0                 |   4|   0|    4|          0|
    |call_ret5_i_i_reg_766_0                 |   4|   0|    4|          0|
    |call_ret6_i_i_reg_771_0                 |   4|   0|    4|          0|
    |call_ret7_i_i_reg_776_0                 |   4|   0|    4|          0|
    |call_ret8_i_i_reg_781_0                 |   4|   0|    4|          0|
    |call_ret9_i_i_reg_786_0                 |   4|   0|    4|          0|
    |d_chunk_V_10_reg_731                    |   4|   0|    4|          0|
    |d_chunk_V_11_reg_736                    |   4|   0|    4|          0|
    |d_chunk_V_12_reg_741                    |   4|   0|    4|          0|
    |d_chunk_V_13_reg_746                    |   4|   0|    4|          0|
    |d_chunk_V_1_reg_686                     |   4|   0|    4|          0|
    |d_chunk_V_2_reg_691                     |   4|   0|    4|          0|
    |d_chunk_V_3_reg_696                     |   4|   0|    4|          0|
    |d_chunk_V_4_reg_701                     |   4|   0|    4|          0|
    |d_chunk_V_5_reg_706                     |   4|   0|    4|          0|
    |d_chunk_V_6_reg_711                     |   4|   0|    4|          0|
    |d_chunk_V_7_reg_716                     |   4|   0|    4|          0|
    |d_chunk_V_8_reg_721                     |   4|   0|    4|          0|
    |d_chunk_V_9_reg_726                     |   4|   0|    4|          0|
    |d_chunk_V_reg_681                       |   4|   0|    4|          0|
    |grp_lut_div3_chunk_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |new_exp_V_1_reg_583                     |  11|   0|   11|          0|
    |new_mant_V_1_reg_592                    |  52|   0|   52|          0|
    |p_Repl2_1_reg_645                       |  11|   0|   11|          0|
    |p_Repl2_2_reg_578                       |   1|   0|    1|          0|
    |p_cast_cast_reg_604                     |   1|   0|   11|         10|
    |r_V_15_reg_665                          |  52|   0|   52|          0|
    |r_V_16_reg_670                          |  56|   0|   56|          0|
    |reg_141                                 |   2|   0|    2|          0|
    |shift_V_1_reg_624                       |  11|   0|   11|          0|
    |shift_V_4_reg_634                       |  11|   0|   11|          0|
    |tmp_3_reg_610                           |   1|   0|    1|          0|
    |tmp_4_reg_618                           |   1|   0|    1|          0|
    |tmp_5_reg_640                           |   1|   0|    1|          0|
    |tmp_6_reg_629                           |   1|   0|    1|          0|
    |tmp_reg_599                             |   1|   0|    1|          0|
    |xf_V_7_reg_675                          |  56|   0|   56|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 413|   0|  423|         10|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div6 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div6 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

