

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Thu Dec 12 12:28:19 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.740|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  211|  40918|  211|  40918|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  205|  40912| 205 ~ 2557 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  182|   2492|   26 ~ 89  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   21|     84|           3|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    711|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    269|
|Register         |        -|      -|     551|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     551|    980|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |tmp_30_fu_348_p2            |     *    |      0|  0|  33|           5|           7|
    |tmp_s_fu_430_p2             |     *    |      0|  0|  33|           7|           7|
    |depth_1_fu_495_p2           |     +    |      0|  0|  15|           5|           1|
    |height_1_fu_545_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_522_p2         |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next1_fu_646_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next2_fu_651_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next3_fu_661_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next4_fu_615_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next5_fu_610_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next6_fu_656_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next_fu_641_p2   |     +    |      0|  0|  19|          14|          14|
    |o_count_7_fu_635_p2         |     +    |      0|  0|  23|          16|           1|
    |o_count_8_fu_587_p2         |     +    |      0|  0|  19|          14|           1|
    |o_count_9_fu_604_p2         |     +    |      0|  0|  19|          14|           1|
    |tmp1_fu_386_p2              |     +    |      0|  0|  14|          10|          10|
    |tmp2_fu_527_p2              |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_412_p2              |     +    |      0|  0|  14|           3|          10|
    |tmp_31_fu_358_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_32_fu_381_p2            |     +    |      0|  0|  15|           1|           5|
    |tmp_33_fu_451_p2            |     +    |      0|  0|  14|          10|          10|
    |tmp_34_fu_391_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_36_fu_401_p2            |     +    |      0|  0|  15|           3|           6|
    |tmp_39_fu_532_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_3_fu_477_p2             |     +    |      0|  0|  14|          10|          10|
    |tmp_41_fu_516_p2            |     +    |      0|  0|  23|          16|           1|
    |tmp_42_fu_556_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_43_fu_551_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_45_fu_577_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_48_fu_571_p2            |     +    |      0|  0|  19|          14|           1|
    |tmp_6_fu_367_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_371_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_8_fu_407_p2             |     +    |      0|  0|  15|           1|           5|
    |tmp_9_fu_469_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_fu_331_p2               |     +    |      0|  0|  15|           2|           5|
    |exitcond1_fu_490_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond2_fu_505_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_593_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond7_fu_540_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond8_fu_624_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_560_p2          |   icmp   |      0|  0|  13|          14|          14|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 711|         379|         328|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         16|    1|         16|
    |depth_reg_211        |   9|          2|    5|         10|
    |height_reg_276       |   9|          2|    5|         10|
    |i_count_1_reg_265    |   9|          2|   14|         28|
    |i_count_2_reg_298    |   9|          2|   14|         28|
    |i_count_reg_199      |   9|          2|   14|         28|
    |indvars_iv1_reg_157  |   9|          2|   14|         28|
    |indvars_iv2_reg_177  |   9|          2|   14|         28|
    |indvars_iv3_reg_232  |   9|          2|   14|         28|
    |indvars_iv4_reg_147  |   9|          2|    5|         10|
    |indvars_iv9_reg_137  |   9|          2|    5|         10|
    |indvars_iv_reg_167   |   9|          2|   14|         28|
    |o_count_1_reg_222    |   9|          2|   16|         32|
    |o_count_2_reg_254    |   9|          2|   14|         28|
    |o_count_3_reg_287    |   9|          2|   14|         28|
    |o_count_4_reg_308    |   9|          2|   14|         28|
    |o_count_5_reg_318    |   9|          2|   16|         32|
    |o_count_6_reg_243    |   9|          2|   14|         28|
    |o_count_reg_187      |   9|          2|   16|         32|
    |output_r_address0    |  27|          5|   14|         70|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 269|         60|  253|        578|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  15|   0|   15|          0|
    |depth_1_reg_842             |   5|   0|    5|          0|
    |depth_reg_211               |   5|   0|    5|          0|
    |height_1_reg_874            |   5|   0|    5|          0|
    |height_reg_276              |   5|   0|    5|          0|
    |i_count_1_reg_265           |  14|   0|   14|          0|
    |i_count_2_reg_298           |  14|   0|   14|          0|
    |i_count_3_reg_855           |  14|   0|   14|          0|
    |i_count_reg_199             |  14|   0|   14|          0|
    |indvars_iv1_reg_157         |  14|   0|   14|          0|
    |indvars_iv2_reg_177         |  14|   0|   14|          0|
    |indvars_iv3_reg_232         |  14|   0|   14|          0|
    |indvars_iv4_reg_147         |   5|   0|    5|          0|
    |indvars_iv9_reg_137         |   5|   0|    5|          0|
    |indvars_iv_reg_167          |  14|   0|   14|          0|
    |input_height_cast3_reg_691  |   7|   0|    7|          0|
    |input_load_reg_907          |  16|   0|   16|          0|
    |input_width_cast2_reg_777   |   7|   0|   14|          7|
    |o_count_1_reg_222           |  16|   0|   16|          0|
    |o_count_2_reg_254           |  14|   0|   14|          0|
    |o_count_3_reg_287           |  14|   0|   14|          0|
    |o_count_4_reg_308           |  14|   0|   14|          0|
    |o_count_5_reg_318           |  16|   0|   16|          0|
    |o_count_6_reg_243           |  14|   0|   14|          0|
    |o_count_reg_187             |  16|   0|   16|          0|
    |p_cast_reg_834              |  10|   0|   14|          4|
    |tmp1_reg_740                |  10|   0|   10|          0|
    |tmp2_reg_860                |  16|   0|   16|          0|
    |tmp3_reg_765                |  10|   0|   10|          0|
    |tmp_28_reg_673              |   5|   0|    5|          0|
    |tmp_29_reg_701              |  10|   0|   10|          0|
    |tmp_30_reg_696              |  12|   0|   12|          0|
    |tmp_31_reg_707              |   5|   0|    5|          0|
    |tmp_32_reg_733              |   5|   0|    5|          0|
    |tmp_34_reg_745              |   6|   0|    6|          0|
    |tmp_35_reg_750              |   5|   0|    6|          1|
    |tmp_36_reg_755              |   5|   0|    6|          1|
    |tmp_37_reg_717              |   5|   0|    5|          0|
    |tmp_38_reg_829              |   6|   0|    6|          0|
    |tmp_39_cast1_reg_787        |  12|   0|   16|          4|
    |tmp_39_reg_865              |  16|   0|   16|          0|
    |tmp_40_cast9_reg_792        |   5|   0|   16|         11|
    |tmp_41_cast6_reg_802        |   5|   0|   16|         11|
    |tmp_42_reg_884              |  16|   0|   16|          0|
    |tmp_43_cast_reg_807         |  10|   0|   14|          4|
    |tmp_43_reg_879              |  14|   0|   14|          0|
    |tmp_45_reg_902              |  14|   0|   14|          0|
    |tmp_48_reg_897              |  14|   0|   14|          0|
    |tmp_6_reg_722               |   5|   0|    5|          0|
    |tmp_7_reg_728               |   5|   0|    5|          0|
    |tmp_8_reg_760               |   5|   0|    5|          0|
    |tmp_9_reg_823               |   5|   0|    5|          0|
    |tmp_cast_reg_770            |   5|   0|   14|          9|
    |tmp_reg_680                 |   5|   0|    5|          0|
    |tmp_s_reg_782               |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 551|   0|  603|         52|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond1)
8 --> 
	9  / (exitcond2)
	8  / (!exitcond2)
9 --> 
	10  / true
10 --> 
	11  / (!exitcond7)
	15  / (exitcond7)
11 --> 
	12  / (!exitcond)
	14  / (exitcond)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	14  / (!exitcond5)
	10  / (exitcond5)
15 --> 
	15  / (!exitcond8)
	7  / (exitcond8)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 16 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i6 %input_width_read to i5" [layers_c/padding2d.cpp:13]   --->   Operation 17 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%tmp = add i5 2, %tmp_28" [layers_c/padding2d.cpp:13]   --->   Operation 18 'add' 'tmp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)"   --->   Operation 19 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_height_cast3 = sext i6 %input_height_read to i7"   --->   Operation 20 'sext' 'input_height_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_cast_cast = zext i5 %tmp to i12" [layers_c/padding2d.cpp:13]   --->   Operation 21 'zext' 'tmp_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%input_height_cast1 = zext i7 %input_height_cast3 to i12" [layers_c/padding2d.cpp:13]   --->   Operation 22 'zext' 'input_height_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.74ns)   --->   "%tmp_30 = mul i12 %tmp_cast_cast, %input_height_cast1" [layers_c/padding2d.cpp:13]   --->   Operation 23 'mul' 'tmp_30' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i12 %tmp_30 to i10" [layers_c/padding2d.cpp:13]   --->   Operation 24 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.78ns)   --->   "%tmp_31 = add i5 3, %tmp_28" [layers_c/padding2d.cpp:13]   --->   Operation 25 'add' 'tmp_31' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i12 %tmp_30 to i5" [layers_c/padding2d.cpp:13]   --->   Operation 26 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%tmp_6 = add i5 %tmp_37, %tmp_31" [layers_c/padding2d.cpp:13]   --->   Operation 27 'add' 'tmp_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 28 [1/1] (1.78ns)   --->   "%tmp_7 = add i5 %tmp_28, %tmp_6" [layers_c/padding2d.cpp:13]   --->   Operation 28 'add' 'tmp_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_40_cast8 = zext i5 %tmp_31 to i6" [layers_c/padding2d.cpp:13]   --->   Operation 29 'zext' 'tmp_40_cast8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_40_cast7 = zext i5 %tmp_31 to i10" [layers_c/padding2d.cpp:13]   --->   Operation 30 'zext' 'tmp_40_cast7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.78ns)   --->   "%tmp_32 = add i5 1, %tmp_28" [layers_c/padding2d.cpp:13]   --->   Operation 31 'add' 'tmp_32' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (1.73ns)   --->   "%tmp1 = add i10 %tmp_40_cast7, %tmp_29" [layers_c/padding2d.cpp:13]   --->   Operation 32 'add' 'tmp1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (1.82ns)   --->   "%tmp_34 = add i6 %tmp_40_cast8, %input_width_read" [layers_c/padding2d.cpp:13]   --->   Operation 33 'add' 'tmp_34' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_35 = shl i6 %input_width_read, 1" [layers_c/padding2d.cpp:13]   --->   Operation 34 'shl' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.82ns)   --->   "%tmp_36 = add i6 5, %tmp_35" [layers_c/padding2d.cpp:13]   --->   Operation 35 'add' 'tmp_36' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 1, %tmp_7" [layers_c/padding2d.cpp:13]   --->   Operation 36 'add' 'tmp_8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (1.73ns)   --->   "%tmp3 = add i10 4, %tmp_29" [layers_c/padding2d.cpp:13]   --->   Operation 37 'add' 'tmp3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%input_depth_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_depth)"   --->   Operation 38 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 39 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [layers_c/padding2d.cpp:8]   --->   Operation 40 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [layers_c/padding2d.cpp:9]   --->   Operation 41 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp to i14" [layers_c/padding2d.cpp:13]   --->   Operation 42 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%input_width_cast2 = zext i7 %input_width_cast to i14" [layers_c/padding2d.cpp:13]   --->   Operation 43 'zext' 'input_width_cast2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%input_height_cast = zext i7 %input_height_cast3 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 44 'zext' 'input_height_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (3.74ns)   --->   "%tmp_s = mul i14 %input_width_cast2, %input_height_cast" [layers_c/padding2d.cpp:13]   --->   Operation 45 'mul' 'tmp_s' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_39_cast1 = zext i12 %tmp_30 to i16" [layers_c/padding2d.cpp:13]   --->   Operation 46 'zext' 'tmp_39_cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_40_cast9 = zext i5 %tmp_31 to i16" [layers_c/padding2d.cpp:13]   --->   Operation 47 'zext' 'tmp_40_cast9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i5 %tmp_31 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 48 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_41_cast6 = zext i5 %tmp_32 to i16" [layers_c/padding2d.cpp:13]   --->   Operation 49 'zext' 'tmp_41_cast6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i5 %tmp_32 to i10" [layers_c/padding2d.cpp:13]   --->   Operation 50 'zext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.73ns)   --->   "%tmp_33 = add i10 %tmp1, %tmp_41_cast" [layers_c/padding2d.cpp:13]   --->   Operation 51 'add' 'tmp_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i10 %tmp_33 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 52 'zext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i6 %tmp_34 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 53 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i6 %tmp_35 to i10" [layers_c/padding2d.cpp:13]   --->   Operation 54 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i6 %tmp_36 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 55 'zext' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %tmp_6, %tmp_32" [layers_c/padding2d.cpp:13]   --->   Operation 56 'add' 'tmp_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i7 %input_depth_read to i6" [layers_c/padding2d.cpp:13]   --->   Operation 57 'trunc' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.73ns)   --->   "%tmp_3 = add i10 %tmp_48_cast, %tmp3" [layers_c/padding2d.cpp:13]   --->   Operation 58 'add' 'tmp_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp_3 to i14" [layers_c/padding2d.cpp:13]   --->   Operation 59 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.76ns)   --->   "br label %1" [layers_c/padding2d.cpp:13]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 1.78>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%indvars_iv9 = phi i5 [ %indvars_iv_next3, %15 ], [ %tmp_31, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 61 'phi' 'indvars_iv9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%indvars_iv4 = phi i5 [ %indvars_iv_next6, %15 ], [ %tmp_8, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 62 'phi' 'indvars_iv4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i14 [ %indvars_iv_next2, %15 ], [ %tmp_49_cast, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 63 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv = phi i14 [ %indvars_iv_next1, %15 ], [ %tmp_44_cast, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 64 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i14 [ %indvars_iv_next, %15 ], [ %tmp_40_cast, %0 ]" [layers_c/padding2d.cpp:13]   --->   Operation 65 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%o_count = phi i16 [ %tmp_42, %15 ], [ 0, %0 ]" [layers_c/padding2d.cpp:18]   --->   Operation 66 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%i_count = phi i14 [ %i_count_3, %15 ], [ 0, %0 ]"   --->   Operation 67 'phi' 'i_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%depth = phi i5 [ %depth_1, %15 ], [ 0, %0 ]"   --->   Operation 68 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%depth_cast = zext i5 %depth to i6" [layers_c/padding2d.cpp:13]   --->   Operation 69 'zext' 'depth_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %depth_cast, %tmp_38" [layers_c/padding2d.cpp:13]   --->   Operation 70 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 71 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.78ns)   --->   "%depth_1 = add i5 %depth, 1" [layers_c/padding2d.cpp:13]   --->   Operation 72 'add' 'depth_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %16, label %.preheader.preheader" [layers_c/padding2d.cpp:13]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 74 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 75 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %tmp_41, %2 ], [ %o_count, %.preheader.preheader ]" [layers_c/padding2d.cpp:18]   --->   Operation 76 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 31, i64 0)"   --->   Operation 77 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i16 %o_count_1 to i5" [layers_c/padding2d.cpp:15]   --->   Operation 78 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %tmp_50, %indvars_iv9" [layers_c/padding2d.cpp:15]   --->   Operation 79 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [layers_c/padding2d.cpp:15]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_40 = zext i16 %o_count_1 to i64" [layers_c/padding2d.cpp:17]   --->   Operation 81 'zext' 'tmp_40' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_40" [layers_c/padding2d.cpp:17]   --->   Operation 82 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.68ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:17]   --->   Operation 83 'store' <Predicate = (!exitcond2)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 84 [1/1] (2.07ns)   --->   "%tmp_41 = add i16 %o_count_1, 1" [layers_c/padding2d.cpp:18]   --->   Operation 84 'add' 'tmp_41' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:15]   --->   Operation 85 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.81ns)   --->   "%i_count_3 = add i14 %tmp_s, %i_count" [layers_c/padding2d.cpp:26]   --->   Operation 86 'add' 'i_count_3' <Predicate = (exitcond2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (2.07ns)   --->   "%tmp2 = add i16 %tmp_40_cast9, %o_count" [layers_c/padding2d.cpp:21]   --->   Operation 87 'add' 'tmp2' <Predicate = (exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 88 [1/1] (2.07ns)   --->   "%tmp_39 = add i16 %tmp2, %tmp_39_cast1" [layers_c/padding2d.cpp:21]   --->   Operation 88 'add' 'tmp_39' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:21]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 2.07>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%indvars_iv3 = phi i14 [ %indvars_iv_next4, %11 ], [ %indvars_iv1, %3 ]" [layers_c/padding2d.cpp:21]   --->   Operation 90 'phi' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%o_count_6 = phi i14 [ %indvars_iv_next5, %11 ], [ %indvars_iv, %3 ]" [layers_c/padding2d.cpp:21]   --->   Operation 91 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%o_count_2 = phi i14 [ %tmp_45, %11 ], [ %indvars_iv2, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 92 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%i_count_1 = phi i14 [ %tmp_43, %11 ], [ %i_count, %3 ]" [layers_c/padding2d.cpp:26]   --->   Operation 93 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%height = phi i5 [ %height_1, %11 ], [ 0, %3 ]"   --->   Operation 94 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%height_cast = zext i5 %height to i6" [layers_c/padding2d.cpp:18]   --->   Operation 95 'zext' 'height_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.42ns)   --->   "%exitcond7 = icmp eq i6 %height_cast, %input_height_read" [layers_c/padding2d.cpp:21]   --->   Operation 96 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 97 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.78ns)   --->   "%height_1 = add i5 %height, 1" [layers_c/padding2d.cpp:21]   --->   Operation 98 'add' 'height_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %12, label %5" [layers_c/padding2d.cpp:21]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.81ns)   --->   "%tmp_43 = add i14 %input_width_cast2, %i_count_1" [layers_c/padding2d.cpp:26]   --->   Operation 100 'add' 'tmp_43' <Predicate = (!exitcond7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (1.76ns)   --->   "br label %6" [layers_c/padding2d.cpp:23]   --->   Operation 101 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_10 : Operation 102 [1/1] (2.07ns)   --->   "%tmp_42 = add i16 %tmp_39, %tmp_41_cast6" [layers_c/padding2d.cpp:18]   --->   Operation 102 'add' 'tmp_42' <Predicate = (exitcond7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (1.76ns)   --->   "br label %13" [layers_c/padding2d.cpp:37]   --->   Operation 103 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.20>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%o_count_3 = phi i14 [ %o_count_2, %5 ], [ %o_count_8, %7 ]"   --->   Operation 104 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%i_count_2 = phi i14 [ %i_count_1, %5 ], [ %tmp_48, %7 ]" [layers_c/padding2d.cpp:26]   --->   Operation 105 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (2.20ns)   --->   "%exitcond = icmp eq i14 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:23]   --->   Operation 106 'icmp' 'exitcond' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 28, i64 0)"   --->   Operation 107 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [layers_c/padding2d.cpp:23]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_46 = zext i14 %i_count_2 to i64" [layers_c/padding2d.cpp:25]   --->   Operation 109 'zext' 'tmp_46' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_46" [layers_c/padding2d.cpp:25]   --->   Operation 110 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:25]   --->   Operation 111 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 112 [1/1] (1.81ns)   --->   "%tmp_48 = add i14 %i_count_2, 1" [layers_c/padding2d.cpp:26]   --->   Operation 112 'add' 'tmp_48' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (1.81ns)   --->   "%tmp_45 = add i14 %tmp_cast, %o_count_2" [layers_c/padding2d.cpp:18]   --->   Operation 113 'add' 'tmp_45' <Predicate = (exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (1.76ns)   --->   "br label %9" [layers_c/padding2d.cpp:30]   --->   Operation 114 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 115 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:25]   --->   Operation 115 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 13 <SV = 12> <Delay = 1.81>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_47 = zext i14 %o_count_3 to i64" [layers_c/padding2d.cpp:25]   --->   Operation 116 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_47" [layers_c/padding2d.cpp:25]   --->   Operation 117 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (1.68ns)   --->   "store i16 %input_load, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:25]   --->   Operation 118 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 119 [1/1] (1.81ns)   --->   "%o_count_8 = add i14 %o_count_3, 1" [layers_c/padding2d.cpp:27]   --->   Operation 119 'add' 'o_count_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "br label %6" [layers_c/padding2d.cpp:23]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.20>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%o_count_4 = phi i14 [ %o_count_6, %8 ], [ %o_count_9, %10 ]"   --->   Operation 121 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (2.20ns)   --->   "%exitcond5 = icmp eq i14 %o_count_4, %indvars_iv3" [layers_c/padding2d.cpp:30]   --->   Operation 122 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 123 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %11, label %10" [layers_c/padding2d.cpp:30]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_49 = zext i14 %o_count_4 to i64" [layers_c/padding2d.cpp:32]   --->   Operation 125 'zext' 'tmp_49' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_49" [layers_c/padding2d.cpp:32]   --->   Operation 126 'getelementptr' 'output_addr_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.68ns)   --->   "store i16 0, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:32]   --->   Operation 127 'store' <Predicate = (!exitcond5)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 128 [1/1] (1.81ns)   --->   "%o_count_9 = add i14 %o_count_4, 1" [layers_c/padding2d.cpp:33]   --->   Operation 128 'add' 'o_count_9' <Predicate = (!exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "br label %9" [layers_c/padding2d.cpp:30]   --->   Operation 129 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (1.81ns)   --->   "%indvars_iv_next5 = add i14 %tmp_cast, %o_count_6" [layers_c/padding2d.cpp:21]   --->   Operation 130 'add' 'indvars_iv_next5' <Predicate = (exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (1.81ns)   --->   "%indvars_iv_next4 = add i14 %tmp_cast, %indvars_iv3" [layers_c/padding2d.cpp:21]   --->   Operation 131 'add' 'indvars_iv_next4' <Predicate = (exitcond5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:21]   --->   Operation 132 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 2.07>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %tmp_39, %12 ], [ %o_count_7, %14 ]"   --->   Operation 133 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 29, i64 0)"   --->   Operation 134 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i16 %o_count_5 to i5" [layers_c/padding2d.cpp:37]   --->   Operation 135 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.36ns)   --->   "%exitcond8 = icmp eq i5 %tmp_51, %indvars_iv4" [layers_c/padding2d.cpp:37]   --->   Operation 136 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %15, label %14" [layers_c/padding2d.cpp:37]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_44 = zext i16 %o_count_5 to i64" [layers_c/padding2d.cpp:39]   --->   Operation 138 'zext' 'tmp_44' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_44" [layers_c/padding2d.cpp:39]   --->   Operation 139 'getelementptr' 'output_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (1.68ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:39]   --->   Operation 140 'store' <Predicate = (!exitcond8)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_15 : Operation 141 [1/1] (2.07ns)   --->   "%o_count_7 = add i16 %o_count_5, 1" [layers_c/padding2d.cpp:40]   --->   Operation 141 'add' 'o_count_7' <Predicate = (!exitcond8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "br label %13" [layers_c/padding2d.cpp:37]   --->   Operation 142 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (1.81ns)   --->   "%indvars_iv_next = add i14 %tmp_43_cast, %indvars_iv2" [layers_c/padding2d.cpp:13]   --->   Operation 143 'add' 'indvars_iv_next' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (1.81ns)   --->   "%indvars_iv_next1 = add i14 %tmp_43_cast, %indvars_iv" [layers_c/padding2d.cpp:13]   --->   Operation 144 'add' 'indvars_iv_next1' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (1.81ns)   --->   "%indvars_iv_next2 = add i14 %indvars_iv1, %p_cast" [layers_c/padding2d.cpp:13]   --->   Operation 145 'add' 'indvars_iv_next2' <Predicate = (exitcond8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (1.78ns)   --->   "%indvars_iv_next6 = add i5 %tmp_9, %indvars_iv4" [layers_c/padding2d.cpp:13]   --->   Operation 146 'add' 'indvars_iv_next6' <Predicate = (exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (1.78ns)   --->   "%indvars_iv_next3 = add i5 %tmp_9, %indvars_iv9" [layers_c/padding2d.cpp:13]   --->   Operation 147 'add' 'indvars_iv_next3' <Predicate = (exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [layers_c/padding2d.cpp:13]   --->   Operation 148 'br' <Predicate = (exitcond8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_width_read   (read             ) [ 0011111000000000]
tmp_28             (trunc            ) [ 0011110000000000]
tmp                (add              ) [ 0011111000000000]
input_height_read  (read             ) [ 0001111111111111]
input_height_cast3 (sext             ) [ 0001111000000000]
tmp_cast_cast      (zext             ) [ 0000000000000000]
input_height_cast1 (zext             ) [ 0000000000000000]
tmp_30             (mul              ) [ 0001111000000000]
tmp_29             (trunc            ) [ 0001110000000000]
tmp_31             (add              ) [ 0001111111111111]
tmp_37             (trunc            ) [ 0001000000000000]
tmp_6              (add              ) [ 0000111000000000]
tmp_7              (add              ) [ 0000010000000000]
tmp_40_cast8       (zext             ) [ 0000000000000000]
tmp_40_cast7       (zext             ) [ 0000000000000000]
tmp_32             (add              ) [ 0000001000000000]
tmp1               (add              ) [ 0000001000000000]
tmp_34             (add              ) [ 0000001000000000]
tmp_35             (shl              ) [ 0000001000000000]
tmp_36             (add              ) [ 0000001000000000]
tmp_8              (add              ) [ 0000001111111111]
tmp3               (add              ) [ 0000001000000000]
input_depth_read   (read             ) [ 0000000000000000]
input_width_cast   (sext             ) [ 0000000000000000]
StgValue_40        (specresourcelimit) [ 0000000000000000]
StgValue_41        (specresourcelimit) [ 0000000000000000]
tmp_cast           (zext             ) [ 0000000111111111]
input_width_cast2  (zext             ) [ 0000000111111111]
input_height_cast  (zext             ) [ 0000000000000000]
tmp_s              (mul              ) [ 0000000111111111]
tmp_39_cast1       (zext             ) [ 0000000111111111]
tmp_40_cast9       (zext             ) [ 0000000111111111]
tmp_40_cast        (zext             ) [ 0000001111111111]
tmp_41_cast6       (zext             ) [ 0000000111111111]
tmp_41_cast        (zext             ) [ 0000000000000000]
tmp_33             (add              ) [ 0000000000000000]
tmp_43_cast        (zext             ) [ 0000000111111111]
tmp_44_cast        (zext             ) [ 0000001111111111]
tmp_48_cast        (zext             ) [ 0000000000000000]
tmp_49_cast        (zext             ) [ 0000001111111111]
tmp_9              (add              ) [ 0000000111111111]
tmp_38             (trunc            ) [ 0000000111111111]
tmp_3              (add              ) [ 0000000000000000]
p_cast             (zext             ) [ 0000000111111111]
StgValue_60        (br               ) [ 0000001111111111]
indvars_iv9        (phi              ) [ 0000000111111111]
indvars_iv4        (phi              ) [ 0000000111111111]
indvars_iv1        (phi              ) [ 0000000111111111]
indvars_iv         (phi              ) [ 0000000111111111]
indvars_iv2        (phi              ) [ 0000000111111111]
o_count            (phi              ) [ 0000000110000000]
i_count            (phi              ) [ 0000000111111110]
depth              (phi              ) [ 0000000100000000]
depth_cast         (zext             ) [ 0000000000000000]
exitcond1          (icmp             ) [ 0000000111111111]
empty              (speclooptripcount) [ 0000000000000000]
depth_1            (add              ) [ 0000001111111111]
StgValue_73        (br               ) [ 0000000000000000]
StgValue_74        (br               ) [ 0000000111111111]
StgValue_75        (ret              ) [ 0000000000000000]
o_count_1          (phi              ) [ 0000000010000000]
empty_25           (speclooptripcount) [ 0000000000000000]
tmp_50             (trunc            ) [ 0000000000000000]
exitcond2          (icmp             ) [ 0000000111111111]
StgValue_80        (br               ) [ 0000000000000000]
tmp_40             (zext             ) [ 0000000000000000]
output_addr        (getelementptr    ) [ 0000000000000000]
StgValue_83        (store            ) [ 0000000000000000]
tmp_41             (add              ) [ 0000000111111111]
StgValue_85        (br               ) [ 0000000111111111]
i_count_3          (add              ) [ 0000001101111111]
tmp2               (add              ) [ 0000000001000000]
tmp_39             (add              ) [ 0000000000111111]
StgValue_89        (br               ) [ 0000000111111111]
indvars_iv3        (phi              ) [ 0000000000111110]
o_count_6          (phi              ) [ 0000000000111110]
o_count_2          (phi              ) [ 0000000000111100]
i_count_1          (phi              ) [ 0000000000111100]
height             (phi              ) [ 0000000000100000]
height_cast        (zext             ) [ 0000000000000000]
exitcond7          (icmp             ) [ 0000000111111111]
empty_26           (speclooptripcount) [ 0000000000000000]
height_1           (add              ) [ 0000000111111111]
StgValue_99        (br               ) [ 0000000000000000]
tmp_43             (add              ) [ 0000000111111111]
StgValue_101       (br               ) [ 0000000111111111]
tmp_42             (add              ) [ 0000001100000001]
StgValue_103       (br               ) [ 0000000111111111]
o_count_3          (phi              ) [ 0000000000011100]
i_count_2          (phi              ) [ 0000000000010000]
exitcond           (icmp             ) [ 0000000111111111]
empty_27           (speclooptripcount) [ 0000000000000000]
StgValue_108       (br               ) [ 0000000000000000]
tmp_46             (zext             ) [ 0000000000000000]
input_addr         (getelementptr    ) [ 0000000000001000]
tmp_48             (add              ) [ 0000000111111111]
tmp_45             (add              ) [ 0000000111100011]
StgValue_114       (br               ) [ 0000000111111111]
input_load         (load             ) [ 0000000000000100]
tmp_47             (zext             ) [ 0000000000000000]
output_addr_2      (getelementptr    ) [ 0000000000000000]
StgValue_118       (store            ) [ 0000000000000000]
o_count_8          (add              ) [ 0000000111111111]
StgValue_120       (br               ) [ 0000000111111111]
o_count_4          (phi              ) [ 0000000000000010]
exitcond5          (icmp             ) [ 0000000111111111]
empty_28           (speclooptripcount) [ 0000000000000000]
StgValue_124       (br               ) [ 0000000000000000]
tmp_49             (zext             ) [ 0000000000000000]
output_addr_3      (getelementptr    ) [ 0000000000000000]
StgValue_127       (store            ) [ 0000000000000000]
o_count_9          (add              ) [ 0000000111111111]
StgValue_129       (br               ) [ 0000000111111111]
indvars_iv_next5   (add              ) [ 0000000111111111]
indvars_iv_next4   (add              ) [ 0000000111111111]
StgValue_132       (br               ) [ 0000000111111111]
o_count_5          (phi              ) [ 0000000000000001]
empty_29           (speclooptripcount) [ 0000000000000000]
tmp_51             (trunc            ) [ 0000000000000000]
exitcond8          (icmp             ) [ 0000000111111111]
StgValue_137       (br               ) [ 0000000000000000]
tmp_44             (zext             ) [ 0000000000000000]
output_addr_1      (getelementptr    ) [ 0000000000000000]
StgValue_140       (store            ) [ 0000000000000000]
o_count_7          (add              ) [ 0000000111111111]
StgValue_142       (br               ) [ 0000000111111111]
indvars_iv_next    (add              ) [ 0000001111111111]
indvars_iv_next1   (add              ) [ 0000001111111111]
indvars_iv_next2   (add              ) [ 0000001111111111]
indvars_iv_next6   (add              ) [ 0000001111111111]
indvars_iv_next3   (add              ) [ 0000001111111111]
StgValue_148       (br               ) [ 0000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="input_width_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_height_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_depth_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/8 StgValue_118/13 StgValue_127/14 StgValue_140/15 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/11 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="output_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/13 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/14 "/>
</bind>
</comp>

<comp id="129" class="1004" name="output_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="0"/>
<pin id="133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/15 "/>
</bind>
</comp>

<comp id="137" class="1005" name="indvars_iv9_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv9 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvars_iv9_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="5" slack="5"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv9/7 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvars_iv4_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="4"/>
<pin id="149" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="indvars_iv4 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvars_iv4_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="5" slack="2"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv4/7 "/>
</bind>
</comp>

<comp id="157" class="1005" name="indvars_iv1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="3"/>
<pin id="159" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv1 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvars_iv1_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="14" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="6" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv1/7 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvars_iv_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="3"/>
<pin id="169" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvars_iv_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="6" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/7 "/>
</bind>
</comp>

<comp id="177" class="1005" name="indvars_iv2_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="3"/>
<pin id="179" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvars_iv2_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="5" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="o_count_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="o_count_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/7 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_count_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="1"/>
<pin id="201" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_count_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="14" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count/7 "/>
</bind>
</comp>

<comp id="211" class="1005" name="depth_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="depth_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="o_count_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="o_count_1_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="16" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/8 "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvars_iv3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="2"/>
<pin id="234" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv3 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvars_iv3_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="14" slack="3"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv3/10 "/>
</bind>
</comp>

<comp id="243" class="1005" name="o_count_6_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_6 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="o_count_6_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="14" slack="3"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_6/10 "/>
</bind>
</comp>

<comp id="254" class="1005" name="o_count_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="1"/>
<pin id="256" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="o_count_2_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="14" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="14" slack="3"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/10 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_count_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="1"/>
<pin id="267" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_count_1_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="14" slack="3"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/10 "/>
</bind>
</comp>

<comp id="276" class="1005" name="height_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="height_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/10 "/>
</bind>
</comp>

<comp id="287" class="1005" name="o_count_3_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="14" slack="2"/>
<pin id="289" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="o_count_3_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="14" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/11 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_count_2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="300" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_count_2_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="14" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/11 "/>
</bind>
</comp>

<comp id="308" class="1005" name="o_count_4_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="310" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="o_count_4_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="2"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="14" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/14 "/>
</bind>
</comp>

<comp id="318" class="1005" name="o_count_5_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="320" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="o_count_5_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="2"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="16" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/15 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_28_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="input_height_cast3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_height_cast3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_cast_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="1"/>
<pin id="343" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="input_height_cast1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_height_cast1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_30_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_29_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_31_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="1"/>
<pin id="361" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_37_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="0" index="1" bw="5" slack="1"/>
<pin id="370" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_7_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="3"/>
<pin id="373" dir="0" index="1" bw="5" slack="1"/>
<pin id="374" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_40_cast8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="3"/>
<pin id="377" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast8/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_40_cast7_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="3"/>
<pin id="380" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast7/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_32_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="4"/>
<pin id="384" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="10" slack="3"/>
<pin id="389" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_34_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="4"/>
<pin id="394" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_35_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="4"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_36_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_8_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="1"/>
<pin id="410" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="3"/>
<pin id="415" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="input_width_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="5"/>
<pin id="419" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="5"/>
<pin id="422" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="input_width_cast2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_width_cast2/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="input_height_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="4"/>
<pin id="429" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_height_cast/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_s_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="7" slack="0"/>
<pin id="433" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_39_cast1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="4"/>
<pin id="438" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast1/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_40_cast9_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="4"/>
<pin id="441" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast9/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_40_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="4"/>
<pin id="444" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_41_cast6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="1"/>
<pin id="447" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast6/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_41_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="1"/>
<pin id="450" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_33_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="1"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_43_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_44_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="1"/>
<pin id="462" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_48_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="1"/>
<pin id="465" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_49_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="1"/>
<pin id="468" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_9_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="3"/>
<pin id="471" dir="0" index="1" bw="5" slack="1"/>
<pin id="472" dir="1" index="2" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_38_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="10" slack="1"/>
<pin id="480" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="depth_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="depth_cast/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="exitcond1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="0" index="1" bw="6" slack="1"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="depth_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth_1/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_50_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="exitcond2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="5" slack="1"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_40_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_41_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="i_count_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="2"/>
<pin id="524" dir="0" index="1" bw="14" slack="1"/>
<pin id="525" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count_3/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="2"/>
<pin id="529" dir="0" index="1" bw="16" slack="1"/>
<pin id="530" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_39_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="0" index="1" bw="12" slack="3"/>
<pin id="535" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="height_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="height_cast/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="exitcond7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="0" index="1" bw="6" slack="8"/>
<pin id="543" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="height_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_43_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="4"/>
<pin id="553" dir="0" index="1" bw="14" slack="0"/>
<pin id="554" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_42_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="0" index="1" bw="5" slack="4"/>
<pin id="559" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="exitcond_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="0"/>
<pin id="562" dir="0" index="1" bw="14" slack="1"/>
<pin id="563" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_46_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_48_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/11 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_45_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="5"/>
<pin id="579" dir="0" index="1" bw="14" slack="1"/>
<pin id="580" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_47_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="2"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/13 "/>
</bind>
</comp>

<comp id="587" class="1004" name="o_count_8_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="2"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/13 "/>
</bind>
</comp>

<comp id="593" class="1004" name="exitcond5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="14" slack="0"/>
<pin id="595" dir="0" index="1" bw="14" slack="2"/>
<pin id="596" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/14 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_49_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/14 "/>
</bind>
</comp>

<comp id="604" class="1004" name="o_count_9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_9/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="indvars_iv_next5_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="6"/>
<pin id="612" dir="0" index="1" bw="14" slack="2"/>
<pin id="613" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next5/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="indvars_iv_next4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="6"/>
<pin id="617" dir="0" index="1" bw="14" slack="2"/>
<pin id="618" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next4/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_51_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/15 "/>
</bind>
</comp>

<comp id="624" class="1004" name="exitcond8_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="5" slack="4"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/15 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_44_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/15 "/>
</bind>
</comp>

<comp id="635" class="1004" name="o_count_7_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/15 "/>
</bind>
</comp>

<comp id="641" class="1004" name="indvars_iv_next_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="5"/>
<pin id="643" dir="0" index="1" bw="14" slack="4"/>
<pin id="644" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/15 "/>
</bind>
</comp>

<comp id="646" class="1004" name="indvars_iv_next1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="5"/>
<pin id="648" dir="0" index="1" bw="14" slack="4"/>
<pin id="649" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next1/15 "/>
</bind>
</comp>

<comp id="651" class="1004" name="indvars_iv_next2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="14" slack="4"/>
<pin id="653" dir="0" index="1" bw="10" slack="5"/>
<pin id="654" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/15 "/>
</bind>
</comp>

<comp id="656" class="1004" name="indvars_iv_next6_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="5"/>
<pin id="658" dir="0" index="1" bw="5" slack="4"/>
<pin id="659" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next6/15 "/>
</bind>
</comp>

<comp id="661" class="1004" name="indvars_iv_next3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="5"/>
<pin id="663" dir="0" index="1" bw="5" slack="4"/>
<pin id="664" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next3/15 "/>
</bind>
</comp>

<comp id="666" class="1005" name="input_width_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="4"/>
<pin id="668" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_28_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="1"/>
<pin id="675" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="1"/>
<pin id="682" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="686" class="1005" name="input_height_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="8"/>
<pin id="688" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="input_height_read "/>
</bind>
</comp>

<comp id="691" class="1005" name="input_height_cast3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="4"/>
<pin id="693" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="input_height_cast3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_30_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="4"/>
<pin id="698" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_29_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="3"/>
<pin id="703" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_31_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="1"/>
<pin id="709" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_37_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="1"/>
<pin id="719" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_6_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="1"/>
<pin id="724" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_7_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="1"/>
<pin id="730" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_32_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="1"/>
<pin id="735" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="1"/>
<pin id="742" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_34_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="6" slack="1"/>
<pin id="747" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_35_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="1"/>
<pin id="752" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_36_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="1"/>
<pin id="757" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_8_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="2"/>
<pin id="762" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp3_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="1"/>
<pin id="767" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_cast_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="14" slack="5"/>
<pin id="772" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="777" class="1005" name="input_width_cast2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="14" slack="4"/>
<pin id="779" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="input_width_cast2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_s_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="14" slack="2"/>
<pin id="784" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="787" class="1005" name="tmp_39_cast1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="3"/>
<pin id="789" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_39_cast1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_40_cast9_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="2"/>
<pin id="794" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_40_cast9 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_40_cast_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="14" slack="1"/>
<pin id="799" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_cast "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_41_cast6_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="4"/>
<pin id="804" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_41_cast6 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_43_cast_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="14" slack="5"/>
<pin id="809" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_43_cast "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_44_cast_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="14" slack="1"/>
<pin id="815" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44_cast "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_49_cast_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="14" slack="1"/>
<pin id="820" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49_cast "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_9_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="5"/>
<pin id="825" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_38_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="1"/>
<pin id="831" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="834" class="1005" name="p_cast_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="14" slack="5"/>
<pin id="836" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="842" class="1005" name="depth_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="depth_1 "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_41_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="855" class="1005" name="i_count_3_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="14" slack="1"/>
<pin id="857" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_count_3 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp2_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="1"/>
<pin id="862" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_39_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="1"/>
<pin id="867" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="874" class="1005" name="height_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="0"/>
<pin id="876" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_43_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="14" slack="0"/>
<pin id="881" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_42_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="892" class="1005" name="input_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="1"/>
<pin id="894" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_48_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="14" slack="0"/>
<pin id="899" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_45_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="14" slack="1"/>
<pin id="904" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="907" class="1005" name="input_load_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="912" class="1005" name="o_count_8_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="14" slack="1"/>
<pin id="914" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="920" class="1005" name="o_count_9_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="14" slack="0"/>
<pin id="922" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="o_count_9 "/>
</bind>
</comp>

<comp id="925" class="1005" name="indvars_iv_next5_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="14" slack="1"/>
<pin id="927" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next5 "/>
</bind>
</comp>

<comp id="930" class="1005" name="indvars_iv_next4_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="14" slack="1"/>
<pin id="932" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next4 "/>
</bind>
</comp>

<comp id="938" class="1005" name="o_count_7_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="0"/>
<pin id="940" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="943" class="1005" name="indvars_iv_next_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="14" slack="1"/>
<pin id="945" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="948" class="1005" name="indvars_iv_next1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="14" slack="1"/>
<pin id="950" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next1 "/>
</bind>
</comp>

<comp id="953" class="1005" name="indvars_iv_next2_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="14" slack="1"/>
<pin id="955" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="958" class="1005" name="indvars_iv_next6_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="5" slack="1"/>
<pin id="960" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next6 "/>
</bind>
</comp>

<comp id="963" class="1005" name="indvars_iv_next3_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="5" slack="1"/>
<pin id="965" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="146"><net_src comp="140" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="156"><net_src comp="150" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="166"><net_src comp="160" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="170" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="186"><net_src comp="180" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="231"><net_src comp="187" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="241"><net_src comp="157" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="252"><net_src comp="167" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="263"><net_src comp="177" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="274"><net_src comp="199" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="296"><net_src comp="254" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="307"><net_src comp="265" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="317"><net_src comp="243" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="330"><net_src comp="68" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="74" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="341" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="348" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="385"><net_src comp="16" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="378" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="375" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="16" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="22" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="476"><net_src comp="80" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="463" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="215" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="215" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="16" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="225" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="137" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="225" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="520"><net_src comp="225" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="199" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="187" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="280" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="280" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="16" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="268" pin="4"/><net_sink comp="551" pin=1"/></net>

<net id="564"><net_src comp="290" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="243" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="301" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="575"><net_src comp="301" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="60" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="254" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="287" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="591"><net_src comp="287" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="311" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="232" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="311" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="608"><net_src comp="311" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="60" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="243" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="232" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="321" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="147" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="321" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="639"><net_src comp="321" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="177" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="167" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="157" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="147" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="137" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="68" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="676"><net_src comp="327" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="683"><net_src comp="331" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="689"><net_src comp="74" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="694"><net_src comp="337" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="699"><net_src comp="348" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="704"><net_src comp="354" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="710"><net_src comp="358" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="716"><net_src comp="707" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="720"><net_src comp="363" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="725"><net_src comp="367" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="731"><net_src comp="371" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="736"><net_src comp="381" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="743"><net_src comp="386" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="748"><net_src comp="391" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="753"><net_src comp="396" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="758"><net_src comp="401" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="763"><net_src comp="407" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="768"><net_src comp="412" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="773"><net_src comp="420" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="780"><net_src comp="423" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="785"><net_src comp="430" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="790"><net_src comp="436" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="795"><net_src comp="439" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="800"><net_src comp="442" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="805"><net_src comp="445" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="810"><net_src comp="456" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="816"><net_src comp="460" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="821"><net_src comp="466" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="826"><net_src comp="469" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="832"><net_src comp="473" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="837"><net_src comp="482" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="845"><net_src comp="495" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="853"><net_src comp="516" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="858"><net_src comp="522" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="863"><net_src comp="527" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="868"><net_src comp="532" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="877"><net_src comp="545" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="882"><net_src comp="551" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="887"><net_src comp="556" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="895"><net_src comp="100" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="900"><net_src comp="571" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="905"><net_src comp="577" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="910"><net_src comp="107" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="915"><net_src comp="587" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="923"><net_src comp="604" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="928"><net_src comp="610" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="933"><net_src comp="615" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="941"><net_src comp="635" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="946"><net_src comp="641" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="951"><net_src comp="646" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="956"><net_src comp="651" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="961"><net_src comp="656" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="966"><net_src comp="661" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 13 14 15 }
 - Input state : 
	Port: padding2d_fix16 : input_depth | {6 }
	Port: padding2d_fix16 : input_height | {2 }
	Port: padding2d_fix16 : input_width | {1 }
	Port: padding2d_fix16 : input_r | {11 12 }
  - Chain level:
	State 1
		tmp : 1
	State 2
		input_height_cast1 : 1
		tmp_30 : 2
		tmp_29 : 3
		tmp_37 : 3
	State 3
	State 4
	State 5
		tmp1 : 1
		tmp_34 : 1
	State 6
		input_width_cast2 : 1
		tmp_s : 2
		tmp_33 : 1
		tmp_43_cast : 2
		tmp_3 : 1
		p_cast : 2
	State 7
		depth_cast : 1
		exitcond1 : 2
		depth_1 : 1
		StgValue_73 : 3
	State 8
		tmp_50 : 1
		exitcond2 : 2
		StgValue_80 : 3
		tmp_40 : 1
		output_addr : 2
		StgValue_83 : 3
		tmp_41 : 1
	State 9
	State 10
		height_cast : 1
		exitcond7 : 2
		height_1 : 1
		StgValue_99 : 3
		tmp_43 : 1
	State 11
		exitcond : 1
		StgValue_108 : 2
		tmp_46 : 1
		input_addr : 2
		input_load : 3
		tmp_48 : 1
	State 12
	State 13
		output_addr_2 : 1
		StgValue_118 : 2
	State 14
		exitcond5 : 1
		StgValue_124 : 2
		tmp_49 : 1
		output_addr_3 : 2
		StgValue_127 : 3
		o_count_9 : 1
	State 15
		tmp_51 : 1
		exitcond8 : 2
		StgValue_137 : 3
		tmp_44 : 1
		output_addr_1 : 2
		StgValue_140 : 3
		o_count_7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_331          |    0    |    0    |    15   |
|          |         tmp_31_fu_358        |    0    |    0    |    15   |
|          |         tmp_6_fu_367         |    0    |    0    |    15   |
|          |         tmp_7_fu_371         |    0    |    0    |    15   |
|          |         tmp_32_fu_381        |    0    |    0    |    15   |
|          |          tmp1_fu_386         |    0    |    0    |    14   |
|          |         tmp_34_fu_391        |    0    |    0    |    15   |
|          |         tmp_36_fu_401        |    0    |    0    |    15   |
|          |         tmp_8_fu_407         |    0    |    0    |    15   |
|          |          tmp3_fu_412         |    0    |    0    |    14   |
|          |         tmp_33_fu_451        |    0    |    0    |    14   |
|          |         tmp_9_fu_469         |    0    |    0    |    15   |
|          |         tmp_3_fu_477         |    0    |    0    |    14   |
|          |        depth_1_fu_495        |    0    |    0    |    15   |
|          |         tmp_41_fu_516        |    0    |    0    |    23   |
|          |       i_count_3_fu_522       |    0    |    0    |    19   |
|    add   |          tmp2_fu_527         |    0    |    0    |    23   |
|          |         tmp_39_fu_532        |    0    |    0    |    23   |
|          |        height_1_fu_545       |    0    |    0    |    15   |
|          |         tmp_43_fu_551        |    0    |    0    |    19   |
|          |         tmp_42_fu_556        |    0    |    0    |    23   |
|          |         tmp_48_fu_571        |    0    |    0    |    19   |
|          |         tmp_45_fu_577        |    0    |    0    |    19   |
|          |       o_count_8_fu_587       |    0    |    0    |    19   |
|          |       o_count_9_fu_604       |    0    |    0    |    19   |
|          |    indvars_iv_next5_fu_610   |    0    |    0    |    19   |
|          |    indvars_iv_next4_fu_615   |    0    |    0    |    19   |
|          |       o_count_7_fu_635       |    0    |    0    |    23   |
|          |    indvars_iv_next_fu_641    |    0    |    0    |    19   |
|          |    indvars_iv_next1_fu_646   |    0    |    0    |    19   |
|          |    indvars_iv_next2_fu_651   |    0    |    0    |    19   |
|          |    indvars_iv_next6_fu_656   |    0    |    0    |    15   |
|          |    indvars_iv_next3_fu_661   |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_490       |    0    |    0    |    11   |
|          |       exitcond2_fu_505       |    0    |    0    |    11   |
|   icmp   |       exitcond7_fu_540       |    0    |    0    |    11   |
|          |        exitcond_fu_560       |    0    |    0    |    13   |
|          |       exitcond5_fu_593       |    0    |    0    |    13   |
|          |       exitcond8_fu_624       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_30_fu_348        |    0    |    0    |    33   |
|          |         tmp_s_fu_430         |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|          |  input_width_read_read_fu_68 |    0    |    0    |    0    |
|   read   | input_height_read_read_fu_74 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_80 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_28_fu_327        |    0    |    0    |    0    |
|          |         tmp_29_fu_354        |    0    |    0    |    0    |
|   trunc  |         tmp_37_fu_363        |    0    |    0    |    0    |
|          |         tmp_38_fu_473        |    0    |    0    |    0    |
|          |         tmp_50_fu_501        |    0    |    0    |    0    |
|          |         tmp_51_fu_620        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |   input_height_cast3_fu_337  |    0    |    0    |    0    |
|          |    input_width_cast_fu_417   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_cast_cast_fu_341     |    0    |    0    |    0    |
|          |   input_height_cast1_fu_344  |    0    |    0    |    0    |
|          |      tmp_40_cast8_fu_375     |    0    |    0    |    0    |
|          |      tmp_40_cast7_fu_378     |    0    |    0    |    0    |
|          |        tmp_cast_fu_420       |    0    |    0    |    0    |
|          |   input_width_cast2_fu_423   |    0    |    0    |    0    |
|          |   input_height_cast_fu_427   |    0    |    0    |    0    |
|          |      tmp_39_cast1_fu_436     |    0    |    0    |    0    |
|          |      tmp_40_cast9_fu_439     |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_442      |    0    |    0    |    0    |
|          |      tmp_41_cast6_fu_445     |    0    |    0    |    0    |
|   zext   |      tmp_41_cast_fu_448      |    0    |    0    |    0    |
|          |      tmp_43_cast_fu_456      |    0    |    0    |    0    |
|          |      tmp_44_cast_fu_460      |    0    |    0    |    0    |
|          |      tmp_48_cast_fu_463      |    0    |    0    |    0    |
|          |      tmp_49_cast_fu_466      |    0    |    0    |    0    |
|          |         p_cast_fu_482        |    0    |    0    |    0    |
|          |       depth_cast_fu_486      |    0    |    0    |    0    |
|          |         tmp_40_fu_511        |    0    |    0    |    0    |
|          |      height_cast_fu_536      |    0    |    0    |    0    |
|          |         tmp_46_fu_566        |    0    |    0    |    0    |
|          |         tmp_47_fu_582        |    0    |    0    |    0    |
|          |         tmp_49_fu_599        |    0    |    0    |    0    |
|          |         tmp_44_fu_630        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_35_fu_396        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   711   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      depth_1_reg_842     |    5   |
|       depth_reg_211      |    5   |
|     height_1_reg_874     |    5   |
|      height_reg_276      |    5   |
|     i_count_1_reg_265    |   14   |
|     i_count_2_reg_298    |   14   |
|     i_count_3_reg_855    |   14   |
|      i_count_reg_199     |   14   |
|    indvars_iv1_reg_157   |   14   |
|    indvars_iv2_reg_177   |   14   |
|    indvars_iv3_reg_232   |   14   |
|    indvars_iv4_reg_147   |    5   |
|    indvars_iv9_reg_137   |    5   |
| indvars_iv_next1_reg_948 |   14   |
| indvars_iv_next2_reg_953 |   14   |
| indvars_iv_next3_reg_963 |    5   |
| indvars_iv_next4_reg_930 |   14   |
| indvars_iv_next5_reg_925 |   14   |
| indvars_iv_next6_reg_958 |    5   |
|  indvars_iv_next_reg_943 |   14   |
|    indvars_iv_reg_167    |   14   |
|    input_addr_reg_892    |   14   |
|input_height_cast3_reg_691|    7   |
| input_height_read_reg_686|    6   |
|    input_load_reg_907    |   16   |
| input_width_cast2_reg_777|   14   |
| input_width_read_reg_666 |    6   |
|     o_count_1_reg_222    |   16   |
|     o_count_2_reg_254    |   14   |
|     o_count_3_reg_287    |   14   |
|     o_count_4_reg_308    |   14   |
|     o_count_5_reg_318    |   16   |
|     o_count_6_reg_243    |   14   |
|     o_count_7_reg_938    |   16   |
|     o_count_8_reg_912    |   14   |
|     o_count_9_reg_920    |   14   |
|      o_count_reg_187     |   16   |
|      p_cast_reg_834      |   14   |
|       tmp1_reg_740       |   10   |
|       tmp2_reg_860       |   16   |
|       tmp3_reg_765       |   10   |
|      tmp_28_reg_673      |    5   |
|      tmp_29_reg_701      |   10   |
|      tmp_30_reg_696      |   12   |
|      tmp_31_reg_707      |    5   |
|      tmp_32_reg_733      |    5   |
|      tmp_34_reg_745      |    6   |
|      tmp_35_reg_750      |    6   |
|      tmp_36_reg_755      |    6   |
|      tmp_37_reg_717      |    5   |
|      tmp_38_reg_829      |    6   |
|   tmp_39_cast1_reg_787   |   16   |
|      tmp_39_reg_865      |   16   |
|   tmp_40_cast9_reg_792   |   16   |
|    tmp_40_cast_reg_797   |   14   |
|   tmp_41_cast6_reg_802   |   16   |
|      tmp_41_reg_850      |   16   |
|      tmp_42_reg_884      |   16   |
|    tmp_43_cast_reg_807   |   14   |
|      tmp_43_reg_879      |   14   |
|    tmp_44_cast_reg_813   |   14   |
|      tmp_45_reg_902      |   14   |
|      tmp_48_reg_897      |   14   |
|    tmp_49_cast_reg_818   |   14   |
|       tmp_6_reg_722      |    5   |
|       tmp_7_reg_728      |    5   |
|       tmp_8_reg_760      |    5   |
|       tmp_9_reg_823      |    5   |
|     tmp_cast_reg_770     |   14   |
|        tmp_reg_680       |    5   |
|       tmp_s_reg_782      |   14   |
+--------------------------+--------+
|           Total          |   796  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_93 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  14  |   28   ||    9    |
|  o_count_reg_187  |  p0  |   2  |  16  |   32   ||    9    |
|  i_count_reg_199  |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  8.9365 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   711  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   796  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   796  |   768  |
+-----------+--------+--------+--------+--------+
