/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  reg [9:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = !(celloutsig_1_12z ? celloutsig_1_11z : celloutsig_1_8z);
  assign celloutsig_0_16z = !(celloutsig_0_12z ? celloutsig_0_5z[4] : celloutsig_0_13z);
  assign celloutsig_0_2z = !(in_data[56] ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_36z = ~(celloutsig_0_18z | celloutsig_0_6z[8]);
  assign celloutsig_0_4z = ~(_00_ | celloutsig_0_2z);
  assign celloutsig_1_15z = ~(celloutsig_1_11z | celloutsig_1_14z);
  assign celloutsig_0_18z = ~(celloutsig_0_13z | celloutsig_0_17z);
  assign celloutsig_0_42z = ~celloutsig_0_5z[0];
  assign celloutsig_0_46z = ~celloutsig_0_36z;
  assign celloutsig_1_0z = ~in_data[112];
  assign celloutsig_1_2z = ~in_data[154];
  assign celloutsig_1_12z = ~celloutsig_1_8z;
  assign celloutsig_0_15z = ~celloutsig_0_5z[3];
  assign celloutsig_0_20z = ~celloutsig_0_6z[4];
  assign celloutsig_0_19z = ~((in_data[75] | celloutsig_0_15z) & celloutsig_0_15z);
  assign celloutsig_0_40z = celloutsig_0_20z | ~(celloutsig_0_25z[9]);
  assign celloutsig_1_8z = celloutsig_1_7z[1] | ~(in_data[142]);
  assign celloutsig_0_10z = celloutsig_0_0z | ~(celloutsig_0_4z);
  assign celloutsig_0_17z = celloutsig_0_10z | ~(celloutsig_0_13z);
  reg [3:0] _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 4'h0;
    else _21_ <= in_data[82:79];
  assign { _01_[4], _00_, celloutsig_0_9z, _01_[1] } = _21_;
  assign celloutsig_0_33z = celloutsig_0_25z[11:7] & { celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } & { in_data[147:146], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_17z = { in_data[133:128], celloutsig_1_3z } / { 1'h1, celloutsig_1_9z[1], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_6z = in_data[36:22] / { 1'h1, celloutsig_0_5z, _01_[4], _00_, celloutsig_0_9z, _01_[1] };
  assign celloutsig_0_11z = { in_data[64:56], celloutsig_0_4z } == in_data[61:52];
  assign celloutsig_0_1z = { in_data[51:34], celloutsig_0_0z, celloutsig_0_0z } == in_data[73:54];
  assign celloutsig_0_12z = { celloutsig_0_6z[11:4], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } == { celloutsig_0_6z[9:5], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_35z = { celloutsig_0_14z, celloutsig_0_19z, _01_[4], _00_, celloutsig_0_9z, _01_[1], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_19z } <= { celloutsig_0_23z[2:1], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[109:103] <= { in_data[186:181], celloutsig_1_0z };
  assign celloutsig_0_13z = { _01_[4], _00_, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z } <= { celloutsig_0_5z[1:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_5z[6:3], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z } <= { in_data[92], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z } <= celloutsig_0_6z[3:0];
  assign celloutsig_0_24z = { in_data[26:18], celloutsig_0_9z } <= { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_26z = { celloutsig_0_6z[13:5], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_24z } <= { celloutsig_0_6z[8:3], celloutsig_0_22z, _01_[4], _00_, celloutsig_0_9z, _01_[1], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_6z[5:3], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_19z } <= { celloutsig_0_25z[10:9], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[56:49] < in_data[48:41];
  assign celloutsig_0_45z = { celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_23z, celloutsig_0_2z } % { 1'h1, celloutsig_0_40z, celloutsig_0_33z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_3z[2], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[1:0] };
  assign celloutsig_1_9z = celloutsig_1_3z[5:2] % { 1'h1, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_17z[9:8], celloutsig_1_9z, celloutsig_1_14z } % { 1'h1, celloutsig_1_10z[6:1] };
  assign celloutsig_1_5z = { celloutsig_1_3z[5:4], celloutsig_1_0z } != { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_6z[11:3], _01_[4], _00_, celloutsig_0_9z, _01_[1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } != { celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_22z = { in_data[95:93], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_2z } != { celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_6z = celloutsig_1_3z[5] & celloutsig_1_1z;
  assign celloutsig_1_11z = celloutsig_1_8z & celloutsig_1_0z;
  assign celloutsig_1_14z = celloutsig_1_8z & in_data[117];
  assign celloutsig_0_7z = { in_data[82:79], celloutsig_0_0z } >> in_data[40:36];
  assign celloutsig_0_23z = { celloutsig_0_7z[2:1], celloutsig_0_10z } >> { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_1_10z = { in_data[144:143], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z } ~^ { in_data[178:164], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_25z = { celloutsig_0_6z[7:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z } ~^ { celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 10'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_5z = { in_data[29:22], celloutsig_0_1z, celloutsig_0_4z };
  assign { _01_[6:5], _01_[3:2], _01_[0] } = { celloutsig_0_12z, celloutsig_0_21z, _00_, celloutsig_0_9z, celloutsig_0_26z };
  assign { out_data[128], out_data[102:96], out_data[39:32], out_data[0] } = { in_data[154], celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
