"use strict";(self.webpackChunkdocs_riscv_org=self.webpackChunkdocs_riscv_org||[]).push([[7895],{8453:(e,t,n)=>{n.d(t,{R:()=>i,x:()=>s});var r=n(6540);const o={},c=r.createContext(o);function i(e){const t=r.useContext(c);return r.useMemo(function(){return"function"==typeof e?e(t):{...t,...e}},[t,e])}function s(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(o):e.components||o:i(e.components),r.createElement(c.Provider,{value:t},e.children)}},8976:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>a,contentTitle:()=>s,default:()=>d,frontMatter:()=>i,metadata:()=>r,toc:()=>u});const r=JSON.parse('{"id":"spec/non-isa/iommu-architecture","title":"IOMMU Architecture Specification","description":"Describes an Input-Output Memory Management Unit (IOMMU) that connects direct-memory-access-capable Input/Output (I/O) devices to system memory.","source":"@site/docs/spec/non-isa/iommu-architecture.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/iommu-architecture","permalink":"/antora.riscv.org/docs/spec/non-isa/iommu-architecture","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"IOMMU Architecture Specification","id":"iommu-architecture","hide_table_of_contents":true,"pdf":"/pdf/riscv-iommu.pdf"},"sidebar":"specSidebar","previous":{"title":"Advanced Interrupt Architecture","permalink":"/antora.riscv.org/docs/spec/non-isa/advanced-interrupt"},"next":{"title":"Platform-Level Interrupt Controller Specification","permalink":"/antora.riscv.org/docs/spec/non-isa/platform-interrupt"}}');var o=n(4848),c=n(8453);const i={title:"IOMMU Architecture Specification",id:"iommu-architecture",hide_table_of_contents:!0,pdf:"/pdf/riscv-iommu.pdf"},s=void 0,a={},u=[];function p(e){const t={p:"p",...(0,c.R)(),...e.components},{PDF:n}=t;return n||function(e,t){throw new Error("Expected "+(t?"component":"object")+" `"+e+"` to be defined: you likely forgot to import, pass, or provide it.")}("PDF",!0),(0,o.jsxs)(o.Fragment,{children:[(0,o.jsx)(t.p,{children:"Describes an Input-Output Memory Management Unit (IOMMU) that connects direct-memory-access-capable Input/Output (I/O) devices to system memory."}),"\n",(0,o.jsx)(n,{download:i.pdf,title:i.title})]})}function d(e={}){const{wrapper:t}={...(0,c.R)(),...e.components};return t?(0,o.jsx)(t,{...e,children:(0,o.jsx)(p,{...e})}):p(e)}}}]);