DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "Upullup6"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 190,0
)
(Instance
name "Utwowiretri3"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 203,0
)
(Instance
name "Upullup7"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 246,0
)
(Instance
name "Upullup11"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 340,0
)
(Instance
name "Utwowiretri4"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 353,0
)
(Instance
name "Upullup10"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 396,0
)
(Instance
name "Upullup9"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 478,0
)
(Instance
name "Upullup8"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 497,0
)
(Instance
name "Utwowirepll"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 510,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
frameInstances [
(FrameInstance
name "g1"
insts [
(Instance
name "Upullup5"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 115,0
)
(Instance
name "Utwowiretri0"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 128,0
)
(Instance
name "Upullup4"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 171,0
)
]
)
(FrameInstance
name "g2"
insts [
(Instance
name "Upullup1"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 265,0
)
(Instance
name "Utwowiretri1"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 278,0
)
(Instance
name "Upullup0"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 321,0
)
]
)
(FrameInstance
name "g4"
insts [
(Instance
name "Upullup2"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 415,0
)
(Instance
name "Utwowiretri2"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 428,0
)
(Instance
name "Upullup3"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 465,0
)
]
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/twowire_io/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/twowire_io/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/twowire_io"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/twowire_io"
)
(vvPair
variable "date"
value "12/10/13"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "twowire_io"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "twowire_io"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/twowire_io/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/twowire_io/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:30:05"
)
(vvPair
variable "unit"
value "twowire_io"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,41000,-24000,42000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-40800,41000,-30500,42000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-24000,37000,-20000,38000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-23800,37000,-20900,38000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,39000,-24000,40000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-40800,39000,-30900,40000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-45000,39000,-41000,40000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-44800,39000,-43100,40000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-24000,38000,-4000,42000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-23800,38200,-14700,39200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-20000,37000,-4000,38000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-19800,37000,-18200,38000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-45000,37000,-24000,39000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-37950,37500,-31050,38500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-45000,40000,-41000,41000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-44800,40000,-42800,41000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-45000,41000,-41000,42000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-44800,41000,-42100,42000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,40000,-24000,41000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-40800,40000,-32100,41000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-45000,37000,-4000,42000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 115,0
optionalChildren [
*13 (CptPort
uid 124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,9625,31750,10375"
)
tg (CPTG
uid 126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 127,0
va (VaSet
)
xt "29400,9500,30000,10500"
st "O"
ju 2
blo "30000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 116,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,9000,31000,11000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 117,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 118,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,9000,29900,10000"
st "unisim"
blo "27300,9800"
tm "BdLibraryNameMgr"
)
*15 (Text
uid 119,0
va (VaSet
font "helvetica,8,1"
)
xt "27300,10000,30700,11000"
st "PULLUP"
blo "27300,10800"
tm "CptNameMgr"
)
*16 (Text
uid 120,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,11000,30800,12000"
st "Upullup5"
blo "27300,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 121,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 122,0
text (MLText
uid 123,0
va (VaSet
font "clean,8,0"
)
xt "27000,9000,27000,9000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*17 (SaComponent
uid 128,0
optionalChildren [
*18 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "16000,8500,17900,9500"
st "sck_i"
blo "16000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*19 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
)
xt "16000,9500,18200,10500"
st "sck_ti"
blo "16000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*20 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,8625,25750,9375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "21100,8500,24000,9500"
st "sck_pin"
ju 2
blo "24000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*21 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
)
xt "16000,11500,18000,12500"
st "sda_i"
blo "16000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*22 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "16000,12500,18300,13500"
st "sda_o"
blo "16000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*23 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "16000,13500,18300,14500"
st "sda_ti"
blo "16000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*24 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Diamond
uid 162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,11625,25750,12375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "21000,11500,24000,12500"
st "sda_pin"
ju 2
blo "24000,12300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 129,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,8000,25000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 130,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 131,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,12000,20300,13000"
st "utils"
blo "18600,12800"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 132,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,13000,23400,14000"
st "twowire_tri"
blo "18600,13800"
tm "CptNameMgr"
)
*27 (Text
uid 133,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,14000,24000,15000"
st "Utwowiretri0"
blo "18600,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 134,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 135,0
text (MLText
uid 136,0
va (VaSet
font "clean,8,0"
)
xt "20000,8000,20000,8000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*28 (SaComponent
uid 171,0
optionalChildren [
*29 (CptPort
uid 180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,12625,31750,13375"
)
tg (CPTG
uid 182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 183,0
va (VaSet
)
xt "29400,12500,30000,13500"
st "O"
ju 2
blo "30000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 172,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,12000,31000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 173,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 174,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,12000,29900,13000"
st "unisim"
blo "27300,12800"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 175,0
va (VaSet
font "helvetica,8,1"
)
xt "27300,13000,30700,14000"
st "PULLUP"
blo "27300,13800"
tm "CptNameMgr"
)
*32 (Text
uid 176,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,14000,30800,15000"
st "Upullup4"
blo "27300,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 177,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 178,0
text (MLText
uid 179,0
va (VaSet
font "clean,8,0"
)
xt "27000,12000,27000,12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*33 (SaComponent
uid 190,0
optionalChildren [
*34 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,19625,31750,20375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "29400,19500,30000,20500"
st "O"
ju 2
blo "30000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 191,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,19000,31000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 192,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 193,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,19000,29900,20000"
st "unisim"
blo "27300,19800"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 194,0
va (VaSet
font "helvetica,8,1"
)
xt "27300,20000,30700,21000"
st "PULLUP"
blo "27300,20800"
tm "CptNameMgr"
)
*37 (Text
uid 195,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,21000,30800,22000"
st "Upullup6"
blo "27300,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 196,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 197,0
text (MLText
uid 198,0
va (VaSet
font "clean,8,0"
)
xt "27000,19000,27000,19000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*38 (SaComponent
uid 203,0
optionalChildren [
*39 (CptPort
uid 212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 215,0
va (VaSet
)
xt "16000,18500,17900,19500"
st "sck_i"
blo "16000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*40 (CptPort
uid 216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,19625,15000,20375"
)
tg (CPTG
uid 218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "16000,19500,18200,20500"
st "sck_ti"
blo "16000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*41 (CptPort
uid 220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,18625,25750,19375"
)
tg (CPTG
uid 222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 223,0
va (VaSet
)
xt "21100,18500,24000,19500"
st "sck_pin"
ju 2
blo "24000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*42 (CptPort
uid 224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,21625,15000,22375"
)
tg (CPTG
uid 226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 227,0
va (VaSet
)
xt "16000,21500,18000,22500"
st "sda_i"
blo "16000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*43 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,22625,15000,23375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
)
xt "16000,22500,18300,23500"
st "sda_o"
blo "16000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*44 (CptPort
uid 232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 235,0
va (VaSet
)
xt "16000,23500,18300,24500"
st "sda_ti"
blo "16000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*45 (CptPort
uid 236,0
ps "OnEdgeStrategy"
shape (Diamond
uid 237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,21625,25750,22375"
)
tg (CPTG
uid 238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 239,0
va (VaSet
)
xt "21000,21500,24000,22500"
st "sda_pin"
ju 2
blo "24000,22300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 204,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,18000,25000,25000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 205,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 206,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,22000,20300,23000"
st "utils"
blo "18600,22800"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 207,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,23000,23400,24000"
st "twowire_tri"
blo "18600,23800"
tm "CptNameMgr"
)
*48 (Text
uid 208,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,24000,24000,25000"
st "Utwowiretri3"
blo "18600,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 209,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 210,0
text (MLText
uid 211,0
va (VaSet
font "clean,8,0"
)
xt "20000,18000,20000,18000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*49 (SaComponent
uid 246,0
optionalChildren [
*50 (CptPort
uid 255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,22625,31750,23375"
)
tg (CPTG
uid 257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 258,0
va (VaSet
)
xt "29400,22500,30000,23500"
st "O"
ju 2
blo "30000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 247,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,22000,31000,24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 248,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 249,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,22000,29900,23000"
st "unisim"
blo "27300,22800"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 250,0
va (VaSet
font "helvetica,8,1"
)
xt "27300,23000,30700,24000"
st "PULLUP"
blo "27300,23800"
tm "CptNameMgr"
)
*53 (Text
uid 251,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,24000,30800,25000"
st "Upullup7"
blo "27300,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 252,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 253,0
text (MLText
uid 254,0
va (VaSet
font "clean,8,0"
)
xt "27000,22000,27000,22000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*54 (PortIoOut
uid 259,0
shape (CompositeShape
uid 260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 261,0
sl 0
ro 270
xt "45500,30625,47000,31375"
)
(Line
uid 262,0
sl 0
ro 270
xt "45000,31000,45500,31000"
pts [
"45000,31000"
"45500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 263,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
isHidden 1
)
xt "48000,30500,53700,31500"
st "ibemon_scl_o"
blo "48000,31300"
tm "WireNameMgr"
)
)
)
*55 (SaComponent
uid 265,0
optionalChildren [
*56 (CptPort
uid 274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,31625,31750,32375"
)
tg (CPTG
uid 276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 277,0
va (VaSet
)
xt "29400,31500,30000,32500"
st "O"
ju 2
blo "30000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 266,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,31000,31000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 267,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 268,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,31000,29900,32000"
st "unisim"
blo "27300,31800"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 269,0
va (VaSet
font "helvetica,8,1"
)
xt "27300,32000,30700,33000"
st "PULLUP"
blo "27300,32800"
tm "CptNameMgr"
)
*59 (Text
uid 270,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,33000,30800,34000"
st "Upullup1"
blo "27300,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 271,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 272,0
text (MLText
uid 273,0
va (VaSet
font "clean,8,0"
)
xt "27000,31000,27000,31000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 278,0
optionalChildren [
*61 (CptPort
uid 287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 290,0
va (VaSet
)
xt "16000,30500,17900,31500"
st "sck_i"
blo "16000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*62 (CptPort
uid 291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "16000,31500,18200,32500"
st "sck_ti"
blo "16000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*63 (CptPort
uid 295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,30625,25750,31375"
)
tg (CPTG
uid 297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 298,0
va (VaSet
)
xt "21100,30500,24000,31500"
st "sck_pin"
ju 2
blo "24000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*64 (CptPort
uid 299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,33625,15000,34375"
)
tg (CPTG
uid 301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 302,0
va (VaSet
)
xt "16000,33500,18000,34500"
st "sda_i"
blo "16000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*65 (CptPort
uid 303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
)
xt "16000,34500,18300,35500"
st "sda_o"
blo "16000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*66 (CptPort
uid 307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "16000,35500,18300,36500"
st "sda_ti"
blo "16000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*67 (CptPort
uid 311,0
ps "OnEdgeStrategy"
shape (Diamond
uid 312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,33625,25750,34375"
)
tg (CPTG
uid 313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314,0
va (VaSet
)
xt "21000,33500,24000,34500"
st "sda_pin"
ju 2
blo "24000,34300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 279,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,30000,25000,37000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 280,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 281,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,34000,20300,35000"
st "utils"
blo "18600,34800"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 282,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,35000,23400,36000"
st "twowire_tri"
blo "18600,35800"
tm "CptNameMgr"
)
*70 (Text
uid 283,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,36000,24000,37000"
st "Utwowiretri1"
blo "18600,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 284,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 285,0
text (MLText
uid 286,0
va (VaSet
font "clean,8,0"
)
xt "20000,30000,20000,30000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*71 (PortIoInOut
uid 315,0
shape (CompositeShape
uid 316,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 317,0
sl 0
xt "45500,33625,47000,34375"
)
(Line
uid 318,0
sl 0
xt "45000,34000,45500,34000"
pts [
"45000,34000"
"45500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 319,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
isHidden 1
)
xt "48000,33500,54200,34500"
st "ibemon_sda_io"
blo "48000,34300"
tm "WireNameMgr"
)
)
)
*72 (SaComponent
uid 321,0
optionalChildren [
*73 (CptPort
uid 330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,34625,31750,35375"
)
tg (CPTG
uid 332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 333,0
va (VaSet
)
xt "29400,34500,30000,35500"
st "O"
ju 2
blo "30000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 322,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,34000,31000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 323,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 324,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,34000,29900,35000"
st "unisim"
blo "27300,34800"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 325,0
va (VaSet
font "helvetica,8,1"
)
xt "27300,35000,30700,36000"
st "PULLUP"
blo "27300,35800"
tm "CptNameMgr"
)
*76 (Text
uid 326,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,36000,30800,37000"
st "Upullup0"
blo "27300,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 327,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 328,0
text (MLText
uid 329,0
va (VaSet
font "clean,8,0"
)
xt "27000,34000,27000,34000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*77 (PortIoOut
uid 334,0
shape (CompositeShape
uid 335,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 336,0
sl 0
ro 270
xt "45500,40625,47000,41375"
)
(Line
uid 337,0
sl 0
ro 270
xt "45000,41000,45500,41000"
pts [
"45000,41000"
"45500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 338,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 339,0
va (VaSet
isHidden 1
)
xt "48000,40500,53600,41500"
st "ibewire_scl_o"
blo "48000,41300"
tm "WireNameMgr"
)
)
)
*78 (SaComponent
uid 340,0
optionalChildren [
*79 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,41625,30750,42375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "28400,41500,29000,42500"
st "O"
ju 2
blo "29000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 341,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,41000,30000,43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 342,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 343,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "26300,41000,28900,42000"
st "unisim"
blo "26300,41800"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 344,0
va (VaSet
font "helvetica,8,1"
)
xt "26300,42000,29700,43000"
st "PULLUP"
blo "26300,42800"
tm "CptNameMgr"
)
*82 (Text
uid 345,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "26300,43000,30300,44000"
st "Upullup11"
blo "26300,43800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 346,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 347,0
text (MLText
uid 348,0
va (VaSet
font "clean,8,0"
)
xt "26000,41000,26000,41000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*83 (SaComponent
uid 353,0
optionalChildren [
*84 (CptPort
uid 362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 365,0
va (VaSet
)
xt "16000,40500,17900,41500"
st "sck_i"
blo "16000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*85 (CptPort
uid 366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 368,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "16000,41500,18200,42500"
st "sck_ti"
blo "16000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*86 (CptPort
uid 370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,40625,25750,41375"
)
tg (CPTG
uid 372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
)
xt "21100,40500,24000,41500"
st "sck_pin"
ju 2
blo "24000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*87 (CptPort
uid 374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 377,0
va (VaSet
)
xt "16000,43500,18000,44500"
st "sda_i"
blo "16000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*88 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,44625,15000,45375"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 381,0
va (VaSet
)
xt "16000,44500,18300,45500"
st "sda_o"
blo "16000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*89 (CptPort
uid 382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,45625,15000,46375"
)
tg (CPTG
uid 384,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 385,0
va (VaSet
)
xt "16000,45500,18300,46500"
st "sda_ti"
blo "16000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*90 (CptPort
uid 386,0
ps "OnEdgeStrategy"
shape (Diamond
uid 387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,43625,25750,44375"
)
tg (CPTG
uid 388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 389,0
va (VaSet
)
xt "21000,43500,24000,44500"
st "sda_pin"
ju 2
blo "24000,44300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 354,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,40000,25000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 355,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 356,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,44000,20300,45000"
st "utils"
blo "18600,44800"
tm "BdLibraryNameMgr"
)
*92 (Text
uid 357,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,45000,23400,46000"
st "twowire_tri"
blo "18600,45800"
tm "CptNameMgr"
)
*93 (Text
uid 358,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,46000,24000,47000"
st "Utwowiretri4"
blo "18600,46800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 359,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 360,0
text (MLText
uid 361,0
va (VaSet
font "clean,8,0"
)
xt "20000,40000,20000,40000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*94 (PortIoInOut
uid 390,0
shape (CompositeShape
uid 391,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 392,0
sl 0
xt "45500,43625,47000,44375"
)
(Line
uid 393,0
sl 0
xt "45000,44000,45500,44000"
pts [
"45000,44000"
"45500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 394,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 395,0
va (VaSet
isHidden 1
)
xt "48000,43500,54100,44500"
st "ibewire_sda_io"
blo "48000,44300"
tm "WireNameMgr"
)
)
)
*95 (SaComponent
uid 396,0
optionalChildren [
*96 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,44625,30750,45375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "28400,44500,29000,45500"
st "O"
ju 2
blo "29000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 397,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,44000,30000,46000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 398,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 399,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "26300,44000,28900,45000"
st "unisim"
blo "26300,44800"
tm "BdLibraryNameMgr"
)
*98 (Text
uid 400,0
va (VaSet
font "helvetica,8,1"
)
xt "26300,45000,29700,46000"
st "PULLUP"
blo "26300,45800"
tm "CptNameMgr"
)
*99 (Text
uid 401,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "26300,46000,30300,47000"
st "Upullup10"
blo "26300,46800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 402,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 403,0
text (MLText
uid 404,0
va (VaSet
font "clean,8,0"
)
xt "26000,44000,26000,44000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*100 (PortIoInOut
uid 409,0
shape (CompositeShape
uid 410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 411,0
sl 0
xt "46500,52625,48000,53375"
)
(Line
uid 412,0
sl 0
xt "46000,53000,46500,53000"
pts [
"46000,53000"
"46500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 413,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 414,0
va (VaSet
isHidden 1
)
xt "49000,52500,51500,53500"
st "aux_io"
blo "49000,53300"
tm "WireNameMgr"
)
)
)
*101 (SaComponent
uid 415,0
optionalChildren [
*102 (CptPort
uid 424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,53625,31750,54375"
)
tg (CPTG
uid 426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 427,0
va (VaSet
)
xt "29400,53500,30000,54500"
st "O"
ju 2
blo "30000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 416,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,53000,31000,55000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 417,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 418,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,53000,29900,54000"
st "unisim"
blo "27300,53800"
tm "BdLibraryNameMgr"
)
*104 (Text
uid 419,0
va (VaSet
font "helvetica,8,1"
)
xt "27300,54000,30700,55000"
st "PULLUP"
blo "27300,54800"
tm "CptNameMgr"
)
*105 (Text
uid 420,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,55000,30800,56000"
st "Upullup2"
blo "27300,55800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 421,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 422,0
text (MLText
uid 423,0
va (VaSet
font "clean,8,0"
)
xt "27000,53000,27000,53000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*106 (SaComponent
uid 428,0
optionalChildren [
*107 (CptPort
uid 437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,52625,15000,53375"
)
tg (CPTG
uid 439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "16000,52500,17900,53500"
st "sck_i"
blo "16000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*108 (CptPort
uid 441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,53625,15000,54375"
)
tg (CPTG
uid 443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 444,0
va (VaSet
)
xt "16000,53500,18200,54500"
st "sck_ti"
blo "16000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*109 (CptPort
uid 445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,52625,25750,53375"
)
tg (CPTG
uid 447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 448,0
va (VaSet
)
xt "21100,52500,24000,53500"
st "sck_pin"
ju 2
blo "24000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*110 (CptPort
uid 449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,55625,15000,56375"
)
tg (CPTG
uid 451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 452,0
va (VaSet
)
xt "16000,55500,18000,56500"
st "sda_i"
blo "16000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*111 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,56625,15000,57375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "16000,56500,18300,57500"
st "sda_o"
blo "16000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*112 (CptPort
uid 457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,57625,15000,58375"
)
tg (CPTG
uid 459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 460,0
va (VaSet
)
xt "16000,57500,18300,58500"
st "sda_ti"
blo "16000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*113 (CptPort
uid 461,0
ps "OnEdgeStrategy"
shape (Diamond
uid 462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,55625,25750,56375"
)
tg (CPTG
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
)
xt "21000,55500,24000,56500"
st "sda_pin"
ju 2
blo "24000,56300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 429,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,52000,25000,59000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 430,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
uid 431,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,56000,20300,57000"
st "utils"
blo "18600,56800"
tm "BdLibraryNameMgr"
)
*115 (Text
uid 432,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,57000,23400,58000"
st "twowire_tri"
blo "18600,57800"
tm "CptNameMgr"
)
*116 (Text
uid 433,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,58000,24000,59000"
st "Utwowiretri2"
blo "18600,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 434,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 435,0
text (MLText
uid 436,0
va (VaSet
font "clean,8,0"
)
xt "20000,52000,20000,52000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*117 (SaComponent
uid 465,0
optionalChildren [
*118 (CptPort
uid 474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31000,57625,31750,58375"
)
tg (CPTG
uid 476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 477,0
va (VaSet
)
xt "29400,57500,30000,58500"
st "O"
ju 2
blo "30000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 466,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,57000,31000,59000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 467,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 468,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,57000,29900,58000"
st "unisim"
blo "27300,57800"
tm "BdLibraryNameMgr"
)
*120 (Text
uid 469,0
va (VaSet
font "helvetica,8,1"
)
xt "27300,58000,30700,59000"
st "PULLUP"
blo "27300,58800"
tm "CptNameMgr"
)
*121 (Text
uid 470,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "27300,59000,30800,60000"
st "Upullup3"
blo "27300,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 471,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 472,0
text (MLText
uid 473,0
va (VaSet
font "clean,8,0"
)
xt "27000,57000,27000,57000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*122 (SaComponent
uid 478,0
optionalChildren [
*123 (CptPort
uid 487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,65625,35750,66375"
)
tg (CPTG
uid 489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 490,0
va (VaSet
)
xt "33400,65500,34000,66500"
st "O"
ju 2
blo "34000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 479,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,65000,35000,67000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 480,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
uid 481,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "31300,65000,33900,66000"
st "unisim"
blo "31300,65800"
tm "BdLibraryNameMgr"
)
*125 (Text
uid 482,0
va (VaSet
font "helvetica,8,1"
)
xt "31300,66000,34700,67000"
st "PULLUP"
blo "31300,66800"
tm "CptNameMgr"
)
*126 (Text
uid 483,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "31300,67000,34800,68000"
st "Upullup9"
blo "31300,67800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 484,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 485,0
text (MLText
uid 486,0
va (VaSet
font "clean,8,0"
)
xt "31000,65000,31000,65000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*127 (PortIoInOut
uid 491,0
shape (CompositeShape
uid 492,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 493,0
sl 0
xt "45500,68625,47000,69375"
)
(Line
uid 494,0
sl 0
xt "45000,69000,45500,69000"
pts [
"45000,69000"
"45500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 495,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
isHidden 1
)
xt "48000,68500,53700,69500"
st "ibe_pll_scl_io"
blo "48000,69300"
tm "WireNameMgr"
)
)
)
*128 (SaComponent
uid 497,0
optionalChildren [
*129 (CptPort
uid 506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,70625,35750,71375"
)
tg (CPTG
uid 508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 509,0
va (VaSet
)
xt "33400,70500,34000,71500"
st "O"
ju 2
blo "34000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 498,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,70000,35000,72000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 499,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
uid 500,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "31300,70000,33900,71000"
st "unisim"
blo "31300,70800"
tm "BdLibraryNameMgr"
)
*131 (Text
uid 501,0
va (VaSet
font "helvetica,8,1"
)
xt "31300,71000,34700,72000"
st "PULLUP"
blo "31300,71800"
tm "CptNameMgr"
)
*132 (Text
uid 502,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "31300,72000,34800,73000"
st "Upullup8"
blo "31300,72800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 503,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 504,0
text (MLText
uid 505,0
va (VaSet
font "clean,8,0"
)
xt "31000,70000,31000,70000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*133 (SaComponent
uid 510,0
optionalChildren [
*134 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,68625,15000,69375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
)
xt "16000,68500,17900,69500"
st "sck_i"
blo "16000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*135 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,69625,15000,70375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "16000,69500,18200,70500"
st "sck_ti"
blo "16000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*136 (CptPort
uid 527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,68625,25750,69375"
)
tg (CPTG
uid 529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 530,0
va (VaSet
)
xt "21100,68500,24000,69500"
st "sck_pin"
ju 2
blo "24000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*137 (CptPort
uid 531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,71625,15000,72375"
)
tg (CPTG
uid 533,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 534,0
va (VaSet
)
xt "16000,71500,18000,72500"
st "sda_i"
blo "16000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*138 (CptPort
uid 535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 536,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,72625,15000,73375"
)
tg (CPTG
uid 537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 538,0
va (VaSet
)
xt "16000,72500,18300,73500"
st "sda_o"
blo "16000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*139 (CptPort
uid 539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,73625,15000,74375"
)
tg (CPTG
uid 541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 542,0
va (VaSet
)
xt "16000,73500,18300,74500"
st "sda_ti"
blo "16000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*140 (CptPort
uid 543,0
ps "OnEdgeStrategy"
shape (Diamond
uid 544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25000,73625,25750,74375"
)
tg (CPTG
uid 545,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
)
xt "21000,73500,24000,74500"
st "sda_pin"
ju 2
blo "24000,74300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 511,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,68000,25000,75000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 512,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 513,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,70000,20300,71000"
st "utils"
blo "18600,70800"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 514,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,71000,23400,72000"
st "twowire_tri"
blo "18600,71800"
tm "CptNameMgr"
)
*143 (Text
uid 515,0
va (VaSet
font "helvetica,8,1"
)
xt "18600,72000,23600,73000"
st "Utwowirepll"
blo "18600,72800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 516,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 517,0
text (MLText
uid 518,0
va (VaSet
font "clean,8,0"
)
xt "20000,68000,20000,68000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*144 (PortIoInOut
uid 547,0
shape (CompositeShape
uid 548,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 549,0
sl 0
xt "45500,73625,47000,74375"
)
(Line
uid 550,0
sl 0
xt "45000,74000,45500,74000"
pts [
"45000,74000"
"45500,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 551,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 552,0
va (VaSet
isHidden 1
)
xt "48000,73500,54000,74500"
st "ibe_pll_sda_io"
blo "48000,74300"
tm "WireNameMgr"
)
)
)
*145 (Frame
uid 553,0
shape (RectFrame
uid 554,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "3000,7000,35000,16000"
)
title (TextAssociate
uid 555,0
ps "TopLeftStrategy"
text (MLText
uid 556,0
va (VaSet
font "charter,10,0"
)
xt "3300,5400,18700,6600"
st "g1: FOR t IN 0 TO 2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 557,0
ps "TopLeftStrategy"
shape (Rectangle
uid 558,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "3500,7200,4500,8800"
)
num (Text
uid 559,0
va (VaSet
font "charter,10,0"
)
xt "3700,7400,4300,8600"
st "2"
blo "3700,8400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 560,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 561,0
va (VaSet
font "charter,10,1"
)
xt "26000,16000,37200,17300"
st "Frame Declarations"
blo "26000,17000"
)
*147 (MLText
uid 562,0
va (VaSet
font "charter,10,0"
)
xt "26000,17300,26000,17300"
tm "BdFrameDeclTextMgr"
)
]
)
)
*148 (Frame
uid 563,0
shape (RectFrame
uid 564,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "3000,29000,35000,38000"
)
title (TextAssociate
uid 565,0
ps "TopLeftStrategy"
text (MLText
uid 566,0
va (VaSet
font "charter,10,0"
)
xt "3150,27400,18850,28600"
st "g2: FOR b IN 0 TO 2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 567,0
ps "TopLeftStrategy"
shape (Rectangle
uid 568,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "3500,29200,4500,30800"
)
num (Text
uid 569,0
va (VaSet
font "charter,10,0"
)
xt "3700,29400,4300,30600"
st "3"
blo "3700,30400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 570,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 571,0
va (VaSet
font "charter,10,1"
)
xt "26000,38000,37200,39300"
st "Frame Declarations"
blo "26000,39000"
)
*150 (MLText
uid 572,0
va (VaSet
font "charter,10,0"
)
xt "26000,39300,26000,39300"
tm "BdFrameDeclTextMgr"
)
]
)
)
*151 (Frame
uid 573,0
shape (RectFrame
uid 574,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "3000,51000,35000,60000"
)
title (TextAssociate
uid 575,0
ps "TopLeftStrategy"
text (MLText
uid 576,0
va (VaSet
font "charter,10,0"
)
xt "3200,49400,18800,50600"
st "g4: FOR a IN 0 TO 3 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 577,0
ps "TopLeftStrategy"
shape (Rectangle
uid 578,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "3500,51200,4500,52800"
)
num (Text
uid 579,0
va (VaSet
font "charter,10,0"
)
xt "3700,51400,4300,52600"
st "7"
blo "3700,52400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 580,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
uid 581,0
va (VaSet
font "charter,10,1"
)
xt "26000,60000,37200,61300"
st "Frame Declarations"
blo "26000,61000"
)
*153 (MLText
uid 582,0
va (VaSet
font "charter,10,0"
)
xt "26000,61300,26000,61300"
tm "BdFrameDeclTextMgr"
)
]
)
)
*154 (Net
uid 925,0
decl (Decl
n "ibemon_sclt_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 926,0
va (VaSet
font "charter,10,0"
)
xt "-27000,61600,-3700,62800"
st "ibemon_sclt_o   : std_logic_vector(2 DOWNTO 0)
"
)
)
*155 (Net
uid 927,0
decl (Decl
n "ibemon_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 928,0
va (VaSet
font "charter,10,0"
)
xt "-27000,74800,-3300,76000"
st "ibemon_sdat_io  : std_logic_vector(2 DOWNTO 0)
"
)
)
*156 (Net
uid 931,0
decl (Decl
n "sda_ti"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 932,0
va (VaSet
font "charter,10,0"
)
xt "-27000,58000,-4900,59200"
st "sda_ti          : std_logic_vector(15 DOWNTO 0)
"
)
)
*157 (Net
uid 933,0
decl (Decl
n "sck_ti"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 934,0
va (VaSet
font "charter,10,0"
)
xt "-27000,54400,-5100,55600"
st "sck_ti          : std_logic_vector(15 DOWNTO 0)
"
)
)
*158 (Net
uid 935,0
decl (Decl
n "sda_rx_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 936,0
va (VaSet
font "charter,10,0"
)
xt "-27000,65200,-4100,66400"
st "sda_rx_o        : std_logic_vector(15 DOWNTO 0)
"
)
)
*159 (Net
uid 937,0
decl (Decl
n "sda_tx_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 938,0
va (VaSet
font "charter,10,0"
)
xt "-27000,59200,-4500,60400"
st "sda_tx_i        : std_logic_vector(15 DOWNTO 0)
"
)
)
*160 (Net
uid 939,0
decl (Decl
n "sck_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 940,0
va (VaSet
font "charter,10,0"
)
xt "-27000,53200,-5100,54400"
st "sck_i           : std_logic_vector(15 DOWNTO 0)
"
)
)
*161 (Net
uid 941,0
decl (Decl
n "ibemon_scl_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 942,0
va (VaSet
font "charter,10,0"
)
xt "-27000,60400,-3700,61600"
st "ibemon_scl_o    : std_logic_vector(2 DOWNTO 0)
"
)
)
*162 (Net
uid 943,0
decl (Decl
n "ibemon_sda_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 10
suid 10,0
)
declText (MLText
uid 944,0
va (VaSet
font "charter,10,0"
)
xt "-27000,73600,-3300,74800"
st "ibemon_sda_io   : std_logic_vector(2 DOWNTO 0)
"
)
)
*163 (Net
uid 945,0
decl (Decl
n "ibewire_sclt_o"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 946,0
va (VaSet
font "charter,10,0"
)
xt "-27000,64000,-14600,65200"
st "ibewire_sclt_o  : std_logic
"
)
)
*164 (Net
uid 947,0
decl (Decl
n "ibewire_sdat_io"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 948,0
va (VaSet
font "charter,10,0"
)
xt "-27000,77200,-14200,78400"
st "ibewire_sdat_io : std_logic
"
)
)
*165 (Net
uid 949,0
decl (Decl
n "ibewire_scl_o"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 950,0
va (VaSet
font "charter,10,0"
)
xt "-27000,62800,-14600,64000"
st "ibewire_scl_o   : std_logic
"
)
)
*166 (Net
uid 951,0
decl (Decl
n "ibewire_sda_io"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 952,0
va (VaSet
font "charter,10,0"
)
xt "-27000,76000,-14200,77200"
st "ibewire_sda_io  : std_logic
"
)
)
*167 (Net
uid 953,0
lang 2
decl (Decl
n "ibe_pll_sda_io"
t "std_logic"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 15
suid 15,0
)
declText (MLText
uid 954,0
va (VaSet
font "charter,10,0"
)
xt "-27000,71200,-10100,73600"
st "-- IDC CONNECTORS (P2-5)
ibe_pll_sda_io  : std_logic --IDC_P2
"
)
)
*168 (Net
uid 955,0
lang 2
decl (Decl
n "ibe_pll_scl_io"
t "std_logic"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 16
suid 16,0
)
declText (MLText
uid 956,0
va (VaSet
font "charter,10,0"
)
xt "-27000,68800,-10500,71200"
st "-- IDC CONNECTORS (P2-5)
ibe_pll_scl_io  : std_logic --IDC_P2
"
)
)
*169 (PortIoIn
uid 981,0
shape (CompositeShape
uid 982,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 983,0
sl 0
ro 270
xt "-15000,11625,-13500,12375"
)
(Line
uid 984,0
sl 0
ro 270
xt "-13500,12000,-13000,12000"
pts [
"-13500,12000"
"-13000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 985,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 986,0
va (VaSet
isHidden 1
)
xt "-19300,11500,-16000,12500"
st "sda_tx_i"
ju 2
blo "-16000,12300"
tm "WireNameMgr"
)
)
)
*170 (PortIoOut
uid 993,0
shape (CompositeShape
uid 994,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 995,0
sl 0
ro 90
xt "-15000,12625,-13500,13375"
)
(Line
uid 996,0
sl 0
ro 90
xt "-13500,13000,-13000,13000"
pts [
"-13000,13000"
"-13500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 997,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 998,0
va (VaSet
isHidden 1
)
xt "-19600,12500,-16000,13500"
st "sda_rx_o"
ju 2
blo "-16000,13300"
tm "WireNameMgr"
)
)
)
*171 (PortIoIn
uid 999,0
shape (CompositeShape
uid 1000,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1001,0
sl 0
ro 270
xt "-15000,13625,-13500,14375"
)
(Line
uid 1002,0
sl 0
ro 270
xt "-13500,14000,-13000,14000"
pts [
"-13500,14000"
"-13000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1003,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1004,0
va (VaSet
isHidden 1
)
xt "-18300,13500,-16000,14500"
st "sda_ti"
ju 2
blo "-16000,14300"
tm "WireNameMgr"
)
)
)
*172 (Net
uid 1037,0
lang 2
decl (Decl
n "aux_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 3
suid 17,0
)
declText (MLText
uid 1038,0
va (VaSet
font "charter,10,0"
)
xt "-27000,66400,-1700,68800"
st "-- IDC CONNECTORS (P2-5)
aux_io          : std_logic_vector(7 downto 0) --IDC_P2
"
)
)
*173 (PortIoIn
uid 1168,0
shape (CompositeShape
uid 1169,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1170,0
sl 0
ro 270
xt "-15000,8625,-13500,9375"
)
(Line
uid 1171,0
sl 0
ro 270
xt "-13500,9000,-13000,9000"
pts [
"-13500,9000"
"-13000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1172,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1173,0
va (VaSet
isHidden 1
)
xt "-17900,8500,-16000,9500"
st "sck_i"
ju 2
blo "-16000,9300"
tm "WireNameMgr"
)
)
)
*174 (PortIoIn
uid 1174,0
shape (CompositeShape
uid 1175,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1176,0
sl 0
ro 270
xt "-15000,9625,-13500,10375"
)
(Line
uid 1177,0
sl 0
ro 270
xt "-13500,10000,-13000,10000"
pts [
"-13500,10000"
"-13000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1178,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1179,0
va (VaSet
isHidden 1
)
xt "-18200,9500,-16000,10500"
st "sck_ti"
ju 2
blo "-16000,10300"
tm "WireNameMgr"
)
)
)
*175 (PortIoInOut
uid 1305,0
shape (CompositeShape
uid 1306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1307,0
sl 0
xt "45500,21625,47000,22375"
)
(Line
uid 1308,0
sl 0
xt "45000,22000,45500,22000"
pts [
"45000,22000"
"45500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1309,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1310,0
va (VaSet
isHidden 1
)
xt "48000,21500,54400,22500"
st "ibewire_sdat_io"
blo "48000,22300"
tm "WireNameMgr"
)
)
)
*176 (PortIoInOut
uid 1311,0
shape (CompositeShape
uid 1312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1313,0
sl 0
xt "45500,11625,47000,12375"
)
(Line
uid 1314,0
sl 0
xt "45000,12000,45500,12000"
pts [
"45000,12000"
"45500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1315,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
isHidden 1
)
xt "48000,11500,54500,12500"
st "ibemon_sdat_io"
blo "48000,12300"
tm "WireNameMgr"
)
)
)
*177 (PortIoOut
uid 1317,0
shape (CompositeShape
uid 1318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1319,0
sl 0
ro 270
xt "45500,8625,47000,9375"
)
(Line
uid 1320,0
sl 0
ro 270
xt "45000,9000,45500,9000"
pts [
"45000,9000"
"45500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1321,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1322,0
va (VaSet
isHidden 1
)
xt "48000,8500,54000,9500"
st "ibemon_sclt_o"
blo "48000,9300"
tm "WireNameMgr"
)
)
)
*178 (PortIoOut
uid 1323,0
shape (CompositeShape
uid 1324,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1325,0
sl 0
ro 270
xt "45500,18625,47000,19375"
)
(Line
uid 1326,0
sl 0
ro 270
xt "45000,19000,45500,19000"
pts [
"45000,19000"
"45500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1327,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1328,0
va (VaSet
isHidden 1
)
xt "48000,18500,53900,19500"
st "ibewire_sclt_o"
blo "48000,19300"
tm "WireNameMgr"
)
)
)
*179 (HdlText
uid 1452,0
optionalChildren [
*180 (EmbeddedText
uid 1457,0
commentText (CommentText
uid 1458,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1459,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "20000,-18000,50000,-13000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1460,0
va (VaSet
font "clean,8,0"
)
xt "20200,-17800,34200,-15400"
st "
-- eb1 1
sda_rx_o(10) <= sda_rx10_i;
sda_rx_o(11) <= sda_rx11_i;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 30000
)
)
)
]
shape (Rectangle
uid 1453,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "19000,-19000,51000,-14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1454,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 1455,0
va (VaSet
font "charter,8,0"
)
xt "19300,-19000,20700,-18000"
st "eb1"
blo "19300,-18200"
tm "HdlTextNameMgr"
)
*182 (Text
uid 1456,0
va (VaSet
font "charter,8,0"
)
xt "19300,-18000,19800,-17000"
st "1"
blo "19300,-17200"
tm "HdlTextNumberMgr"
)
]
)
)
*183 (Net
uid 1590,0
decl (Decl
n "sda_rx10_i"
t "std_logic"
o 17
suid 19,0
)
declText (MLText
uid 1591,0
va (VaSet
font "charter,10,0"
)
xt "-27000,55600,-14900,56800"
st "sda_rx10_i      : std_logic
"
)
)
*184 (PortIoIn
uid 1592,0
shape (CompositeShape
uid 1593,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1594,0
sl 0
ro 90
xt "57500,-17375,59000,-16625"
)
(Line
uid 1595,0
sl 0
ro 90
xt "57000,-17000,57500,-17000"
pts [
"57500,-17000"
"57000,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1596,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1597,0
va (VaSet
isHidden 1
)
xt "60000,-17500,64800,-16500"
st "sda_rx10_i"
blo "60000,-16700"
tm "WireNameMgr"
)
)
)
*185 (PortIoIn
uid 1721,0
shape (CompositeShape
uid 1722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1723,0
sl 0
ro 90
xt "57500,-16375,59000,-15625"
)
(Line
uid 1724,0
sl 0
ro 90
xt "57000,-16000,57500,-16000"
pts [
"57500,-16000"
"57000,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1725,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1726,0
va (VaSet
isHidden 1
)
xt "60000,-16500,64800,-15500"
st "sda_rx11_i"
blo "60000,-15700"
tm "WireNameMgr"
)
)
)
*186 (Net
uid 1733,0
decl (Decl
n "sda_rx11_i"
t "std_logic"
o 17
suid 20,0
)
declText (MLText
uid 1734,0
va (VaSet
font "charter,10,0"
)
xt "-27000,56800,-14900,58000"
st "sda_rx11_i      : std_logic
"
)
)
*187 (Wire
uid 583,0
optionalChildren [
*188 (BdJunction
uid 589,0
ps "OnConnectorStrategy"
shape (Circle
uid 590,0
va (VaSet
vasetType 1
)
xt "32600,8600,33400,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,9000,34000,9000"
pts [
"25750,9000"
"34000,9000"
]
)
start &20
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 588,0
va (VaSet
)
xt "27000,8000,33900,9000"
st "ibemon_sclt_o(t)"
blo "27000,8800"
tm "WireNameMgr"
)
)
on &154
)
*189 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
)
xt "31750,9000,33000,10000"
pts [
"31750,10000"
"33000,10000"
"33000,9000"
]
)
start &13
end &188
sat 32
eat 32
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 594,0
va (VaSet
isHidden 1
)
xt "33750,9000,40650,10000"
st "ibemon_sclt_o(t)"
blo "33750,9800"
tm "WireNameMgr"
)
)
on &154
)
*190 (Wire
uid 595,0
optionalChildren [
*191 (BdJunction
uid 601,0
ps "OnConnectorStrategy"
shape (Circle
uid 602,0
va (VaSet
vasetType 1
)
xt "32600,11600,33400,12400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 596,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,12000,34000,12000"
pts [
"25750,12000"
"34000,12000"
]
)
start &24
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 600,0
va (VaSet
)
xt "27000,11000,34400,12000"
st "ibemon_sdat_io(t)"
blo "27000,11800"
tm "WireNameMgr"
)
)
on &155
)
*192 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "31750,12000,33000,13000"
pts [
"31750,13000"
"33000,13000"
"33000,12000"
]
)
start &29
end &191
sat 32
eat 32
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 606,0
va (VaSet
isHidden 1
)
xt "33750,13000,41150,14000"
st "ibemon_sdat_io(t)"
blo "33750,13800"
tm "WireNameMgr"
)
)
on &155
)
*193 (Wire
uid 607,0
optionalChildren [
*194 (BdJunction
uid 613,0
ps "OnConnectorStrategy"
shape (Circle
uid 614,0
va (VaSet
vasetType 1
)
xt "32600,33600,33400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,34000,34000,34000"
pts [
"25750,34000"
"34000,34000"
]
)
start &67
sat 32
eat 16
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 612,0
va (VaSet
)
xt "27000,33000,34300,34000"
st "ibemon_sda_io(b)"
blo "27000,33800"
tm "WireNameMgr"
)
)
on &162
)
*195 (Wire
uid 615,0
shape (OrthoPolyLine
uid 616,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31750,34000,33000,35000"
pts [
"33000,34000"
"33000,35000"
"31750,35000"
]
)
start &194
end &73
sat 32
eat 32
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 618,0
va (VaSet
isHidden 1
)
xt "33750,35000,41050,36000"
st "ibemon_sda_io(b)"
blo "33750,35800"
tm "WireNameMgr"
)
)
on &162
)
*196 (Wire
uid 619,0
optionalChildren [
*197 (BdJunction
uid 625,0
ps "OnConnectorStrategy"
shape (Circle
uid 626,0
va (VaSet
vasetType 1
)
xt "32600,30600,33400,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 620,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,31000,34000,31000"
pts [
"25750,31000"
"34000,31000"
]
)
start &63
sat 32
eat 16
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
)
xt "27000,30000,33800,31000"
st "ibemon_scl_o(b)"
blo "27000,30800"
tm "WireNameMgr"
)
)
on &161
)
*198 (Wire
uid 627,0
shape (OrthoPolyLine
uid 628,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31750,31000,33000,32000"
pts [
"33000,31000"
"33000,32000"
"31750,32000"
]
)
start &197
end &56
sat 32
eat 32
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 630,0
va (VaSet
isHidden 1
)
xt "33750,31000,40550,32000"
st "ibemon_scl_o(b)"
blo "33750,31800"
tm "WireNameMgr"
)
)
on &161
)
*199 (Wire
uid 631,0
optionalChildren [
*200 (BdJunction
uid 637,0
ps "OnConnectorStrategy"
shape (Circle
uid 638,0
va (VaSet
vasetType 1
)
xt "32600,52600,33400,53400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 632,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,53000,34000,53000"
pts [
"25750,53000"
"34000,53000"
]
)
start &109
sat 32
eat 16
sty 1
sl "(a*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
)
xt "27000,52000,31800,53000"
st "aux_io(a*2)"
blo "27000,52800"
tm "WireNameMgr"
)
)
on &172
)
*201 (Wire
uid 639,0
shape (OrthoPolyLine
uid 640,0
va (VaSet
vasetType 3
)
xt "31750,53000,33000,54000"
pts [
"31750,54000"
"33000,54000"
"33000,53000"
]
)
start &102
end &200
sat 32
eat 32
sl "(a*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 642,0
va (VaSet
isHidden 1
)
xt "33750,53000,38550,54000"
st "aux_io(a*2)"
blo "33750,53800"
tm "WireNameMgr"
)
)
on &172
)
*202 (Wire
uid 643,0
optionalChildren [
*203 (BdJunction
uid 649,0
ps "OnConnectorStrategy"
shape (Circle
uid 650,0
va (VaSet
vasetType 1
)
xt "32600,55600,33400,56400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 644,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,56000,34000,56000"
pts [
"25750,56000"
"34000,56000"
]
)
start &113
sat 32
eat 16
sty 1
sl "((a*2)+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 648,0
va (VaSet
)
xt "27000,55000,33400,56000"
st "aux_io((a*2)+1)"
blo "27000,55800"
tm "WireNameMgr"
)
)
on &172
)
*204 (Wire
uid 651,0
shape (OrthoPolyLine
uid 652,0
va (VaSet
vasetType 3
)
xt "31750,56000,33000,58000"
pts [
"31750,58000"
"33000,58000"
"33000,56000"
]
)
start &118
end &203
sat 32
eat 32
sl "((a*2)+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 654,0
va (VaSet
isHidden 1
)
xt "33750,57000,40150,58000"
st "aux_io((a*2)+1)"
blo "33750,57800"
tm "WireNameMgr"
)
)
on &172
)
*205 (Wire
uid 655,0
optionalChildren [
*206 (BdJunction
uid 659,0
ps "OnConnectorStrategy"
shape (Circle
uid 660,0
va (VaSet
vasetType 1
)
xt "32600,18600,33400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 656,0
va (VaSet
vasetType 3
)
xt "25750,19000,45000,19000"
pts [
"25750,19000"
"45000,19000"
]
)
start &41
end &178
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 658,0
va (VaSet
)
xt "38000,18000,43900,19000"
st "ibewire_sclt_o"
blo "38000,18800"
tm "WireNameMgr"
)
)
on &163
)
*207 (Wire
uid 661,0
shape (OrthoPolyLine
uid 662,0
va (VaSet
vasetType 3
)
xt "31750,19000,33000,20000"
pts [
"31750,20000"
"33000,20000"
"33000,19000"
]
)
start &34
end &206
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
isHidden 1
)
xt "33750,19000,39650,20000"
st "ibewire_sclt_o"
blo "33750,19800"
tm "WireNameMgr"
)
)
on &163
)
*208 (Wire
uid 665,0
optionalChildren [
*209 (BdJunction
uid 669,0
ps "OnConnectorStrategy"
shape (Circle
uid 670,0
va (VaSet
vasetType 1
)
xt "32600,21600,33400,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 666,0
va (VaSet
vasetType 3
)
xt "25750,22000,45000,22000"
pts [
"25750,22000"
"45000,22000"
]
)
start &45
end &175
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 668,0
va (VaSet
)
xt "38000,21000,44400,22000"
st "ibewire_sdat_io"
blo "38000,21800"
tm "WireNameMgr"
)
)
on &164
)
*210 (Wire
uid 671,0
shape (OrthoPolyLine
uid 672,0
va (VaSet
vasetType 3
)
xt "31750,22000,33000,23000"
pts [
"33000,22000"
"33000,23000"
"31750,23000"
]
)
start &209
end &50
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 674,0
va (VaSet
isHidden 1
)
xt "26000,21000,32400,22000"
st "ibewire_sdat_io"
blo "26000,21800"
tm "WireNameMgr"
)
)
on &164
)
*211 (Wire
uid 675,0
optionalChildren [
*212 (BdJunction
uid 679,0
ps "OnConnectorStrategy"
shape (Circle
uid 680,0
va (VaSet
vasetType 1
)
xt "31600,40600,32400,41400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 676,0
va (VaSet
vasetType 3
)
xt "25750,41000,45000,41000"
pts [
"25750,41000"
"35000,41000"
"45000,41000"
]
)
start &86
end &77
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 678,0
va (VaSet
)
xt "38000,40000,43600,41000"
st "ibewire_scl_o"
blo "38000,40800"
tm "WireNameMgr"
)
)
on &165
)
*213 (Wire
uid 681,0
shape (OrthoPolyLine
uid 682,0
va (VaSet
vasetType 3
)
xt "30750,41000,32000,42000"
pts [
"30750,42000"
"32000,42000"
"32000,41000"
]
)
start &79
end &212
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 684,0
va (VaSet
isHidden 1
)
xt "32750,41000,38350,42000"
st "ibewire_scl_o"
blo "32750,41800"
tm "WireNameMgr"
)
)
on &165
)
*214 (Wire
uid 685,0
optionalChildren [
*215 (BdJunction
uid 689,0
ps "OnConnectorStrategy"
shape (Circle
uid 690,0
va (VaSet
vasetType 1
)
xt "31600,43600,32400,44400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 686,0
va (VaSet
vasetType 3
)
xt "25750,44000,45000,44000"
pts [
"25750,44000"
"32000,44000"
"45000,44000"
]
)
start &90
end &94
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 688,0
va (VaSet
)
xt "38000,43000,44100,44000"
st "ibewire_sda_io"
blo "38000,43800"
tm "WireNameMgr"
)
)
on &166
)
*216 (Wire
uid 691,0
shape (OrthoPolyLine
uid 692,0
va (VaSet
vasetType 3
)
xt "30750,44000,32000,45000"
pts [
"32000,44000"
"32000,45000"
"30750,45000"
]
)
start &215
end &96
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
va (VaSet
isHidden 1
)
xt "25000,43000,31100,44000"
st "ibewire_sda_io"
blo "25000,43800"
tm "WireNameMgr"
)
)
on &166
)
*217 (Wire
uid 695,0
optionalChildren [
*218 (BdJunction
uid 699,0
ps "OnConnectorStrategy"
shape (Circle
uid 700,0
va (VaSet
vasetType 1
)
xt "36600,73601,37400,74401"
radius 400
)
)
]
shape (OrthoPolyLine
uid 696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,74000,45000,74000"
pts [
"25750,74000"
"45000,74000"
]
)
start &140
end &144
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 698,0
va (VaSet
)
xt "27000,73000,33000,74000"
st "ibe_pll_sda_io"
blo "27000,73800"
tm "WireNameMgr"
)
)
on &167
)
*219 (Wire
uid 701,0
shape (OrthoPolyLine
uid 702,0
va (VaSet
vasetType 3
)
xt "35750,71000,37000,74002"
pts [
"35750,71000"
"37000,71000"
"37000,74002"
]
)
start &129
end &218
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 704,0
va (VaSet
isHidden 1
)
xt "37750,75000,43750,76000"
st "ibe_pll_sda_io"
blo "37750,75800"
tm "WireNameMgr"
)
)
on &167
)
*220 (Wire
uid 705,0
optionalChildren [
*221 (BdJunction
uid 709,0
ps "OnConnectorStrategy"
shape (Circle
uid 710,0
va (VaSet
vasetType 1
)
xt "36600,68601,37400,69401"
radius 400
)
)
]
shape (OrthoPolyLine
uid 706,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25750,69000,45000,69000"
pts [
"25750,69000"
"45000,69000"
]
)
start &136
end &127
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 708,0
va (VaSet
)
xt "27000,68000,32700,69000"
st "ibe_pll_scl_io"
blo "27000,68800"
tm "WireNameMgr"
)
)
on &168
)
*222 (Wire
uid 711,0
shape (OrthoPolyLine
uid 712,0
va (VaSet
vasetType 3
)
xt "35750,66000,37000,69003"
pts [
"35750,66000"
"37000,66000"
"37000,69003"
]
)
start &123
end &221
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 714,0
va (VaSet
isHidden 1
)
xt "37750,69000,43450,70000"
st "ibe_pll_scl_io"
blo "37750,69800"
tm "WireNameMgr"
)
)
on &168
)
*223 (Wire
uid 715,0
shape (OrthoPolyLine
uid 716,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,9000,45000,9000"
pts [
"36000,9000"
"45000,9000"
]
)
end &177
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 720,0
va (VaSet
)
xt "37000,8000,43000,9000"
st "ibemon_sclt_o"
blo "37000,8800"
tm "WireNameMgr"
)
)
on &154
)
*224 (Wire
uid 721,0
shape (OrthoPolyLine
uid 722,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,12000,45000,12000"
pts [
"36000,12000"
"45000,12000"
]
)
end &176
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 726,0
va (VaSet
)
xt "37000,11000,43500,12000"
st "ibemon_sdat_io"
blo "37000,11800"
tm "WireNameMgr"
)
)
on &155
)
*225 (Wire
uid 727,0
shape (OrthoPolyLine
uid 728,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,53000,46000,53000"
pts [
"37000,53000"
"46000,53000"
]
)
end &100
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 732,0
va (VaSet
)
xt "38000,52000,40500,53000"
st "aux_io"
blo "38000,52800"
tm "WireNameMgr"
)
)
on &172
)
*226 (Wire
uid 733,0
shape (OrthoPolyLine
uid 734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,14000,14250,14000"
pts [
"5000,14000"
"14250,14000"
]
)
end &23
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 738,0
va (VaSet
)
xt "6000,13000,9200,14000"
st "sda_ti(t)"
blo "6000,13800"
tm "WireNameMgr"
)
)
on &156
)
*227 (Wire
uid 739,0
shape (OrthoPolyLine
uid 740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,10000,14250,10000"
pts [
"5000,10000"
"14250,10000"
]
)
end &19
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 744,0
va (VaSet
)
xt "6000,9000,9100,10000"
st "sck_ti(t)"
blo "6000,9800"
tm "WireNameMgr"
)
)
on &157
)
*228 (Wire
uid 745,0
shape (OrthoPolyLine
uid 746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,13000,14250,13000"
pts [
"14250,13000"
"5000,13000"
]
)
start &22
ss 0
es 0
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
)
xt "6000,12000,11000,13000"
st "sda_rx_o(t)"
blo "6000,12800"
tm "WireNameMgr"
)
)
on &158
)
*229 (Wire
uid 751,0
shape (OrthoPolyLine
uid 752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,12000,14250,12000"
pts [
"5000,12000"
"14250,12000"
]
)
end &21
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 756,0
va (VaSet
)
xt "6000,11000,10700,12000"
st "sda_tx_i(t)"
blo "6000,11800"
tm "WireNameMgr"
)
)
on &159
)
*230 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,9000,14250,9000"
pts [
"5000,9000"
"14250,9000"
]
)
end &18
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 762,0
va (VaSet
)
xt "6000,8000,8800,9000"
st "sck_i(t)"
blo "6000,8800"
tm "WireNameMgr"
)
)
on &160
)
*231 (Wire
uid 763,0
shape (OrthoPolyLine
uid 764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,31000,45000,31000"
pts [
"36000,31000"
"45000,31000"
]
)
end &54
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 768,0
va (VaSet
)
xt "37000,30000,42700,31000"
st "ibemon_scl_o"
blo "37000,30800"
tm "WireNameMgr"
)
)
on &161
)
*232 (Wire
uid 769,0
shape (OrthoPolyLine
uid 770,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,34000,45000,34000"
pts [
"36000,34000"
"45000,34000"
]
)
end &71
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 774,0
va (VaSet
)
xt "37000,33000,43200,34000"
st "ibemon_sda_io"
blo "37000,33800"
tm "WireNameMgr"
)
)
on &162
)
*233 (Wire
uid 775,0
shape (OrthoPolyLine
uid 776,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,35000,14250,35000"
pts [
"14250,35000"
"5000,35000"
]
)
start &65
ss 0
es 0
sat 32
eat 16
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 780,0
va (VaSet
)
xt "6000,34000,12200,35000"
st "sda_rx_o(b+4)"
blo "6000,34800"
tm "WireNameMgr"
)
)
on &158
)
*234 (Wire
uid 781,0
shape (OrthoPolyLine
uid 782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,36000,14250,36000"
pts [
"5000,36000"
"14250,36000"
]
)
end &66
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 786,0
va (VaSet
)
xt "6000,35000,10900,36000"
st "sda_ti(b+4)"
blo "6000,35800"
tm "WireNameMgr"
)
)
on &156
)
*235 (Wire
uid 787,0
shape (OrthoPolyLine
uid 788,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,31000,14250,31000"
pts [
"5000,31000"
"14250,31000"
]
)
end &61
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 792,0
va (VaSet
)
xt "6000,30000,10500,31000"
st "sck_i(b+4)"
blo "6000,30800"
tm "WireNameMgr"
)
)
on &160
)
*236 (Wire
uid 793,0
shape (OrthoPolyLine
uid 794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,34000,14250,34000"
pts [
"5000,34000"
"14250,34000"
]
)
end &64
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 798,0
va (VaSet
)
xt "6000,33000,11900,34000"
st "sda_tx_i(b+4)"
blo "6000,33800"
tm "WireNameMgr"
)
)
on &159
)
*237 (Wire
uid 799,0
shape (OrthoPolyLine
uid 800,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,32000,14250,32000"
pts [
"5000,32000"
"14250,32000"
]
)
end &62
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
)
xt "6000,31000,10800,32000"
st "sck_ti(b+4)"
blo "6000,31800"
tm "WireNameMgr"
)
)
on &157
)
*238 (Wire
uid 805,0
shape (OrthoPolyLine
uid 806,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,57000,14250,57000"
pts [
"14250,57000"
"5000,57000"
]
)
start &111
ss 0
es 0
sat 32
eat 16
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 810,0
va (VaSet
)
xt "6000,56000,12600,57000"
st "sda_rx_o(a+12)"
blo "6000,56800"
tm "WireNameMgr"
)
)
on &158
)
*239 (Wire
uid 811,0
shape (OrthoPolyLine
uid 812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,58000,14250,58000"
pts [
"5000,58000"
"14250,58000"
]
)
end &112
sat 16
eat 32
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 816,0
va (VaSet
)
xt "6000,57000,11300,58000"
st "sda_ti(a+12)"
blo "6000,57800"
tm "WireNameMgr"
)
)
on &156
)
*240 (Wire
uid 817,0
shape (OrthoPolyLine
uid 818,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,53000,14250,53000"
pts [
"5000,53000"
"14250,53000"
]
)
end &107
sat 16
eat 32
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 822,0
va (VaSet
)
xt "6000,52000,10900,53000"
st "sck_i(a+12)"
blo "6000,52800"
tm "WireNameMgr"
)
)
on &160
)
*241 (Wire
uid 823,0
shape (OrthoPolyLine
uid 824,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,56000,14250,56000"
pts [
"5000,56000"
"14250,56000"
]
)
end &110
sat 16
eat 32
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
)
xt "6000,55000,12300,56000"
st "sda_tx_i(a+12)"
blo "6000,55800"
tm "WireNameMgr"
)
)
on &159
)
*242 (Wire
uid 829,0
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,54000,14250,54000"
pts [
"5000,54000"
"14250,54000"
]
)
end &108
sat 16
eat 32
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 834,0
va (VaSet
)
xt "6000,53000,11200,54000"
st "sck_ti(a+12)"
blo "6000,53800"
tm "WireNameMgr"
)
)
on &157
)
*243 (Wire
uid 835,0
shape (OrthoPolyLine
uid 836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,23000,14250,23000"
pts [
"14250,23000"
"5000,23000"
]
)
start &43
ss 0
es 0
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 840,0
va (VaSet
)
xt "6000,22000,11200,23000"
st "sda_rx_o(3)"
blo "6000,22800"
tm "WireNameMgr"
)
)
on &158
)
*244 (Wire
uid 841,0
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,24000,14250,24000"
pts [
"5000,24000"
"14250,24000"
]
)
end &44
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
)
xt "6000,23000,9400,24000"
st "sda_ti(3)"
blo "6000,23800"
tm "WireNameMgr"
)
)
on &156
)
*245 (Wire
uid 847,0
shape (OrthoPolyLine
uid 848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,19000,14250,19000"
pts [
"5000,19000"
"14250,19000"
]
)
end &39
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
)
xt "6000,18000,9000,19000"
st "sck_i(3)"
blo "6000,18800"
tm "WireNameMgr"
)
)
on &160
)
*246 (Wire
uid 853,0
shape (OrthoPolyLine
uid 854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,22000,14250,22000"
pts [
"5000,22000"
"14250,22000"
]
)
end &42
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 858,0
va (VaSet
)
xt "6000,21000,10900,22000"
st "sda_tx_i(3)"
blo "6000,21800"
tm "WireNameMgr"
)
)
on &159
)
*247 (Wire
uid 859,0
shape (OrthoPolyLine
uid 860,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,20000,14250,20000"
pts [
"5000,20000"
"14250,20000"
]
)
end &40
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 864,0
va (VaSet
)
xt "6000,19000,9300,20000"
st "sck_ti(3)"
blo "6000,19800"
tm "WireNameMgr"
)
)
on &157
)
*248 (Wire
uid 865,0
shape (OrthoPolyLine
uid 866,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,46000,14250,46000"
pts [
"5000,46000"
"14250,46000"
]
)
end &89
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 870,0
va (VaSet
)
xt "6000,45000,9400,46000"
st "sda_ti(7)"
blo "6000,45800"
tm "WireNameMgr"
)
)
on &156
)
*249 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,41000,14250,41000"
pts [
"5000,41000"
"14250,41000"
]
)
end &84
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 876,0
va (VaSet
)
xt "6000,40000,9000,41000"
st "sck_i(7)"
blo "6000,40800"
tm "WireNameMgr"
)
)
on &160
)
*250 (Wire
uid 877,0
shape (OrthoPolyLine
uid 878,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,44000,14250,44000"
pts [
"5000,44000"
"14250,44000"
]
)
end &87
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
)
xt "6000,43000,10900,44000"
st "sda_tx_i(7)"
blo "6000,43800"
tm "WireNameMgr"
)
)
on &159
)
*251 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,42000,14250,42000"
pts [
"5000,42000"
"14250,42000"
]
)
end &85
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
)
xt "6000,41000,9300,42000"
st "sck_ti(7)"
blo "6000,41800"
tm "WireNameMgr"
)
)
on &157
)
*252 (Wire
uid 889,0
shape (OrthoPolyLine
uid 890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,45000,14250,45000"
pts [
"14250,45000"
"5000,45000"
]
)
start &88
ss 0
es 0
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
)
xt "6000,44000,11200,45000"
st "sda_rx_o(7)"
blo "6000,44800"
tm "WireNameMgr"
)
)
on &158
)
*253 (Wire
uid 895,0
shape (OrthoPolyLine
uid 896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,73000,14250,73000"
pts [
"14250,73000"
"5000,73000"
]
)
start &138
ss 0
es 0
sat 32
eat 16
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 900,0
va (VaSet
)
xt "6000,72000,11200,73000"
st "sda_rx_o(8)"
blo "6000,72800"
tm "WireNameMgr"
)
)
on &158
)
*254 (Wire
uid 901,0
shape (OrthoPolyLine
uid 902,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,69000,14250,69000"
pts [
"5000,69000"
"14250,69000"
]
)
end &134
sat 16
eat 32
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 906,0
va (VaSet
)
xt "6000,68000,9000,69000"
st "sck_i(8)"
blo "6000,68800"
tm "WireNameMgr"
)
)
on &160
)
*255 (Wire
uid 907,0
shape (OrthoPolyLine
uid 908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,72000,14250,72000"
pts [
"5000,72000"
"14250,72000"
]
)
end &137
sat 16
eat 32
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 912,0
va (VaSet
)
xt "6000,71000,10900,72000"
st "sda_tx_i(8)"
blo "6000,71800"
tm "WireNameMgr"
)
)
on &159
)
*256 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,74000,14250,74000"
pts [
"5000,74000"
"14250,74000"
]
)
end &139
sat 16
eat 32
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 918,0
va (VaSet
)
xt "6000,73000,9400,74000"
st "sda_ti(8)"
blo "6000,73800"
tm "WireNameMgr"
)
)
on &156
)
*257 (Wire
uid 919,0
shape (OrthoPolyLine
uid 920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,70000,14250,70000"
pts [
"5000,70000"
"14250,70000"
]
)
end &135
sat 16
eat 32
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 924,0
va (VaSet
)
xt "6000,69000,9300,70000"
st "sck_ti(8)"
blo "6000,69800"
tm "WireNameMgr"
)
)
on &157
)
*258 (Wire
uid 957,0
shape (OrthoPolyLine
uid 958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,12000,-3750,12000"
pts [
"-13000,12000"
"-3750,12000"
]
)
start &169
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 964,0
va (VaSet
)
xt "-12000,11000,-8700,12000"
st "sda_tx_i"
blo "-12000,11800"
tm "WireNameMgr"
)
)
on &159
)
*259 (Wire
uid 965,0
shape (OrthoPolyLine
uid 966,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,14000,-3750,14000"
pts [
"-13000,14000"
"-3750,14000"
]
)
start &171
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 972,0
va (VaSet
)
xt "-12000,13000,-9700,14000"
st "sda_ti"
blo "-12000,13800"
tm "WireNameMgr"
)
)
on &156
)
*260 (Wire
uid 973,0
shape (OrthoPolyLine
uid 974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,13000,-3750,13000"
pts [
"-3750,13000"
"-13000,13000"
]
)
end &170
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 980,0
va (VaSet
)
xt "-12000,12000,-8400,13000"
st "sda_rx_o"
blo "-12000,12800"
tm "WireNameMgr"
)
)
on &158
)
*261 (Wire
uid 1152,0
shape (OrthoPolyLine
uid 1153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,9000,-3750,9000"
pts [
"-13000,9000"
"-3750,9000"
]
)
start &173
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
va (VaSet
)
xt "-12000,8000,-10100,9000"
st "sck_i"
blo "-12000,8800"
tm "WireNameMgr"
)
)
on &160
)
*262 (Wire
uid 1160,0
shape (OrthoPolyLine
uid 1161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,10000,-3750,10000"
pts [
"-13000,10000"
"-3750,10000"
]
)
start &174
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1167,0
va (VaSet
)
xt "-12000,9000,-9800,10000"
st "sck_ti"
blo "-12000,9800"
tm "WireNameMgr"
)
)
on &157
)
*263 (Wire
uid 1444,0
shape (OrthoPolyLine
uid 1445,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,-17000,19000,-17000"
pts [
"19000,-17000"
"9000,-17000"
]
)
start &179
es 0
sat 2
eat 16
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1451,0
va (VaSet
)
xt "10000,-18000,15700,-17000"
st "sda_rx_o(10)"
blo "10000,-17200"
tm "WireNameMgr"
)
)
on &158
)
*264 (Wire
uid 1582,0
shape (OrthoPolyLine
uid 1583,0
va (VaSet
vasetType 3
)
xt "51000,-17000,57000,-17000"
pts [
"57000,-17000"
"51000,-17000"
]
)
start &184
end &179
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1589,0
va (VaSet
)
xt "53000,-18000,57800,-17000"
st "sda_rx10_i"
blo "53000,-17200"
tm "WireNameMgr"
)
)
on &183
)
*265 (Wire
uid 1727,0
shape (OrthoPolyLine
uid 1728,0
va (VaSet
vasetType 3
)
xt "51000,-16000,57000,-16000"
pts [
"57000,-16000"
"51000,-16000"
]
)
start &185
end &179
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1732,0
va (VaSet
)
xt "53000,-17000,57800,-16000"
st "sda_rx11_i"
blo "53000,-16200"
tm "WireNameMgr"
)
)
on &186
)
*266 (Wire
uid 1735,0
shape (OrthoPolyLine
uid 1736,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,-16000,19000,-16000"
pts [
"19000,-16000"
"9000,-16000"
]
)
start &179
es 0
sat 2
eat 16
sty 1
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1742,0
va (VaSet
)
xt "10000,-17000,15700,-16000"
st "sda_rx_o(11)"
blo "10000,-16200"
tm "WireNameMgr"
)
)
on &158
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *267 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*268 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "-16000,-7900,-9500,-7000"
st "Package List"
blo "-16000,-7200"
)
*269 (MLText
uid 44,0
va (VaSet
)
xt "-16000,-7000,-3900,-3000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*270 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*271 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*272 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*273 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*274 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*275 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*276 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,1,1604,1155"
viewArea "1585,-37141,73966,14284"
cachedDiagramExtent "-45000,-19000,64800,79400"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1744,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*277 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*278 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*279 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*280 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*281 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*282 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*283 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*284 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*285 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*286 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*287 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*288 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*289 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*290 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*291 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*292 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*293 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*294 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*295 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*296 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*297 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "-29000,51200,-23500,52200"
st "Declarations"
blo "-29000,52000"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "-29000,52200,-26600,53200"
st "Ports:"
blo "-29000,53000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-29000,51200,-25300,52200"
st "Pre User:"
blo "-29000,52000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-29000,51200,-29000,51200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "helvetica,8,1"
)
xt "-29000,78400,-21800,79400"
st "Diagram Signals:"
blo "-29000,79200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-29000,51200,-24300,52200"
st "Post User:"
blo "-29000,52000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-29000,51200,-29000,51200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 20,0
usingSuid 1
emptyRow *298 (LEmptyRow
)
uid 54,0
optionalChildren [
*299 (RefLabelRowHdr
)
*300 (TitleRowHdr
)
*301 (FilterRowHdr
)
*302 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*303 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*304 (GroupColHdr
tm "GroupColHdrMgr"
)
*305 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*306 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*307 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*308 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*309 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*310 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*311 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibemon_sclt_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 1005,0
)
*312 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibemon_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 1007,0
)
*313 (LeafLogPort
port (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 1011,0
)
*314 (LeafLogPort
port (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 1013,0
)
*315 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda_rx_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 1015,0
)
*316 (LeafLogPort
port (LogicalPort
decl (Decl
n "sda_tx_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 1017,0
)
*317 (LeafLogPort
port (LogicalPort
decl (Decl
n "sck_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 1019,0
)
*318 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibemon_scl_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 1021,0
)
*319 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibemon_sda_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 10
suid 10,0
)
)
uid 1023,0
)
*320 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibewire_sclt_o"
t "std_logic"
o 11
suid 11,0
)
)
uid 1025,0
)
*321 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibewire_sdat_io"
t "std_logic"
o 12
suid 12,0
)
)
uid 1027,0
)
*322 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibewire_scl_o"
t "std_logic"
o 13
suid 13,0
)
)
uid 1029,0
)
*323 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ibewire_sda_io"
t "std_logic"
o 14
suid 14,0
)
)
uid 1031,0
)
*324 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "ibe_pll_sda_io"
t "std_logic"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 1033,0
)
*325 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "ibe_pll_scl_io"
t "std_logic"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 1035,0
)
*326 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "aux_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 3
suid 17,0
)
)
uid 1039,0
)
*327 (LeafLogPort
port (LogicalPort
decl (Decl
n "sda_rx10_i"
t "std_logic"
o 17
suid 19,0
)
)
uid 1598,0
)
*328 (LeafLogPort
port (LogicalPort
decl (Decl
n "sda_rx11_i"
t "std_logic"
o 17
suid 20,0
)
)
uid 1743,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*329 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *330 (MRCItem
litem &298
pos 18
dimension 20
)
uid 69,0
optionalChildren [
*331 (MRCItem
litem &299
pos 0
dimension 20
uid 70,0
)
*332 (MRCItem
litem &300
pos 1
dimension 23
uid 71,0
)
*333 (MRCItem
litem &301
pos 2
hidden 1
dimension 20
uid 72,0
)
*334 (MRCItem
litem &311
pos 0
dimension 20
uid 1006,0
)
*335 (MRCItem
litem &312
pos 1
dimension 20
uid 1008,0
)
*336 (MRCItem
litem &313
pos 2
dimension 20
uid 1012,0
)
*337 (MRCItem
litem &314
pos 3
dimension 20
uid 1014,0
)
*338 (MRCItem
litem &315
pos 4
dimension 20
uid 1016,0
)
*339 (MRCItem
litem &316
pos 5
dimension 20
uid 1018,0
)
*340 (MRCItem
litem &317
pos 6
dimension 20
uid 1020,0
)
*341 (MRCItem
litem &318
pos 7
dimension 20
uid 1022,0
)
*342 (MRCItem
litem &319
pos 8
dimension 20
uid 1024,0
)
*343 (MRCItem
litem &320
pos 9
dimension 20
uid 1026,0
)
*344 (MRCItem
litem &321
pos 10
dimension 20
uid 1028,0
)
*345 (MRCItem
litem &322
pos 11
dimension 20
uid 1030,0
)
*346 (MRCItem
litem &323
pos 12
dimension 20
uid 1032,0
)
*347 (MRCItem
litem &324
pos 13
dimension 20
uid 1034,0
)
*348 (MRCItem
litem &325
pos 14
dimension 20
uid 1036,0
)
*349 (MRCItem
litem &326
pos 15
dimension 20
uid 1040,0
)
*350 (MRCItem
litem &327
pos 16
dimension 20
uid 1599,0
)
*351 (MRCItem
litem &328
pos 17
dimension 20
uid 1744,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*352 (MRCItem
litem &302
pos 0
dimension 20
uid 74,0
)
*353 (MRCItem
litem &304
pos 1
dimension 50
uid 75,0
)
*354 (MRCItem
litem &305
pos 2
dimension 100
uid 76,0
)
*355 (MRCItem
litem &306
pos 3
dimension 50
uid 77,0
)
*356 (MRCItem
litem &307
pos 4
dimension 100
uid 78,0
)
*357 (MRCItem
litem &308
pos 5
dimension 100
uid 79,0
)
*358 (MRCItem
litem &309
pos 6
dimension 50
uid 80,0
)
*359 (MRCItem
litem &310
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *360 (LEmptyRow
)
uid 83,0
optionalChildren [
*361 (RefLabelRowHdr
)
*362 (TitleRowHdr
)
*363 (FilterRowHdr
)
*364 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*365 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*366 (GroupColHdr
tm "GroupColHdrMgr"
)
*367 (NameColHdr
tm "GenericNameColHdrMgr"
)
*368 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*369 (InitColHdr
tm "GenericValueColHdrMgr"
)
*370 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*371 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*372 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *373 (MRCItem
litem &360
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*374 (MRCItem
litem &361
pos 0
dimension 20
uid 98,0
)
*375 (MRCItem
litem &362
pos 1
dimension 23
uid 99,0
)
*376 (MRCItem
litem &363
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*377 (MRCItem
litem &364
pos 0
dimension 20
uid 102,0
)
*378 (MRCItem
litem &366
pos 1
dimension 50
uid 103,0
)
*379 (MRCItem
litem &367
pos 2
dimension 100
uid 104,0
)
*380 (MRCItem
litem &368
pos 3
dimension 100
uid 105,0
)
*381 (MRCItem
litem &369
pos 4
dimension 50
uid 106,0
)
*382 (MRCItem
litem &370
pos 5
dimension 50
uid 107,0
)
*383 (MRCItem
litem &371
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
frameCount 3
)
