--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_EHMC_STEP_TOP.twx CNC2_EHMC_STEP_TOP.ncd -o CNC2_EHMC_STEP_TOP.twr
CNC2_EHMC_STEP_TOP.pcf -ucf CNC2_EHMC_STEP_TOP.ucf

Design file:              CNC2_EHMC_STEP_TOP.ncd
Physical constraint file: CNC2_EHMC_STEP_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 394802074 paths analyzed, 12851 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.220ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (SLICE_X22Y25.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.432ns (Levels of Logic = 5)
  Clock Path Skew:      1.732ns (1.260 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A4      net (fanout=19)       1.896   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A       Tilo                  0.203   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y52.D4      net (fanout=12)       1.138   AddressDecoderCS0n
    SLICE_X47Y52.D       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X42Y52.D2      net (fanout=21)       0.961   cnc2_EHMC_STEP/dda_Select
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.432ns (1.891ns logic, 11.541ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.456 - 0.528)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.447   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X42Y52.D4      net (fanout=30)       1.843   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.857ns (1.468ns logic, 9.389ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.369 - 0.402)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X42Y52.D3      net (fanout=31)       1.156   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.114ns (1.412ns logic, 8.702ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (SLICE_X22Y25.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.432ns (Levels of Logic = 5)
  Clock Path Skew:      1.732ns (1.260 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A4      net (fanout=19)       1.896   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A       Tilo                  0.203   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y52.D4      net (fanout=12)       1.138   AddressDecoderCS0n
    SLICE_X47Y52.D       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X42Y52.D2      net (fanout=21)       0.961   cnc2_EHMC_STEP/dda_Select
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.432ns (1.891ns logic, 11.541ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.456 - 0.528)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.447   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X42Y52.D4      net (fanout=30)       1.843   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.857ns (1.468ns logic, 9.389ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.369 - 0.402)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X42Y52.D3      net (fanout=31)       1.156   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.114ns (1.412ns logic, 8.702ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (SLICE_X22Y25.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.432ns (Levels of Logic = 5)
  Clock Path Skew:      1.732ns (1.260 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A4      net (fanout=19)       1.896   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A       Tilo                  0.203   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y52.D4      net (fanout=12)       1.138   AddressDecoderCS0n
    SLICE_X47Y52.D       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X42Y52.D2      net (fanout=21)       0.961   cnc2_EHMC_STEP/dda_Select
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.432ns (1.891ns logic, 11.541ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.456 - 0.528)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.447   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Ibit_Number_0<23>
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X42Y52.D4      net (fanout=30)       1.843   cnc2_EHMC_STEP/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.857ns (1.468ns logic, 9.389ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.369 - 0.402)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X42Y52.D3      net (fanout=31)       1.156   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X42Y52.DMUX    Tilo                  0.261   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X12Y19.A4      net (fanout=9)        4.850   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X12Y19.A       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv1
    SLICE_X16Y17.D2      net (fanout=7)        1.023   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/_n0107_inv
    SLICE_X16Y17.DMUX    Tilo                  0.251   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_HeadAddress<8>
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CE      net (fanout=6)        1.673   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X22Y25.CLK     Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.114ns (1.412ns logic, 8.702ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15 (SLICE_X41Y41.C6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.873ns (Levels of Logic = 2)
  Clock Path Skew:      1.289ns (1.110 - -0.179)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y40.D3      net (fanout=3)        1.148   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y40.D       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X41Y41.C6      net (fanout=16)       0.154   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X41Y41.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       LbAle_Data<15>LogicTrst1
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (0.571ns logic, 1.302ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 3)
  Clock Path Skew:      1.306ns (1.110 - -0.196)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.B4      net (fanout=19)       0.658   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.B       Tilo                  0.156   SRIPartition_1/Com_Select<1>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X41Y40.D5      net (fanout=18)       0.361   AddressDecoderCS2n
    SLICE_X41Y40.D       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X41Y41.C6      net (fanout=16)       0.154   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X41Y41.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       LbAle_Data<15>LogicTrst1
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_15
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.727ns logic, 1.173ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase_2 (SLICE_X42Y32.A6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.987ns (Levels of Logic = 2)
  Clock Path Skew:      1.322ns (1.126 - -0.196)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y37.A4      net (fanout=19)       1.151   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X40Y37.A       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X42Y32.A6      net (fanout=16)       0.297   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X42Y32.CLK     Tah         (-Th)    -0.197   cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase<5>
                                                       LbAle_Data<2>LogicTrst1
                                                       cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase_2
    -------------------------------------------------  ---------------------------
    Total                                      1.987ns (0.539ns logic, 1.448ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.475ns (Levels of Logic = 2)
  Clock Path Skew:      1.348ns (1.126 - -0.222)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X40Y37.A5      net (fanout=3)        1.639   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X40Y37.A       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X42Y32.A6      net (fanout=16)       0.297   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X42Y32.CLK     Tah         (-Th)    -0.197   cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase<5>
                                                       LbAle_Data<2>LogicTrst1
                                                       cnc2_EHMC_STEP/DDA_Partition_1/m_DDATimeBase_2
    -------------------------------------------------  ---------------------------
    Total                                      2.475ns (0.539ns logic, 1.936ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_14 (SLICE_X41Y41.B3), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.011ns (Levels of Logic = 2)
  Clock Path Skew:      1.289ns (1.110 - -0.179)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y40.D3      net (fanout=3)        1.148   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X41Y40.D       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X41Y41.B3      net (fanout=16)       0.292   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X41Y41.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       LbAle_Data<14>LogicTrst1
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_14
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.571ns logic, 1.440ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 3)
  Clock Path Skew:      1.306ns (1.110 - -0.196)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.B4      net (fanout=19)       0.658   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y39.B       Tilo                  0.156   SRIPartition_1/Com_Select<1>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X41Y40.D5      net (fanout=18)       0.361   AddressDecoderCS2n
    SLICE_X41Y40.D       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o1
    SLICE_X41Y41.B3      net (fanout=16)       0.292   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_255_o
    SLICE_X41Y41.CLK     Tah         (-Th)    -0.215   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       LbAle_Data<14>LogicTrst1
                                                       cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_14
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.727ns logic, 1.311ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 573319 paths analyzed, 13218 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.222ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21 (SLICE_X11Y60.B1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.969ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.561 - 0.554)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X47Y43.B4      net (fanout=3)        3.264   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X47Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X35Y32.B4      net (fanout=16)       2.160   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X35Y32.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/m_DDAPulseType<7>
                                                       LbAle_Data<5>LogicTrst1
    SLICE_X11Y60.B1      net (fanout=72)       5.297   LbAle_Data<5>
    SLICE_X11Y60.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<21>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21
    -------------------------------------------------  ---------------------------
    Total                                     11.969ns (1.248ns logic, 10.721ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.896ns (Levels of Logic = 4)
  Clock Path Skew:      0.024ns (0.561 - 0.537)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A4      net (fanout=19)       1.896   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A       Tilo                  0.203   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y43.B5      net (fanout=12)       1.092   AddressDecoderCS0n
    SLICE_X47Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X35Y32.B4      net (fanout=16)       2.160   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X35Y32.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/m_DDAPulseType<7>
                                                       LbAle_Data<5>LogicTrst1
    SLICE_X11Y60.B1      net (fanout=72)       5.297   LbAle_Data<5>
    SLICE_X11Y60.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<21>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21
    -------------------------------------------------  ---------------------------
    Total                                     11.896ns (1.451ns logic, 10.445ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.540ns (Levels of Logic = 2)
  Clock Path Skew:      -2.199ns (-0.203 - 1.996)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_5 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.DQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut<5>
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut_5
    SLICE_X35Y32.B1      net (fanout=1)        2.271   cnc2_EHMC_STEP/LocalBusBridge_1/m_BusDataOut<5>
    SLICE_X35Y32.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/m_DDAPulseType<7>
                                                       LbAle_Data<5>LogicTrst1
    SLICE_X11Y60.B1      net (fanout=72)       5.297   LbAle_Data<5>
    SLICE_X11Y60.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<21>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_21
    -------------------------------------------------  ---------------------------
    Total                                      8.540ns (0.972ns logic, 7.568ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12 (SLICE_X21Y10.A3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.386 - 0.419)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.DQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X40Y37.A5      net (fanout=3)        2.774   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X40Y37.A       Tilo                  0.205   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X43Y54.B4      net (fanout=16)       2.024   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X21Y10.A3      net (fanout=91)       5.695   LbAle_Data<12>
    SLICE_X21Y10.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<12>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    -------------------------------------------------  ---------------------------
    Total                                     11.687ns (1.194ns logic, 10.493ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.386 - 0.462)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X47Y43.B4      net (fanout=3)        3.264   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X47Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X43Y54.B6      net (fanout=16)       1.042   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X21Y10.A3      net (fanout=91)       5.695   LbAle_Data<12>
    SLICE_X21Y10.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<12>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    -------------------------------------------------  ---------------------------
    Total                                     11.249ns (1.248ns logic, 10.001ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.386 - 0.445)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A4      net (fanout=19)       1.896   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y49.A       Tilo                  0.203   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y43.B5      net (fanout=12)       1.092   AddressDecoderCS0n
    SLICE_X47Y43.B       Tilo                  0.259   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X43Y54.B6      net (fanout=16)       1.042   cnc2_EHMC_STEP/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X43Y54.B       Tilo                  0.259   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X21Y10.A3      net (fanout=91)       5.695   LbAle_Data<12>
    SLICE_X21Y10.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<12>1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    -------------------------------------------------  ---------------------------
    Total                                     11.176ns (1.451ns logic, 9.725ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1 (SLICE_X2Y32.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.304ns (Levels of Logic = 1)
  Clock Path Skew:      -2.256ns (-0.131 - 2.125)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X29Y18.A6      net (fanout=718)      4.291   startup_reset
    SLICE_X29Y18.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X2Y32.SR       net (fanout=127)      4.135   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X2Y32.CLK      Trck                  0.228   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.304ns (0.878ns logic, 8.426ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.868ns (Levels of Logic = 2)
  Clock Path Skew:      0.084ns (0.546 - 0.462)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_0
    SLICE_X20Y24.A1      net (fanout=65)       1.336   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<0>
    SLICE_X20Y24.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X29Y18.A5      net (fanout=13)       1.297   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X29Y18.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X2Y32.SR       net (fanout=127)      4.135   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X2Y32.CLK      Trck                  0.228   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (1.100ns logic, 6.768ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.707ns (Levels of Logic = 2)
  Clock Path Skew:      0.084ns (0.546 - 0.462)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1
    SLICE_X20Y24.A3      net (fanout=65)       1.175   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
    SLICE_X20Y24.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X29Y18.A5      net (fanout=13)       1.297   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X29Y18.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X2Y32.SR       net (fanout=127)      4.135   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X2Y32.CLK      Trck                  0.228   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_Transmit_ByteData_1
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (1.100ns logic, 6.607ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorCode_2 (SLICE_X4Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorCode_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.049 - 0.047)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorCode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2
    SLICE_X4Y45.A5       net (fanout=1)        0.047   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode<2>
    SLICE_X4Y45.CLK      Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ErrorCode<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n121531
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ErrorCode_2
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.319ns logic, 0.047ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorCode_2 (SLICE_X8Y15.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorCode_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorCode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2
    SLICE_X8Y15.A5       net (fanout=1)        0.047   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode<2>
    SLICE_X8Y15.CLK      Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ErrorCode<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n121531
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorCode_2
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.319ns logic, 0.047ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X0Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X0Y64.DX       net (fanout=3)        0.137   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X0Y64.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.200ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y24.A3      net (fanout=718)      2.449   startup_reset
    SLICE_X13Y24.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X12Y24.SR      net (fanout=2)        0.871   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X12Y24.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (0.880ns logic, 3.320ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y24.A5      net (fanout=2)        0.903   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y24.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X12Y24.SR      net (fanout=2)        0.871   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X12Y24.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (0.936ns logic, 1.774ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.037ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.463ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y24.A3      net (fanout=718)      2.449   startup_reset
    SLICE_X13Y24.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X12Y24.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      3.463ns (0.704ns logic, 2.759ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.527ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.973ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y24.A5      net (fanout=2)        0.903   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y24.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X12Y24.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.760ns logic, 1.213ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y24.A5      net (fanout=2)        0.527   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y24.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X12Y24.SR      net (fanout=2)        0.477   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X12Y24.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.497ns logic, 1.004ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y24.A3      net (fanout=718)      1.527   startup_reset
    SLICE_X13Y24.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X12Y24.SR      net (fanout=2)        0.477   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X12Y24.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (0.461ns logic, 2.004ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.131ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.131ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.BQ       Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y24.A5      net (fanout=2)        0.527   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y24.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X12Y24.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.131ns (0.437ns logic, 0.694ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.095ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.095ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y24.A3      net (fanout=718)      1.527   startup_reset
    SLICE_X13Y24.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X12Y24.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (0.401ns logic, 1.694ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.520ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.980ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.520ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X20Y25.B3      net (fanout=718)      3.376   startup_reset
    SLICE_X20Y25.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X20Y25.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (0.642ns logic, 3.878ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.458ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.042ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.DQ       Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X20Y25.B5      net (fanout=2)        1.842   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X20Y25.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X20Y25.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (0.698ns logic, 2.344ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X20Y25.B3      net (fanout=718)      3.376   startup_reset
    SLICE_X20Y25.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X20Y25.SR      net (fanout=2)        0.302   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X20Y25.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.504ns (0.826ns logic, 3.678ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.026ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.DQ       Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X20Y25.B5      net (fanout=2)        1.842   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X20Y25.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X20Y25.SR      net (fanout=2)        0.302   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X20Y25.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.026ns (0.882ns logic, 2.144ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y25.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.751ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.DQ       Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X20Y25.B5      net (fanout=2)        1.111   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X20Y25.B       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X20Y25.SR      net (fanout=2)        0.157   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X20Y25.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.751ns (0.483ns logic, 1.268ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X20Y25.B3      net (fanout=718)      2.073   startup_reset
    SLICE_X20Y25.B       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X20Y25.SR      net (fanout=2)        0.157   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X20Y25.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.447ns logic, 2.230ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.829ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.829ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.DQ       Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X20Y25.B5      net (fanout=2)        1.111   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X20Y25.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X20Y25.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.417ns logic, 1.412ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y25.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.755ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X20Y25.B3      net (fanout=718)      2.073   startup_reset
    SLICE_X20Y25.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X20Y25.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.381ns logic, 2.374ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.374ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X27Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X27Y67.A4      net (fanout=718)      4.996   startup_reset
    SLICE_X27Y67.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X27Y65.SR      net (fanout=2)        0.448   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X27Y65.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.374ns (0.930ns logic, 5.444ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y67.A2      net (fanout=2)        1.276   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y67.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X27Y65.SR      net (fanout=2)        0.448   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X27Y65.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (0.986ns logic, 1.724ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X27Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.170ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.330ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X27Y67.A4      net (fanout=718)      4.996   startup_reset
    SLICE_X27Y67.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X27Y65.CLK     net (fanout=2)        0.630   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (0.704ns logic, 5.626ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.834ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.666ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y67.A2      net (fanout=2)        1.276   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y67.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X27Y65.CLK     net (fanout=2)        0.630   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.760ns logic, 1.906ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X27Y65.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.534ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y67.A2      net (fanout=2)        0.777   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y67.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X27Y65.SR      net (fanout=2)        0.212   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X27Y65.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (0.545ns logic, 0.989ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X27Y67.A4      net (fanout=718)      3.177   startup_reset
    SLICE_X27Y67.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X27Y65.SR      net (fanout=2)        0.212   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    SLICE_X27Y65.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (0.509ns logic, 3.389ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X27Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.573ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.573ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y67.A2      net (fanout=2)        0.777   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y67.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X27Y65.CLK     net (fanout=2)        0.359   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (0.437ns logic, 1.136ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X27Y65.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.937ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.937ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X27Y67.A4      net (fanout=718)      3.177   startup_reset
    SLICE_X27Y67.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o1
    SLICE_X27Y65.CLK     net (fanout=2)        0.359   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_596_o
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (0.401ns logic, 3.536ns route)
                                                       (10.2% logic, 89.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.160ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X25Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X25Y60.A2      net (fanout=718)      4.761   startup_reset
    SLICE_X25Y60.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X25Y60.SR      net (fanout=2)        0.469   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X25Y60.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (0.930ns logic, 5.230ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y60.A4      net (fanout=2)        0.465   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y60.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X25Y60.SR      net (fanout=2)        0.469   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X25Y60.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.930ns logic, 0.934ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X25Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.725ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.775ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X25Y60.A2      net (fanout=718)      4.761   startup_reset
    SLICE_X25Y60.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X25Y60.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (0.704ns logic, 5.071ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.021ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.479ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y60.A4      net (fanout=2)        0.465   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y60.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X25Y60.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.704ns logic, 0.775ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X25Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.013ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y60.A4      net (fanout=2)        0.218   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y60.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X25Y60.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X25Y60.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.509ns logic, 0.504ns route)
                                                       (50.2% logic, 49.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X25Y60.A2      net (fanout=718)      3.073   startup_reset
    SLICE_X25Y60.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X25Y60.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    SLICE_X25Y60.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (0.509ns logic, 3.359ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X25Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.786ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y60.A4      net (fanout=2)        0.218   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y60.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X25Y60.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.401ns logic, 0.385ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X25Y60.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.641ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.641ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X25Y60.A2      net (fanout=718)      3.073   startup_reset
    SLICE_X25Y60.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o1
    SLICE_X25Y60.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_594_o
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (0.401ns logic, 3.240ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.445ns.
--------------------------------------------------------------------------------

Paths for end point G1.Channel[10].ResetFilter/m_stack_0 (SLICE_X30Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.555ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<10> (PAD)
  Destination:          G1.Channel[10].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.765ns (Levels of Logic = 1)
  Clock Path Delay:     2.345ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<10> to G1.Channel[10].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B6.I                 Tiopi                 1.310   LIO_DI<10>
                                                       LIO_DI<10>
                                                       LIO_DI_10_IBUF
                                                       ProtoComp681.IMUX.24
    SLICE_X30Y74.BX      net (fanout=1)        7.369   LIO_DI_10_IBUF
    SLICE_X30Y74.CLK     Tdick                 0.086   G1.Channel[10].ResetFilter/m_stack<2>
                                                       G1.Channel[10].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.765ns (1.396ns logic, 7.369ns route)
                                                       (15.9% logic, 84.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[10].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X30Y74.CLK     net (fanout=554)      0.766   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (1.323ns logic, 1.022ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[13].ResetFilter/m_stack_0 (SLICE_X38Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.589ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<13> (PAD)
  Destination:          G1.Channel[13].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.773ns (Levels of Logic = 1)
  Clock Path Delay:     2.387ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<13> to G1.Channel[13].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   LIO_DI<13>
                                                       LIO_DI<13>
                                                       LIO_DI_13_IBUF
                                                       ProtoComp681.IMUX.27
    SLICE_X38Y78.AX      net (fanout=1)        7.377   LIO_DI_13_IBUF
    SLICE_X38Y78.CLK     Tdick                 0.086   G1.Channel[13].ResetFilter/m_stack<2>
                                                       G1.Channel[13].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.773ns (1.396ns logic, 7.377ns route)
                                                       (15.9% logic, 84.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[13].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y78.CLK     net (fanout=554)      0.808   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.323ns logic, 1.064ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[9].ResetFilter/m_stack_0 (SLICE_X34Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.591ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<9> (PAD)
  Destination:          G1.Channel[9].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.751ns (Levels of Logic = 1)
  Clock Path Delay:     2.367ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<9> to G1.Channel[9].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   LIO_DI<9>
                                                       LIO_DI<9>
                                                       LIO_DI_9_IBUF
                                                       ProtoComp681.IMUX.39
    SLICE_X34Y76.AX      net (fanout=1)        7.355   LIO_DI_9_IBUF
    SLICE_X34Y76.CLK     Tdick                 0.086   G1.Channel[9].ResetFilter/m_stack<2>
                                                       G1.Channel[9].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.751ns (1.396ns logic, 7.355ns route)
                                                       (16.0% logic, 84.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[9].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y76.CLK     net (fanout=554)      0.788   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.323ns logic, 1.044ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point G1.Channel[0].ResetFilter/m_stack_0 (SLICE_X46Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<0> (PAD)
  Destination:          G1.Channel[0].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 1)
  Clock Path Delay:     3.302ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<0> to G1.Channel[0].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.126   LIO_DI<0>
                                                       LIO_DI<0>
                                                       LIO_DI_0_IBUF
                                                       ProtoComp681.IMUX.30
    SLICE_X46Y70.AX      net (fanout=1)        2.152   LIO_DI_0_IBUF
    SLICE_X46Y70.CLK     Tckdi       (-Th)    -0.050   G1.Channel[0].ResetFilter/m_stack<2>
                                                       G1.Channel[0].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.176ns logic, 2.152ns route)
                                                       (35.3% logic, 64.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[0].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X46Y70.CLK     net (fanout=554)      1.134   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.519ns logic, 1.783ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[3].ResetFilter/m_stack_0 (SLICE_X36Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<3> (PAD)
  Destination:          G1.Channel[3].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 1)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<3> to G1.Channel[3].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C9.I                 Tiopi                 1.126   LIO_DI<3>
                                                       LIO_DI<3>
                                                       LIO_DI_3_IBUF
                                                       ProtoComp681.IMUX.33
    SLICE_X36Y73.AX      net (fanout=1)        2.057   LIO_DI_3_IBUF
    SLICE_X36Y73.CLK     Tckdi       (-Th)    -0.107   G1.Channel[3].ResetFilter/m_stack<2>
                                                       G1.Channel[3].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.233ns logic, 2.057ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[3].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y73.CLK     net (fanout=554)      1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[4].ResetFilter/m_stack_0 (SLICE_X33Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<4> (PAD)
  Destination:          G1.Channel[4].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 1)
  Clock Path Delay:     3.225ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<4> to G1.Channel[4].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A8.I                 Tiopi                 1.126   LIO_DI<4>
                                                       LIO_DI<4>
                                                       LIO_DI_4_IBUF
                                                       ProtoComp681.IMUX.34
    SLICE_X33Y69.AX      net (fanout=1)        2.168   LIO_DI_4_IBUF
    SLICE_X33Y69.CLK     Tckdi       (-Th)    -0.048   G1.Channel[4].ResetFilter/m_stack<2>
                                                       G1.Channel[4].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.174ns logic, 2.168ns route)
                                                       (35.1% logic, 64.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[4].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y69.CLK     net (fanout=554)      1.057   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (1.519ns logic, 1.706ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 49 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.339ns.
--------------------------------------------------------------------------------

Paths for end point LIO_DO<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.661ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.054ns (Levels of Logic = 2)
  Clock Path Delay:     3.260ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y43.CLK     net (fanout=554)      1.092   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.519ns logic, 1.741ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.AMUX    Tshcko                0.461   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X2Y30.A1       net (fanout=5)        3.413   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X2Y30.A        Tilo                  0.203   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    N1.T                 net (fanout=4)        2.596   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    N1.PAD               Tiotp                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (3.045ns logic, 6.009ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.054ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.536ns (Levels of Logic = 1)
  Clock Path Delay:     3.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y30.CLK      net (fanout=554)      1.217   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.519ns logic, 1.866ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.391   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    N1.O                 net (fanout=2)        2.764   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<0>
    N1.PAD               Tioop                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.536ns (2.772ns logic, 2.764ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point LIO_DO<1> (M1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.008ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.707ns (Levels of Logic = 2)
  Clock Path Delay:     3.260ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y43.CLK     net (fanout=554)      1.092   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.519ns logic, 1.741ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.AMUX    Tshcko                0.461   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X2Y30.A1       net (fanout=5)        3.413   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X2Y30.A        Tilo                  0.203   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    M1.T                 net (fanout=4)        2.249   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    M1.PAD               Tiotp                 2.381   LIO_DO<1>
                                                       LIO_DO_1_OBUFT
                                                       LIO_DO<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.707ns (3.045ns logic, 5.662ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.245ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_1 (FF)
  Destination:          LIO_DO<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.345ns (Levels of Logic = 1)
  Clock Path Delay:     3.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y30.CLK      net (fanout=554)      1.217   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.519ns logic, 1.866ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_1 to LIO_DO<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.BQ       Tcko                  0.391   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_1
    M1.O                 net (fanout=2)        2.573   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<1>
    M1.PAD               Tioop                 2.381   LIO_DO<1>
                                                       LIO_DO_1_OBUFT
                                                       LIO_DO<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (2.772ns logic, 2.573ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point LIO_DO<2> (L1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.413ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.302ns (Levels of Logic = 2)
  Clock Path Delay:     3.260ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y43.CLK     net (fanout=554)      1.092   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.519ns logic, 1.741ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.AMUX    Tshcko                0.461   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X2Y30.A1       net (fanout=5)        3.413   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X2Y30.A        Tilo                  0.203   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    L1.T                 net (fanout=4)        1.844   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    L1.PAD               Tiotp                 2.381   LIO_DO<2>
                                                       LIO_DO_2_OBUFT
                                                       LIO_DO<2>
    -------------------------------------------------  ---------------------------
    Total                                      8.302ns (3.045ns logic, 5.257ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.472ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_2 (FF)
  Destination:          LIO_DO<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 1)
  Clock Path Delay:     3.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y30.CLK      net (fanout=554)      1.217   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.519ns logic, 1.866ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_2 to LIO_DO<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.391   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_2
    L1.O                 net (fanout=2)        2.346   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<2>
    L1.PAD               Tioop                 2.381   LIO_DO<2>
                                                       LIO_DO_2_OBUFT
                                                       LIO_DO<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (2.772ns logic, 2.346ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.233ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Clock Path Delay:     0.673ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X2Y66.CLK      net (fanout=757)      0.683   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (-1.768ns logic, 2.441ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y66.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.330   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.630ns logic, 1.330ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.503ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 1)
  Clock Path Delay:     0.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X5Y34.CLK      net (fanout=757)      0.680   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (-1.768ns logic, 2.438ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.639   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.594ns logic, 1.639ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (C1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.615ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.500ns (Levels of Logic = 2)
  Clock Path Delay:     0.515ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X23Y53.CLK     net (fanout=757)      0.525   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (-1.768ns logic, 2.283ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y53.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X4Y58.A3       net (fanout=56)       1.482   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X4Y58.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.282   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (1.736ns logic, 2.764ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.182ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 2)
  Clock Path Delay:     0.510ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp681.IMUX.10
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X24Y61.CLK     net (fanout=757)      0.520   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (-1.768ns logic, 2.278ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X4Y58.A2       net (fanout=74)       1.052   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X4Y58.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.282   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (1.738ns logic, 2.334ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.220ns|     24.444ns|            0|            0|    394802074|       573335|
| TS_CLK_80MHz                  |     12.500ns|     12.222ns|      6.374ns|            0|            0|       573319|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.200ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.520ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.374ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.160ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LIO_DI<0>   |    1.263(R)|      SLOW  |   -0.001(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<1>   |    1.358(R)|      SLOW  |   -0.108(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<2>   |    1.560(R)|      SLOW  |   -0.288(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<3>   |    1.270(R)|      SLOW  |   -0.025(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<4>   |    1.332(R)|      SLOW  |   -0.092(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<5>   |    1.499(R)|      SLOW  |   -0.253(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<6>   |    2.525(R)|      SLOW  |   -0.990(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<7>   |    5.485(R)|      SLOW  |   -2.795(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<8>   |    5.917(R)|      SLOW  |   -3.113(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<9>   |    6.409(R)|      SLOW  |   -3.436(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<10>  |    6.445(R)|      SLOW  |   -3.430(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<11>  |    6.018(R)|      SLOW  |   -3.166(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<12>  |    1.887(R)|      SLOW  |   -0.572(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<13>  |    6.411(R)|      SLOW  |   -3.386(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<14>  |    5.991(R)|      SLOW  |   -3.183(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<15>  |    5.859(R)|      SLOW  |   -3.169(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RX<0>   |    3.001(R)|      SLOW  |   -0.560(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    3.143(R)|      SLOW  |   -0.684(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_cs_n     |    4.044(R)|      SLOW  |   -1.185(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.315(R)|      SLOW  |   -0.683(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.238(R)|      SLOW  |   -1.331(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>|    2.350(R)|      SLOW  |   -0.953(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>|    2.435(R)|      SLOW  |   -1.007(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>|    2.968(R)|      SLOW  |   -1.322(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>|    3.208(R)|      SLOW  |   -1.488(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<4>|    2.933(R)|      SLOW  |   -1.362(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LIO_DO<0>   |        12.339(R)|      SLOW  |         4.957(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<1>   |        11.992(R)|      SLOW  |         4.842(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<2>   |        11.587(R)|      SLOW  |         4.702(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<3>   |        11.231(R)|      SLOW  |         4.608(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         8.569(R)|      SLOW  |         4.182(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         9.246(R)|      SLOW  |         4.507(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.269(R)|      SLOW  |         3.233(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.677(R)|      SLOW  |         3.503(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.856(R)|      SLOW  |         5.486(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.667(R)|      SLOW  |         4.916(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |        10.483(R)|      SLOW  |         5.909(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |        10.284(R)|      SLOW  |         5.865(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         9.017(R)|      SLOW  |         5.013(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         9.349(R)|      SLOW  |         5.132(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<4>  |         9.513(R)|      SLOW  |         5.323(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |        10.468(R)|      SLOW  |         5.913(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         9.796(R)|      SLOW  |         5.466(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.031(R)|      SLOW  |         4.928(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         9.571(R)|      SLOW  |         5.284(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<4>   |         8.530(R)|      SLOW  |         4.684(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   18.878|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.444; Ideal Clock Offset To Actual Clock -9.277; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
LIO_DI<0>         |    1.263(R)|      SLOW  |   -0.001(R)|      SLOW  |   23.737|    0.001|       11.868|
LIO_DI<1>         |    1.358(R)|      SLOW  |   -0.108(R)|      SLOW  |   23.642|    0.108|       11.767|
LIO_DI<2>         |    1.560(R)|      SLOW  |   -0.288(R)|      SLOW  |   23.440|    0.288|       11.576|
LIO_DI<3>         |    1.270(R)|      SLOW  |   -0.025(R)|      SLOW  |   23.730|    0.025|       11.853|
LIO_DI<4>         |    1.332(R)|      SLOW  |   -0.092(R)|      SLOW  |   23.668|    0.092|       11.788|
LIO_DI<5>         |    1.499(R)|      SLOW  |   -0.253(R)|      SLOW  |   23.501|    0.253|       11.624|
LIO_DI<6>         |    2.525(R)|      SLOW  |   -0.990(R)|      FAST  |   22.475|    0.990|       10.743|
LIO_DI<7>         |    5.485(R)|      SLOW  |   -2.795(R)|      FAST  |   19.515|    2.795|        8.360|
LIO_DI<8>         |    5.917(R)|      SLOW  |   -3.113(R)|      FAST  |   19.083|    3.113|        7.985|
LIO_DI<9>         |    6.409(R)|      SLOW  |   -3.436(R)|      FAST  |   18.591|    3.436|        7.578|
LIO_DI<10>        |    6.445(R)|      SLOW  |   -3.430(R)|      FAST  |   18.555|    3.430|        7.563|
LIO_DI<11>        |    6.018(R)|      SLOW  |   -3.166(R)|      FAST  |   18.982|    3.166|        7.908|
LIO_DI<12>        |    1.887(R)|      SLOW  |   -0.572(R)|      FAST  |   23.113|    0.572|       11.271|
LIO_DI<13>        |    6.411(R)|      SLOW  |   -3.386(R)|      FAST  |   18.589|    3.386|        7.602|
LIO_DI<14>        |    5.991(R)|      SLOW  |   -3.183(R)|      FAST  |   19.009|    3.183|        7.913|
LIO_DI<15>        |    5.859(R)|      SLOW  |   -3.169(R)|      FAST  |   19.141|    3.169|        7.986|
SRI_RX<0>         |    3.001(R)|      SLOW  |   -0.560(R)|      FAST  |   21.999|    0.560|       10.720|
SRI_RX<1>         |    3.143(R)|      SLOW  |   -0.684(R)|      FAST  |   21.857|    0.684|       10.586|
lb_cs_n           |    4.044(R)|      SLOW  |   -1.185(R)|      FAST  |   20.956|    1.185|        9.886|
lb_rd_n           |    3.315(R)|      SLOW  |   -0.683(R)|      FAST  |   21.685|    0.683|       10.501|
lb_wr_n           |    4.238(R)|      SLOW  |   -1.331(R)|      FAST  |   20.762|    1.331|        9.716|
svo_alarm<0>      |    2.350(R)|      SLOW  |   -0.953(R)|      FAST  |   22.650|    0.953|       10.849|
svo_alarm<1>      |    2.435(R)|      SLOW  |   -1.007(R)|      FAST  |   22.565|    1.007|       10.779|
svo_alarm<2>      |    2.968(R)|      SLOW  |   -1.322(R)|      FAST  |   22.032|    1.322|       10.355|
svo_alarm<3>      |    3.208(R)|      SLOW  |   -1.488(R)|      FAST  |   21.792|    1.488|       10.152|
svo_alarm<4>      |    2.933(R)|      SLOW  |   -1.362(R)|      FAST  |   22.067|    1.362|       10.352|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.445|         -  |      -0.001|         -  |   18.555|    0.001|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 6.070 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
LIO_DO<0>                                      |       12.339|      SLOW  |        4.957|      FAST  |         6.070|
LIO_DO<1>                                      |       11.992|      SLOW  |        4.842|      FAST  |         5.723|
LIO_DO<2>                                      |       11.587|      SLOW  |        4.702|      FAST  |         5.318|
LIO_DO<3>                                      |       11.231|      SLOW  |        4.608|      FAST  |         4.962|
SRI_RTS<0>                                     |        8.569|      SLOW  |        4.182|      FAST  |         2.300|
SRI_RTS<1>                                     |        9.246|      SLOW  |        4.507|      FAST  |         2.977|
SRI_TX<0>                                      |        6.269|      SLOW  |        3.233|      FAST  |         0.000|
SRI_TX<1>                                      |        6.677|      SLOW  |        3.503|      FAST  |         0.408|
lb_int                                         |        9.856|      SLOW  |        5.486|      FAST  |         3.587|
led_1                                          |       10.667|      SLOW  |        4.916|      FAST  |         4.398|
svo_ccw<0>                                     |       10.483|      SLOW  |        5.909|      FAST  |         4.214|
svo_ccw<1>                                     |       10.284|      SLOW  |        5.865|      FAST  |         4.015|
svo_ccw<2>                                     |        9.017|      SLOW  |        5.013|      FAST  |         2.748|
svo_ccw<3>                                     |        9.349|      SLOW  |        5.132|      FAST  |         3.080|
svo_ccw<4>                                     |        9.513|      SLOW  |        5.323|      FAST  |         3.244|
svo_cw<0>                                      |       10.468|      SLOW  |        5.913|      FAST  |         4.199|
svo_cw<1>                                      |        9.796|      SLOW  |        5.466|      FAST  |         3.527|
svo_cw<2>                                      |        9.031|      SLOW  |        4.928|      FAST  |         2.762|
svo_cw<3>                                      |        9.571|      SLOW  |        5.284|      FAST  |         3.302|
svo_cw<4>                                      |        8.530|      SLOW  |        4.684|      FAST  |         2.261|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 395375484 paths, 0 nets, and 35516 connections

Design statistics:
   Minimum period:  24.220ns{1}   (Maximum frequency:  41.288MHz)
   Maximum path delay from/to any node:   6.374ns
   Minimum input required time before clock:   6.445ns
   Minimum output required time after clock:  12.339ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 27 12:59:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



