{
    "1": {
        "name": "pool1_Pipeline_L5_L6",
        "file": "AlexNet-FPGA-implementation\/Pool1\/src\/pool1.cpp",
        "fileloc": "25",
        "instructions": "586",
        "total_instructions": "586",
        "calls": "",
        "basicblocks": "41",
        "loads": {
            "L": "62"
        },
        "stores": {
            "L": "130"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "pool1",
        "file": "pool1.cpp",
        "fileloc": "25",
        "instructions": "271",
        "total_instructions": "1263",
        "calls": "2 1",
        "basicblocks": "4",
        "loads": {
            "L": "116"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "2": {
        "name": "pool1_Pipeline_L4",
        "file": "AlexNet-FPGA-implementation\/Pool1\/src\/pool1.cpp",
        "fileloc": "42",
        "instructions": "406",
        "total_instructions": "406",
        "calls": "",
        "basicblocks": "60",
        "loads": {
            "L": "56"
        },
        "stores": {
            "L": "112"
        },
        "loops": {
            "L": "1"
        }
    }
}
