// Seed: 1501481631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    assign id_7 = id_5;
    logic id_10;
    ;
  endgenerate
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    output supply1 id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6
);
  tri id_8, id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10,
      id_10
  );
  wire [-1 : 1] id_11;
  assign id_8 = -1 & id_10;
endmodule
