
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.069046                       # Number of seconds simulated
sim_ticks                                 69045865500                       # Number of ticks simulated
final_tick                                69045865500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206452                       # Simulator instruction rate (inst/s)
host_op_rate                                   355107                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              298838052                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686088                       # Number of bytes of host memory used
host_seconds                                   231.05                       # Real time elapsed on the host
sim_insts                                    47700244                       # Number of instructions simulated
sim_ops                                      82046706                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            74368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          4159808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4234176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        74368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          74368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        35648                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            35648                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1162                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             64997                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                66159                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            557                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 557                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             1077081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            60247025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               61324106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        1077081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1077081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           516294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                516294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           516294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            1077081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           60247025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              61840401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        66159                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         557                       # Number of write requests accepted
system.mem_ctrl.readBursts                     132318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4230144                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     4032                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    31136                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4234176                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 35648                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                     126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    110                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              16506                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              16550                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              16518                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              16514                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              16464                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              16584                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              16542                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              16514                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 98                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                136                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                162                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                114                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                133                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                118                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                112                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    69045773500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                 132318                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                  1114                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    65799                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    65811                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      280                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      268                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                       17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      23                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      23                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      53                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      53                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      58                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        14004                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     304.212511                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    242.140814                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    170.633848                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63             18      0.13%      0.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         2269     16.20%     16.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1818     12.98%     29.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255         1691     12.08%     41.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          113      0.81%     42.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383         2396     17.11%     59.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447          838      5.98%     65.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511          798      5.70%     70.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575         4063     29.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         14004                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2278.862069                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      30.417567                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   15743.357359                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-4095            56     96.55%     96.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-8191            1      1.72%     98.28% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::118784-122879            1      1.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             58                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           58                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.775862                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.746633                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.009483                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                36     62.07%     62.07% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                21     36.21%     98.28% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             58                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    2418144272                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               5392464272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   991440000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18292.67                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     7500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40792.67                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         61.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      61.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.45                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.44                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       15.12                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    118363                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      792                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.54                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 78.88                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1034920.76                       # Average gap between requests
system.mem_ctrl.pageHitRate                     89.46                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy              42617495.340000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy              15006283.084800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy             227061650.995200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy            1500436.056000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          133982644.320000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy          144692807.112000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy          9038667.052800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy     166503058.995840                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy     1577762.299680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      283847093.796000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            1025827899.052320                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower              14.857195                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           65244945500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      53869500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      627142500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   50313121500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    773378252                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     3119865500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  14158488248                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      82                       # Number of BP lookups
system.cpu.branchPred.condPredicted                82                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                32                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   37                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              37                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               37                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26909321                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7334873                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2851                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        116849                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    18313191                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        138091731                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    47700244                       # Number of instructions committed
system.cpu.committedOps                      82046706                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      13326301                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.894990                       # CPI: cycles per instruction
system.cpu.ipc                               0.345424                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50852257     61.98%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1192      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               23853209     29.07%     91.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite               7334237      8.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 82046706                       # Class of committed instruction
system.cpu.tickCycles                       126542702                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        11549029                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1287862                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.795694                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32888194                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1288886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.516759                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         444297500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.795694                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          742                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35528864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35528864                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26832697                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26832697                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6055497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6055497                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32888194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32888194                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32888194                       # number of overall hits
system.cpu.dcache.overall_hits::total        32888194                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        72660                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         72660                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1279124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1279124                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1351784                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1351784                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1351784                       # number of overall misses
system.cpu.dcache.overall_misses::total       1351784                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1112722000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1112722000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  25845840500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25845840500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  26958562500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26958562500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  26958562500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26958562500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26905357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26905357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34239978                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34239978                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34239978                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34239978                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.174395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.174395                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039480                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039480                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039480                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039480                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15314.093036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15314.093036                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20205.891297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20205.891297                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19942.951315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19942.951315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19942.951315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19942.951315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1282893                       # number of writebacks
system.cpu.dcache.writebacks::total           1282893                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        62875                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62875                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        62898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        62898                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62898                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        72637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72637                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1216249                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1216249                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1288886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1288886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1288886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1288886                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1038162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1038162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19589288500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19589288500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  20627450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20627450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  20627450500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20627450500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.165823                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.165823                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037643                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037643                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14292.468026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14292.468026                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16106.314168                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16106.314168                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16004.092294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16004.092294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16004.092294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16004.092294                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               912                       # number of replacements
system.cpu.icache.tags.tagsinuse           464.531765                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18311793                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1397                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13107.940587                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   464.531765                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.907289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.907289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18314588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18314588                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     18311793                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18311793                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18311793                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18311793                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18311793                       # number of overall hits
system.cpu.icache.overall_hits::total        18311793                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1398                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1398                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1398                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1398                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1398                       # number of overall misses
system.cpu.icache.overall_misses::total          1398                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    118557500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118557500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    118557500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118557500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    118557500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118557500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18313191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18313191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18313191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18313191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18313191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18313191                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 84805.078684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84805.078684                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 84805.078684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84805.078684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 84805.078684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84805.078684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1398                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1398                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117160500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117160500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117160500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117160500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117160500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83805.793991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83805.793991                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83805.793991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83805.793991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83805.793991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83805.793991                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2579058                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1288776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              234                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               74034                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1283450                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              8015                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1216249                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1216249                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          74035                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3707                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3865634                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3869341                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        89408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    164593856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                164683264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2691                       # Total snoops (count)
system.l2bus.snoopTraffic                       35648                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1292975                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000186                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013651                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1292734     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      241      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1292975                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           2572422000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2095500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1933329000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 2691                       # number of replacements
system.l2cache.tags.tagsinuse            55371.364840                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2512795                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                66159                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                37.981151                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   638.982064                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 54732.382775                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009750                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.835150                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.844900                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        63468                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        63111                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.968445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             20698583                       # Number of tag accesses
system.l2cache.tags.data_accesses            20698583                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1282893                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1282893                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1153184                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1153184                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          235                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        70705                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        70940                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              235                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1223889                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1224124                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             235                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1223889                       # number of overall hits
system.l2cache.overall_hits::total            1224124                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        63065                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63065                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1163                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1932                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3095                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1163                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          64997                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             66160                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1163                       # number of overall misses
system.l2cache.overall_misses::cpu.data         64997                       # number of overall misses
system.l2cache.overall_misses::total            66160                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   5656479500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   5656479500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    112592500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    185198000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    297790500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    112592500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   5841677500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5954270000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    112592500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   5841677500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5954270000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1282893                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1282893                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1216249                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1216249                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1398                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        72637                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        74035                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1398                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1288886                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1290284                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1398                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1288886                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1290284                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.051852                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.051852                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.831903                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.026598                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.041805                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.831903                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.050429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.051276                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.831903                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.050429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.051276                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 89692.848648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 89692.848648                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 96812.123818                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 95858.178054                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96216.639742                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 96812.123818                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 89876.109667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 89998.035067                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 96812.123818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 89876.109667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 89998.035067                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             557                       # number of writebacks
system.l2cache.writebacks::total                  557                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           98                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           98                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        63065                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63065                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1163                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1932                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3095                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1163                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        64997                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        66160                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1163                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        64997                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        66160                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   5025829500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   5025829500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    100972500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    165878000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    266850500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    100972500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   5191707500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5292680000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    100972500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   5191707500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5292680000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.051852                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.051852                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.831903                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.026598                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.041805                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.831903                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.050429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.051276                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.831903                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.050429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.051276                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 79692.848648                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 79692.848648                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 86820.722270                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85858.178054                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86219.870759                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 86820.722270                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 79876.109667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79998.186215                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 86820.722270                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 79876.109667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79998.186215                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         68713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  69045865500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          557                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1997                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63065                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63065                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3094                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       134872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       134872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4269824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4269824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4269824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66159                       # Request fanout histogram
system.membus.reqLayer2.occupancy            35470500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          165786864                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
