
PowerBoardMCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00016694  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00416694  00416694  0001e694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000c14  20000000  0041669c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00008dbc  20000c18  004172b8  00020c18  2**3
                  ALLOC
  4 .stack        00003004  200099d4  00420074  00020c18  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00020c14  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00020c3e  2**0
                  CONTENTS, READONLY
  7 .debug_info   00020ce8  00000000  00000000  00020c99  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005337  00000000  00000000  00041981  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000097aa  00000000  00000000  00046cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001ab0  00000000  00000000  00050462  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000017f8  00000000  00000000  00051f12  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001b6a0  00000000  00000000  0005370a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0002447c  00000000  00000000  0006edaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00058e23  00000000  00000000  00093226  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00006968  00000000  00000000  000ec04c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2000c9d8 	.word	0x2000c9d8
  400004:	0040bf81 	.word	0x0040bf81
  400008:	0040c049 	.word	0x0040c049
  40000c:	0040c401 	.word	0x0040c401
  400010:	0040c409 	.word	0x0040c409
  400014:	0040c411 	.word	0x0040c411
  400018:	0040c419 	.word	0x0040c419
	...
  40002c:	004084c5 	.word	0x004084c5
  400030:	0040c049 	.word	0x0040c049
  400034:	00000000 	.word	0x00000000
  400038:	004085b1 	.word	0x004085b1
  40003c:	004085ed 	.word	0x004085ed
  400040:	0040c049 	.word	0x0040c049
  400044:	0040c049 	.word	0x0040c049
  400048:	0040c049 	.word	0x0040c049
  40004c:	0040c049 	.word	0x0040c049
  400050:	0040439d 	.word	0x0040439d
  400054:	0040c049 	.word	0x0040c049
  400058:	0040c049 	.word	0x0040c049
  40005c:	00000000 	.word	0x00000000
  400060:	00407f3d 	.word	0x00407f3d
  400064:	00407fa1 	.word	0x00407fa1
  400068:	00000000 	.word	0x00000000
  40006c:	0040b611 	.word	0x0040b611
  400070:	0040b629 	.word	0x0040b629
  400074:	00000000 	.word	0x00000000
  400078:	00408009 	.word	0x00408009
	...
  40008c:	0040044d 	.word	0x0040044d
  400090:	0040045d 	.word	0x0040045d
  400094:	0040c049 	.word	0x0040c049
  400098:	0040c049 	.word	0x0040c049
  40009c:	0040c049 	.word	0x0040c049
  4000a0:	0040c049 	.word	0x0040c049
  4000a4:	0040c049 	.word	0x0040c049
	...
  4000b4:	0040c049 	.word	0x0040c049
  4000b8:	00000000 	.word	0x00000000
  4000bc:	0040c049 	.word	0x0040c049
  4000c0:	0040c049 	.word	0x0040c049
  4000c4:	0040c049 	.word	0x0040c049
  4000c8:	00401f95 	.word	0x00401f95

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000c18 	.word	0x20000c18
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0041669c 	.word	0x0041669c

004000f0 <frame_dummy>:
  4000f0:	b508      	push	{r3, lr}
  4000f2:	4b06      	ldr	r3, [pc, #24]	; (40010c <frame_dummy+0x1c>)
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x20>)
  4000f8:	4906      	ldr	r1, [pc, #24]	; (400114 <frame_dummy+0x24>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4806      	ldr	r0, [pc, #24]	; (400118 <frame_dummy+0x28>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b113      	cbz	r3, 40010a <frame_dummy+0x1a>
  400104:	4b05      	ldr	r3, [pc, #20]	; (40011c <frame_dummy+0x2c>)
  400106:	b103      	cbz	r3, 40010a <frame_dummy+0x1a>
  400108:	4798      	blx	r3
  40010a:	bd08      	pop	{r3, pc}
  40010c:	00000000 	.word	0x00000000
  400110:	0041669c 	.word	0x0041669c
  400114:	20000c1c 	.word	0x20000c1c
  400118:	0041669c 	.word	0x0041669c
  40011c:	00000000 	.word	0x00000000

00400120 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  400120:	b590      	push	{r4, r7, lr}
  400122:	b08b      	sub	sp, #44	; 0x2c
  400124:	af00      	add	r7, sp, #0
  400126:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  400128:	2300      	movs	r3, #0
  40012a:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  40012c:	2300      	movs	r3, #0
  40012e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  400132:	4a81      	ldr	r2, [pc, #516]	; (400338 <local_twi_handler+0x218>)
  400134:	687b      	ldr	r3, [r7, #4]
  400136:	011b      	lsls	r3, r3, #4
  400138:	4413      	add	r3, r2
  40013a:	681b      	ldr	r3, [r3, #0]
  40013c:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  40013e:	69b8      	ldr	r0, [r7, #24]
  400140:	4b7e      	ldr	r3, [pc, #504]	; (40033c <local_twi_handler+0x21c>)
  400142:	4798      	blx	r3
  400144:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  400146:	69b8      	ldr	r0, [r7, #24]
  400148:	4b7d      	ldr	r3, [pc, #500]	; (400340 <local_twi_handler+0x220>)
  40014a:	4798      	blx	r3
  40014c:	4603      	mov	r3, r0
  40014e:	697a      	ldr	r2, [r7, #20]
  400150:	4013      	ands	r3, r2
  400152:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  400154:	697b      	ldr	r3, [r7, #20]
  400156:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40015a:	2b00      	cmp	r3, #0
  40015c:	d076      	beq.n	40024c <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  40015e:	4a76      	ldr	r2, [pc, #472]	; (400338 <local_twi_handler+0x218>)
  400160:	687b      	ldr	r3, [r7, #4]
  400162:	011b      	lsls	r3, r3, #4
  400164:	4413      	add	r3, r2
  400166:	685b      	ldr	r3, [r3, #4]
  400168:	4618      	mov	r0, r3
  40016a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40016e:	4b75      	ldr	r3, [pc, #468]	; (400344 <local_twi_handler+0x224>)
  400170:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  400172:	69b8      	ldr	r0, [r7, #24]
  400174:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400178:	4b73      	ldr	r3, [pc, #460]	; (400348 <local_twi_handler+0x228>)
  40017a:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  40017c:	2300      	movs	r3, #0
  40017e:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  400180:	69bb      	ldr	r3, [r7, #24]
  400182:	6a1b      	ldr	r3, [r3, #32]
  400184:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  400186:	7cfb      	ldrb	r3, [r7, #19]
  400188:	f003 0304 	and.w	r3, r3, #4
  40018c:	2b00      	cmp	r3, #0
  40018e:	d000      	beq.n	400192 <local_twi_handler+0x72>
				break;
  400190:	e00b      	b.n	4001aa <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400192:	6a3b      	ldr	r3, [r7, #32]
  400194:	3301      	adds	r3, #1
  400196:	623b      	str	r3, [r7, #32]
  400198:	6a3b      	ldr	r3, [r7, #32]
  40019a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40019e:	d103      	bne.n	4001a8 <local_twi_handler+0x88>
				transfer_timeout = true;
  4001a0:	2301      	movs	r3, #1
  4001a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  4001a6:	e000      	b.n	4001aa <local_twi_handler+0x8a>
			}
		}
  4001a8:	e7ea      	b.n	400180 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  4001aa:	69bb      	ldr	r3, [r7, #24]
  4001ac:	2202      	movs	r2, #2
  4001ae:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  4001b0:	4b66      	ldr	r3, [pc, #408]	; (40034c <local_twi_handler+0x22c>)
  4001b2:	687a      	ldr	r2, [r7, #4]
  4001b4:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4001b8:	4964      	ldr	r1, [pc, #400]	; (40034c <local_twi_handler+0x22c>)
  4001ba:	687b      	ldr	r3, [r7, #4]
  4001bc:	00db      	lsls	r3, r3, #3
  4001be:	440b      	add	r3, r1
  4001c0:	685b      	ldr	r3, [r3, #4]
  4001c2:	3b01      	subs	r3, #1
  4001c4:	4413      	add	r3, r2
  4001c6:	781b      	ldrb	r3, [r3, #0]
  4001c8:	461a      	mov	r2, r3
  4001ca:	69bb      	ldr	r3, [r7, #24]
  4001cc:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  4001ce:	69bb      	ldr	r3, [r7, #24]
  4001d0:	6a1b      	ldr	r3, [r3, #32]
  4001d2:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  4001d4:	7cfb      	ldrb	r3, [r7, #19]
  4001d6:	f003 0301 	and.w	r3, r3, #1
  4001da:	2b00      	cmp	r3, #0
  4001dc:	d000      	beq.n	4001e0 <local_twi_handler+0xc0>
				break;
  4001de:	e00b      	b.n	4001f8 <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4001e0:	6a3b      	ldr	r3, [r7, #32]
  4001e2:	3301      	adds	r3, #1
  4001e4:	623b      	str	r3, [r7, #32]
  4001e6:	6a3b      	ldr	r3, [r7, #32]
  4001e8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4001ec:	d103      	bne.n	4001f6 <local_twi_handler+0xd6>
				transfer_timeout = true;
  4001ee:	2301      	movs	r3, #1
  4001f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  4001f4:	e000      	b.n	4001f8 <local_twi_handler+0xd8>
			}
		}
  4001f6:	e7ea      	b.n	4001ce <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4001f8:	4a55      	ldr	r2, [pc, #340]	; (400350 <local_twi_handler+0x230>)
  4001fa:	687b      	ldr	r3, [r7, #4]
  4001fc:	00db      	lsls	r3, r3, #3
  4001fe:	4413      	add	r3, r2
  400200:	685b      	ldr	r3, [r3, #4]
  400202:	2b00      	cmp	r3, #0
  400204:	d00c      	beq.n	400220 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  400206:	4a52      	ldr	r2, [pc, #328]	; (400350 <local_twi_handler+0x230>)
  400208:	687b      	ldr	r3, [r7, #4]
  40020a:	00db      	lsls	r3, r3, #3
  40020c:	4413      	add	r3, r2
  40020e:	685a      	ldr	r2, [r3, #4]
  400210:	f107 0308 	add.w	r3, r7, #8
  400214:	4610      	mov	r0, r2
  400216:	2100      	movs	r1, #0
  400218:	461a      	mov	r2, r3
  40021a:	2300      	movs	r3, #0
  40021c:	4c4d      	ldr	r4, [pc, #308]	; (400354 <local_twi_handler+0x234>)
  40021e:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400220:	6a3b      	ldr	r3, [r7, #32]
  400222:	f1b3 3fff 	cmp.w	r3, #4294967295
  400226:	d011      	beq.n	40024c <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  400228:	4b49      	ldr	r3, [pc, #292]	; (400350 <local_twi_handler+0x230>)
  40022a:	687a      	ldr	r2, [r7, #4]
  40022c:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  400230:	2b00      	cmp	r3, #0
  400232:	d00b      	beq.n	40024c <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  400234:	4b46      	ldr	r3, [pc, #280]	; (400350 <local_twi_handler+0x230>)
  400236:	687a      	ldr	r2, [r7, #4]
  400238:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  40023c:	f107 0308 	add.w	r3, r7, #8
  400240:	4610      	mov	r0, r2
  400242:	2100      	movs	r1, #0
  400244:	461a      	mov	r2, r3
  400246:	2300      	movs	r3, #0
  400248:	4c42      	ldr	r4, [pc, #264]	; (400354 <local_twi_handler+0x234>)
  40024a:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  40024c:	697b      	ldr	r3, [r7, #20]
  40024e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  400252:	2b00      	cmp	r3, #0
  400254:	f000 80aa 	beq.w	4003ac <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  400258:	2300      	movs	r3, #0
  40025a:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  40025c:	4a36      	ldr	r2, [pc, #216]	; (400338 <local_twi_handler+0x218>)
  40025e:	687b      	ldr	r3, [r7, #4]
  400260:	011b      	lsls	r3, r3, #4
  400262:	4413      	add	r3, r2
  400264:	685b      	ldr	r3, [r3, #4]
  400266:	4618      	mov	r0, r3
  400268:	2102      	movs	r1, #2
  40026a:	4b36      	ldr	r3, [pc, #216]	; (400344 <local_twi_handler+0x224>)
  40026c:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  40026e:	69b8      	ldr	r0, [r7, #24]
  400270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400274:	4b34      	ldr	r3, [pc, #208]	; (400348 <local_twi_handler+0x228>)
  400276:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  400278:	69bb      	ldr	r3, [r7, #24]
  40027a:	6a1b      	ldr	r3, [r3, #32]
  40027c:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  40027e:	68fb      	ldr	r3, [r7, #12]
  400280:	f003 0302 	and.w	r3, r3, #2
  400284:	2b00      	cmp	r3, #0
  400286:	d000      	beq.n	40028a <local_twi_handler+0x16a>
				break;
  400288:	e008      	b.n	40029c <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40028a:	69fb      	ldr	r3, [r7, #28]
  40028c:	3301      	adds	r3, #1
  40028e:	61fb      	str	r3, [r7, #28]
  400290:	69fb      	ldr	r3, [r7, #28]
  400292:	f1b3 3fff 	cmp.w	r3, #4294967295
  400296:	d100      	bne.n	40029a <local_twi_handler+0x17a>
				break;
  400298:	e000      	b.n	40029c <local_twi_handler+0x17c>
			}
		}
  40029a:	e7ed      	b.n	400278 <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  40029c:	69bb      	ldr	r3, [r7, #24]
  40029e:	2202      	movs	r2, #2
  4002a0:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  4002a2:	4b2a      	ldr	r3, [pc, #168]	; (40034c <local_twi_handler+0x22c>)
  4002a4:	687a      	ldr	r2, [r7, #4]
  4002a6:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4002aa:	4928      	ldr	r1, [pc, #160]	; (40034c <local_twi_handler+0x22c>)
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	00db      	lsls	r3, r3, #3
  4002b0:	440b      	add	r3, r1
  4002b2:	685b      	ldr	r3, [r3, #4]
  4002b4:	3b02      	subs	r3, #2
  4002b6:	4413      	add	r3, r2
  4002b8:	69ba      	ldr	r2, [r7, #24]
  4002ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4002bc:	b2d2      	uxtb	r2, r2
  4002be:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  4002c0:	69bb      	ldr	r3, [r7, #24]
  4002c2:	6a1b      	ldr	r3, [r3, #32]
  4002c4:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  4002c6:	68fb      	ldr	r3, [r7, #12]
  4002c8:	f003 0302 	and.w	r3, r3, #2
  4002cc:	2b00      	cmp	r3, #0
  4002ce:	d000      	beq.n	4002d2 <local_twi_handler+0x1b2>
				break;
  4002d0:	e008      	b.n	4002e4 <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4002d2:	69fb      	ldr	r3, [r7, #28]
  4002d4:	3301      	adds	r3, #1
  4002d6:	61fb      	str	r3, [r7, #28]
  4002d8:	69fb      	ldr	r3, [r7, #28]
  4002da:	f1b3 3fff 	cmp.w	r3, #4294967295
  4002de:	d100      	bne.n	4002e2 <local_twi_handler+0x1c2>
				break;
  4002e0:	e000      	b.n	4002e4 <local_twi_handler+0x1c4>
			}
		}
  4002e2:	e7ed      	b.n	4002c0 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4002e4:	69fb      	ldr	r3, [r7, #28]
  4002e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4002ea:	d035      	beq.n	400358 <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  4002ec:	4b17      	ldr	r3, [pc, #92]	; (40034c <local_twi_handler+0x22c>)
  4002ee:	687a      	ldr	r2, [r7, #4]
  4002f0:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4002f4:	4915      	ldr	r1, [pc, #84]	; (40034c <local_twi_handler+0x22c>)
  4002f6:	687b      	ldr	r3, [r7, #4]
  4002f8:	00db      	lsls	r3, r3, #3
  4002fa:	440b      	add	r3, r1
  4002fc:	685b      	ldr	r3, [r3, #4]
  4002fe:	3b01      	subs	r3, #1
  400300:	4413      	add	r3, r2
  400302:	69ba      	ldr	r2, [r7, #24]
  400304:	6b12      	ldr	r2, [r2, #48]	; 0x30
  400306:	b2d2      	uxtb	r2, r2
  400308:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  40030a:	2300      	movs	r3, #0
  40030c:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  40030e:	69bb      	ldr	r3, [r7, #24]
  400310:	6a1b      	ldr	r3, [r3, #32]
  400312:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  400314:	68fb      	ldr	r3, [r7, #12]
  400316:	f003 0301 	and.w	r3, r3, #1
  40031a:	2b00      	cmp	r3, #0
  40031c:	d000      	beq.n	400320 <local_twi_handler+0x200>
					break;
  40031e:	e01b      	b.n	400358 <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400320:	69fb      	ldr	r3, [r7, #28]
  400322:	3301      	adds	r3, #1
  400324:	61fb      	str	r3, [r7, #28]
  400326:	69fb      	ldr	r3, [r7, #28]
  400328:	f1b3 3fff 	cmp.w	r3, #4294967295
  40032c:	d103      	bne.n	400336 <local_twi_handler+0x216>
					transfer_timeout = true;
  40032e:	2301      	movs	r3, #1
  400330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  400334:	e010      	b.n	400358 <local_twi_handler+0x238>
				}
			}
  400336:	e7ea      	b.n	40030e <local_twi_handler+0x1ee>
  400338:	00415ce4 	.word	0x00415ce4
  40033c:	00406801 	.word	0x00406801
  400340:	00406819 	.word	0x00406819
  400344:	0040a4c9 	.word	0x0040a4c9
  400348:	004067e1 	.word	0x004067e1
  40034c:	20000c54 	.word	0x20000c54
  400350:	20000c34 	.word	0x20000c34
  400354:	00408bb5 	.word	0x00408bb5
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400358:	4a35      	ldr	r2, [pc, #212]	; (400430 <local_twi_handler+0x310>)
  40035a:	687b      	ldr	r3, [r7, #4]
  40035c:	00db      	lsls	r3, r3, #3
  40035e:	4413      	add	r3, r2
  400360:	685b      	ldr	r3, [r3, #4]
  400362:	2b00      	cmp	r3, #0
  400364:	d00c      	beq.n	400380 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  400366:	4a32      	ldr	r2, [pc, #200]	; (400430 <local_twi_handler+0x310>)
  400368:	687b      	ldr	r3, [r7, #4]
  40036a:	00db      	lsls	r3, r3, #3
  40036c:	4413      	add	r3, r2
  40036e:	685a      	ldr	r2, [r3, #4]
  400370:	f107 0308 	add.w	r3, r7, #8
  400374:	4610      	mov	r0, r2
  400376:	2100      	movs	r1, #0
  400378:	461a      	mov	r2, r3
  40037a:	2300      	movs	r3, #0
  40037c:	4c2d      	ldr	r4, [pc, #180]	; (400434 <local_twi_handler+0x314>)
  40037e:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400380:	69fb      	ldr	r3, [r7, #28]
  400382:	f1b3 3fff 	cmp.w	r3, #4294967295
  400386:	d011      	beq.n	4003ac <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  400388:	4b2b      	ldr	r3, [pc, #172]	; (400438 <local_twi_handler+0x318>)
  40038a:	687a      	ldr	r2, [r7, #4]
  40038c:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  400390:	2b00      	cmp	r3, #0
  400392:	d00b      	beq.n	4003ac <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  400394:	4b28      	ldr	r3, [pc, #160]	; (400438 <local_twi_handler+0x318>)
  400396:	687a      	ldr	r2, [r7, #4]
  400398:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  40039c:	f107 0308 	add.w	r3, r7, #8
  4003a0:	4610      	mov	r0, r2
  4003a2:	2100      	movs	r1, #0
  4003a4:	461a      	mov	r2, r3
  4003a6:	2300      	movs	r3, #0
  4003a8:	4c22      	ldr	r4, [pc, #136]	; (400434 <local_twi_handler+0x314>)
  4003aa:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  4003ac:	697b      	ldr	r3, [r7, #20]
  4003ae:	f403 7350 	and.w	r3, r3, #832	; 0x340
  4003b2:	2b00      	cmp	r3, #0
  4003b4:	d103      	bne.n	4003be <local_twi_handler+0x29e>
  4003b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4003ba:	2b00      	cmp	r3, #0
  4003bc:	d02f      	beq.n	40041e <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  4003be:	4a1f      	ldr	r2, [pc, #124]	; (40043c <local_twi_handler+0x31c>)
  4003c0:	687b      	ldr	r3, [r7, #4]
  4003c2:	011b      	lsls	r3, r3, #4
  4003c4:	4413      	add	r3, r2
  4003c6:	685b      	ldr	r3, [r3, #4]
  4003c8:	4618      	mov	r0, r3
  4003ca:	f240 2102 	movw	r1, #514	; 0x202
  4003ce:	4b1c      	ldr	r3, [pc, #112]	; (400440 <local_twi_handler+0x320>)
  4003d0:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  4003d2:	697b      	ldr	r3, [r7, #20]
  4003d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4003d8:	2b00      	cmp	r3, #0
  4003da:	d102      	bne.n	4003e2 <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  4003dc:	69bb      	ldr	r3, [r7, #24]
  4003de:	2202      	movs	r2, #2
  4003e0:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  4003e2:	69b8      	ldr	r0, [r7, #24]
  4003e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4003e8:	4b16      	ldr	r3, [pc, #88]	; (400444 <local_twi_handler+0x324>)
  4003ea:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4003ec:	69b8      	ldr	r0, [r7, #24]
  4003ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4003f2:	4b14      	ldr	r3, [pc, #80]	; (400444 <local_twi_handler+0x324>)
  4003f4:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4003f6:	4a0e      	ldr	r2, [pc, #56]	; (400430 <local_twi_handler+0x310>)
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	00db      	lsls	r3, r3, #3
  4003fc:	4413      	add	r3, r2
  4003fe:	685b      	ldr	r3, [r3, #4]
  400400:	2b00      	cmp	r3, #0
  400402:	d00c      	beq.n	40041e <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  400404:	4a0a      	ldr	r2, [pc, #40]	; (400430 <local_twi_handler+0x310>)
  400406:	687b      	ldr	r3, [r7, #4]
  400408:	00db      	lsls	r3, r3, #3
  40040a:	4413      	add	r3, r2
  40040c:	685a      	ldr	r2, [r3, #4]
  40040e:	f107 0308 	add.w	r3, r7, #8
  400412:	4610      	mov	r0, r2
  400414:	2100      	movs	r1, #0
  400416:	461a      	mov	r2, r3
  400418:	2300      	movs	r3, #0
  40041a:	4c06      	ldr	r4, [pc, #24]	; (400434 <local_twi_handler+0x314>)
  40041c:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  40041e:	68bb      	ldr	r3, [r7, #8]
  400420:	2b00      	cmp	r3, #0
  400422:	d001      	beq.n	400428 <local_twi_handler+0x308>
  400424:	4b08      	ldr	r3, [pc, #32]	; (400448 <local_twi_handler+0x328>)
  400426:	4798      	blx	r3
}
  400428:	372c      	adds	r7, #44	; 0x2c
  40042a:	46bd      	mov	sp, r7
  40042c:	bd90      	pop	{r4, r7, pc}
  40042e:	bf00      	nop
  400430:	20000c34 	.word	0x20000c34
  400434:	00408bb5 	.word	0x00408bb5
  400438:	20000c44 	.word	0x20000c44
  40043c:	00415ce4 	.word	0x00415ce4
  400440:	0040a4c9 	.word	0x0040a4c9
  400444:	004067e1 	.word	0x004067e1
  400448:	00408539 	.word	0x00408539

0040044c <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  40044c:	b580      	push	{r7, lr}
  40044e:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  400450:	2000      	movs	r0, #0
  400452:	4b01      	ldr	r3, [pc, #4]	; (400458 <TWI0_Handler+0xc>)
  400454:	4798      	blx	r3
}
  400456:	bd80      	pop	{r7, pc}
  400458:	00400121 	.word	0x00400121

0040045c <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  40045c:	b580      	push	{r7, lr}
  40045e:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  400460:	2001      	movs	r0, #1
  400462:	4b01      	ldr	r3, [pc, #4]	; (400468 <TWI1_Handler+0xc>)
  400464:	4798      	blx	r3
}
  400466:	bd80      	pop	{r7, pc}
  400468:	00400121 	.word	0x00400121

0040046c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  40046c:	b480      	push	{r7}
  40046e:	b083      	sub	sp, #12
  400470:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400472:	f3ef 8310 	mrs	r3, PRIMASK
  400476:	603b      	str	r3, [r7, #0]
  return(result);
  400478:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  40047a:	2b00      	cmp	r3, #0
  40047c:	bf14      	ite	ne
  40047e:	2300      	movne	r3, #0
  400480:	2301      	moveq	r3, #1
  400482:	b2db      	uxtb	r3, r3
  400484:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400486:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400488:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40048c:	4b04      	ldr	r3, [pc, #16]	; (4004a0 <cpu_irq_save+0x34>)
  40048e:	2200      	movs	r2, #0
  400490:	701a      	strb	r2, [r3, #0]
	return flags;
  400492:	687b      	ldr	r3, [r7, #4]
}
  400494:	4618      	mov	r0, r3
  400496:	370c      	adds	r7, #12
  400498:	46bd      	mov	sp, r7
  40049a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40049e:	4770      	bx	lr
  4004a0:	20000364 	.word	0x20000364

004004a4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4004a4:	b480      	push	{r7}
  4004a6:	b083      	sub	sp, #12
  4004a8:	af00      	add	r7, sp, #0
  4004aa:	6078      	str	r0, [r7, #4]
	return (flags);
  4004ac:	687b      	ldr	r3, [r7, #4]
  4004ae:	2b00      	cmp	r3, #0
  4004b0:	bf0c      	ite	eq
  4004b2:	2300      	moveq	r3, #0
  4004b4:	2301      	movne	r3, #1
  4004b6:	b2db      	uxtb	r3, r3
}
  4004b8:	4618      	mov	r0, r3
  4004ba:	370c      	adds	r7, #12
  4004bc:	46bd      	mov	sp, r7
  4004be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004c2:	4770      	bx	lr

004004c4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4004c4:	b580      	push	{r7, lr}
  4004c6:	b082      	sub	sp, #8
  4004c8:	af00      	add	r7, sp, #0
  4004ca:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4004cc:	6878      	ldr	r0, [r7, #4]
  4004ce:	4b07      	ldr	r3, [pc, #28]	; (4004ec <cpu_irq_restore+0x28>)
  4004d0:	4798      	blx	r3
  4004d2:	4603      	mov	r3, r0
  4004d4:	2b00      	cmp	r3, #0
  4004d6:	d005      	beq.n	4004e4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4004d8:	4b05      	ldr	r3, [pc, #20]	; (4004f0 <cpu_irq_restore+0x2c>)
  4004da:	2201      	movs	r2, #1
  4004dc:	701a      	strb	r2, [r3, #0]
  4004de:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  4004e2:	b662      	cpsie	i
}
  4004e4:	3708      	adds	r7, #8
  4004e6:	46bd      	mov	sp, r7
  4004e8:	bd80      	pop	{r7, pc}
  4004ea:	bf00      	nop
  4004ec:	004004a5 	.word	0x004004a5
  4004f0:	20000364 	.word	0x20000364

004004f4 <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
  4004f4:	b480      	push	{r7}
  4004f6:	b083      	sub	sp, #12
  4004f8:	af00      	add	r7, sp, #0
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  4004fa:	2300      	movs	r3, #0
  4004fc:	71bb      	strb	r3, [r7, #6]
	udi_cdc_nb_comm_enabled = 0;
  4004fe:	4b41      	ldr	r3, [pc, #260]	; (400604 <udi_cdc_comm_enable+0x110>)
  400500:	2200      	movs	r2, #0
  400502:	701a      	strb	r2, [r3, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
  400504:	79ba      	ldrb	r2, [r7, #6]
  400506:	4b40      	ldr	r3, [pc, #256]	; (400608 <udi_cdc_comm_enable+0x114>)
  400508:	2100      	movs	r1, #0
  40050a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	uid_cdc_state_msg[port].header.bmRequestType =
  40050e:	79ba      	ldrb	r2, [r7, #6]
  400510:	493e      	ldr	r1, [pc, #248]	; (40060c <udi_cdc_comm_enable+0x118>)
  400512:	4613      	mov	r3, r2
  400514:	009b      	lsls	r3, r3, #2
  400516:	4413      	add	r3, r2
  400518:	005b      	lsls	r3, r3, #1
  40051a:	440b      	add	r3, r1
  40051c:	22a1      	movs	r2, #161	; 0xa1
  40051e:	701a      	strb	r2, [r3, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
  400520:	79ba      	ldrb	r2, [r7, #6]
  400522:	493a      	ldr	r1, [pc, #232]	; (40060c <udi_cdc_comm_enable+0x118>)
  400524:	4613      	mov	r3, r2
  400526:	009b      	lsls	r3, r3, #2
  400528:	4413      	add	r3, r2
  40052a:	005b      	lsls	r3, r3, #1
  40052c:	440b      	add	r3, r1
  40052e:	2220      	movs	r2, #32
  400530:	705a      	strb	r2, [r3, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
  400532:	79ba      	ldrb	r2, [r7, #6]
  400534:	4935      	ldr	r1, [pc, #212]	; (40060c <udi_cdc_comm_enable+0x118>)
  400536:	4613      	mov	r3, r2
  400538:	009b      	lsls	r3, r3, #2
  40053a:	4413      	add	r3, r2
  40053c:	005b      	lsls	r3, r3, #1
  40053e:	440b      	add	r3, r1
  400540:	2200      	movs	r2, #0
  400542:	805a      	strh	r2, [r3, #2]

	switch (port) {
  400544:	79bb      	ldrb	r3, [r7, #6]
  400546:	2b00      	cmp	r3, #0
  400548:	d102      	bne.n	400550 <udi_cdc_comm_enable+0x5c>
#define UDI_CDC_PORT_TO_IFACE_COMM(index, unused) \
	case index: \
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_##index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_PORT_TO_IFACE_COMM, ~)
  40054a:	2300      	movs	r3, #0
  40054c:	71fb      	strb	r3, [r7, #7]
  40054e:	e002      	b.n	400556 <udi_cdc_comm_enable+0x62>
#undef UDI_CDC_PORT_TO_IFACE_COMM
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
  400550:	2300      	movs	r3, #0
  400552:	71fb      	strb	r3, [r7, #7]
		break;
  400554:	bf00      	nop
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
  400556:	79ba      	ldrb	r2, [r7, #6]
  400558:	79fb      	ldrb	r3, [r7, #7]
  40055a:	b299      	uxth	r1, r3
  40055c:	482b      	ldr	r0, [pc, #172]	; (40060c <udi_cdc_comm_enable+0x118>)
  40055e:	4613      	mov	r3, r2
  400560:	009b      	lsls	r3, r3, #2
  400562:	4413      	add	r3, r2
  400564:	005b      	lsls	r3, r3, #1
  400566:	4403      	add	r3, r0
  400568:	460a      	mov	r2, r1
  40056a:	809a      	strh	r2, [r3, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
  40056c:	79ba      	ldrb	r2, [r7, #6]
  40056e:	4927      	ldr	r1, [pc, #156]	; (40060c <udi_cdc_comm_enable+0x118>)
  400570:	4613      	mov	r3, r2
  400572:	009b      	lsls	r3, r3, #2
  400574:	4413      	add	r3, r2
  400576:	005b      	lsls	r3, r3, #1
  400578:	440b      	add	r3, r1
  40057a:	2202      	movs	r2, #2
  40057c:	80da      	strh	r2, [r3, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
  40057e:	79ba      	ldrb	r2, [r7, #6]
  400580:	4922      	ldr	r1, [pc, #136]	; (40060c <udi_cdc_comm_enable+0x118>)
  400582:	4613      	mov	r3, r2
  400584:	009b      	lsls	r3, r3, #2
  400586:	4413      	add	r3, r2
  400588:	005b      	lsls	r3, r3, #1
  40058a:	440b      	add	r3, r1
  40058c:	3308      	adds	r3, #8
  40058e:	2200      	movs	r2, #0
  400590:	801a      	strh	r2, [r3, #0]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
  400592:	79ba      	ldrb	r2, [r7, #6]
  400594:	491e      	ldr	r1, [pc, #120]	; (400610 <udi_cdc_comm_enable+0x11c>)
  400596:	4613      	mov	r3, r2
  400598:	00db      	lsls	r3, r3, #3
  40059a:	1a9b      	subs	r3, r3, r2
  40059c:	440b      	add	r3, r1
  40059e:	2200      	movs	r2, #0
  4005a0:	701a      	strb	r2, [r3, #0]
  4005a2:	2200      	movs	r2, #0
  4005a4:	f062 027b 	orn	r2, r2, #123	; 0x7b
  4005a8:	705a      	strb	r2, [r3, #1]
  4005aa:	2200      	movs	r2, #0
  4005ac:	f042 0203 	orr.w	r2, r2, #3
  4005b0:	709a      	strb	r2, [r3, #2]
  4005b2:	2200      	movs	r2, #0
  4005b4:	70da      	strb	r2, [r3, #3]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
  4005b6:	79ba      	ldrb	r2, [r7, #6]
  4005b8:	4915      	ldr	r1, [pc, #84]	; (400610 <udi_cdc_comm_enable+0x11c>)
  4005ba:	4613      	mov	r3, r2
  4005bc:	00db      	lsls	r3, r3, #3
  4005be:	1a9b      	subs	r3, r3, r2
  4005c0:	440b      	add	r3, r1
  4005c2:	2200      	movs	r2, #0
  4005c4:	711a      	strb	r2, [r3, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
  4005c6:	79ba      	ldrb	r2, [r7, #6]
  4005c8:	4911      	ldr	r1, [pc, #68]	; (400610 <udi_cdc_comm_enable+0x11c>)
  4005ca:	4613      	mov	r3, r2
  4005cc:	00db      	lsls	r3, r3, #3
  4005ce:	1a9b      	subs	r3, r3, r2
  4005d0:	440b      	add	r3, r1
  4005d2:	2200      	movs	r2, #0
  4005d4:	715a      	strb	r2, [r3, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
  4005d6:	79ba      	ldrb	r2, [r7, #6]
  4005d8:	490d      	ldr	r1, [pc, #52]	; (400610 <udi_cdc_comm_enable+0x11c>)
  4005da:	4613      	mov	r3, r2
  4005dc:	00db      	lsls	r3, r3, #3
  4005de:	1a9b      	subs	r3, r3, r2
  4005e0:	440b      	add	r3, r1
  4005e2:	2208      	movs	r2, #8
  4005e4:	719a      	strb	r2, [r3, #6]
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
  4005e6:	4b07      	ldr	r3, [pc, #28]	; (400604 <udi_cdc_comm_enable+0x110>)
  4005e8:	781b      	ldrb	r3, [r3, #0]
  4005ea:	b2db      	uxtb	r3, r3
  4005ec:	3301      	adds	r3, #1
  4005ee:	b2da      	uxtb	r2, r3
  4005f0:	4b04      	ldr	r3, [pc, #16]	; (400604 <udi_cdc_comm_enable+0x110>)
  4005f2:	701a      	strb	r2, [r3, #0]
	return true;
  4005f4:	2301      	movs	r3, #1
}
  4005f6:	4618      	mov	r0, r3
  4005f8:	370c      	adds	r7, #12
  4005fa:	46bd      	mov	sp, r7
  4005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400600:	4770      	bx	lr
  400602:	bf00      	nop
  400604:	20000c7c 	.word	0x20000c7c
  400608:	20000c6c 	.word	0x20000c6c
  40060c:	20000c70 	.word	0x20000c70
  400610:	20000c64 	.word	0x20000c64

00400614 <udi_cdc_data_enable>:

bool udi_cdc_data_enable(void)
{
  400614:	b580      	push	{r7, lr}
  400616:	b082      	sub	sp, #8
  400618:	af00      	add	r7, sp, #0
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  40061a:	2300      	movs	r3, #0
  40061c:	71fb      	strb	r3, [r7, #7]
	udi_cdc_nb_data_enabled = 0;
  40061e:	4b2a      	ldr	r3, [pc, #168]	; (4006c8 <udi_cdc_data_enable+0xb4>)
  400620:	2200      	movs	r2, #0
  400622:	701a      	strb	r2, [r3, #0]
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
  400624:	79fb      	ldrb	r3, [r7, #7]
  400626:	4a29      	ldr	r2, [pc, #164]	; (4006cc <udi_cdc_data_enable+0xb8>)
  400628:	2100      	movs	r1, #0
  40062a:	54d1      	strb	r1, [r2, r3]
	udi_cdc_tx_both_buf_to_send[port] = false;
  40062c:	79fb      	ldrb	r3, [r7, #7]
  40062e:	4a28      	ldr	r2, [pc, #160]	; (4006d0 <udi_cdc_data_enable+0xbc>)
  400630:	2100      	movs	r1, #0
  400632:	54d1      	strb	r1, [r2, r3]
	udi_cdc_tx_buf_sel[port] = 0;
  400634:	79fb      	ldrb	r3, [r7, #7]
  400636:	4a27      	ldr	r2, [pc, #156]	; (4006d4 <udi_cdc_data_enable+0xc0>)
  400638:	2100      	movs	r1, #0
  40063a:	54d1      	strb	r1, [r2, r3]
	udi_cdc_tx_buf_nb[port][0] = 0;
  40063c:	79fa      	ldrb	r2, [r7, #7]
  40063e:	4b26      	ldr	r3, [pc, #152]	; (4006d8 <udi_cdc_data_enable+0xc4>)
  400640:	2100      	movs	r1, #0
  400642:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
	udi_cdc_tx_buf_nb[port][1] = 0;
  400646:	79fb      	ldrb	r3, [r7, #7]
  400648:	4a23      	ldr	r2, [pc, #140]	; (4006d8 <udi_cdc_data_enable+0xc4>)
  40064a:	009b      	lsls	r3, r3, #2
  40064c:	4413      	add	r3, r2
  40064e:	2200      	movs	r2, #0
  400650:	805a      	strh	r2, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
  400652:	79fa      	ldrb	r2, [r7, #7]
  400654:	4b21      	ldr	r3, [pc, #132]	; (4006dc <udi_cdc_data_enable+0xc8>)
  400656:	2100      	movs	r1, #0
  400658:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	udi_cdc_tx_send(port);
  40065c:	79fb      	ldrb	r3, [r7, #7]
  40065e:	4618      	mov	r0, r3
  400660:	4b1f      	ldr	r3, [pc, #124]	; (4006e0 <udi_cdc_data_enable+0xcc>)
  400662:	4798      	blx	r3

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
  400664:	79fb      	ldrb	r3, [r7, #7]
  400666:	4a1f      	ldr	r2, [pc, #124]	; (4006e4 <udi_cdc_data_enable+0xd0>)
  400668:	2100      	movs	r1, #0
  40066a:	54d1      	strb	r1, [r2, r3]
	udi_cdc_rx_buf_sel[port] = 0;
  40066c:	79fb      	ldrb	r3, [r7, #7]
  40066e:	4a1e      	ldr	r2, [pc, #120]	; (4006e8 <udi_cdc_data_enable+0xd4>)
  400670:	2100      	movs	r1, #0
  400672:	54d1      	strb	r1, [r2, r3]
	udi_cdc_rx_buf_nb[port][0] = 0;
  400674:	79fa      	ldrb	r2, [r7, #7]
  400676:	4b1d      	ldr	r3, [pc, #116]	; (4006ec <udi_cdc_data_enable+0xd8>)
  400678:	2100      	movs	r1, #0
  40067a:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
	udi_cdc_rx_pos[port] = 0;
  40067e:	79fa      	ldrb	r2, [r7, #7]
  400680:	4b1b      	ldr	r3, [pc, #108]	; (4006f0 <udi_cdc_data_enable+0xdc>)
  400682:	2100      	movs	r1, #0
  400684:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	if (!udi_cdc_rx_start(port)) {
  400688:	79fb      	ldrb	r3, [r7, #7]
  40068a:	4618      	mov	r0, r3
  40068c:	4b19      	ldr	r3, [pc, #100]	; (4006f4 <udi_cdc_data_enable+0xe0>)
  40068e:	4798      	blx	r3
  400690:	4603      	mov	r3, r0
  400692:	f083 0301 	eor.w	r3, r3, #1
  400696:	b2db      	uxtb	r3, r3
  400698:	2b00      	cmp	r3, #0
  40069a:	d001      	beq.n	4006a0 <udi_cdc_data_enable+0x8c>
		return false;
  40069c:	2300      	movs	r3, #0
  40069e:	e00f      	b.n	4006c0 <udi_cdc_data_enable+0xac>
	}
	udi_cdc_nb_data_enabled++;
  4006a0:	4b09      	ldr	r3, [pc, #36]	; (4006c8 <udi_cdc_data_enable+0xb4>)
  4006a2:	781b      	ldrb	r3, [r3, #0]
  4006a4:	b2db      	uxtb	r3, r3
  4006a6:	3301      	adds	r3, #1
  4006a8:	b2da      	uxtb	r2, r3
  4006aa:	4b07      	ldr	r3, [pc, #28]	; (4006c8 <udi_cdc_data_enable+0xb4>)
  4006ac:	701a      	strb	r2, [r3, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
  4006ae:	4b06      	ldr	r3, [pc, #24]	; (4006c8 <udi_cdc_data_enable+0xb4>)
  4006b0:	781b      	ldrb	r3, [r3, #0]
  4006b2:	b2db      	uxtb	r3, r3
  4006b4:	2b01      	cmp	r3, #1
  4006b6:	d102      	bne.n	4006be <udi_cdc_data_enable+0xaa>
		udi_cdc_data_running = true;
  4006b8:	4b0f      	ldr	r3, [pc, #60]	; (4006f8 <udi_cdc_data_enable+0xe4>)
  4006ba:	2201      	movs	r2, #1
  4006bc:	701a      	strb	r2, [r3, #0]
	}
	return true;
  4006be:	2301      	movs	r3, #1
}
  4006c0:	4618      	mov	r0, r3
  4006c2:	3708      	adds	r7, #8
  4006c4:	46bd      	mov	sp, r7
  4006c6:	bd80      	pop	{r7, pc}
  4006c8:	20000c7d 	.word	0x20000c7d
  4006cc:	20000d9c 	.word	0x20000d9c
  4006d0:	20000da0 	.word	0x20000da0
  4006d4:	20000d94 	.word	0x20000d94
  4006d8:	20000d90 	.word	0x20000d90
  4006dc:	20000d98 	.word	0x20000d98
  4006e0:	00400aa9 	.word	0x00400aa9
  4006e4:	20000d0c 	.word	0x20000d0c
  4006e8:	20000d04 	.word	0x20000d04
  4006ec:	20000d00 	.word	0x20000d00
  4006f0:	20000d08 	.word	0x20000d08
  4006f4:	00400895 	.word	0x00400895
  4006f8:	20000c7e 	.word	0x20000c7e

004006fc <udi_cdc_comm_disable>:

void udi_cdc_comm_disable(void)
{
  4006fc:	b480      	push	{r7}
  4006fe:	af00      	add	r7, sp, #0
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
  400700:	4b05      	ldr	r3, [pc, #20]	; (400718 <udi_cdc_comm_disable+0x1c>)
  400702:	781b      	ldrb	r3, [r3, #0]
  400704:	b2db      	uxtb	r3, r3
  400706:	3b01      	subs	r3, #1
  400708:	b2da      	uxtb	r2, r3
  40070a:	4b03      	ldr	r3, [pc, #12]	; (400718 <udi_cdc_comm_disable+0x1c>)
  40070c:	701a      	strb	r2, [r3, #0]
}
  40070e:	46bd      	mov	sp, r7
  400710:	f85d 7b04 	ldr.w	r7, [sp], #4
  400714:	4770      	bx	lr
  400716:	bf00      	nop
  400718:	20000c7c 	.word	0x20000c7c

0040071c <udi_cdc_data_disable>:

void udi_cdc_data_disable(void)
{
  40071c:	b480      	push	{r7}
  40071e:	b083      	sub	sp, #12
  400720:	af00      	add	r7, sp, #0
	uint8_t port;
	UNUSED(port);

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
  400722:	4b09      	ldr	r3, [pc, #36]	; (400748 <udi_cdc_data_disable+0x2c>)
  400724:	781b      	ldrb	r3, [r3, #0]
  400726:	b2db      	uxtb	r3, r3
  400728:	3b01      	subs	r3, #1
  40072a:	b2da      	uxtb	r2, r3
  40072c:	4b06      	ldr	r3, [pc, #24]	; (400748 <udi_cdc_data_disable+0x2c>)
  40072e:	701a      	strb	r2, [r3, #0]
	port = udi_cdc_nb_data_enabled;
  400730:	4b05      	ldr	r3, [pc, #20]	; (400748 <udi_cdc_data_disable+0x2c>)
  400732:	781b      	ldrb	r3, [r3, #0]
  400734:	71fb      	strb	r3, [r7, #7]
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
  400736:	4b05      	ldr	r3, [pc, #20]	; (40074c <udi_cdc_data_disable+0x30>)
  400738:	2200      	movs	r2, #0
  40073a:	701a      	strb	r2, [r3, #0]
}
  40073c:	370c      	adds	r7, #12
  40073e:	46bd      	mov	sp, r7
  400740:	f85d 7b04 	ldr.w	r7, [sp], #4
  400744:	4770      	bx	lr
  400746:	bf00      	nop
  400748:	20000c7d 	.word	0x20000c7d
  40074c:	20000c7e 	.word	0x20000c7e

00400750 <udi_cdc_comm_setup>:

bool udi_cdc_comm_setup(void)
{
  400750:	b580      	push	{r7, lr}
  400752:	b082      	sub	sp, #8
  400754:	af00      	add	r7, sp, #0
	uint8_t port = udi_cdc_setup_to_port();
  400756:	4b2b      	ldr	r3, [pc, #172]	; (400804 <udi_cdc_comm_setup+0xb4>)
  400758:	4798      	blx	r3
  40075a:	4603      	mov	r3, r0
  40075c:	71fb      	strb	r3, [r7, #7]

	if (Udd_setup_is_in()) {
  40075e:	4b2a      	ldr	r3, [pc, #168]	; (400808 <udi_cdc_comm_setup+0xb8>)
  400760:	781b      	ldrb	r3, [r3, #0]
  400762:	b2db      	uxtb	r3, r3
  400764:	b25b      	sxtb	r3, r3
  400766:	2b00      	cmp	r3, #0
  400768:	da1c      	bge.n	4007a4 <udi_cdc_comm_setup+0x54>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  40076a:	4b27      	ldr	r3, [pc, #156]	; (400808 <udi_cdc_comm_setup+0xb8>)
  40076c:	781b      	ldrb	r3, [r3, #0]
  40076e:	f003 0360 	and.w	r3, r3, #96	; 0x60
  400772:	2b20      	cmp	r3, #32
  400774:	d116      	bne.n	4007a4 <udi_cdc_comm_setup+0x54>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
  400776:	4b24      	ldr	r3, [pc, #144]	; (400808 <udi_cdc_comm_setup+0xb8>)
  400778:	785b      	ldrb	r3, [r3, #1]
  40077a:	2b21      	cmp	r3, #33	; 0x21
  40077c:	d112      	bne.n	4007a4 <udi_cdc_comm_setup+0x54>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
  40077e:	4b22      	ldr	r3, [pc, #136]	; (400808 <udi_cdc_comm_setup+0xb8>)
  400780:	88db      	ldrh	r3, [r3, #6]
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
  400782:	2b07      	cmp	r3, #7
  400784:	d001      	beq.n	40078a <udi_cdc_comm_setup+0x3a>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
  400786:	2300      	movs	r3, #0
  400788:	e038      	b.n	4007fc <udi_cdc_comm_setup+0xac>
				udd_g_ctrlreq.payload =
						(uint8_t *) &
						udi_cdc_line_coding[port];
  40078a:	79fa      	ldrb	r2, [r7, #7]
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
						(uint8_t *) &
  40078c:	4613      	mov	r3, r2
  40078e:	00db      	lsls	r3, r3, #3
  400790:	1a9b      	subs	r3, r3, r2
  400792:	4a1e      	ldr	r2, [pc, #120]	; (40080c <udi_cdc_comm_setup+0xbc>)
  400794:	441a      	add	r2, r3
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
  400796:	4b1c      	ldr	r3, [pc, #112]	; (400808 <udi_cdc_comm_setup+0xb8>)
  400798:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
  40079a:	4b1b      	ldr	r3, [pc, #108]	; (400808 <udi_cdc_comm_setup+0xb8>)
  40079c:	2207      	movs	r2, #7
  40079e:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
  4007a0:	2301      	movs	r3, #1
  4007a2:	e02b      	b.n	4007fc <udi_cdc_comm_setup+0xac>
			}
		}
	}
	if (Udd_setup_is_out()) {
  4007a4:	4b18      	ldr	r3, [pc, #96]	; (400808 <udi_cdc_comm_setup+0xb8>)
  4007a6:	781b      	ldrb	r3, [r3, #0]
  4007a8:	b2db      	uxtb	r3, r3
  4007aa:	b25b      	sxtb	r3, r3
  4007ac:	2b00      	cmp	r3, #0
  4007ae:	db24      	blt.n	4007fa <udi_cdc_comm_setup+0xaa>
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4007b0:	4b15      	ldr	r3, [pc, #84]	; (400808 <udi_cdc_comm_setup+0xb8>)
  4007b2:	781b      	ldrb	r3, [r3, #0]
  4007b4:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4007b8:	2b20      	cmp	r3, #32
  4007ba:	d11e      	bne.n	4007fa <udi_cdc_comm_setup+0xaa>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
  4007bc:	4b12      	ldr	r3, [pc, #72]	; (400808 <udi_cdc_comm_setup+0xb8>)
  4007be:	785b      	ldrb	r3, [r3, #1]
  4007c0:	2b20      	cmp	r3, #32
  4007c2:	d002      	beq.n	4007ca <udi_cdc_comm_setup+0x7a>
  4007c4:	2b22      	cmp	r3, #34	; 0x22
  4007c6:	d016      	beq.n	4007f6 <udi_cdc_comm_setup+0xa6>
  4007c8:	e017      	b.n	4007fa <udi_cdc_comm_setup+0xaa>
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
  4007ca:	4b0f      	ldr	r3, [pc, #60]	; (400808 <udi_cdc_comm_setup+0xb8>)
  4007cc:	88db      	ldrh	r3, [r3, #6]
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
  4007ce:	2b07      	cmp	r3, #7
  4007d0:	d001      	beq.n	4007d6 <udi_cdc_comm_setup+0x86>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
  4007d2:	2300      	movs	r3, #0
  4007d4:	e012      	b.n	4007fc <udi_cdc_comm_setup+0xac>
				udd_g_ctrlreq.callback =
  4007d6:	4b0c      	ldr	r3, [pc, #48]	; (400808 <udi_cdc_comm_setup+0xb8>)
  4007d8:	4a0d      	ldr	r2, [pc, #52]	; (400810 <udi_cdc_comm_setup+0xc0>)
  4007da:	611a      	str	r2, [r3, #16]
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
						(uint8_t *) &
						udi_cdc_line_coding[port];
  4007dc:	79fa      	ldrb	r2, [r7, #7]
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
						(uint8_t *) &
  4007de:	4613      	mov	r3, r2
  4007e0:	00db      	lsls	r3, r3, #3
  4007e2:	1a9b      	subs	r3, r3, r2
  4007e4:	4a09      	ldr	r2, [pc, #36]	; (40080c <udi_cdc_comm_setup+0xbc>)
  4007e6:	441a      	add	r2, r3
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
  4007e8:	4b07      	ldr	r3, [pc, #28]	; (400808 <udi_cdc_comm_setup+0xb8>)
  4007ea:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
  4007ec:	4b06      	ldr	r3, [pc, #24]	; (400808 <udi_cdc_comm_setup+0xb8>)
  4007ee:	2207      	movs	r2, #7
  4007f0:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
  4007f2:	2301      	movs	r3, #1
  4007f4:	e002      	b.n	4007fc <udi_cdc_comm_setup+0xac>
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
  4007f6:	2301      	movs	r3, #1
  4007f8:	e000      	b.n	4007fc <udi_cdc_comm_setup+0xac>
			}
		}
	}
	return false;  // request Not supported
  4007fa:	2300      	movs	r3, #0
}
  4007fc:	4618      	mov	r0, r3
  4007fe:	3708      	adds	r7, #8
  400800:	46bd      	mov	sp, r7
  400802:	bd80      	pop	{r7, pc}
  400804:	0040084d 	.word	0x0040084d
  400808:	20008954 	.word	0x20008954
  40080c:	20000c64 	.word	0x20000c64
  400810:	0040087d 	.word	0x0040087d

00400814 <udi_cdc_data_setup>:

bool udi_cdc_data_setup(void)
{
  400814:	b480      	push	{r7}
  400816:	af00      	add	r7, sp, #0
	return false;  // request Not supported
  400818:	2300      	movs	r3, #0
}
  40081a:	4618      	mov	r0, r3
  40081c:	46bd      	mov	sp, r7
  40081e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400822:	4770      	bx	lr

00400824 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
  400824:	b480      	push	{r7}
  400826:	af00      	add	r7, sp, #0
	return 0;      // CDC don't have multiple alternate setting
  400828:	2300      	movs	r3, #0
}
  40082a:	4618      	mov	r0, r3
  40082c:	46bd      	mov	sp, r7
  40082e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400832:	4770      	bx	lr

00400834 <udi_cdc_data_sof_notify>:

void udi_cdc_data_sof_notify(void)
{
  400834:	b580      	push	{r7, lr}
  400836:	af00      	add	r7, sp, #0
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
  400838:	4b02      	ldr	r3, [pc, #8]	; (400844 <udi_cdc_data_sof_notify+0x10>)
  40083a:	781b      	ldrb	r3, [r3, #0]
  40083c:	4618      	mov	r0, r3
  40083e:	4b02      	ldr	r3, [pc, #8]	; (400848 <udi_cdc_data_sof_notify+0x14>)
  400840:	4798      	blx	r3
	port_notify++;
	if (port_notify >= UDI_CDC_PORT_NB) {
		port_notify = 0;
	}
#endif
}
  400842:	bd80      	pop	{r7, pc}
  400844:	20000da4 	.word	0x20000da4
  400848:	00400aa9 	.word	0x00400aa9

0040084c <udi_cdc_setup_to_port>:

//-------------------------------------------------
//------- Internal routines to control serial line

static uint8_t udi_cdc_setup_to_port(void)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
	uint8_t port;

	switch (udd_g_ctrlreq.req.wIndex & 0xFF) {
  400852:	4b09      	ldr	r3, [pc, #36]	; (400878 <udi_cdc_setup_to_port+0x2c>)
  400854:	889b      	ldrh	r3, [r3, #4]
  400856:	b2db      	uxtb	r3, r3
  400858:	2b00      	cmp	r3, #0
  40085a:	d102      	bne.n	400862 <udi_cdc_setup_to_port+0x16>
#define UDI_CDC_IFACE_COMM_TO_PORT(iface, unused) \
	case UDI_CDC_COMM_IFACE_NUMBER_##iface: \
		port = iface; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_IFACE_COMM_TO_PORT, ~)
  40085c:	2300      	movs	r3, #0
  40085e:	71fb      	strb	r3, [r7, #7]
  400860:	e002      	b.n	400868 <udi_cdc_setup_to_port+0x1c>
#undef UDI_CDC_IFACE_COMM_TO_PORT
	default:
		port = 0;
  400862:	2300      	movs	r3, #0
  400864:	71fb      	strb	r3, [r7, #7]
		break;
  400866:	bf00      	nop
	}
	return port;
  400868:	79fb      	ldrb	r3, [r7, #7]
}
  40086a:	4618      	mov	r0, r3
  40086c:	370c      	adds	r7, #12
  40086e:	46bd      	mov	sp, r7
  400870:	f85d 7b04 	ldr.w	r7, [sp], #4
  400874:	4770      	bx	lr
  400876:	bf00      	nop
  400878:	20008954 	.word	0x20008954

0040087c <udi_cdc_line_coding_received>:

static void udi_cdc_line_coding_received(void)
{
  40087c:	b580      	push	{r7, lr}
  40087e:	b082      	sub	sp, #8
  400880:	af00      	add	r7, sp, #0
	uint8_t port = udi_cdc_setup_to_port();
  400882:	4b03      	ldr	r3, [pc, #12]	; (400890 <udi_cdc_line_coding_received+0x14>)
  400884:	4798      	blx	r3
  400886:	4603      	mov	r3, r0
  400888:	71fb      	strb	r3, [r7, #7]
	UNUSED(port);

	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
}
  40088a:	3708      	adds	r7, #8
  40088c:	46bd      	mov	sp, r7
  40088e:	bd80      	pop	{r7, pc}
  400890:	0040084d 	.word	0x0040084d

00400894 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
  400894:	b590      	push	{r4, r7, lr}
  400896:	b089      	sub	sp, #36	; 0x24
  400898:	af02      	add	r7, sp, #8
  40089a:	4603      	mov	r3, r0
  40089c:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;
	uint8_t buf_sel_trans;
	udd_ep_id_t ep;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  40089e:	2300      	movs	r3, #0
  4008a0:	75bb      	strb	r3, [r7, #22]
#endif

	flags = cpu_irq_save();
  4008a2:	4b2c      	ldr	r3, [pc, #176]	; (400954 <udi_cdc_rx_start+0xc0>)
  4008a4:	4798      	blx	r3
  4008a6:	6138      	str	r0, [r7, #16]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
  4008a8:	7dbb      	ldrb	r3, [r7, #22]
  4008aa:	4a2b      	ldr	r2, [pc, #172]	; (400958 <udi_cdc_rx_start+0xc4>)
  4008ac:	5cd3      	ldrb	r3, [r2, r3]
  4008ae:	73fb      	strb	r3, [r7, #15]
	if (udi_cdc_rx_trans_ongoing[port] ||
  4008b0:	7dbb      	ldrb	r3, [r7, #22]
  4008b2:	4a2a      	ldr	r2, [pc, #168]	; (40095c <udi_cdc_rx_start+0xc8>)
  4008b4:	5cd3      	ldrb	r3, [r2, r3]
  4008b6:	b2db      	uxtb	r3, r3
  4008b8:	2b00      	cmp	r3, #0
  4008ba:	d10d      	bne.n	4008d8 <udi_cdc_rx_start+0x44>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
  4008bc:	7dba      	ldrb	r2, [r7, #22]
  4008be:	4b28      	ldr	r3, [pc, #160]	; (400960 <udi_cdc_rx_start+0xcc>)
  4008c0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  4008c4:	b29a      	uxth	r2, r3
  4008c6:	7db8      	ldrb	r0, [r7, #22]
  4008c8:	7bf9      	ldrb	r1, [r7, #15]
  4008ca:	4b26      	ldr	r3, [pc, #152]	; (400964 <udi_cdc_rx_start+0xd0>)
  4008cc:	0040      	lsls	r0, r0, #1
  4008ce:	4401      	add	r1, r0
  4008d0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
  4008d4:	429a      	cmp	r2, r3
  4008d6:	d204      	bcs.n	4008e2 <udi_cdc_rx_start+0x4e>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
  4008d8:	6938      	ldr	r0, [r7, #16]
  4008da:	4b23      	ldr	r3, [pc, #140]	; (400968 <udi_cdc_rx_start+0xd4>)
  4008dc:	4798      	blx	r3
		return false;
  4008de:	2300      	movs	r3, #0
  4008e0:	e033      	b.n	40094a <udi_cdc_rx_start+0xb6>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
  4008e2:	7dba      	ldrb	r2, [r7, #22]
  4008e4:	4b1e      	ldr	r3, [pc, #120]	; (400960 <udi_cdc_rx_start+0xcc>)
  4008e6:	2100      	movs	r1, #0
  4008e8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  4008ec:	7dbb      	ldrb	r3, [r7, #22]
  4008ee:	7bfa      	ldrb	r2, [r7, #15]
  4008f0:	2a00      	cmp	r2, #0
  4008f2:	bf14      	ite	ne
  4008f4:	2200      	movne	r2, #0
  4008f6:	2201      	moveq	r2, #1
  4008f8:	b2d2      	uxtb	r2, r2
  4008fa:	4611      	mov	r1, r2
  4008fc:	4a16      	ldr	r2, [pc, #88]	; (400958 <udi_cdc_rx_start+0xc4>)
  4008fe:	54d1      	strb	r1, [r2, r3]

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
  400900:	7dbb      	ldrb	r3, [r7, #22]
  400902:	4a16      	ldr	r2, [pc, #88]	; (40095c <udi_cdc_rx_start+0xc8>)
  400904:	2101      	movs	r1, #1
  400906:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
  400908:	6938      	ldr	r0, [r7, #16]
  40090a:	4b17      	ldr	r3, [pc, #92]	; (400968 <udi_cdc_rx_start+0xd4>)
  40090c:	4798      	blx	r3

	if (udi_cdc_multi_is_rx_ready(port)) {
  40090e:	7dbb      	ldrb	r3, [r7, #22]
  400910:	4618      	mov	r0, r3
  400912:	4b16      	ldr	r3, [pc, #88]	; (40096c <udi_cdc_rx_start+0xd8>)
  400914:	4798      	blx	r3
		UDI_CDC_RX_NOTIFY(port);
	}
	// Send the buffer with enable of short packet
	switch (port) {
  400916:	7dbb      	ldrb	r3, [r7, #22]
  400918:	2b00      	cmp	r3, #0
  40091a:	d102      	bne.n	400922 <udi_cdc_rx_start+0x8e>
#define UDI_CDC_PORT_TO_DATA_EP_OUT(index, unused) \
	case index: \
		ep = UDI_CDC_DATA_EP_OUT_##index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_PORT_TO_DATA_EP_OUT, ~)
  40091c:	2302      	movs	r3, #2
  40091e:	75fb      	strb	r3, [r7, #23]
  400920:	e002      	b.n	400928 <udi_cdc_rx_start+0x94>
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
  400922:	2302      	movs	r3, #2
  400924:	75fb      	strb	r3, [r7, #23]
		break;
  400926:	bf00      	nop
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
  400928:	7dba      	ldrb	r2, [r7, #22]
  40092a:	7bfb      	ldrb	r3, [r7, #15]
  40092c:	0052      	lsls	r2, r2, #1
  40092e:	4413      	add	r3, r2
  400930:	019a      	lsls	r2, r3, #6
  400932:	4b0f      	ldr	r3, [pc, #60]	; (400970 <udi_cdc_rx_start+0xdc>)
  400934:	4413      	add	r3, r2
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
  400936:	7dfa      	ldrb	r2, [r7, #23]
  400938:	490e      	ldr	r1, [pc, #56]	; (400974 <udi_cdc_rx_start+0xe0>)
  40093a:	9100      	str	r1, [sp, #0]
  40093c:	4610      	mov	r0, r2
  40093e:	2101      	movs	r1, #1
  400940:	461a      	mov	r2, r3
  400942:	2340      	movs	r3, #64	; 0x40
  400944:	4c0c      	ldr	r4, [pc, #48]	; (400978 <udi_cdc_rx_start+0xe4>)
  400946:	47a0      	blx	r4
  400948:	4603      	mov	r3, r0
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
  40094a:	4618      	mov	r0, r3
  40094c:	371c      	adds	r7, #28
  40094e:	46bd      	mov	sp, r7
  400950:	bd90      	pop	{r4, r7, pc}
  400952:	bf00      	nop
  400954:	0040046d 	.word	0x0040046d
  400958:	20000d04 	.word	0x20000d04
  40095c:	20000d0c 	.word	0x20000d0c
  400960:	20000d08 	.word	0x20000d08
  400964:	20000d00 	.word	0x20000d00
  400968:	004004c5 	.word	0x004004c5
  40096c:	00400cd1 	.word	0x00400cd1
  400970:	20000c80 	.word	0x20000c80
  400974:	0040097d 	.word	0x0040097d
  400978:	00402789 	.word	0x00402789

0040097c <udi_cdc_data_received>:


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
  40097c:	b590      	push	{r4, r7, lr}
  40097e:	b087      	sub	sp, #28
  400980:	af02      	add	r7, sp, #8
  400982:	6039      	str	r1, [r7, #0]
  400984:	4613      	mov	r3, r2
  400986:	4602      	mov	r2, r0
  400988:	71fa      	strb	r2, [r7, #7]
  40098a:	71bb      	strb	r3, [r7, #6]
	uint8_t buf_sel_trans;
	uint8_t port;

	switch (ep) {
  40098c:	79bb      	ldrb	r3, [r7, #6]
  40098e:	2b02      	cmp	r3, #2
  400990:	d102      	bne.n	400998 <udi_cdc_data_received+0x1c>
#define UDI_CDC_DATA_EP_OUT_TO_PORT(index, unused) \
	case UDI_CDC_DATA_EP_OUT_##index: \
		port = index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_DATA_EP_OUT_TO_PORT, ~)
  400992:	2300      	movs	r3, #0
  400994:	73fb      	strb	r3, [r7, #15]
  400996:	e002      	b.n	40099e <udi_cdc_data_received+0x22>
#undef UDI_CDC_DATA_EP_OUT_TO_PORT
	default:
		port = 0;
  400998:	2300      	movs	r3, #0
  40099a:	73fb      	strb	r3, [r7, #15]
		break;
  40099c:	bf00      	nop
	}

	if (UDD_EP_TRANSFER_OK != status) {
  40099e:	79fb      	ldrb	r3, [r7, #7]
  4009a0:	2b00      	cmp	r3, #0
  4009a2:	d000      	beq.n	4009a6 <udi_cdc_data_received+0x2a>
		// Abort reception
		return;
  4009a4:	e02e      	b.n	400a04 <udi_cdc_data_received+0x88>
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
  4009a6:	7bfb      	ldrb	r3, [r7, #15]
  4009a8:	4a18      	ldr	r2, [pc, #96]	; (400a0c <udi_cdc_data_received+0x90>)
  4009aa:	5cd3      	ldrb	r3, [r2, r3]
  4009ac:	b2db      	uxtb	r3, r3
  4009ae:	2b00      	cmp	r3, #0
  4009b0:	bf14      	ite	ne
  4009b2:	2300      	movne	r3, #0
  4009b4:	2301      	moveq	r3, #1
  4009b6:	b2db      	uxtb	r3, r3
  4009b8:	73bb      	strb	r3, [r7, #14]
	if (!n) {
  4009ba:	683b      	ldr	r3, [r7, #0]
  4009bc:	2b00      	cmp	r3, #0
  4009be:	d110      	bne.n	4009e2 <udi_cdc_data_received+0x66>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
  4009c0:	7bfa      	ldrb	r2, [r7, #15]
  4009c2:	7bbb      	ldrb	r3, [r7, #14]
  4009c4:	0052      	lsls	r2, r2, #1
  4009c6:	4413      	add	r3, r2
  4009c8:	019a      	lsls	r2, r3, #6
  4009ca:	4b11      	ldr	r3, [pc, #68]	; (400a10 <udi_cdc_data_received+0x94>)
  4009cc:	4413      	add	r3, r2
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
	if (!n) {
		udd_ep_run( ep,
  4009ce:	79ba      	ldrb	r2, [r7, #6]
  4009d0:	4910      	ldr	r1, [pc, #64]	; (400a14 <udi_cdc_data_received+0x98>)
  4009d2:	9100      	str	r1, [sp, #0]
  4009d4:	4610      	mov	r0, r2
  4009d6:	2101      	movs	r1, #1
  4009d8:	461a      	mov	r2, r3
  4009da:	2340      	movs	r3, #64	; 0x40
  4009dc:	4c0e      	ldr	r4, [pc, #56]	; (400a18 <udi_cdc_data_received+0x9c>)
  4009de:	47a0      	blx	r4
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
  4009e0:	e010      	b.n	400a04 <udi_cdc_data_received+0x88>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
  4009e2:	7bf8      	ldrb	r0, [r7, #15]
  4009e4:	7bba      	ldrb	r2, [r7, #14]
  4009e6:	683b      	ldr	r3, [r7, #0]
  4009e8:	b299      	uxth	r1, r3
  4009ea:	4b0c      	ldr	r3, [pc, #48]	; (400a1c <udi_cdc_data_received+0xa0>)
  4009ec:	0040      	lsls	r0, r0, #1
  4009ee:	4402      	add	r2, r0
  4009f0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
  4009f4:	7bfb      	ldrb	r3, [r7, #15]
  4009f6:	4a0a      	ldr	r2, [pc, #40]	; (400a20 <udi_cdc_data_received+0xa4>)
  4009f8:	2100      	movs	r1, #0
  4009fa:	54d1      	strb	r1, [r2, r3]
	udi_cdc_rx_start(port);
  4009fc:	7bfb      	ldrb	r3, [r7, #15]
  4009fe:	4618      	mov	r0, r3
  400a00:	4b08      	ldr	r3, [pc, #32]	; (400a24 <udi_cdc_data_received+0xa8>)
  400a02:	4798      	blx	r3
}
  400a04:	3714      	adds	r7, #20
  400a06:	46bd      	mov	sp, r7
  400a08:	bd90      	pop	{r4, r7, pc}
  400a0a:	bf00      	nop
  400a0c:	20000d04 	.word	0x20000d04
  400a10:	20000c80 	.word	0x20000c80
  400a14:	0040097d 	.word	0x0040097d
  400a18:	00402789 	.word	0x00402789
  400a1c:	20000d00 	.word	0x20000d00
  400a20:	20000d0c 	.word	0x20000d0c
  400a24:	00400895 	.word	0x00400895

00400a28 <udi_cdc_data_sent>:


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
  400a28:	b580      	push	{r7, lr}
  400a2a:	b084      	sub	sp, #16
  400a2c:	af00      	add	r7, sp, #0
  400a2e:	6039      	str	r1, [r7, #0]
  400a30:	4613      	mov	r3, r2
  400a32:	4602      	mov	r2, r0
  400a34:	71fa      	strb	r2, [r7, #7]
  400a36:	71bb      	strb	r3, [r7, #6]
	uint8_t port;
	UNUSED(n);

	switch (ep) {
  400a38:	79bb      	ldrb	r3, [r7, #6]
  400a3a:	2b81      	cmp	r3, #129	; 0x81
  400a3c:	d102      	bne.n	400a44 <udi_cdc_data_sent+0x1c>
#define UDI_CDC_DATA_EP_IN_TO_PORT(index, unused) \
	case UDI_CDC_DATA_EP_IN_##index: \
		port = index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_DATA_EP_IN_TO_PORT, ~)
  400a3e:	2300      	movs	r3, #0
  400a40:	73fb      	strb	r3, [r7, #15]
  400a42:	e002      	b.n	400a4a <udi_cdc_data_sent+0x22>
#undef UDI_CDC_DATA_EP_IN_TO_PORT
	default:
		port = 0;
  400a44:	2300      	movs	r3, #0
  400a46:	73fb      	strb	r3, [r7, #15]
		break;
  400a48:	bf00      	nop
	}

	if (UDD_EP_TRANSFER_OK != status) {
  400a4a:	79fb      	ldrb	r3, [r7, #7]
  400a4c:	2b00      	cmp	r3, #0
  400a4e:	d000      	beq.n	400a52 <udi_cdc_data_sent+0x2a>
		// Abort transfer
		return;
  400a50:	e01c      	b.n	400a8c <udi_cdc_data_sent+0x64>
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
  400a52:	7bf9      	ldrb	r1, [r7, #15]
  400a54:	7bfb      	ldrb	r3, [r7, #15]
  400a56:	4a0f      	ldr	r2, [pc, #60]	; (400a94 <udi_cdc_data_sent+0x6c>)
  400a58:	5cd3      	ldrb	r3, [r2, r3]
  400a5a:	b2db      	uxtb	r3, r3
  400a5c:	2b00      	cmp	r3, #0
  400a5e:	bf14      	ite	ne
  400a60:	2300      	movne	r3, #0
  400a62:	2301      	moveq	r3, #1
  400a64:	b2db      	uxtb	r3, r3
  400a66:	461a      	mov	r2, r3
  400a68:	4b0b      	ldr	r3, [pc, #44]	; (400a98 <udi_cdc_data_sent+0x70>)
  400a6a:	0049      	lsls	r1, r1, #1
  400a6c:	440a      	add	r2, r1
  400a6e:	2100      	movs	r1, #0
  400a70:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
  400a74:	7bfb      	ldrb	r3, [r7, #15]
  400a76:	4a09      	ldr	r2, [pc, #36]	; (400a9c <udi_cdc_data_sent+0x74>)
  400a78:	2100      	movs	r1, #0
  400a7a:	54d1      	strb	r1, [r2, r3]
	udi_cdc_tx_trans_ongoing[port] = false;
  400a7c:	7bfb      	ldrb	r3, [r7, #15]
  400a7e:	4a08      	ldr	r2, [pc, #32]	; (400aa0 <udi_cdc_data_sent+0x78>)
  400a80:	2100      	movs	r1, #0
  400a82:	54d1      	strb	r1, [r2, r3]

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
  400a84:	7bfb      	ldrb	r3, [r7, #15]
  400a86:	4618      	mov	r0, r3
  400a88:	4b06      	ldr	r3, [pc, #24]	; (400aa4 <udi_cdc_data_sent+0x7c>)
  400a8a:	4798      	blx	r3
}
  400a8c:	3710      	adds	r7, #16
  400a8e:	46bd      	mov	sp, r7
  400a90:	bd80      	pop	{r7, pc}
  400a92:	bf00      	nop
  400a94:	20000d94 	.word	0x20000d94
  400a98:	20000d90 	.word	0x20000d90
  400a9c:	20000da0 	.word	0x20000da0
  400aa0:	20000d9c 	.word	0x20000d9c
  400aa4:	00400aa9 	.word	0x00400aa9

00400aa8 <udi_cdc_tx_send>:


static void udi_cdc_tx_send(uint8_t port)
{
  400aa8:	b590      	push	{r4, r7, lr}
  400aaa:	b089      	sub	sp, #36	; 0x24
  400aac:	af02      	add	r7, sp, #8
  400aae:	4603      	mov	r3, r0
  400ab0:	71fb      	strb	r3, [r7, #7]
	bool b_short_packet;
	udd_ep_id_t ep;
	static uint16_t sof_zlp_counter = 0;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  400ab2:	2300      	movs	r3, #0
  400ab4:	757b      	strb	r3, [r7, #21]
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
  400ab6:	7d7b      	ldrb	r3, [r7, #21]
  400ab8:	4a5f      	ldr	r2, [pc, #380]	; (400c38 <udi_cdc_tx_send+0x190>)
  400aba:	5cd3      	ldrb	r3, [r2, r3]
  400abc:	b2db      	uxtb	r3, r3
  400abe:	2b00      	cmp	r3, #0
  400ac0:	d000      	beq.n	400ac4 <udi_cdc_tx_send+0x1c>
		return; // Already on going or wait next SOF to send next data
  400ac2:	e0b5      	b.n	400c30 <udi_cdc_tx_send+0x188>
	}
	if (udd_is_high_speed()) {
  400ac4:	4b5d      	ldr	r3, [pc, #372]	; (400c3c <udi_cdc_tx_send+0x194>)
  400ac6:	4798      	blx	r3
  400ac8:	4603      	mov	r3, r0
  400aca:	2b00      	cmp	r3, #0
  400acc:	d009      	beq.n	400ae2 <udi_cdc_tx_send+0x3a>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
  400ace:	7d7a      	ldrb	r2, [r7, #21]
  400ad0:	4b5b      	ldr	r3, [pc, #364]	; (400c40 <udi_cdc_tx_send+0x198>)
  400ad2:	f833 4012 	ldrh.w	r4, [r3, r2, lsl #1]
  400ad6:	4b5b      	ldr	r3, [pc, #364]	; (400c44 <udi_cdc_tx_send+0x19c>)
  400ad8:	4798      	blx	r3
  400ada:	4603      	mov	r3, r0
  400adc:	429c      	cmp	r4, r3
  400ade:	d10a      	bne.n	400af6 <udi_cdc_tx_send+0x4e>
			return; // Wait next SOF to send next data
  400ae0:	e0a6      	b.n	400c30 <udi_cdc_tx_send+0x188>
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
  400ae2:	7d7a      	ldrb	r2, [r7, #21]
  400ae4:	4b56      	ldr	r3, [pc, #344]	; (400c40 <udi_cdc_tx_send+0x198>)
  400ae6:	f833 4012 	ldrh.w	r4, [r3, r2, lsl #1]
  400aea:	4b57      	ldr	r3, [pc, #348]	; (400c48 <udi_cdc_tx_send+0x1a0>)
  400aec:	4798      	blx	r3
  400aee:	4603      	mov	r3, r0
  400af0:	429c      	cmp	r4, r3
  400af2:	d100      	bne.n	400af6 <udi_cdc_tx_send+0x4e>
			return; // Wait next SOF to send next data
  400af4:	e09c      	b.n	400c30 <udi_cdc_tx_send+0x188>
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
  400af6:	4b55      	ldr	r3, [pc, #340]	; (400c4c <udi_cdc_tx_send+0x1a4>)
  400af8:	4798      	blx	r3
  400afa:	6138      	str	r0, [r7, #16]
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
  400afc:	7d7b      	ldrb	r3, [r7, #21]
  400afe:	4a54      	ldr	r2, [pc, #336]	; (400c50 <udi_cdc_tx_send+0x1a8>)
  400b00:	5cd3      	ldrb	r3, [r2, r3]
  400b02:	75fb      	strb	r3, [r7, #23]
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
  400b04:	7d79      	ldrb	r1, [r7, #21]
  400b06:	7dfa      	ldrb	r2, [r7, #23]
  400b08:	4b52      	ldr	r3, [pc, #328]	; (400c54 <udi_cdc_tx_send+0x1ac>)
  400b0a:	0049      	lsls	r1, r1, #1
  400b0c:	440a      	add	r2, r1
  400b0e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  400b12:	2b00      	cmp	r3, #0
  400b14:	d11f      	bne.n	400b56 <udi_cdc_tx_send+0xae>
		sof_zlp_counter++;
  400b16:	4b50      	ldr	r3, [pc, #320]	; (400c58 <udi_cdc_tx_send+0x1b0>)
  400b18:	881b      	ldrh	r3, [r3, #0]
  400b1a:	3301      	adds	r3, #1
  400b1c:	b29a      	uxth	r2, r3
  400b1e:	4b4e      	ldr	r3, [pc, #312]	; (400c58 <udi_cdc_tx_send+0x1b0>)
  400b20:	801a      	strh	r2, [r3, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
  400b22:	4b46      	ldr	r3, [pc, #280]	; (400c3c <udi_cdc_tx_send+0x194>)
  400b24:	4798      	blx	r3
  400b26:	4603      	mov	r3, r0
  400b28:	f083 0301 	eor.w	r3, r3, #1
  400b2c:	b2db      	uxtb	r3, r3
  400b2e:	2b00      	cmp	r3, #0
  400b30:	d003      	beq.n	400b3a <udi_cdc_tx_send+0x92>
  400b32:	4b49      	ldr	r3, [pc, #292]	; (400c58 <udi_cdc_tx_send+0x1b0>)
  400b34:	881b      	ldrh	r3, [r3, #0]
  400b36:	2b63      	cmp	r3, #99	; 0x63
  400b38:	d909      	bls.n	400b4e <udi_cdc_tx_send+0xa6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
  400b3a:	4b40      	ldr	r3, [pc, #256]	; (400c3c <udi_cdc_tx_send+0x194>)
  400b3c:	4798      	blx	r3
  400b3e:	4603      	mov	r3, r0
  400b40:	2b00      	cmp	r3, #0
  400b42:	d008      	beq.n	400b56 <udi_cdc_tx_send+0xae>
  400b44:	4b44      	ldr	r3, [pc, #272]	; (400c58 <udi_cdc_tx_send+0x1b0>)
  400b46:	881b      	ldrh	r3, [r3, #0]
  400b48:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
  400b4c:	d203      	bcs.n	400b56 <udi_cdc_tx_send+0xae>
			cpu_irq_restore(flags);
  400b4e:	6938      	ldr	r0, [r7, #16]
  400b50:	4b42      	ldr	r3, [pc, #264]	; (400c5c <udi_cdc_tx_send+0x1b4>)
  400b52:	4798      	blx	r3
			return;
  400b54:	e06c      	b.n	400c30 <udi_cdc_tx_send+0x188>
		}
	}
	sof_zlp_counter = 0;
  400b56:	4b40      	ldr	r3, [pc, #256]	; (400c58 <udi_cdc_tx_send+0x1b0>)
  400b58:	2200      	movs	r2, #0
  400b5a:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
  400b5c:	7d7b      	ldrb	r3, [r7, #21]
  400b5e:	4a40      	ldr	r2, [pc, #256]	; (400c60 <udi_cdc_tx_send+0x1b8>)
  400b60:	5cd3      	ldrb	r3, [r2, r3]
  400b62:	b2db      	uxtb	r3, r3
  400b64:	f083 0301 	eor.w	r3, r3, #1
  400b68:	b2db      	uxtb	r3, r3
  400b6a:	2b00      	cmp	r3, #0
  400b6c:	d00a      	beq.n	400b84 <udi_cdc_tx_send+0xdc>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  400b6e:	7d7b      	ldrb	r3, [r7, #21]
  400b70:	7dfa      	ldrb	r2, [r7, #23]
  400b72:	2a00      	cmp	r2, #0
  400b74:	bf14      	ite	ne
  400b76:	2200      	movne	r2, #0
  400b78:	2201      	moveq	r2, #1
  400b7a:	b2d2      	uxtb	r2, r2
  400b7c:	4611      	mov	r1, r2
  400b7e:	4a34      	ldr	r2, [pc, #208]	; (400c50 <udi_cdc_tx_send+0x1a8>)
  400b80:	54d1      	strb	r1, [r2, r3]
  400b82:	e006      	b.n	400b92 <udi_cdc_tx_send+0xea>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
  400b84:	7dfb      	ldrb	r3, [r7, #23]
  400b86:	2b00      	cmp	r3, #0
  400b88:	bf14      	ite	ne
  400b8a:	2300      	movne	r3, #0
  400b8c:	2301      	moveq	r3, #1
  400b8e:	b2db      	uxtb	r3, r3
  400b90:	75fb      	strb	r3, [r7, #23]
	}
	udi_cdc_tx_trans_ongoing[port] = true;
  400b92:	7d7b      	ldrb	r3, [r7, #21]
  400b94:	4a28      	ldr	r2, [pc, #160]	; (400c38 <udi_cdc_tx_send+0x190>)
  400b96:	2101      	movs	r1, #1
  400b98:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
  400b9a:	6938      	ldr	r0, [r7, #16]
  400b9c:	4b2f      	ldr	r3, [pc, #188]	; (400c5c <udi_cdc_tx_send+0x1b4>)
  400b9e:	4798      	blx	r3

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
  400ba0:	7d79      	ldrb	r1, [r7, #21]
  400ba2:	7dfa      	ldrb	r2, [r7, #23]
  400ba4:	4b2b      	ldr	r3, [pc, #172]	; (400c54 <udi_cdc_tx_send+0x1ac>)
  400ba6:	0049      	lsls	r1, r1, #1
  400ba8:	440a      	add	r2, r1
  400baa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  400bae:	2b40      	cmp	r3, #64	; 0x40
  400bb0:	bf0c      	ite	eq
  400bb2:	2300      	moveq	r3, #0
  400bb4:	2301      	movne	r3, #1
  400bb6:	73fb      	strb	r3, [r7, #15]
	if (b_short_packet) {
  400bb8:	7bfb      	ldrb	r3, [r7, #15]
  400bba:	2b00      	cmp	r3, #0
  400bbc:	d016      	beq.n	400bec <udi_cdc_tx_send+0x144>
		if (udd_is_high_speed()) {
  400bbe:	4b1f      	ldr	r3, [pc, #124]	; (400c3c <udi_cdc_tx_send+0x194>)
  400bc0:	4798      	blx	r3
  400bc2:	4603      	mov	r3, r0
  400bc4:	2b00      	cmp	r3, #0
  400bc6:	d008      	beq.n	400bda <udi_cdc_tx_send+0x132>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
  400bc8:	7d7c      	ldrb	r4, [r7, #21]
  400bca:	4b1e      	ldr	r3, [pc, #120]	; (400c44 <udi_cdc_tx_send+0x19c>)
  400bcc:	4798      	blx	r3
  400bce:	4603      	mov	r3, r0
  400bd0:	461a      	mov	r2, r3
  400bd2:	4b1b      	ldr	r3, [pc, #108]	; (400c40 <udi_cdc_tx_send+0x198>)
  400bd4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
  400bd8:	e00d      	b.n	400bf6 <udi_cdc_tx_send+0x14e>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
  400bda:	7d7c      	ldrb	r4, [r7, #21]
  400bdc:	4b1a      	ldr	r3, [pc, #104]	; (400c48 <udi_cdc_tx_send+0x1a0>)
  400bde:	4798      	blx	r3
  400be0:	4603      	mov	r3, r0
  400be2:	461a      	mov	r2, r3
  400be4:	4b16      	ldr	r3, [pc, #88]	; (400c40 <udi_cdc_tx_send+0x198>)
  400be6:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
  400bea:	e004      	b.n	400bf6 <udi_cdc_tx_send+0x14e>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
  400bec:	7d7a      	ldrb	r2, [r7, #21]
  400bee:	4b14      	ldr	r3, [pc, #80]	; (400c40 <udi_cdc_tx_send+0x198>)
  400bf0:	2100      	movs	r1, #0
  400bf2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	}

	// Send the buffer with enable of short packet
	switch (port) {
  400bf6:	7d7b      	ldrb	r3, [r7, #21]
  400bf8:	2b00      	cmp	r3, #0
  400bfa:	d102      	bne.n	400c02 <udi_cdc_tx_send+0x15a>
#define UDI_CDC_PORT_TO_DATA_EP_IN(index, unused) \
	case index: \
		ep = UDI_CDC_DATA_EP_IN_##index; \
		break;
	MREPEAT(UDI_CDC_PORT_NB, UDI_CDC_PORT_TO_DATA_EP_IN, ~)
  400bfc:	2381      	movs	r3, #129	; 0x81
  400bfe:	75bb      	strb	r3, [r7, #22]
  400c00:	e002      	b.n	400c08 <udi_cdc_tx_send+0x160>
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
  400c02:	2381      	movs	r3, #129	; 0x81
  400c04:	75bb      	strb	r3, [r7, #22]
		break;
  400c06:	bf00      	nop
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
  400c08:	7d7a      	ldrb	r2, [r7, #21]
  400c0a:	7dfb      	ldrb	r3, [r7, #23]
  400c0c:	0052      	lsls	r2, r2, #1
  400c0e:	4413      	add	r3, r2
  400c10:	019a      	lsls	r2, r3, #6
  400c12:	4b14      	ldr	r3, [pc, #80]	; (400c64 <udi_cdc_tx_send+0x1bc>)
  400c14:	441a      	add	r2, r3
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
  400c16:	7d78      	ldrb	r0, [r7, #21]
  400c18:	7df9      	ldrb	r1, [r7, #23]
  400c1a:	4b0e      	ldr	r3, [pc, #56]	; (400c54 <udi_cdc_tx_send+0x1ac>)
  400c1c:	0040      	lsls	r0, r0, #1
  400c1e:	4401      	add	r1, r0
  400c20:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
  400c24:	7db8      	ldrb	r0, [r7, #22]
  400c26:	7bf9      	ldrb	r1, [r7, #15]
  400c28:	4c0f      	ldr	r4, [pc, #60]	; (400c68 <udi_cdc_tx_send+0x1c0>)
  400c2a:	9400      	str	r4, [sp, #0]
  400c2c:	4c0f      	ldr	r4, [pc, #60]	; (400c6c <udi_cdc_tx_send+0x1c4>)
  400c2e:	47a0      	blx	r4
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
  400c30:	371c      	adds	r7, #28
  400c32:	46bd      	mov	sp, r7
  400c34:	bd90      	pop	{r4, r7, pc}
  400c36:	bf00      	nop
  400c38:	20000d9c 	.word	0x20000d9c
  400c3c:	00402245 	.word	0x00402245
  400c40:	20000d98 	.word	0x20000d98
  400c44:	00402309 	.word	0x00402309
  400c48:	004022e9 	.word	0x004022e9
  400c4c:	0040046d 	.word	0x0040046d
  400c50:	20000d94 	.word	0x20000d94
  400c54:	20000d90 	.word	0x20000d90
  400c58:	20000da6 	.word	0x20000da6
  400c5c:	004004c5 	.word	0x004004c5
  400c60:	20000da0 	.word	0x20000da0
  400c64:	20000d10 	.word	0x20000d10
  400c68:	00400a29 	.word	0x00400a29
  400c6c:	00402789 	.word	0x00402789

00400c70 <udi_cdc_multi_get_nb_received_data>:
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
  400c70:	b580      	push	{r7, lr}
  400c72:	b086      	sub	sp, #24
  400c74:	af00      	add	r7, sp, #0
  400c76:	4603      	mov	r3, r0
  400c78:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;
	uint16_t pos;
	iram_size_t nb_received;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  400c7a:	2300      	movs	r3, #0
  400c7c:	75fb      	strb	r3, [r7, #23]
#endif
	flags = cpu_irq_save();
  400c7e:	4b0f      	ldr	r3, [pc, #60]	; (400cbc <udi_cdc_multi_get_nb_received_data+0x4c>)
  400c80:	4798      	blx	r3
  400c82:	6138      	str	r0, [r7, #16]
	pos = udi_cdc_rx_pos[port];
  400c84:	7dfa      	ldrb	r2, [r7, #23]
  400c86:	4b0e      	ldr	r3, [pc, #56]	; (400cc0 <udi_cdc_multi_get_nb_received_data+0x50>)
  400c88:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  400c8c:	81fb      	strh	r3, [r7, #14]
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
  400c8e:	7df9      	ldrb	r1, [r7, #23]
  400c90:	7dfb      	ldrb	r3, [r7, #23]
  400c92:	4a0c      	ldr	r2, [pc, #48]	; (400cc4 <udi_cdc_multi_get_nb_received_data+0x54>)
  400c94:	5cd3      	ldrb	r3, [r2, r3]
  400c96:	b2db      	uxtb	r3, r3
  400c98:	461a      	mov	r2, r3
  400c9a:	4b0b      	ldr	r3, [pc, #44]	; (400cc8 <udi_cdc_multi_get_nb_received_data+0x58>)
  400c9c:	0049      	lsls	r1, r1, #1
  400c9e:	440a      	add	r2, r1
  400ca0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  400ca4:	461a      	mov	r2, r3
  400ca6:	89fb      	ldrh	r3, [r7, #14]
  400ca8:	1ad3      	subs	r3, r2, r3
  400caa:	60bb      	str	r3, [r7, #8]
	cpu_irq_restore(flags);
  400cac:	6938      	ldr	r0, [r7, #16]
  400cae:	4b07      	ldr	r3, [pc, #28]	; (400ccc <udi_cdc_multi_get_nb_received_data+0x5c>)
  400cb0:	4798      	blx	r3
	return nb_received;
  400cb2:	68bb      	ldr	r3, [r7, #8]
}
  400cb4:	4618      	mov	r0, r3
  400cb6:	3718      	adds	r7, #24
  400cb8:	46bd      	mov	sp, r7
  400cba:	bd80      	pop	{r7, pc}
  400cbc:	0040046d 	.word	0x0040046d
  400cc0:	20000d08 	.word	0x20000d08
  400cc4:	20000d04 	.word	0x20000d04
  400cc8:	20000d00 	.word	0x20000d00
  400ccc:	004004c5 	.word	0x004004c5

00400cd0 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
  400cd0:	b580      	push	{r7, lr}
  400cd2:	b082      	sub	sp, #8
  400cd4:	af00      	add	r7, sp, #0
  400cd6:	4603      	mov	r3, r0
  400cd8:	71fb      	strb	r3, [r7, #7]
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
  400cda:	79fb      	ldrb	r3, [r7, #7]
  400cdc:	4618      	mov	r0, r3
  400cde:	4b06      	ldr	r3, [pc, #24]	; (400cf8 <udi_cdc_multi_is_rx_ready+0x28>)
  400ce0:	4798      	blx	r3
  400ce2:	4603      	mov	r3, r0
  400ce4:	2b00      	cmp	r3, #0
  400ce6:	bf0c      	ite	eq
  400ce8:	2300      	moveq	r3, #0
  400cea:	2301      	movne	r3, #1
  400cec:	b2db      	uxtb	r3, r3
}
  400cee:	4618      	mov	r0, r3
  400cf0:	3708      	adds	r7, #8
  400cf2:	46bd      	mov	sp, r7
  400cf4:	bd80      	pop	{r7, pc}
  400cf6:	bf00      	nop
  400cf8:	00400c71 	.word	0x00400c71

00400cfc <udi_cdc_is_rx_ready>:

bool udi_cdc_is_rx_ready(void)
{
  400cfc:	b580      	push	{r7, lr}
  400cfe:	af00      	add	r7, sp, #0
	return udi_cdc_multi_is_rx_ready(0);
  400d00:	2000      	movs	r0, #0
  400d02:	4b02      	ldr	r3, [pc, #8]	; (400d0c <udi_cdc_is_rx_ready+0x10>)
  400d04:	4798      	blx	r3
  400d06:	4603      	mov	r3, r0
}
  400d08:	4618      	mov	r0, r3
  400d0a:	bd80      	pop	{r7, pc}
  400d0c:	00400cd1 	.word	0x00400cd1

00400d10 <udi_cdc_multi_getc>:

int udi_cdc_multi_getc(uint8_t port)
{
  400d10:	b580      	push	{r7, lr}
  400d12:	b086      	sub	sp, #24
  400d14:	af00      	add	r7, sp, #0
  400d16:	4603      	mov	r3, r0
  400d18:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;
	int rx_data = 0;
  400d1a:	2300      	movs	r3, #0
  400d1c:	617b      	str	r3, [r7, #20]
	bool b_databit_9;
	uint16_t pos;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  400d1e:	2300      	movs	r3, #0
  400d20:	74bb      	strb	r3, [r7, #18]
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
  400d22:	7cba      	ldrb	r2, [r7, #18]
  400d24:	492a      	ldr	r1, [pc, #168]	; (400dd0 <udi_cdc_multi_getc+0xc0>)
  400d26:	4613      	mov	r3, r2
  400d28:	00db      	lsls	r3, r3, #3
  400d2a:	1a9b      	subs	r3, r3, r2
  400d2c:	440b      	add	r3, r1
  400d2e:	799b      	ldrb	r3, [r3, #6]
  400d30:	2b09      	cmp	r3, #9
  400d32:	bf14      	ite	ne
  400d34:	2300      	movne	r3, #0
  400d36:	2301      	moveq	r3, #1
  400d38:	74fb      	strb	r3, [r7, #19]

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
  400d3a:	4b26      	ldr	r3, [pc, #152]	; (400dd4 <udi_cdc_multi_getc+0xc4>)
  400d3c:	4798      	blx	r3
  400d3e:	60f8      	str	r0, [r7, #12]
	pos = udi_cdc_rx_pos[port];
  400d40:	7cba      	ldrb	r2, [r7, #18]
  400d42:	4b25      	ldr	r3, [pc, #148]	; (400dd8 <udi_cdc_multi_getc+0xc8>)
  400d44:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  400d48:	817b      	strh	r3, [r7, #10]
	buf_sel = udi_cdc_rx_buf_sel[port];
  400d4a:	7cbb      	ldrb	r3, [r7, #18]
  400d4c:	4a23      	ldr	r2, [pc, #140]	; (400ddc <udi_cdc_multi_getc+0xcc>)
  400d4e:	5cd3      	ldrb	r3, [r2, r3]
  400d50:	727b      	strb	r3, [r7, #9]
	cpu_irq_restore(flags);
  400d52:	68f8      	ldr	r0, [r7, #12]
  400d54:	4b22      	ldr	r3, [pc, #136]	; (400de0 <udi_cdc_multi_getc+0xd0>)
  400d56:	4798      	blx	r3
	while (pos >= udi_cdc_rx_buf_nb[port][buf_sel]) {
  400d58:	bf00      	nop
  400d5a:	7cb9      	ldrb	r1, [r7, #18]
  400d5c:	7a7a      	ldrb	r2, [r7, #9]
  400d5e:	4b21      	ldr	r3, [pc, #132]	; (400de4 <udi_cdc_multi_getc+0xd4>)
  400d60:	0049      	lsls	r1, r1, #1
  400d62:	440a      	add	r2, r1
  400d64:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  400d68:	897a      	ldrh	r2, [r7, #10]
  400d6a:	429a      	cmp	r2, r3
  400d6c:	d30a      	bcc.n	400d84 <udi_cdc_multi_getc+0x74>
		if (!udi_cdc_data_running) {
  400d6e:	4b1e      	ldr	r3, [pc, #120]	; (400de8 <udi_cdc_multi_getc+0xd8>)
  400d70:	781b      	ldrb	r3, [r3, #0]
  400d72:	b2db      	uxtb	r3, r3
  400d74:	f083 0301 	eor.w	r3, r3, #1
  400d78:	b2db      	uxtb	r3, r3
  400d7a:	2b00      	cmp	r3, #0
  400d7c:	d001      	beq.n	400d82 <udi_cdc_multi_getc+0x72>
			return 0;
  400d7e:	2300      	movs	r3, #0
  400d80:	e022      	b.n	400dc8 <udi_cdc_multi_getc+0xb8>
		}
		goto udi_cdc_getc_process_one_byte;
  400d82:	e7da      	b.n	400d3a <udi_cdc_multi_getc+0x2a>
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
  400d84:	7cb8      	ldrb	r0, [r7, #18]
  400d86:	7a79      	ldrb	r1, [r7, #9]
  400d88:	897b      	ldrh	r3, [r7, #10]
  400d8a:	4a18      	ldr	r2, [pc, #96]	; (400dec <udi_cdc_multi_getc+0xdc>)
  400d8c:	0040      	lsls	r0, r0, #1
  400d8e:	4401      	add	r1, r0
  400d90:	0189      	lsls	r1, r1, #6
  400d92:	440b      	add	r3, r1
  400d94:	4413      	add	r3, r2
  400d96:	781b      	ldrb	r3, [r3, #0]
  400d98:	697a      	ldr	r2, [r7, #20]
  400d9a:	4313      	orrs	r3, r2
  400d9c:	617b      	str	r3, [r7, #20]
	udi_cdc_rx_pos[port] = pos+1;
  400d9e:	7cba      	ldrb	r2, [r7, #18]
  400da0:	897b      	ldrh	r3, [r7, #10]
  400da2:	3301      	adds	r3, #1
  400da4:	b299      	uxth	r1, r3
  400da6:	4b0c      	ldr	r3, [pc, #48]	; (400dd8 <udi_cdc_multi_getc+0xc8>)
  400da8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	udi_cdc_rx_start(port);
  400dac:	7cbb      	ldrb	r3, [r7, #18]
  400dae:	4618      	mov	r0, r3
  400db0:	4b0f      	ldr	r3, [pc, #60]	; (400df0 <udi_cdc_multi_getc+0xe0>)
  400db2:	4798      	blx	r3

	if (b_databit_9) {
  400db4:	7cfb      	ldrb	r3, [r7, #19]
  400db6:	2b00      	cmp	r3, #0
  400db8:	d005      	beq.n	400dc6 <udi_cdc_multi_getc+0xb6>
		// Receive MSB
		b_databit_9 = false;
  400dba:	2300      	movs	r3, #0
  400dbc:	74fb      	strb	r3, [r7, #19]
		rx_data = rx_data << 8;
  400dbe:	697b      	ldr	r3, [r7, #20]
  400dc0:	021b      	lsls	r3, r3, #8
  400dc2:	617b      	str	r3, [r7, #20]
		goto udi_cdc_getc_process_one_byte;
  400dc4:	e7b9      	b.n	400d3a <udi_cdc_multi_getc+0x2a>
	}
	return rx_data;
  400dc6:	697b      	ldr	r3, [r7, #20]
}
  400dc8:	4618      	mov	r0, r3
  400dca:	3718      	adds	r7, #24
  400dcc:	46bd      	mov	sp, r7
  400dce:	bd80      	pop	{r7, pc}
  400dd0:	20000c64 	.word	0x20000c64
  400dd4:	0040046d 	.word	0x0040046d
  400dd8:	20000d08 	.word	0x20000d08
  400ddc:	20000d04 	.word	0x20000d04
  400de0:	004004c5 	.word	0x004004c5
  400de4:	20000d00 	.word	0x20000d00
  400de8:	20000c7e 	.word	0x20000c7e
  400dec:	20000c80 	.word	0x20000c80
  400df0:	00400895 	.word	0x00400895

00400df4 <udi_cdc_getc>:

int udi_cdc_getc(void)
{
  400df4:	b580      	push	{r7, lr}
  400df6:	af00      	add	r7, sp, #0
	return udi_cdc_multi_getc(0);
  400df8:	2000      	movs	r0, #0
  400dfa:	4b02      	ldr	r3, [pc, #8]	; (400e04 <udi_cdc_getc+0x10>)
  400dfc:	4798      	blx	r3
  400dfe:	4603      	mov	r3, r0
}
  400e00:	4618      	mov	r0, r3
  400e02:	bd80      	pop	{r7, pc}
  400e04:	00400d11 	.word	0x00400d11

00400e08 <udi_cdc_multi_get_free_tx_buffer>:
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
  400e08:	b580      	push	{r7, lr}
  400e0a:	b088      	sub	sp, #32
  400e0c:	af00      	add	r7, sp, #0
  400e0e:	4603      	mov	r3, r0
  400e10:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;
	iram_size_t buf_sel_nb, buf_nosel_nb, retval;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  400e12:	2300      	movs	r3, #0
  400e14:	76fb      	strb	r3, [r7, #27]
#endif

	flags = cpu_irq_save();
  400e16:	4b28      	ldr	r3, [pc, #160]	; (400eb8 <udi_cdc_multi_get_free_tx_buffer+0xb0>)
  400e18:	4798      	blx	r3
  400e1a:	6178      	str	r0, [r7, #20]
	buf_sel = udi_cdc_tx_buf_sel[port];
  400e1c:	7efb      	ldrb	r3, [r7, #27]
  400e1e:	4a27      	ldr	r2, [pc, #156]	; (400ebc <udi_cdc_multi_get_free_tx_buffer+0xb4>)
  400e20:	5cd3      	ldrb	r3, [r2, r3]
  400e22:	74fb      	strb	r3, [r7, #19]
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
  400e24:	7ef9      	ldrb	r1, [r7, #27]
  400e26:	7cfa      	ldrb	r2, [r7, #19]
  400e28:	4b25      	ldr	r3, [pc, #148]	; (400ec0 <udi_cdc_multi_get_free_tx_buffer+0xb8>)
  400e2a:	0049      	lsls	r1, r1, #1
  400e2c:	440a      	add	r2, r1
  400e2e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  400e32:	61fb      	str	r3, [r7, #28]
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
  400e34:	7ef9      	ldrb	r1, [r7, #27]
  400e36:	7cfb      	ldrb	r3, [r7, #19]
  400e38:	2b00      	cmp	r3, #0
  400e3a:	bf14      	ite	ne
  400e3c:	2300      	movne	r3, #0
  400e3e:	2301      	moveq	r3, #1
  400e40:	b2db      	uxtb	r3, r3
  400e42:	461a      	mov	r2, r3
  400e44:	4b1e      	ldr	r3, [pc, #120]	; (400ec0 <udi_cdc_multi_get_free_tx_buffer+0xb8>)
  400e46:	0049      	lsls	r1, r1, #1
  400e48:	440a      	add	r2, r1
  400e4a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  400e4e:	60fb      	str	r3, [r7, #12]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
  400e50:	69fb      	ldr	r3, [r7, #28]
  400e52:	2b40      	cmp	r3, #64	; 0x40
  400e54:	d123      	bne.n	400e9e <udi_cdc_multi_get_free_tx_buffer+0x96>
		if ((!udi_cdc_tx_trans_ongoing[port])
  400e56:	7efb      	ldrb	r3, [r7, #27]
  400e58:	4a1a      	ldr	r2, [pc, #104]	; (400ec4 <udi_cdc_multi_get_free_tx_buffer+0xbc>)
  400e5a:	5cd3      	ldrb	r3, [r2, r3]
  400e5c:	b2db      	uxtb	r3, r3
  400e5e:	f083 0301 	eor.w	r3, r3, #1
  400e62:	b2db      	uxtb	r3, r3
  400e64:	2b00      	cmp	r3, #0
  400e66:	d01a      	beq.n	400e9e <udi_cdc_multi_get_free_tx_buffer+0x96>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
  400e68:	7efb      	ldrb	r3, [r7, #27]
  400e6a:	4a17      	ldr	r2, [pc, #92]	; (400ec8 <udi_cdc_multi_get_free_tx_buffer+0xc0>)
  400e6c:	5cd3      	ldrb	r3, [r2, r3]
  400e6e:	b2db      	uxtb	r3, r3
  400e70:	f083 0301 	eor.w	r3, r3, #1
  400e74:	b2db      	uxtb	r3, r3
  400e76:	2b00      	cmp	r3, #0
  400e78:	d011      	beq.n	400e9e <udi_cdc_multi_get_free_tx_buffer+0x96>
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
  400e7a:	7efb      	ldrb	r3, [r7, #27]
  400e7c:	4a12      	ldr	r2, [pc, #72]	; (400ec8 <udi_cdc_multi_get_free_tx_buffer+0xc0>)
  400e7e:	2101      	movs	r1, #1
  400e80:	54d1      	strb	r1, [r2, r3]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
  400e82:	7efb      	ldrb	r3, [r7, #27]
  400e84:	7cfa      	ldrb	r2, [r7, #19]
  400e86:	2a00      	cmp	r2, #0
  400e88:	bf14      	ite	ne
  400e8a:	2200      	movne	r2, #0
  400e8c:	2201      	moveq	r2, #1
  400e8e:	b2d2      	uxtb	r2, r2
  400e90:	4611      	mov	r1, r2
  400e92:	4a0a      	ldr	r2, [pc, #40]	; (400ebc <udi_cdc_multi_get_free_tx_buffer+0xb4>)
  400e94:	54d1      	strb	r1, [r2, r3]
			buf_sel_nb = 0;
  400e96:	2300      	movs	r3, #0
  400e98:	61fb      	str	r3, [r7, #28]
			buf_nosel_nb = UDI_CDC_TX_BUFFERS;
  400e9a:	2340      	movs	r3, #64	; 0x40
  400e9c:	60fb      	str	r3, [r7, #12]
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
  400e9e:	69fb      	ldr	r3, [r7, #28]
  400ea0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  400ea4:	60bb      	str	r3, [r7, #8]
	cpu_irq_restore(flags);
  400ea6:	6978      	ldr	r0, [r7, #20]
  400ea8:	4b08      	ldr	r3, [pc, #32]	; (400ecc <udi_cdc_multi_get_free_tx_buffer+0xc4>)
  400eaa:	4798      	blx	r3
	return retval;
  400eac:	68bb      	ldr	r3, [r7, #8]
}
  400eae:	4618      	mov	r0, r3
  400eb0:	3720      	adds	r7, #32
  400eb2:	46bd      	mov	sp, r7
  400eb4:	bd80      	pop	{r7, pc}
  400eb6:	bf00      	nop
  400eb8:	0040046d 	.word	0x0040046d
  400ebc:	20000d94 	.word	0x20000d94
  400ec0:	20000d90 	.word	0x20000d90
  400ec4:	20000d9c 	.word	0x20000d9c
  400ec8:	20000da0 	.word	0x20000da0
  400ecc:	004004c5 	.word	0x004004c5

00400ed0 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
  400ed0:	b580      	push	{r7, lr}
  400ed2:	b082      	sub	sp, #8
  400ed4:	af00      	add	r7, sp, #0
  400ed6:	4603      	mov	r3, r0
  400ed8:	71fb      	strb	r3, [r7, #7]
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
  400eda:	79fb      	ldrb	r3, [r7, #7]
  400edc:	4618      	mov	r0, r3
  400ede:	4b06      	ldr	r3, [pc, #24]	; (400ef8 <udi_cdc_multi_is_tx_ready+0x28>)
  400ee0:	4798      	blx	r3
  400ee2:	4603      	mov	r3, r0
  400ee4:	2b00      	cmp	r3, #0
  400ee6:	bf0c      	ite	eq
  400ee8:	2300      	moveq	r3, #0
  400eea:	2301      	movne	r3, #1
  400eec:	b2db      	uxtb	r3, r3
}
  400eee:	4618      	mov	r0, r3
  400ef0:	3708      	adds	r7, #8
  400ef2:	46bd      	mov	sp, r7
  400ef4:	bd80      	pop	{r7, pc}
  400ef6:	bf00      	nop
  400ef8:	00400e09 	.word	0x00400e09

00400efc <udi_cdc_is_tx_ready>:

bool udi_cdc_is_tx_ready(void)
{
  400efc:	b580      	push	{r7, lr}
  400efe:	af00      	add	r7, sp, #0
	return udi_cdc_multi_is_tx_ready(0);
  400f00:	2000      	movs	r0, #0
  400f02:	4b02      	ldr	r3, [pc, #8]	; (400f0c <udi_cdc_is_tx_ready+0x10>)
  400f04:	4798      	blx	r3
  400f06:	4603      	mov	r3, r0
}
  400f08:	4618      	mov	r0, r3
  400f0a:	bd80      	pop	{r7, pc}
  400f0c:	00400ed1 	.word	0x00400ed1

00400f10 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
  400f10:	b5f0      	push	{r4, r5, r6, r7, lr}
  400f12:	b087      	sub	sp, #28
  400f14:	af00      	add	r7, sp, #0
  400f16:	4603      	mov	r3, r0
  400f18:	6039      	str	r1, [r7, #0]
  400f1a:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  400f1c:	2300      	movs	r3, #0
  400f1e:	75bb      	strb	r3, [r7, #22]
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
  400f20:	7dba      	ldrb	r2, [r7, #22]
  400f22:	4929      	ldr	r1, [pc, #164]	; (400fc8 <udi_cdc_multi_putc+0xb8>)
  400f24:	4613      	mov	r3, r2
  400f26:	00db      	lsls	r3, r3, #3
  400f28:	1a9b      	subs	r3, r3, r2
  400f2a:	440b      	add	r3, r1
  400f2c:	799b      	ldrb	r3, [r3, #6]
  400f2e:	2b09      	cmp	r3, #9
  400f30:	bf14      	ite	ne
  400f32:	2300      	movne	r3, #0
  400f34:	2301      	moveq	r3, #1
  400f36:	75fb      	strb	r3, [r7, #23]

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
  400f38:	7dbb      	ldrb	r3, [r7, #22]
  400f3a:	4618      	mov	r0, r3
  400f3c:	4b23      	ldr	r3, [pc, #140]	; (400fcc <udi_cdc_multi_putc+0xbc>)
  400f3e:	4798      	blx	r3
  400f40:	4603      	mov	r3, r0
  400f42:	f083 0301 	eor.w	r3, r3, #1
  400f46:	b2db      	uxtb	r3, r3
  400f48:	2b00      	cmp	r3, #0
  400f4a:	d00a      	beq.n	400f62 <udi_cdc_multi_putc+0x52>
		if (!udi_cdc_data_running) {
  400f4c:	4b20      	ldr	r3, [pc, #128]	; (400fd0 <udi_cdc_multi_putc+0xc0>)
  400f4e:	781b      	ldrb	r3, [r3, #0]
  400f50:	b2db      	uxtb	r3, r3
  400f52:	f083 0301 	eor.w	r3, r3, #1
  400f56:	b2db      	uxtb	r3, r3
  400f58:	2b00      	cmp	r3, #0
  400f5a:	d001      	beq.n	400f60 <udi_cdc_multi_putc+0x50>
			return false;
  400f5c:	2300      	movs	r3, #0
  400f5e:	e02e      	b.n	400fbe <udi_cdc_multi_putc+0xae>
		}
		goto udi_cdc_putc_process_one_byte;
  400f60:	e7ea      	b.n	400f38 <udi_cdc_multi_putc+0x28>
	}

	// Write value
	flags = cpu_irq_save();
  400f62:	4b1c      	ldr	r3, [pc, #112]	; (400fd4 <udi_cdc_multi_putc+0xc4>)
  400f64:	4798      	blx	r3
  400f66:	6138      	str	r0, [r7, #16]
	buf_sel = udi_cdc_tx_buf_sel[port];
  400f68:	7dbb      	ldrb	r3, [r7, #22]
  400f6a:	4a1b      	ldr	r2, [pc, #108]	; (400fd8 <udi_cdc_multi_putc+0xc8>)
  400f6c:	5cd3      	ldrb	r3, [r2, r3]
  400f6e:	73fb      	strb	r3, [r7, #15]
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
  400f70:	7dbc      	ldrb	r4, [r7, #22]
  400f72:	7bf8      	ldrb	r0, [r7, #15]
  400f74:	7db9      	ldrb	r1, [r7, #22]
  400f76:	7bfa      	ldrb	r2, [r7, #15]
  400f78:	4b18      	ldr	r3, [pc, #96]	; (400fdc <udi_cdc_multi_putc+0xcc>)
  400f7a:	004d      	lsls	r5, r1, #1
  400f7c:	4415      	add	r5, r2
  400f7e:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
  400f82:	1c5d      	adds	r5, r3, #1
  400f84:	b2ae      	uxth	r6, r5
  400f86:	4d15      	ldr	r5, [pc, #84]	; (400fdc <udi_cdc_multi_putc+0xcc>)
  400f88:	0049      	lsls	r1, r1, #1
  400f8a:	440a      	add	r2, r1
  400f8c:	4631      	mov	r1, r6
  400f8e:	f825 1012 	strh.w	r1, [r5, r2, lsl #1]
  400f92:	683a      	ldr	r2, [r7, #0]
  400f94:	b2d2      	uxtb	r2, r2
  400f96:	4912      	ldr	r1, [pc, #72]	; (400fe0 <udi_cdc_multi_putc+0xd0>)
  400f98:	0064      	lsls	r4, r4, #1
  400f9a:	4420      	add	r0, r4
  400f9c:	0180      	lsls	r0, r0, #6
  400f9e:	4403      	add	r3, r0
  400fa0:	440b      	add	r3, r1
  400fa2:	701a      	strb	r2, [r3, #0]
	cpu_irq_restore(flags);
  400fa4:	6938      	ldr	r0, [r7, #16]
  400fa6:	4b0f      	ldr	r3, [pc, #60]	; (400fe4 <udi_cdc_multi_putc+0xd4>)
  400fa8:	4798      	blx	r3

	if (b_databit_9) {
  400faa:	7dfb      	ldrb	r3, [r7, #23]
  400fac:	2b00      	cmp	r3, #0
  400fae:	d005      	beq.n	400fbc <udi_cdc_multi_putc+0xac>
		// Send MSB
		b_databit_9 = false;
  400fb0:	2300      	movs	r3, #0
  400fb2:	75fb      	strb	r3, [r7, #23]
		value = value >> 8;
  400fb4:	683b      	ldr	r3, [r7, #0]
  400fb6:	121b      	asrs	r3, r3, #8
  400fb8:	603b      	str	r3, [r7, #0]
		goto udi_cdc_putc_process_one_byte;
  400fba:	e7bd      	b.n	400f38 <udi_cdc_multi_putc+0x28>
	}
	return true;
  400fbc:	2301      	movs	r3, #1
}
  400fbe:	4618      	mov	r0, r3
  400fc0:	371c      	adds	r7, #28
  400fc2:	46bd      	mov	sp, r7
  400fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400fc6:	bf00      	nop
  400fc8:	20000c64 	.word	0x20000c64
  400fcc:	00400ed1 	.word	0x00400ed1
  400fd0:	20000c7e 	.word	0x20000c7e
  400fd4:	0040046d 	.word	0x0040046d
  400fd8:	20000d94 	.word	0x20000d94
  400fdc:	20000d90 	.word	0x20000d90
  400fe0:	20000d10 	.word	0x20000d10
  400fe4:	004004c5 	.word	0x004004c5

00400fe8 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
  400fe8:	b580      	push	{r7, lr}
  400fea:	b082      	sub	sp, #8
  400fec:	af00      	add	r7, sp, #0
  400fee:	6078      	str	r0, [r7, #4]
	return udi_cdc_multi_putc(0, value);
  400ff0:	2000      	movs	r0, #0
  400ff2:	6879      	ldr	r1, [r7, #4]
  400ff4:	4b03      	ldr	r3, [pc, #12]	; (401004 <udi_cdc_putc+0x1c>)
  400ff6:	4798      	blx	r3
  400ff8:	4603      	mov	r3, r0
}
  400ffa:	4618      	mov	r0, r3
  400ffc:	3708      	adds	r7, #8
  400ffe:	46bd      	mov	sp, r7
  401000:	bd80      	pop	{r7, pc}
  401002:	bf00      	nop
  401004:	00400f11 	.word	0x00400f11

00401008 <udi_cdc_multi_write_buf>:

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
  401008:	b580      	push	{r7, lr}
  40100a:	b08a      	sub	sp, #40	; 0x28
  40100c:	af00      	add	r7, sp, #0
  40100e:	4603      	mov	r3, r0
  401010:	60b9      	str	r1, [r7, #8]
  401012:	607a      	str	r2, [r7, #4]
  401014:	73fb      	strb	r3, [r7, #15]
	irqflags_t flags;
	uint8_t buf_sel;
	uint16_t buf_nb;
	iram_size_t copy_nb;
	uint8_t *ptr_buf = (uint8_t *)buf;
  401016:	68bb      	ldr	r3, [r7, #8]
  401018:	623b      	str	r3, [r7, #32]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
  40101a:	2300      	movs	r3, #0
  40101c:	77fb      	strb	r3, [r7, #31]
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
  40101e:	7ffa      	ldrb	r2, [r7, #31]
  401020:	4933      	ldr	r1, [pc, #204]	; (4010f0 <udi_cdc_multi_write_buf+0xe8>)
  401022:	4613      	mov	r3, r2
  401024:	00db      	lsls	r3, r3, #3
  401026:	1a9b      	subs	r3, r3, r2
  401028:	440b      	add	r3, r1
  40102a:	799b      	ldrb	r3, [r3, #6]
  40102c:	2b09      	cmp	r3, #9
  40102e:	d102      	bne.n	401036 <udi_cdc_multi_write_buf+0x2e>
		size *=2;
  401030:	687b      	ldr	r3, [r7, #4]
  401032:	005b      	lsls	r3, r3, #1
  401034:	607b      	str	r3, [r7, #4]
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
  401036:	7ffb      	ldrb	r3, [r7, #31]
  401038:	4618      	mov	r0, r3
  40103a:	4b2e      	ldr	r3, [pc, #184]	; (4010f4 <udi_cdc_multi_write_buf+0xec>)
  40103c:	4798      	blx	r3
  40103e:	4603      	mov	r3, r0
  401040:	f083 0301 	eor.w	r3, r3, #1
  401044:	b2db      	uxtb	r3, r3
  401046:	2b00      	cmp	r3, #0
  401048:	d00a      	beq.n	401060 <udi_cdc_multi_write_buf+0x58>
		if (!udi_cdc_data_running) {
  40104a:	4b2b      	ldr	r3, [pc, #172]	; (4010f8 <udi_cdc_multi_write_buf+0xf0>)
  40104c:	781b      	ldrb	r3, [r3, #0]
  40104e:	b2db      	uxtb	r3, r3
  401050:	f083 0301 	eor.w	r3, r3, #1
  401054:	b2db      	uxtb	r3, r3
  401056:	2b00      	cmp	r3, #0
  401058:	d001      	beq.n	40105e <udi_cdc_multi_write_buf+0x56>
			return size;
  40105a:	687b      	ldr	r3, [r7, #4]
  40105c:	e043      	b.n	4010e6 <udi_cdc_multi_write_buf+0xde>
		}
		goto udi_cdc_write_buf_loop_wait;
  40105e:	e7ea      	b.n	401036 <udi_cdc_multi_write_buf+0x2e>
	}

	// Write values
	flags = cpu_irq_save();
  401060:	4b26      	ldr	r3, [pc, #152]	; (4010fc <udi_cdc_multi_write_buf+0xf4>)
  401062:	4798      	blx	r3
  401064:	61b8      	str	r0, [r7, #24]
	buf_sel = udi_cdc_tx_buf_sel[port];
  401066:	7ffb      	ldrb	r3, [r7, #31]
  401068:	4a25      	ldr	r2, [pc, #148]	; (401100 <udi_cdc_multi_write_buf+0xf8>)
  40106a:	5cd3      	ldrb	r3, [r2, r3]
  40106c:	75fb      	strb	r3, [r7, #23]
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
  40106e:	7ff9      	ldrb	r1, [r7, #31]
  401070:	7dfa      	ldrb	r2, [r7, #23]
  401072:	4b24      	ldr	r3, [pc, #144]	; (401104 <udi_cdc_multi_write_buf+0xfc>)
  401074:	0049      	lsls	r1, r1, #1
  401076:	440a      	add	r2, r1
  401078:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
  40107c:	82bb      	strh	r3, [r7, #20]
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
  40107e:	8abb      	ldrh	r3, [r7, #20]
  401080:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  401084:	627b      	str	r3, [r7, #36]	; 0x24
	if (copy_nb > size) {
  401086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401088:	687b      	ldr	r3, [r7, #4]
  40108a:	429a      	cmp	r2, r3
  40108c:	d901      	bls.n	401092 <udi_cdc_multi_write_buf+0x8a>
		copy_nb = size;
  40108e:	687b      	ldr	r3, [r7, #4]
  401090:	627b      	str	r3, [r7, #36]	; 0x24
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
  401092:	7ff9      	ldrb	r1, [r7, #31]
  401094:	7dfa      	ldrb	r2, [r7, #23]
  401096:	8abb      	ldrh	r3, [r7, #20]
  401098:	0049      	lsls	r1, r1, #1
  40109a:	440a      	add	r2, r1
  40109c:	0192      	lsls	r2, r2, #6
  40109e:	441a      	add	r2, r3
  4010a0:	4b19      	ldr	r3, [pc, #100]	; (401108 <udi_cdc_multi_write_buf+0x100>)
  4010a2:	4413      	add	r3, r2
  4010a4:	4618      	mov	r0, r3
  4010a6:	6a39      	ldr	r1, [r7, #32]
  4010a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4010aa:	4b18      	ldr	r3, [pc, #96]	; (40110c <udi_cdc_multi_write_buf+0x104>)
  4010ac:	4798      	blx	r3
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
  4010ae:	7ff8      	ldrb	r0, [r7, #31]
  4010b0:	7dfa      	ldrb	r2, [r7, #23]
  4010b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010b4:	b299      	uxth	r1, r3
  4010b6:	8abb      	ldrh	r3, [r7, #20]
  4010b8:	440b      	add	r3, r1
  4010ba:	b299      	uxth	r1, r3
  4010bc:	4b11      	ldr	r3, [pc, #68]	; (401104 <udi_cdc_multi_write_buf+0xfc>)
  4010be:	0040      	lsls	r0, r0, #1
  4010c0:	4402      	add	r2, r0
  4010c2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	cpu_irq_restore(flags);
  4010c6:	69b8      	ldr	r0, [r7, #24]
  4010c8:	4b11      	ldr	r3, [pc, #68]	; (401110 <udi_cdc_multi_write_buf+0x108>)
  4010ca:	4798      	blx	r3

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
  4010cc:	6a3a      	ldr	r2, [r7, #32]
  4010ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010d0:	4413      	add	r3, r2
  4010d2:	623b      	str	r3, [r7, #32]
	size -= copy_nb;
  4010d4:	687a      	ldr	r2, [r7, #4]
  4010d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010d8:	1ad3      	subs	r3, r2, r3
  4010da:	607b      	str	r3, [r7, #4]

	if (size) {
  4010dc:	687b      	ldr	r3, [r7, #4]
  4010de:	2b00      	cmp	r3, #0
  4010e0:	d000      	beq.n	4010e4 <udi_cdc_multi_write_buf+0xdc>
		goto udi_cdc_write_buf_loop_wait;
  4010e2:	e7a8      	b.n	401036 <udi_cdc_multi_write_buf+0x2e>
	}

	return 0;
  4010e4:	2300      	movs	r3, #0
}
  4010e6:	4618      	mov	r0, r3
  4010e8:	3728      	adds	r7, #40	; 0x28
  4010ea:	46bd      	mov	sp, r7
  4010ec:	bd80      	pop	{r7, pc}
  4010ee:	bf00      	nop
  4010f0:	20000c64 	.word	0x20000c64
  4010f4:	00400ed1 	.word	0x00400ed1
  4010f8:	20000c7e 	.word	0x20000c7e
  4010fc:	0040046d 	.word	0x0040046d
  401100:	20000d94 	.word	0x20000d94
  401104:	20000d90 	.word	0x20000d90
  401108:	20000d10 	.word	0x20000d10
  40110c:	0040caf5 	.word	0x0040caf5
  401110:	004004c5 	.word	0x004004c5

00401114 <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
  401114:	b580      	push	{r7, lr}
  401116:	b082      	sub	sp, #8
  401118:	af00      	add	r7, sp, #0
  40111a:	6078      	str	r0, [r7, #4]
  40111c:	6039      	str	r1, [r7, #0]
	return udi_cdc_multi_write_buf(0, buf, size);
  40111e:	2000      	movs	r0, #0
  401120:	6879      	ldr	r1, [r7, #4]
  401122:	683a      	ldr	r2, [r7, #0]
  401124:	4b03      	ldr	r3, [pc, #12]	; (401134 <udi_cdc_write_buf+0x20>)
  401126:	4798      	blx	r3
  401128:	4603      	mov	r3, r0
}
  40112a:	4618      	mov	r0, r3
  40112c:	3708      	adds	r7, #8
  40112e:	46bd      	mov	sp, r7
  401130:	bd80      	pop	{r7, pc}
  401132:	bf00      	nop
  401134:	00401009 	.word	0x00401009

00401138 <udc_get_eof_conf>:
 * \brief Returns a value to check the end of USB Configuration descriptor
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
  401138:	b480      	push	{r7}
  40113a:	af00      	add	r7, sp, #0
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
  40113c:	4b06      	ldr	r3, [pc, #24]	; (401158 <udc_get_eof_conf+0x20>)
  40113e:	681b      	ldr	r3, [r3, #0]
  401140:	681a      	ldr	r2, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  401142:	4b05      	ldr	r3, [pc, #20]	; (401158 <udc_get_eof_conf+0x20>)
  401144:	681b      	ldr	r3, [r3, #0]
  401146:	681b      	ldr	r3, [r3, #0]
  401148:	885b      	ldrh	r3, [r3, #2]
  40114a:	b29b      	uxth	r3, r3
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  40114c:	4413      	add	r3, r2
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
}
  40114e:	4618      	mov	r0, r3
  401150:	46bd      	mov	sp, r7
  401152:	f85d 7b04 	ldr.w	r7, [sp], #4
  401156:	4770      	bx	lr
  401158:	20000db4 	.word	0x20000db4

0040115c <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
  40115c:	b580      	push	{r7, lr}
  40115e:	b084      	sub	sp, #16
  401160:	af00      	add	r7, sp, #0
  401162:	6078      	str	r0, [r7, #4]
  401164:	460b      	mov	r3, r1
  401166:	70fb      	strb	r3, [r7, #3]
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
  401168:	4b11      	ldr	r3, [pc, #68]	; (4011b0 <udc_next_desc_in_iface+0x54>)
  40116a:	4798      	blx	r3
  40116c:	60f8      	str	r0, [r7, #12]
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
  40116e:	687b      	ldr	r3, [r7, #4]
  401170:	781b      	ldrb	r3, [r3, #0]
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  401172:	687a      	ldr	r2, [r7, #4]
  401174:	4413      	add	r3, r2
  401176:	607b      	str	r3, [r7, #4]
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  401178:	e010      	b.n	40119c <udc_next_desc_in_iface+0x40>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  40117a:	687b      	ldr	r3, [r7, #4]
  40117c:	785b      	ldrb	r3, [r3, #1]
  40117e:	2b04      	cmp	r3, #4
  401180:	d100      	bne.n	401184 <udc_next_desc_in_iface+0x28>
			break; // End of global interface descriptor
  401182:	e00f      	b.n	4011a4 <udc_next_desc_in_iface+0x48>
		}
		if (desc_id == desc->bDescriptorType) {
  401184:	687b      	ldr	r3, [r7, #4]
  401186:	785b      	ldrb	r3, [r3, #1]
  401188:	78fa      	ldrb	r2, [r7, #3]
  40118a:	429a      	cmp	r2, r3
  40118c:	d101      	bne.n	401192 <udc_next_desc_in_iface+0x36>
			return desc; // Specific descriptor found
  40118e:	687b      	ldr	r3, [r7, #4]
  401190:	e009      	b.n	4011a6 <udc_next_desc_in_iface+0x4a>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
  401192:	687b      	ldr	r3, [r7, #4]
  401194:	781b      	ldrb	r3, [r3, #0]
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  401196:	687a      	ldr	r2, [r7, #4]
  401198:	4413      	add	r3, r2
  40119a:	607b      	str	r3, [r7, #4]
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  40119c:	68fa      	ldr	r2, [r7, #12]
  40119e:	687b      	ldr	r3, [r7, #4]
  4011a0:	429a      	cmp	r2, r3
  4011a2:	d8ea      	bhi.n	40117a <udc_next_desc_in_iface+0x1e>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
  4011a4:	2300      	movs	r3, #0
}
  4011a6:	4618      	mov	r0, r3
  4011a8:	3710      	adds	r7, #16
  4011aa:	46bd      	mov	sp, r7
  4011ac:	bd80      	pop	{r7, pc}
  4011ae:	bf00      	nop
  4011b0:	00401139 	.word	0x00401139

004011b4 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
  4011b4:	b580      	push	{r7, lr}
  4011b6:	b084      	sub	sp, #16
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	4602      	mov	r2, r0
  4011bc:	460b      	mov	r3, r1
  4011be:	71fa      	strb	r2, [r7, #7]
  4011c0:	71bb      	strb	r3, [r7, #6]
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
  4011c2:	4b1e      	ldr	r3, [pc, #120]	; (40123c <udc_update_iface_desc+0x88>)
  4011c4:	781b      	ldrb	r3, [r3, #0]
  4011c6:	2b00      	cmp	r3, #0
  4011c8:	d101      	bne.n	4011ce <udc_update_iface_desc+0x1a>
		return false;
  4011ca:	2300      	movs	r3, #0
  4011cc:	e032      	b.n	401234 <udc_update_iface_desc+0x80>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  4011ce:	4b1c      	ldr	r3, [pc, #112]	; (401240 <udc_update_iface_desc+0x8c>)
  4011d0:	681b      	ldr	r3, [r3, #0]
  4011d2:	681b      	ldr	r3, [r3, #0]
  4011d4:	791b      	ldrb	r3, [r3, #4]
  4011d6:	79fa      	ldrb	r2, [r7, #7]
  4011d8:	429a      	cmp	r2, r3
  4011da:	d301      	bcc.n	4011e0 <udc_update_iface_desc+0x2c>
		return false;
  4011dc:	2300      	movs	r3, #0
  4011de:	e029      	b.n	401234 <udc_update_iface_desc+0x80>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
  4011e0:	4b17      	ldr	r3, [pc, #92]	; (401240 <udc_update_iface_desc+0x8c>)
  4011e2:	681b      	ldr	r3, [r3, #0]
  4011e4:	681a      	ldr	r2, [r3, #0]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
  4011e6:	4b17      	ldr	r3, [pc, #92]	; (401244 <udc_update_iface_desc+0x90>)
  4011e8:	601a      	str	r2, [r3, #0]
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
  4011ea:	4b17      	ldr	r3, [pc, #92]	; (401248 <udc_update_iface_desc+0x94>)
  4011ec:	4798      	blx	r3
  4011ee:	60f8      	str	r0, [r7, #12]
	while (ptr_end_desc >
  4011f0:	e01a      	b.n	401228 <udc_update_iface_desc+0x74>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
  4011f2:	4b14      	ldr	r3, [pc, #80]	; (401244 <udc_update_iface_desc+0x90>)
  4011f4:	681b      	ldr	r3, [r3, #0]
  4011f6:	785b      	ldrb	r3, [r3, #1]
  4011f8:	2b04      	cmp	r3, #4
  4011fa:	d10d      	bne.n	401218 <udc_update_iface_desc+0x64>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  4011fc:	4b11      	ldr	r3, [pc, #68]	; (401244 <udc_update_iface_desc+0x90>)
  4011fe:	681b      	ldr	r3, [r3, #0]
  401200:	789b      	ldrb	r3, [r3, #2]
  401202:	79fa      	ldrb	r2, [r7, #7]
  401204:	429a      	cmp	r2, r3
  401206:	d107      	bne.n	401218 <udc_update_iface_desc+0x64>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
  401208:	4b0e      	ldr	r3, [pc, #56]	; (401244 <udc_update_iface_desc+0x90>)
  40120a:	681b      	ldr	r3, [r3, #0]
  40120c:	78db      	ldrb	r3, [r3, #3]
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  40120e:	79ba      	ldrb	r2, [r7, #6]
  401210:	429a      	cmp	r2, r3
  401212:	d101      	bne.n	401218 <udc_update_iface_desc+0x64>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
  401214:	2301      	movs	r3, #1
  401216:	e00d      	b.n	401234 <udc_update_iface_desc+0x80>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  401218:	4b0a      	ldr	r3, [pc, #40]	; (401244 <udc_update_iface_desc+0x90>)
  40121a:	681a      	ldr	r2, [r3, #0]
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
  40121c:	4b09      	ldr	r3, [pc, #36]	; (401244 <udc_update_iface_desc+0x90>)
  40121e:	681b      	ldr	r3, [r3, #0]
  401220:	781b      	ldrb	r3, [r3, #0]
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  401222:	441a      	add	r2, r3
  401224:	4b07      	ldr	r3, [pc, #28]	; (401244 <udc_update_iface_desc+0x90>)
  401226:	601a      	str	r2, [r3, #0]
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
  401228:	4b06      	ldr	r3, [pc, #24]	; (401244 <udc_update_iface_desc+0x90>)
  40122a:	681b      	ldr	r3, [r3, #0]
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
  40122c:	68fa      	ldr	r2, [r7, #12]
  40122e:	429a      	cmp	r2, r3
  401230:	d8df      	bhi.n	4011f2 <udc_update_iface_desc+0x3e>
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
  401232:	2300      	movs	r3, #0
}
  401234:	4618      	mov	r0, r3
  401236:	3710      	adds	r7, #16
  401238:	46bd      	mov	sp, r7
  40123a:	bd80      	pop	{r7, pc}
  40123c:	20000db0 	.word	0x20000db0
  401240:	20000db4 	.word	0x20000db4
  401244:	20000db8 	.word	0x20000db8
  401248:	00401139 	.word	0x00401139

0040124c <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
  40124c:	b580      	push	{r7, lr}
  40124e:	b084      	sub	sp, #16
  401250:	af00      	add	r7, sp, #0
  401252:	4603      	mov	r3, r0
  401254:	71fb      	strb	r3, [r7, #7]
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  401256:	79fb      	ldrb	r3, [r7, #7]
  401258:	4618      	mov	r0, r3
  40125a:	2100      	movs	r1, #0
  40125c:	4b1e      	ldr	r3, [pc, #120]	; (4012d8 <udc_iface_disable+0x8c>)
  40125e:	4798      	blx	r3
  401260:	4603      	mov	r3, r0
  401262:	f083 0301 	eor.w	r3, r3, #1
  401266:	b2db      	uxtb	r3, r3
  401268:	2b00      	cmp	r3, #0
  40126a:	d001      	beq.n	401270 <udc_iface_disable+0x24>
		return false;
  40126c:	2300      	movs	r3, #0
  40126e:	e02f      	b.n	4012d0 <udc_iface_disable+0x84>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  401270:	4b1a      	ldr	r3, [pc, #104]	; (4012dc <udc_iface_disable+0x90>)
  401272:	681b      	ldr	r3, [r3, #0]
  401274:	685a      	ldr	r2, [r3, #4]
  401276:	79fb      	ldrb	r3, [r7, #7]
  401278:	009b      	lsls	r3, r3, #2
  40127a:	4413      	add	r3, r2
  40127c:	681b      	ldr	r3, [r3, #0]
  40127e:	60bb      	str	r3, [r7, #8]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  401280:	68bb      	ldr	r3, [r7, #8]
  401282:	68db      	ldr	r3, [r3, #12]
  401284:	4798      	blx	r3
  401286:	4603      	mov	r3, r0
  401288:	79fa      	ldrb	r2, [r7, #7]
  40128a:	4610      	mov	r0, r2
  40128c:	4619      	mov	r1, r3
  40128e:	4b12      	ldr	r3, [pc, #72]	; (4012d8 <udc_iface_disable+0x8c>)
  401290:	4798      	blx	r3
  401292:	4603      	mov	r3, r0
  401294:	f083 0301 	eor.w	r3, r3, #1
  401298:	b2db      	uxtb	r3, r3
  40129a:	2b00      	cmp	r3, #0
  40129c:	d001      	beq.n	4012a2 <udc_iface_disable+0x56>
		return false;
  40129e:	2300      	movs	r3, #0
  4012a0:	e016      	b.n	4012d0 <udc_iface_disable+0x84>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  4012a2:	4b0f      	ldr	r3, [pc, #60]	; (4012e0 <udc_iface_disable+0x94>)
  4012a4:	681b      	ldr	r3, [r3, #0]
  4012a6:	60fb      	str	r3, [r7, #12]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  4012a8:	68f8      	ldr	r0, [r7, #12]
  4012aa:	2105      	movs	r1, #5
  4012ac:	4b0d      	ldr	r3, [pc, #52]	; (4012e4 <udc_iface_disable+0x98>)
  4012ae:	4798      	blx	r3
  4012b0:	60f8      	str	r0, [r7, #12]
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
  4012b2:	68fb      	ldr	r3, [r7, #12]
  4012b4:	2b00      	cmp	r3, #0
  4012b6:	d105      	bne.n	4012c4 <udc_iface_disable+0x78>
				break;
  4012b8:	bf00      	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
  4012ba:	68bb      	ldr	r3, [r7, #8]
  4012bc:	685b      	ldr	r3, [r3, #4]
  4012be:	4798      	blx	r3
	return true;
  4012c0:	2301      	movs	r3, #1
  4012c2:	e005      	b.n	4012d0 <udc_iface_disable+0x84>
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
  4012c4:	68fb      	ldr	r3, [r7, #12]
  4012c6:	789b      	ldrb	r3, [r3, #2]
  4012c8:	4618      	mov	r0, r3
  4012ca:	4b07      	ldr	r3, [pc, #28]	; (4012e8 <udc_iface_disable+0x9c>)
  4012cc:	4798      	blx	r3
		}
  4012ce:	e7eb      	b.n	4012a8 <udc_iface_disable+0x5c>
#endif

	// Disable interface
	udi_api->disable();
	return true;
}
  4012d0:	4618      	mov	r0, r3
  4012d2:	3710      	adds	r7, #16
  4012d4:	46bd      	mov	sp, r7
  4012d6:	bd80      	pop	{r7, pc}
  4012d8:	004011b5 	.word	0x004011b5
  4012dc:	20000db4 	.word	0x20000db4
  4012e0:	20000db8 	.word	0x20000db8
  4012e4:	0040115d 	.word	0x0040115d
  4012e8:	004024c1 	.word	0x004024c1

004012ec <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
  4012ec:	b580      	push	{r7, lr}
  4012ee:	b084      	sub	sp, #16
  4012f0:	af00      	add	r7, sp, #0
  4012f2:	4602      	mov	r2, r0
  4012f4:	460b      	mov	r3, r1
  4012f6:	71fa      	strb	r2, [r7, #7]
  4012f8:	71bb      	strb	r3, [r7, #6]
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
  4012fa:	79fa      	ldrb	r2, [r7, #7]
  4012fc:	79bb      	ldrb	r3, [r7, #6]
  4012fe:	4610      	mov	r0, r2
  401300:	4619      	mov	r1, r3
  401302:	4b1d      	ldr	r3, [pc, #116]	; (401378 <udc_iface_enable+0x8c>)
  401304:	4798      	blx	r3
  401306:	4603      	mov	r3, r0
  401308:	f083 0301 	eor.w	r3, r3, #1
  40130c:	b2db      	uxtb	r3, r3
  40130e:	2b00      	cmp	r3, #0
  401310:	d001      	beq.n	401316 <udc_iface_enable+0x2a>
		return false;
  401312:	2300      	movs	r3, #0
  401314:	e02b      	b.n	40136e <udc_iface_enable+0x82>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  401316:	4b19      	ldr	r3, [pc, #100]	; (40137c <udc_iface_enable+0x90>)
  401318:	681b      	ldr	r3, [r3, #0]
  40131a:	60fb      	str	r3, [r7, #12]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  40131c:	68f8      	ldr	r0, [r7, #12]
  40131e:	2105      	movs	r1, #5
  401320:	4b17      	ldr	r3, [pc, #92]	; (401380 <udc_iface_enable+0x94>)
  401322:	4798      	blx	r3
  401324:	60f8      	str	r0, [r7, #12]
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
  401326:	68fb      	ldr	r3, [r7, #12]
  401328:	2b00      	cmp	r3, #0
  40132a:	d10b      	bne.n	401344 <udc_iface_enable+0x58>
			break;
  40132c:	bf00      	nop
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
  40132e:	4b15      	ldr	r3, [pc, #84]	; (401384 <udc_iface_enable+0x98>)
  401330:	681b      	ldr	r3, [r3, #0]
  401332:	685a      	ldr	r2, [r3, #4]
  401334:	79fb      	ldrb	r3, [r7, #7]
  401336:	009b      	lsls	r3, r3, #2
  401338:	4413      	add	r3, r2
  40133a:	681b      	ldr	r3, [r3, #0]
  40133c:	681b      	ldr	r3, [r3, #0]
  40133e:	4798      	blx	r3
  401340:	4603      	mov	r3, r0
  401342:	e014      	b.n	40136e <udc_iface_enable+0x82>
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  401344:	68fb      	ldr	r3, [r7, #12]
  401346:	7899      	ldrb	r1, [r3, #2]
  401348:	68fb      	ldr	r3, [r7, #12]
  40134a:	78da      	ldrb	r2, [r3, #3]
  40134c:	68fb      	ldr	r3, [r7, #12]
  40134e:	889b      	ldrh	r3, [r3, #4]
  401350:	b29b      	uxth	r3, r3
  401352:	4608      	mov	r0, r1
  401354:	4611      	mov	r1, r2
  401356:	461a      	mov	r2, r3
  401358:	4b0b      	ldr	r3, [pc, #44]	; (401388 <udc_iface_enable+0x9c>)
  40135a:	4798      	blx	r3
  40135c:	4603      	mov	r3, r0
  40135e:	f083 0301 	eor.w	r3, r3, #1
  401362:	b2db      	uxtb	r3, r3
  401364:	2b00      	cmp	r3, #0
  401366:	d001      	beq.n	40136c <udc_iface_enable+0x80>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
  401368:	2300      	movs	r3, #0
  40136a:	e000      	b.n	40136e <udc_iface_enable+0x82>
		}
	}
  40136c:	e7d6      	b.n	40131c <udc_iface_enable+0x30>
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
}
  40136e:	4618      	mov	r0, r3
  401370:	3710      	adds	r7, #16
  401372:	46bd      	mov	sp, r7
  401374:	bd80      	pop	{r7, pc}
  401376:	bf00      	nop
  401378:	004011b5 	.word	0x004011b5
  40137c:	20000db8 	.word	0x20000db8
  401380:	0040115d 	.word	0x0040115d
  401384:	20000db4 	.word	0x20000db4
  401388:	00402341 	.word	0x00402341

0040138c <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
  40138c:	b580      	push	{r7, lr}
  40138e:	af00      	add	r7, sp, #0
	udd_enable();
  401390:	4b01      	ldr	r3, [pc, #4]	; (401398 <udc_start+0xc>)
  401392:	4798      	blx	r3
}
  401394:	bd80      	pop	{r7, pc}
  401396:	bf00      	nop
  401398:	00402155 	.word	0x00402155

0040139c <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
  40139c:	b580      	push	{r7, lr}
  40139e:	b082      	sub	sp, #8
  4013a0:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	if (udc_num_configuration) {
  4013a2:	4b0f      	ldr	r3, [pc, #60]	; (4013e0 <udc_reset+0x44>)
  4013a4:	781b      	ldrb	r3, [r3, #0]
  4013a6:	2b00      	cmp	r3, #0
  4013a8:	d010      	beq.n	4013cc <udc_reset+0x30>
		for (iface_num = 0;
  4013aa:	2300      	movs	r3, #0
  4013ac:	71fb      	strb	r3, [r7, #7]
  4013ae:	e006      	b.n	4013be <udc_reset+0x22>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
  4013b0:	79fb      	ldrb	r3, [r7, #7]
  4013b2:	4618      	mov	r0, r3
  4013b4:	4b0b      	ldr	r3, [pc, #44]	; (4013e4 <udc_reset+0x48>)
  4013b6:	4798      	blx	r3
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
  4013b8:	79fb      	ldrb	r3, [r7, #7]
  4013ba:	3301      	adds	r3, #1
  4013bc:	71fb      	strb	r3, [r7, #7]
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4013be:	4b0a      	ldr	r3, [pc, #40]	; (4013e8 <udc_reset+0x4c>)
  4013c0:	681b      	ldr	r3, [r3, #0]
  4013c2:	681b      	ldr	r3, [r3, #0]
  4013c4:	791b      	ldrb	r3, [r3, #4]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  4013c6:	79fa      	ldrb	r2, [r7, #7]
  4013c8:	429a      	cmp	r2, r3
  4013ca:	d3f1      	bcc.n	4013b0 <udc_reset+0x14>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
  4013cc:	4b04      	ldr	r3, [pc, #16]	; (4013e0 <udc_reset+0x44>)
  4013ce:	2200      	movs	r2, #0
  4013d0:	701a      	strb	r2, [r3, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
  4013d2:	4b06      	ldr	r3, [pc, #24]	; (4013ec <udc_reset+0x50>)
  4013d4:	2201      	movs	r2, #1
  4013d6:	801a      	strh	r2, [r3, #0]
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
  4013d8:	3708      	adds	r7, #8
  4013da:	46bd      	mov	sp, r7
  4013dc:	bd80      	pop	{r7, pc}
  4013de:	bf00      	nop
  4013e0:	20000db0 	.word	0x20000db0
  4013e4:	0040124d 	.word	0x0040124d
  4013e8:	20000db4 	.word	0x20000db4
  4013ec:	20000da8 	.word	0x20000da8

004013f0 <udc_sof_notify>:

void udc_sof_notify(void)
{
  4013f0:	b580      	push	{r7, lr}
  4013f2:	b082      	sub	sp, #8
  4013f4:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	if (udc_num_configuration) {
  4013f6:	4b13      	ldr	r3, [pc, #76]	; (401444 <udc_sof_notify+0x54>)
  4013f8:	781b      	ldrb	r3, [r3, #0]
  4013fa:	2b00      	cmp	r3, #0
  4013fc:	d01f      	beq.n	40143e <udc_sof_notify+0x4e>
		for (iface_num = 0;
  4013fe:	2300      	movs	r3, #0
  401400:	71fb      	strb	r3, [r7, #7]
  401402:	e015      	b.n	401430 <udc_sof_notify+0x40>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
  401404:	4b10      	ldr	r3, [pc, #64]	; (401448 <udc_sof_notify+0x58>)
  401406:	681b      	ldr	r3, [r3, #0]
  401408:	685a      	ldr	r2, [r3, #4]
  40140a:	79fb      	ldrb	r3, [r7, #7]
  40140c:	009b      	lsls	r3, r3, #2
  40140e:	4413      	add	r3, r2
  401410:	681b      	ldr	r3, [r3, #0]
  401412:	691b      	ldr	r3, [r3, #16]
  401414:	2b00      	cmp	r3, #0
  401416:	d008      	beq.n	40142a <udc_sof_notify+0x3a>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
  401418:	4b0b      	ldr	r3, [pc, #44]	; (401448 <udc_sof_notify+0x58>)
  40141a:	681b      	ldr	r3, [r3, #0]
  40141c:	685a      	ldr	r2, [r3, #4]
  40141e:	79fb      	ldrb	r3, [r7, #7]
  401420:	009b      	lsls	r3, r3, #2
  401422:	4413      	add	r3, r2
  401424:	681b      	ldr	r3, [r3, #0]
  401426:	691b      	ldr	r3, [r3, #16]
  401428:	4798      	blx	r3
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
  40142a:	79fb      	ldrb	r3, [r7, #7]
  40142c:	3301      	adds	r3, #1
  40142e:	71fb      	strb	r3, [r7, #7]
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  401430:	4b05      	ldr	r3, [pc, #20]	; (401448 <udc_sof_notify+0x58>)
  401432:	681b      	ldr	r3, [r3, #0]
  401434:	681b      	ldr	r3, [r3, #0]
  401436:	791b      	ldrb	r3, [r3, #4]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
  401438:	79fa      	ldrb	r2, [r7, #7]
  40143a:	429a      	cmp	r2, r3
  40143c:	d3e2      	bcc.n	401404 <udc_sof_notify+0x14>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
  40143e:	3708      	adds	r7, #8
  401440:	46bd      	mov	sp, r7
  401442:	bd80      	pop	{r7, pc}
  401444:	20000db0 	.word	0x20000db0
  401448:	20000db4 	.word	0x20000db4

0040144c <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
  40144c:	b580      	push	{r7, lr}
  40144e:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
  401450:	4b06      	ldr	r3, [pc, #24]	; (40146c <udc_req_std_dev_get_status+0x20>)
  401452:	88db      	ldrh	r3, [r3, #6]
  401454:	2b02      	cmp	r3, #2
  401456:	d001      	beq.n	40145c <udc_req_std_dev_get_status+0x10>
		return false;
  401458:	2300      	movs	r3, #0
  40145a:	e004      	b.n	401466 <udc_req_std_dev_get_status+0x1a>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
  40145c:	4804      	ldr	r0, [pc, #16]	; (401470 <udc_req_std_dev_get_status+0x24>)
  40145e:	2102      	movs	r1, #2
  401460:	4b04      	ldr	r3, [pc, #16]	; (401474 <udc_req_std_dev_get_status+0x28>)
  401462:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
  401464:	2301      	movs	r3, #1
}
  401466:	4618      	mov	r0, r3
  401468:	bd80      	pop	{r7, pc}
  40146a:	bf00      	nop
  40146c:	20008954 	.word	0x20008954
  401470:	20000da8 	.word	0x20000da8
  401474:	00402319 	.word	0x00402319

00401478 <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
  401478:	b580      	push	{r7, lr}
  40147a:	af00      	add	r7, sp, #0
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
  40147c:	4b0b      	ldr	r3, [pc, #44]	; (4014ac <udc_req_std_ep_get_status+0x34>)
  40147e:	88db      	ldrh	r3, [r3, #6]
  401480:	2b02      	cmp	r3, #2
  401482:	d001      	beq.n	401488 <udc_req_std_ep_get_status+0x10>
		return false;
  401484:	2300      	movs	r3, #0
  401486:	e00e      	b.n	4014a6 <udc_req_std_ep_get_status+0x2e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
  401488:	4b08      	ldr	r3, [pc, #32]	; (4014ac <udc_req_std_ep_get_status+0x34>)
  40148a:	889b      	ldrh	r3, [r3, #4]
  40148c:	b2db      	uxtb	r3, r3
  40148e:	4618      	mov	r0, r3
  401490:	4b07      	ldr	r3, [pc, #28]	; (4014b0 <udc_req_std_ep_get_status+0x38>)
  401492:	4798      	blx	r3
  401494:	4603      	mov	r3, r0
  401496:	461a      	mov	r2, r3
  401498:	4b06      	ldr	r3, [pc, #24]	; (4014b4 <udc_req_std_ep_get_status+0x3c>)
  40149a:	801a      	strh	r2, [r3, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
  40149c:	4805      	ldr	r0, [pc, #20]	; (4014b4 <udc_req_std_ep_get_status+0x3c>)
  40149e:	2102      	movs	r1, #2
  4014a0:	4b05      	ldr	r3, [pc, #20]	; (4014b8 <udc_req_std_ep_get_status+0x40>)
  4014a2:	4798      	blx	r3
			sizeof(udc_ep_status));
	return true;
  4014a4:	2301      	movs	r3, #1
}
  4014a6:	4618      	mov	r0, r3
  4014a8:	bd80      	pop	{r7, pc}
  4014aa:	bf00      	nop
  4014ac:	20008954 	.word	0x20008954
  4014b0:	00402509 	.word	0x00402509
  4014b4:	20000dbc 	.word	0x20000dbc
  4014b8:	00402319 	.word	0x00402319

004014bc <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
  4014bc:	b480      	push	{r7}
  4014be:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  4014c0:	4b0c      	ldr	r3, [pc, #48]	; (4014f4 <udc_req_std_dev_clear_feature+0x38>)
  4014c2:	88db      	ldrh	r3, [r3, #6]
  4014c4:	2b00      	cmp	r3, #0
  4014c6:	d001      	beq.n	4014cc <udc_req_std_dev_clear_feature+0x10>
		return false;
  4014c8:	2300      	movs	r3, #0
  4014ca:	e00d      	b.n	4014e8 <udc_req_std_dev_clear_feature+0x2c>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
  4014cc:	4b09      	ldr	r3, [pc, #36]	; (4014f4 <udc_req_std_dev_clear_feature+0x38>)
  4014ce:	885b      	ldrh	r3, [r3, #2]
  4014d0:	2b01      	cmp	r3, #1
  4014d2:	d108      	bne.n	4014e6 <udc_req_std_dev_clear_feature+0x2a>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
  4014d4:	4b08      	ldr	r3, [pc, #32]	; (4014f8 <udc_req_std_dev_clear_feature+0x3c>)
  4014d6:	881b      	ldrh	r3, [r3, #0]
  4014d8:	f023 0302 	bic.w	r3, r3, #2
  4014dc:	b29a      	uxth	r2, r3
  4014de:	4b06      	ldr	r3, [pc, #24]	; (4014f8 <udc_req_std_dev_clear_feature+0x3c>)
  4014e0:	801a      	strh	r2, [r3, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
  4014e2:	2301      	movs	r3, #1
  4014e4:	e000      	b.n	4014e8 <udc_req_std_dev_clear_feature+0x2c>
	}
	return false;
  4014e6:	2300      	movs	r3, #0
}
  4014e8:	4618      	mov	r0, r3
  4014ea:	46bd      	mov	sp, r7
  4014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014f0:	4770      	bx	lr
  4014f2:	bf00      	nop
  4014f4:	20008954 	.word	0x20008954
  4014f8:	20000da8 	.word	0x20000da8

004014fc <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
  4014fc:	b580      	push	{r7, lr}
  4014fe:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  401500:	4b0a      	ldr	r3, [pc, #40]	; (40152c <udc_req_std_ep_clear_feature+0x30>)
  401502:	88db      	ldrh	r3, [r3, #6]
  401504:	2b00      	cmp	r3, #0
  401506:	d001      	beq.n	40150c <udc_req_std_ep_clear_feature+0x10>
		return false;
  401508:	2300      	movs	r3, #0
  40150a:	e00c      	b.n	401526 <udc_req_std_ep_clear_feature+0x2a>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  40150c:	4b07      	ldr	r3, [pc, #28]	; (40152c <udc_req_std_ep_clear_feature+0x30>)
  40150e:	885b      	ldrh	r3, [r3, #2]
  401510:	2b00      	cmp	r3, #0
  401512:	d107      	bne.n	401524 <udc_req_std_ep_clear_feature+0x28>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  401514:	4b05      	ldr	r3, [pc, #20]	; (40152c <udc_req_std_ep_clear_feature+0x30>)
  401516:	889b      	ldrh	r3, [r3, #4]
  401518:	b2db      	uxtb	r3, r3
  40151a:	4618      	mov	r0, r3
  40151c:	4b04      	ldr	r3, [pc, #16]	; (401530 <udc_req_std_ep_clear_feature+0x34>)
  40151e:	4798      	blx	r3
  401520:	4603      	mov	r3, r0
  401522:	e000      	b.n	401526 <udc_req_std_ep_clear_feature+0x2a>
	}
	return false;
  401524:	2300      	movs	r3, #0
}
  401526:	4618      	mov	r0, r3
  401528:	bd80      	pop	{r7, pc}
  40152a:	bf00      	nop
  40152c:	20008954 	.word	0x20008954
  401530:	00402671 	.word	0x00402671

00401534 <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
  401534:	b480      	push	{r7}
  401536:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  401538:	4b09      	ldr	r3, [pc, #36]	; (401560 <udc_req_std_dev_set_feature+0x2c>)
  40153a:	88db      	ldrh	r3, [r3, #6]
  40153c:	2b00      	cmp	r3, #0
  40153e:	d001      	beq.n	401544 <udc_req_std_dev_set_feature+0x10>
		return false;
  401540:	2300      	movs	r3, #0
  401542:	e007      	b.n	401554 <udc_req_std_dev_set_feature+0x20>
	}

	switch (udd_g_ctrlreq.req.wValue) {
  401544:	4b06      	ldr	r3, [pc, #24]	; (401560 <udc_req_std_dev_set_feature+0x2c>)
  401546:	885b      	ldrh	r3, [r3, #2]
  401548:	2b01      	cmp	r3, #1
  40154a:	d002      	beq.n	401552 <udc_req_std_dev_set_feature+0x1e>
			break;
		}
		break;
#endif
	default:
		break;
  40154c:	bf00      	nop
	}
	return false;
  40154e:	2300      	movs	r3, #0
  401550:	e000      	b.n	401554 <udc_req_std_dev_set_feature+0x20>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
		UDC_REMOTEWAKEUP_ENABLE();
		return true;
#else
		return false;
  401552:	2300      	movs	r3, #0
#endif
	default:
		break;
	}
	return false;
}
  401554:	4618      	mov	r0, r3
  401556:	46bd      	mov	sp, r7
  401558:	f85d 7b04 	ldr.w	r7, [sp], #4
  40155c:	4770      	bx	lr
  40155e:	bf00      	nop
  401560:	20008954 	.word	0x20008954

00401564 <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
  401564:	b580      	push	{r7, lr}
  401566:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  401568:	4b0d      	ldr	r3, [pc, #52]	; (4015a0 <udc_req_std_ep_set_feature+0x3c>)
  40156a:	88db      	ldrh	r3, [r3, #6]
  40156c:	2b00      	cmp	r3, #0
  40156e:	d001      	beq.n	401574 <udc_req_std_ep_set_feature+0x10>
		return false;
  401570:	2300      	movs	r3, #0
  401572:	e012      	b.n	40159a <udc_req_std_ep_set_feature+0x36>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  401574:	4b0a      	ldr	r3, [pc, #40]	; (4015a0 <udc_req_std_ep_set_feature+0x3c>)
  401576:	885b      	ldrh	r3, [r3, #2]
  401578:	2b00      	cmp	r3, #0
  40157a:	d10d      	bne.n	401598 <udc_req_std_ep_set_feature+0x34>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
  40157c:	4b08      	ldr	r3, [pc, #32]	; (4015a0 <udc_req_std_ep_set_feature+0x3c>)
  40157e:	889b      	ldrh	r3, [r3, #4]
  401580:	b2db      	uxtb	r3, r3
  401582:	4618      	mov	r0, r3
  401584:	4b07      	ldr	r3, [pc, #28]	; (4015a4 <udc_req_std_ep_set_feature+0x40>)
  401586:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  401588:	4b05      	ldr	r3, [pc, #20]	; (4015a0 <udc_req_std_ep_set_feature+0x3c>)
  40158a:	889b      	ldrh	r3, [r3, #4]
  40158c:	b2db      	uxtb	r3, r3
  40158e:	4618      	mov	r0, r3
  401590:	4b05      	ldr	r3, [pc, #20]	; (4015a8 <udc_req_std_ep_set_feature+0x44>)
  401592:	4798      	blx	r3
  401594:	4603      	mov	r3, r0
  401596:	e000      	b.n	40159a <udc_req_std_ep_set_feature+0x36>
	}
	return false;
  401598:	2300      	movs	r3, #0
}
  40159a:	4618      	mov	r0, r3
  40159c:	bd80      	pop	{r7, pc}
  40159e:	bf00      	nop
  4015a0:	20008954 	.word	0x20008954
  4015a4:	004028e1 	.word	0x004028e1
  4015a8:	0040257d 	.word	0x0040257d

004015ac <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
  4015ac:	b580      	push	{r7, lr}
  4015ae:	af00      	add	r7, sp, #0
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
  4015b0:	4b04      	ldr	r3, [pc, #16]	; (4015c4 <udc_valid_address+0x18>)
  4015b2:	885b      	ldrh	r3, [r3, #2]
  4015b4:	b2db      	uxtb	r3, r3
  4015b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4015ba:	b2db      	uxtb	r3, r3
  4015bc:	4618      	mov	r0, r3
  4015be:	4b02      	ldr	r3, [pc, #8]	; (4015c8 <udc_valid_address+0x1c>)
  4015c0:	4798      	blx	r3
}
  4015c2:	bd80      	pop	{r7, pc}
  4015c4:	20008954 	.word	0x20008954
  4015c8:	00402255 	.word	0x00402255

004015cc <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
  4015cc:	b480      	push	{r7}
  4015ce:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
  4015d0:	4b07      	ldr	r3, [pc, #28]	; (4015f0 <udc_req_std_dev_set_address+0x24>)
  4015d2:	88db      	ldrh	r3, [r3, #6]
  4015d4:	2b00      	cmp	r3, #0
  4015d6:	d001      	beq.n	4015dc <udc_req_std_dev_set_address+0x10>
		return false;
  4015d8:	2300      	movs	r3, #0
  4015da:	e003      	b.n	4015e4 <udc_req_std_dev_set_address+0x18>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
  4015dc:	4b04      	ldr	r3, [pc, #16]	; (4015f0 <udc_req_std_dev_set_address+0x24>)
  4015de:	4a05      	ldr	r2, [pc, #20]	; (4015f4 <udc_req_std_dev_set_address+0x28>)
  4015e0:	611a      	str	r2, [r3, #16]
	return true;
  4015e2:	2301      	movs	r3, #1
}
  4015e4:	4618      	mov	r0, r3
  4015e6:	46bd      	mov	sp, r7
  4015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ec:	4770      	bx	lr
  4015ee:	bf00      	nop
  4015f0:	20008954 	.word	0x20008954
  4015f4:	004015ad 	.word	0x004015ad

004015f8 <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
  4015f8:	b580      	push	{r7, lr}
  4015fa:	b084      	sub	sp, #16
  4015fc:	af00      	add	r7, sp, #0
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
  4015fe:	2300      	movs	r3, #0
  401600:	71fb      	strb	r3, [r7, #7]

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
  401602:	4b21      	ldr	r3, [pc, #132]	; (401688 <udc_req_std_dev_get_str_desc+0x90>)
  401604:	885b      	ldrh	r3, [r3, #2]
  401606:	b2db      	uxtb	r3, r3
  401608:	2b01      	cmp	r3, #1
  40160a:	d008      	beq.n	40161e <udc_req_std_dev_get_str_desc+0x26>
  40160c:	2b02      	cmp	r3, #2
  40160e:	d00b      	beq.n	401628 <udc_req_std_dev_get_str_desc+0x30>
  401610:	2b00      	cmp	r3, #0
  401612:	d10e      	bne.n	401632 <udc_req_std_dev_get_str_desc+0x3a>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
  401614:	481d      	ldr	r0, [pc, #116]	; (40168c <udc_req_std_dev_get_str_desc+0x94>)
  401616:	2104      	movs	r1, #4
  401618:	4b1d      	ldr	r3, [pc, #116]	; (401690 <udc_req_std_dev_get_str_desc+0x98>)
  40161a:	4798      	blx	r3
				sizeof(udc_string_desc_languageid));
		break;
  40161c:	e00b      	b.n	401636 <udc_req_std_dev_get_str_desc+0x3e>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
  40161e:	2307      	movs	r3, #7
  401620:	71fb      	strb	r3, [r7, #7]
		str = udc_string_manufacturer_name;
  401622:	4b1c      	ldr	r3, [pc, #112]	; (401694 <udc_req_std_dev_get_str_desc+0x9c>)
  401624:	60bb      	str	r3, [r7, #8]
		break;
  401626:	e006      	b.n	401636 <udc_req_std_dev_get_str_desc+0x3e>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
  401628:	230a      	movs	r3, #10
  40162a:	71fb      	strb	r3, [r7, #7]
		str = udc_string_product_name;
  40162c:	4b1a      	ldr	r3, [pc, #104]	; (401698 <udc_req_std_dev_get_str_desc+0xa0>)
  40162e:	60bb      	str	r3, [r7, #8]
		break;
  401630:	e001      	b.n	401636 <udc_req_std_dev_get_str_desc+0x3e>
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
  401632:	2300      	movs	r3, #0
  401634:	e023      	b.n	40167e <udc_req_std_dev_get_str_desc+0x86>
	}

	if (str_length) {
  401636:	79fb      	ldrb	r3, [r7, #7]
  401638:	2b00      	cmp	r3, #0
  40163a:	d01f      	beq.n	40167c <udc_req_std_dev_get_str_desc+0x84>
		for(i = 0; i < str_length; i++) {
  40163c:	2300      	movs	r3, #0
  40163e:	73fb      	strb	r3, [r7, #15]
  401640:	e00b      	b.n	40165a <udc_req_std_dev_get_str_desc+0x62>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
  401642:	7bfb      	ldrb	r3, [r7, #15]
  401644:	7bfa      	ldrb	r2, [r7, #15]
  401646:	68b9      	ldr	r1, [r7, #8]
  401648:	440a      	add	r2, r1
  40164a:	7812      	ldrb	r2, [r2, #0]
  40164c:	4913      	ldr	r1, [pc, #76]	; (40169c <udc_req_std_dev_get_str_desc+0xa4>)
  40164e:	005b      	lsls	r3, r3, #1
  401650:	440b      	add	r3, r1
  401652:	805a      	strh	r2, [r3, #2]
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
  401654:	7bfb      	ldrb	r3, [r7, #15]
  401656:	3301      	adds	r3, #1
  401658:	73fb      	strb	r3, [r7, #15]
  40165a:	7bfa      	ldrb	r2, [r7, #15]
  40165c:	79fb      	ldrb	r3, [r7, #7]
  40165e:	429a      	cmp	r2, r3
  401660:	d3ef      	bcc.n	401642 <udc_req_std_dev_get_str_desc+0x4a>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
  401662:	79fb      	ldrb	r3, [r7, #7]
  401664:	3301      	adds	r3, #1
  401666:	b2db      	uxtb	r3, r3
  401668:	005b      	lsls	r3, r3, #1
  40166a:	b2da      	uxtb	r2, r3
  40166c:	4b0b      	ldr	r3, [pc, #44]	; (40169c <udc_req_std_dev_get_str_desc+0xa4>)
  40166e:	701a      	strb	r2, [r3, #0]
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
  401670:	4b0a      	ldr	r3, [pc, #40]	; (40169c <udc_req_std_dev_get_str_desc+0xa4>)
  401672:	781b      	ldrb	r3, [r3, #0]
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
		udd_set_setup_payload(
  401674:	4809      	ldr	r0, [pc, #36]	; (40169c <udc_req_std_dev_get_str_desc+0xa4>)
  401676:	4619      	mov	r1, r3
  401678:	4b05      	ldr	r3, [pc, #20]	; (401690 <udc_req_std_dev_get_str_desc+0x98>)
  40167a:	4798      	blx	r3
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
	}

	return true;
  40167c:	2301      	movs	r3, #1
}
  40167e:	4618      	mov	r0, r3
  401680:	3710      	adds	r7, #16
  401682:	46bd      	mov	sp, r7
  401684:	bd80      	pop	{r7, pc}
  401686:	bf00      	nop
  401688:	20008954 	.word	0x20008954
  40168c:	20000138 	.word	0x20000138
  401690:	00402319 	.word	0x00402319
  401694:	2000013c 	.word	0x2000013c
  401698:	20000144 	.word	0x20000144
  40169c:	20000150 	.word	0x20000150

004016a0 <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
  4016a0:	b580      	push	{r7, lr}
  4016a2:	b082      	sub	sp, #8
  4016a4:	af00      	add	r7, sp, #0
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  4016a6:	4b41      	ldr	r3, [pc, #260]	; (4017ac <udc_req_std_dev_get_descriptor+0x10c>)
  4016a8:	885b      	ldrh	r3, [r3, #2]
  4016aa:	71fb      	strb	r3, [r7, #7]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
  4016ac:	4b3f      	ldr	r3, [pc, #252]	; (4017ac <udc_req_std_dev_get_descriptor+0x10c>)
  4016ae:	885b      	ldrh	r3, [r3, #2]
  4016b0:	0a1b      	lsrs	r3, r3, #8
  4016b2:	b29b      	uxth	r3, r3
  4016b4:	b2db      	uxtb	r3, r3
  4016b6:	3b01      	subs	r3, #1
  4016b8:	2b0e      	cmp	r3, #14
  4016ba:	d866      	bhi.n	40178a <udc_req_std_dev_get_descriptor+0xea>
  4016bc:	a201      	add	r2, pc, #4	; (adr r2, 4016c4 <udc_req_std_dev_get_descriptor+0x24>)
  4016be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016c2:	bf00      	nop
  4016c4:	00401701 	.word	0x00401701
  4016c8:	00401715 	.word	0x00401715
  4016cc:	00401775 	.word	0x00401775
  4016d0:	0040178b 	.word	0x0040178b
  4016d4:	0040178b 	.word	0x0040178b
  4016d8:	0040178b 	.word	0x0040178b
  4016dc:	0040178b 	.word	0x0040178b
  4016e0:	0040178b 	.word	0x0040178b
  4016e4:	0040178b 	.word	0x0040178b
  4016e8:	0040178b 	.word	0x0040178b
  4016ec:	0040178b 	.word	0x0040178b
  4016f0:	0040178b 	.word	0x0040178b
  4016f4:	0040178b 	.word	0x0040178b
  4016f8:	0040178b 	.word	0x0040178b
  4016fc:	00401753 	.word	0x00401753
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
  401700:	4b2b      	ldr	r3, [pc, #172]	; (4017b0 <udc_req_std_dev_get_descriptor+0x110>)
  401702:	681a      	ldr	r2, [r3, #0]
				udc_config.confdev_lsfs->bLength);
  401704:	4b2a      	ldr	r3, [pc, #168]	; (4017b0 <udc_req_std_dev_get_descriptor+0x110>)
  401706:	681b      	ldr	r3, [r3, #0]
  401708:	781b      	ldrb	r3, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
  40170a:	4610      	mov	r0, r2
  40170c:	4619      	mov	r1, r3
  40170e:	4b29      	ldr	r3, [pc, #164]	; (4017b4 <udc_req_std_dev_get_descriptor+0x114>)
  401710:	4798      	blx	r3
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
  401712:	e03c      	b.n	40178e <udc_req_std_dev_get_descriptor+0xee>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
  401714:	4b26      	ldr	r3, [pc, #152]	; (4017b0 <udc_req_std_dev_get_descriptor+0x110>)
  401716:	681b      	ldr	r3, [r3, #0]
  401718:	7c5b      	ldrb	r3, [r3, #17]
  40171a:	79fa      	ldrb	r2, [r7, #7]
  40171c:	429a      	cmp	r2, r3
  40171e:	d301      	bcc.n	401724 <udc_req_std_dev_get_descriptor+0x84>
					bNumConfigurations) {
				return false;
  401720:	2300      	movs	r3, #0
  401722:	e03f      	b.n	4017a4 <udc_req_std_dev_get_descriptor+0x104>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
  401724:	4b22      	ldr	r3, [pc, #136]	; (4017b0 <udc_req_std_dev_get_descriptor+0x110>)
  401726:	685a      	ldr	r2, [r3, #4]
  401728:	79fb      	ldrb	r3, [r7, #7]
  40172a:	00db      	lsls	r3, r3, #3
  40172c:	4413      	add	r3, r2
  40172e:	681a      	ldr	r2, [r3, #0]
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
  401730:	4b1f      	ldr	r3, [pc, #124]	; (4017b0 <udc_req_std_dev_get_descriptor+0x110>)
  401732:	6859      	ldr	r1, [r3, #4]
  401734:	79fb      	ldrb	r3, [r7, #7]
  401736:	00db      	lsls	r3, r3, #3
  401738:	440b      	add	r3, r1
  40173a:	681b      	ldr	r3, [r3, #0]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
  40173c:	885b      	ldrh	r3, [r3, #2]
  40173e:	b29b      	uxth	r3, r3
  401740:	4610      	mov	r0, r2
  401742:	4619      	mov	r1, r3
  401744:	4b1b      	ldr	r3, [pc, #108]	; (4017b4 <udc_req_std_dev_get_descriptor+0x114>)
  401746:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
  401748:	4b18      	ldr	r3, [pc, #96]	; (4017ac <udc_req_std_dev_get_descriptor+0x10c>)
  40174a:	689b      	ldr	r3, [r3, #8]
  40174c:	2202      	movs	r2, #2
  40174e:	705a      	strb	r2, [r3, #1]
				USB_DT_CONFIGURATION;
		break;
  401750:	e01d      	b.n	40178e <udc_req_std_dev_get_descriptor+0xee>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
  401752:	4b17      	ldr	r3, [pc, #92]	; (4017b0 <udc_req_std_dev_get_descriptor+0x110>)
  401754:	689b      	ldr	r3, [r3, #8]
  401756:	2b00      	cmp	r3, #0
  401758:	d101      	bne.n	40175e <udc_req_std_dev_get_descriptor+0xbe>
			return false;
  40175a:	2300      	movs	r3, #0
  40175c:	e022      	b.n	4017a4 <udc_req_std_dev_get_descriptor+0x104>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  40175e:	4b14      	ldr	r3, [pc, #80]	; (4017b0 <udc_req_std_dev_get_descriptor+0x110>)
  401760:	689a      	ldr	r2, [r3, #8]
				udc_config.conf_bos->wTotalLength);
  401762:	4b13      	ldr	r3, [pc, #76]	; (4017b0 <udc_req_std_dev_get_descriptor+0x110>)
  401764:	689b      	ldr	r3, [r3, #8]
	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  401766:	885b      	ldrh	r3, [r3, #2]
  401768:	b29b      	uxth	r3, r3
  40176a:	4610      	mov	r0, r2
  40176c:	4619      	mov	r1, r3
  40176e:	4b11      	ldr	r3, [pc, #68]	; (4017b4 <udc_req_std_dev_get_descriptor+0x114>)
  401770:	4798      	blx	r3
				udc_config.conf_bos->wTotalLength);
		break;
  401772:	e00c      	b.n	40178e <udc_req_std_dev_get_descriptor+0xee>

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
  401774:	4b10      	ldr	r3, [pc, #64]	; (4017b8 <udc_req_std_dev_get_descriptor+0x118>)
  401776:	4798      	blx	r3
  401778:	4603      	mov	r3, r0
  40177a:	f083 0301 	eor.w	r3, r3, #1
  40177e:	b2db      	uxtb	r3, r3
  401780:	2b00      	cmp	r3, #0
  401782:	d001      	beq.n	401788 <udc_req_std_dev_get_descriptor+0xe8>
			return false;
  401784:	2300      	movs	r3, #0
  401786:	e00d      	b.n	4017a4 <udc_req_std_dev_get_descriptor+0x104>
		}
		break;
  401788:	e001      	b.n	40178e <udc_req_std_dev_get_descriptor+0xee>

	default:
		// Unknown descriptor requested
		return false;
  40178a:	2300      	movs	r3, #0
  40178c:	e00a      	b.n	4017a4 <udc_req_std_dev_get_descriptor+0x104>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
  40178e:	4b07      	ldr	r3, [pc, #28]	; (4017ac <udc_req_std_dev_get_descriptor+0x10c>)
  401790:	88da      	ldrh	r2, [r3, #6]
  401792:	4b06      	ldr	r3, [pc, #24]	; (4017ac <udc_req_std_dev_get_descriptor+0x10c>)
  401794:	899b      	ldrh	r3, [r3, #12]
  401796:	429a      	cmp	r2, r3
  401798:	d203      	bcs.n	4017a2 <udc_req_std_dev_get_descriptor+0x102>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
  40179a:	4b04      	ldr	r3, [pc, #16]	; (4017ac <udc_req_std_dev_get_descriptor+0x10c>)
  40179c:	88da      	ldrh	r2, [r3, #6]
  40179e:	4b03      	ldr	r3, [pc, #12]	; (4017ac <udc_req_std_dev_get_descriptor+0x10c>)
  4017a0:	819a      	strh	r2, [r3, #12]
	}
	return true;
  4017a2:	2301      	movs	r3, #1
}
  4017a4:	4618      	mov	r0, r3
  4017a6:	3708      	adds	r7, #8
  4017a8:	46bd      	mov	sp, r7
  4017aa:	bd80      	pop	{r7, pc}
  4017ac:	20008954 	.word	0x20008954
  4017b0:	2000034c 	.word	0x2000034c
  4017b4:	00402319 	.word	0x00402319
  4017b8:	004015f9 	.word	0x004015f9

004017bc <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
  4017bc:	b580      	push	{r7, lr}
  4017be:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength != 1) {
  4017c0:	4b06      	ldr	r3, [pc, #24]	; (4017dc <udc_req_std_dev_get_configuration+0x20>)
  4017c2:	88db      	ldrh	r3, [r3, #6]
  4017c4:	2b01      	cmp	r3, #1
  4017c6:	d001      	beq.n	4017cc <udc_req_std_dev_get_configuration+0x10>
		return false;
  4017c8:	2300      	movs	r3, #0
  4017ca:	e004      	b.n	4017d6 <udc_req_std_dev_get_configuration+0x1a>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
  4017cc:	4804      	ldr	r0, [pc, #16]	; (4017e0 <udc_req_std_dev_get_configuration+0x24>)
  4017ce:	2101      	movs	r1, #1
  4017d0:	4b04      	ldr	r3, [pc, #16]	; (4017e4 <udc_req_std_dev_get_configuration+0x28>)
  4017d2:	4798      	blx	r3
	return true;
  4017d4:	2301      	movs	r3, #1
}
  4017d6:	4618      	mov	r0, r3
  4017d8:	bd80      	pop	{r7, pc}
  4017da:	bf00      	nop
  4017dc:	20008954 	.word	0x20008954
  4017e0:	20000db0 	.word	0x20000db0
  4017e4:	00402319 	.word	0x00402319

004017e8 <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
  4017e8:	b580      	push	{r7, lr}
  4017ea:	b082      	sub	sp, #8
  4017ec:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
  4017ee:	4b27      	ldr	r3, [pc, #156]	; (40188c <udc_req_std_dev_set_configuration+0xa4>)
  4017f0:	88db      	ldrh	r3, [r3, #6]
  4017f2:	2b00      	cmp	r3, #0
  4017f4:	d001      	beq.n	4017fa <udc_req_std_dev_set_configuration+0x12>
		return false;
  4017f6:	2300      	movs	r3, #0
  4017f8:	e043      	b.n	401882 <udc_req_std_dev_set_configuration+0x9a>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
  4017fa:	4b25      	ldr	r3, [pc, #148]	; (401890 <udc_req_std_dev_set_configuration+0xa8>)
  4017fc:	4798      	blx	r3
  4017fe:	4603      	mov	r3, r0
  401800:	2b00      	cmp	r3, #0
  401802:	d101      	bne.n	401808 <udc_req_std_dev_set_configuration+0x20>
		return false;
  401804:	2300      	movs	r3, #0
  401806:	e03c      	b.n	401882 <udc_req_std_dev_set_configuration+0x9a>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  401808:	4b20      	ldr	r3, [pc, #128]	; (40188c <udc_req_std_dev_set_configuration+0xa4>)
  40180a:	885b      	ldrh	r3, [r3, #2]
  40180c:	b2da      	uxtb	r2, r3
				udc_config.confdev_lsfs->bNumConfigurations) {
  40180e:	4b21      	ldr	r3, [pc, #132]	; (401894 <udc_req_std_dev_set_configuration+0xac>)
  401810:	681b      	ldr	r3, [r3, #0]
  401812:	7c5b      	ldrb	r3, [r3, #17]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  401814:	429a      	cmp	r2, r3
  401816:	dd01      	ble.n	40181c <udc_req_std_dev_set_configuration+0x34>
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
  401818:	2300      	movs	r3, #0
  40181a:	e032      	b.n	401882 <udc_req_std_dev_set_configuration+0x9a>
		}
	}

	// Reset current configuration
	udc_reset();
  40181c:	4b1e      	ldr	r3, [pc, #120]	; (401898 <udc_req_std_dev_set_configuration+0xb0>)
  40181e:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
  401820:	4b1a      	ldr	r3, [pc, #104]	; (40188c <udc_req_std_dev_set_configuration+0xa4>)
  401822:	885b      	ldrh	r3, [r3, #2]
  401824:	b2da      	uxtb	r2, r3
  401826:	4b1d      	ldr	r3, [pc, #116]	; (40189c <udc_req_std_dev_set_configuration+0xb4>)
  401828:	701a      	strb	r2, [r3, #0]
	if (udc_num_configuration == 0) {
  40182a:	4b1c      	ldr	r3, [pc, #112]	; (40189c <udc_req_std_dev_set_configuration+0xb4>)
  40182c:	781b      	ldrb	r3, [r3, #0]
  40182e:	2b00      	cmp	r3, #0
  401830:	d101      	bne.n	401836 <udc_req_std_dev_set_configuration+0x4e>
		return true; // Default empty configuration requested
  401832:	2301      	movs	r3, #1
  401834:	e025      	b.n	401882 <udc_req_std_dev_set_configuration+0x9a>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
  401836:	4b17      	ldr	r3, [pc, #92]	; (401894 <udc_req_std_dev_set_configuration+0xac>)
  401838:	685a      	ldr	r2, [r3, #4]
  40183a:	4b18      	ldr	r3, [pc, #96]	; (40189c <udc_req_std_dev_set_configuration+0xb4>)
  40183c:	781b      	ldrb	r3, [r3, #0]
  40183e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
  401842:	3b01      	subs	r3, #1
  401844:	00db      	lsls	r3, r3, #3
  401846:	441a      	add	r2, r3
  401848:	4b15      	ldr	r3, [pc, #84]	; (4018a0 <udc_req_std_dev_set_configuration+0xb8>)
  40184a:	601a      	str	r2, [r3, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  40184c:	2300      	movs	r3, #0
  40184e:	71fb      	strb	r3, [r7, #7]
  401850:	e00f      	b.n	401872 <udc_req_std_dev_set_configuration+0x8a>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
  401852:	79fb      	ldrb	r3, [r7, #7]
  401854:	4618      	mov	r0, r3
  401856:	2100      	movs	r1, #0
  401858:	4b12      	ldr	r3, [pc, #72]	; (4018a4 <udc_req_std_dev_set_configuration+0xbc>)
  40185a:	4798      	blx	r3
  40185c:	4603      	mov	r3, r0
  40185e:	f083 0301 	eor.w	r3, r3, #1
  401862:	b2db      	uxtb	r3, r3
  401864:	2b00      	cmp	r3, #0
  401866:	d001      	beq.n	40186c <udc_req_std_dev_set_configuration+0x84>
			return false;
  401868:	2300      	movs	r3, #0
  40186a:	e00a      	b.n	401882 <udc_req_std_dev_set_configuration+0x9a>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
  40186c:	79fb      	ldrb	r3, [r7, #7]
  40186e:	3301      	adds	r3, #1
  401870:	71fb      	strb	r3, [r7, #7]
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  401872:	4b0b      	ldr	r3, [pc, #44]	; (4018a0 <udc_req_std_dev_set_configuration+0xb8>)
  401874:	681b      	ldr	r3, [r3, #0]
  401876:	681b      	ldr	r3, [r3, #0]
  401878:	791b      	ldrb	r3, [r3, #4]
  40187a:	79fa      	ldrb	r2, [r7, #7]
  40187c:	429a      	cmp	r2, r3
  40187e:	d3e8      	bcc.n	401852 <udc_req_std_dev_set_configuration+0x6a>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
  401880:	2301      	movs	r3, #1
}
  401882:	4618      	mov	r0, r3
  401884:	3708      	adds	r7, #8
  401886:	46bd      	mov	sp, r7
  401888:	bd80      	pop	{r7, pc}
  40188a:	bf00      	nop
  40188c:	20008954 	.word	0x20008954
  401890:	004022b9 	.word	0x004022b9
  401894:	2000034c 	.word	0x2000034c
  401898:	0040139d 	.word	0x0040139d
  40189c:	20000db0 	.word	0x20000db0
  4018a0:	20000db4 	.word	0x20000db4
  4018a4:	004012ed 	.word	0x004012ed

004018a8 <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
  4018a8:	b580      	push	{r7, lr}
  4018aa:	b082      	sub	sp, #8
  4018ac:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
  4018ae:	4b1e      	ldr	r3, [pc, #120]	; (401928 <udc_req_std_iface_get_setting+0x80>)
  4018b0:	88db      	ldrh	r3, [r3, #6]
  4018b2:	2b01      	cmp	r3, #1
  4018b4:	d001      	beq.n	4018ba <udc_req_std_iface_get_setting+0x12>
		return false; // Error in request
  4018b6:	2300      	movs	r3, #0
  4018b8:	e032      	b.n	401920 <udc_req_std_iface_get_setting+0x78>
	}
	if (!udc_num_configuration) {
  4018ba:	4b1c      	ldr	r3, [pc, #112]	; (40192c <udc_req_std_iface_get_setting+0x84>)
  4018bc:	781b      	ldrb	r3, [r3, #0]
  4018be:	2b00      	cmp	r3, #0
  4018c0:	d101      	bne.n	4018c6 <udc_req_std_iface_get_setting+0x1e>
		return false; // The device is not is configured state yet
  4018c2:	2300      	movs	r3, #0
  4018c4:	e02c      	b.n	401920 <udc_req_std_iface_get_setting+0x78>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  4018c6:	4b18      	ldr	r3, [pc, #96]	; (401928 <udc_req_std_iface_get_setting+0x80>)
  4018c8:	889b      	ldrh	r3, [r3, #4]
  4018ca:	71fb      	strb	r3, [r7, #7]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  4018cc:	4b18      	ldr	r3, [pc, #96]	; (401930 <udc_req_std_iface_get_setting+0x88>)
  4018ce:	681b      	ldr	r3, [r3, #0]
  4018d0:	681b      	ldr	r3, [r3, #0]
  4018d2:	791b      	ldrb	r3, [r3, #4]
  4018d4:	79fa      	ldrb	r2, [r7, #7]
  4018d6:	429a      	cmp	r2, r3
  4018d8:	d301      	bcc.n	4018de <udc_req_std_iface_get_setting+0x36>
		return false;
  4018da:	2300      	movs	r3, #0
  4018dc:	e020      	b.n	401920 <udc_req_std_iface_get_setting+0x78>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  4018de:	79fb      	ldrb	r3, [r7, #7]
  4018e0:	4618      	mov	r0, r3
  4018e2:	2100      	movs	r1, #0
  4018e4:	4b13      	ldr	r3, [pc, #76]	; (401934 <udc_req_std_iface_get_setting+0x8c>)
  4018e6:	4798      	blx	r3
  4018e8:	4603      	mov	r3, r0
  4018ea:	f083 0301 	eor.w	r3, r3, #1
  4018ee:	b2db      	uxtb	r3, r3
  4018f0:	2b00      	cmp	r3, #0
  4018f2:	d001      	beq.n	4018f8 <udc_req_std_iface_get_setting+0x50>
		return false;
  4018f4:	2300      	movs	r3, #0
  4018f6:	e013      	b.n	401920 <udc_req_std_iface_get_setting+0x78>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  4018f8:	4b0d      	ldr	r3, [pc, #52]	; (401930 <udc_req_std_iface_get_setting+0x88>)
  4018fa:	681b      	ldr	r3, [r3, #0]
  4018fc:	685a      	ldr	r2, [r3, #4]
  4018fe:	79fb      	ldrb	r3, [r7, #7]
  401900:	009b      	lsls	r3, r3, #2
  401902:	4413      	add	r3, r2
  401904:	681b      	ldr	r3, [r3, #0]
  401906:	603b      	str	r3, [r7, #0]
	udc_iface_setting = udi_api->getsetting();
  401908:	683b      	ldr	r3, [r7, #0]
  40190a:	68db      	ldr	r3, [r3, #12]
  40190c:	4798      	blx	r3
  40190e:	4603      	mov	r3, r0
  401910:	461a      	mov	r2, r3
  401912:	4b09      	ldr	r3, [pc, #36]	; (401938 <udc_req_std_iface_get_setting+0x90>)
  401914:	701a      	strb	r2, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
  401916:	4808      	ldr	r0, [pc, #32]	; (401938 <udc_req_std_iface_get_setting+0x90>)
  401918:	2101      	movs	r1, #1
  40191a:	4b08      	ldr	r3, [pc, #32]	; (40193c <udc_req_std_iface_get_setting+0x94>)
  40191c:	4798      	blx	r3
	return true;
  40191e:	2301      	movs	r3, #1
}
  401920:	4618      	mov	r0, r3
  401922:	3708      	adds	r7, #8
  401924:	46bd      	mov	sp, r7
  401926:	bd80      	pop	{r7, pc}
  401928:	20008954 	.word	0x20008954
  40192c:	20000db0 	.word	0x20000db0
  401930:	20000db4 	.word	0x20000db4
  401934:	004011b5 	.word	0x004011b5
  401938:	20000dac 	.word	0x20000dac
  40193c:	00402319 	.word	0x00402319

00401940 <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
  401940:	b580      	push	{r7, lr}
  401942:	b082      	sub	sp, #8
  401944:	af00      	add	r7, sp, #0
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
  401946:	4b14      	ldr	r3, [pc, #80]	; (401998 <udc_req_std_iface_set_setting+0x58>)
  401948:	88db      	ldrh	r3, [r3, #6]
  40194a:	2b00      	cmp	r3, #0
  40194c:	d001      	beq.n	401952 <udc_req_std_iface_set_setting+0x12>
		return false; // Error in request
  40194e:	2300      	movs	r3, #0
  401950:	e01e      	b.n	401990 <udc_req_std_iface_set_setting+0x50>
	}
	if (!udc_num_configuration) {
  401952:	4b12      	ldr	r3, [pc, #72]	; (40199c <udc_req_std_iface_set_setting+0x5c>)
  401954:	781b      	ldrb	r3, [r3, #0]
  401956:	2b00      	cmp	r3, #0
  401958:	d101      	bne.n	40195e <udc_req_std_iface_set_setting+0x1e>
		return false; // The device is not is configured state yet
  40195a:	2300      	movs	r3, #0
  40195c:	e018      	b.n	401990 <udc_req_std_iface_set_setting+0x50>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  40195e:	4b0e      	ldr	r3, [pc, #56]	; (401998 <udc_req_std_iface_set_setting+0x58>)
  401960:	889b      	ldrh	r3, [r3, #4]
  401962:	71fb      	strb	r3, [r7, #7]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
  401964:	4b0c      	ldr	r3, [pc, #48]	; (401998 <udc_req_std_iface_set_setting+0x58>)
  401966:	885b      	ldrh	r3, [r3, #2]
  401968:	71bb      	strb	r3, [r7, #6]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
  40196a:	79fb      	ldrb	r3, [r7, #7]
  40196c:	4618      	mov	r0, r3
  40196e:	4b0c      	ldr	r3, [pc, #48]	; (4019a0 <udc_req_std_iface_set_setting+0x60>)
  401970:	4798      	blx	r3
  401972:	4603      	mov	r3, r0
  401974:	f083 0301 	eor.w	r3, r3, #1
  401978:	b2db      	uxtb	r3, r3
  40197a:	2b00      	cmp	r3, #0
  40197c:	d001      	beq.n	401982 <udc_req_std_iface_set_setting+0x42>
		return false;
  40197e:	2300      	movs	r3, #0
  401980:	e006      	b.n	401990 <udc_req_std_iface_set_setting+0x50>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
  401982:	79fa      	ldrb	r2, [r7, #7]
  401984:	79bb      	ldrb	r3, [r7, #6]
  401986:	4610      	mov	r0, r2
  401988:	4619      	mov	r1, r3
  40198a:	4b06      	ldr	r3, [pc, #24]	; (4019a4 <udc_req_std_iface_set_setting+0x64>)
  40198c:	4798      	blx	r3
  40198e:	4603      	mov	r3, r0
}
  401990:	4618      	mov	r0, r3
  401992:	3708      	adds	r7, #8
  401994:	46bd      	mov	sp, r7
  401996:	bd80      	pop	{r7, pc}
  401998:	20008954 	.word	0x20008954
  40199c:	20000db0 	.word	0x20000db0
  4019a0:	0040124d 	.word	0x0040124d
  4019a4:	004012ed 	.word	0x004012ed

004019a8 <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
  4019a8:	b580      	push	{r7, lr}
  4019aa:	af00      	add	r7, sp, #0
	if (Udd_setup_is_in()) {
  4019ac:	4b4e      	ldr	r3, [pc, #312]	; (401ae8 <udc_reqstd+0x140>)
  4019ae:	781b      	ldrb	r3, [r3, #0]
  4019b0:	b2db      	uxtb	r3, r3
  4019b2:	b25b      	sxtb	r3, r3
  4019b4:	2b00      	cmp	r3, #0
  4019b6:	da3f      	bge.n	401a38 <udc_reqstd+0x90>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
  4019b8:	4b4b      	ldr	r3, [pc, #300]	; (401ae8 <udc_reqstd+0x140>)
  4019ba:	88db      	ldrh	r3, [r3, #6]
  4019bc:	2b00      	cmp	r3, #0
  4019be:	d101      	bne.n	4019c4 <udc_reqstd+0x1c>
			return false; // Error for USB host
  4019c0:	2300      	movs	r3, #0
  4019c2:	e08f      	b.n	401ae4 <udc_reqstd+0x13c>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  4019c4:	4b48      	ldr	r3, [pc, #288]	; (401ae8 <udc_reqstd+0x140>)
  4019c6:	781b      	ldrb	r3, [r3, #0]
  4019c8:	f003 031f 	and.w	r3, r3, #31
  4019cc:	2b00      	cmp	r3, #0
  4019ce:	d114      	bne.n	4019fa <udc_reqstd+0x52>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
  4019d0:	4b45      	ldr	r3, [pc, #276]	; (401ae8 <udc_reqstd+0x140>)
  4019d2:	785b      	ldrb	r3, [r3, #1]
  4019d4:	2b06      	cmp	r3, #6
  4019d6:	d008      	beq.n	4019ea <udc_reqstd+0x42>
  4019d8:	2b08      	cmp	r3, #8
  4019da:	d00a      	beq.n	4019f2 <udc_reqstd+0x4a>
  4019dc:	2b00      	cmp	r3, #0
  4019de:	d000      	beq.n	4019e2 <udc_reqstd+0x3a>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			default:
				break;
  4019e0:	e00b      	b.n	4019fa <udc_reqstd+0x52>

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_dev_get_status();
  4019e2:	4b42      	ldr	r3, [pc, #264]	; (401aec <udc_reqstd+0x144>)
  4019e4:	4798      	blx	r3
  4019e6:	4603      	mov	r3, r0
  4019e8:	e07c      	b.n	401ae4 <udc_reqstd+0x13c>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
  4019ea:	4b41      	ldr	r3, [pc, #260]	; (401af0 <udc_reqstd+0x148>)
  4019ec:	4798      	blx	r3
  4019ee:	4603      	mov	r3, r0
  4019f0:	e078      	b.n	401ae4 <udc_reqstd+0x13c>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
  4019f2:	4b40      	ldr	r3, [pc, #256]	; (401af4 <udc_reqstd+0x14c>)
  4019f4:	4798      	blx	r3
  4019f6:	4603      	mov	r3, r0
  4019f8:	e074      	b.n	401ae4 <udc_reqstd+0x13c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  4019fa:	4b3b      	ldr	r3, [pc, #236]	; (401ae8 <udc_reqstd+0x140>)
  4019fc:	781b      	ldrb	r3, [r3, #0]
  4019fe:	f003 031f 	and.w	r3, r3, #31
  401a02:	2b01      	cmp	r3, #1
  401a04:	d108      	bne.n	401a18 <udc_reqstd+0x70>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
  401a06:	4b38      	ldr	r3, [pc, #224]	; (401ae8 <udc_reqstd+0x140>)
  401a08:	785b      	ldrb	r3, [r3, #1]
  401a0a:	2b0a      	cmp	r3, #10
  401a0c:	d000      	beq.n	401a10 <udc_reqstd+0x68>
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
  401a0e:	e003      	b.n	401a18 <udc_reqstd+0x70>

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
  401a10:	4b39      	ldr	r3, [pc, #228]	; (401af8 <udc_reqstd+0x150>)
  401a12:	4798      	blx	r3
  401a14:	4603      	mov	r3, r0
  401a16:	e065      	b.n	401ae4 <udc_reqstd+0x13c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  401a18:	4b33      	ldr	r3, [pc, #204]	; (401ae8 <udc_reqstd+0x140>)
  401a1a:	781b      	ldrb	r3, [r3, #0]
  401a1c:	f003 031f 	and.w	r3, r3, #31
  401a20:	2b02      	cmp	r3, #2
  401a22:	d15e      	bne.n	401ae2 <udc_reqstd+0x13a>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
  401a24:	4b30      	ldr	r3, [pc, #192]	; (401ae8 <udc_reqstd+0x140>)
  401a26:	785b      	ldrb	r3, [r3, #1]
  401a28:	2b00      	cmp	r3, #0
  401a2a:	d001      	beq.n	401a30 <udc_reqstd+0x88>
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
  401a2c:	bf00      	nop
  401a2e:	e058      	b.n	401ae2 <udc_reqstd+0x13a>
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
  401a30:	4b32      	ldr	r3, [pc, #200]	; (401afc <udc_reqstd+0x154>)
  401a32:	4798      	blx	r3
  401a34:	4603      	mov	r3, r0
  401a36:	e055      	b.n	401ae4 <udc_reqstd+0x13c>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  401a38:	4b2b      	ldr	r3, [pc, #172]	; (401ae8 <udc_reqstd+0x140>)
  401a3a:	781b      	ldrb	r3, [r3, #0]
  401a3c:	f003 031f 	and.w	r3, r3, #31
  401a40:	2b00      	cmp	r3, #0
  401a42:	d12a      	bne.n	401a9a <udc_reqstd+0xf2>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
  401a44:	4b28      	ldr	r3, [pc, #160]	; (401ae8 <udc_reqstd+0x140>)
  401a46:	785b      	ldrb	r3, [r3, #1]
  401a48:	3b01      	subs	r3, #1
  401a4a:	2b08      	cmp	r3, #8
  401a4c:	d824      	bhi.n	401a98 <udc_reqstd+0xf0>
  401a4e:	a201      	add	r2, pc, #4	; (adr r2, 401a54 <udc_reqstd+0xac>)
  401a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a54:	00401a81 	.word	0x00401a81
  401a58:	00401a99 	.word	0x00401a99
  401a5c:	00401a89 	.word	0x00401a89
  401a60:	00401a99 	.word	0x00401a99
  401a64:	00401a79 	.word	0x00401a79
  401a68:	00401a99 	.word	0x00401a99
  401a6c:	00401a99 	.word	0x00401a99
  401a70:	00401a99 	.word	0x00401a99
  401a74:	00401a91 	.word	0x00401a91
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
  401a78:	4b21      	ldr	r3, [pc, #132]	; (401b00 <udc_reqstd+0x158>)
  401a7a:	4798      	blx	r3
  401a7c:	4603      	mov	r3, r0
  401a7e:	e031      	b.n	401ae4 <udc_reqstd+0x13c>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
  401a80:	4b20      	ldr	r3, [pc, #128]	; (401b04 <udc_reqstd+0x15c>)
  401a82:	4798      	blx	r3
  401a84:	4603      	mov	r3, r0
  401a86:	e02d      	b.n	401ae4 <udc_reqstd+0x13c>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
  401a88:	4b1f      	ldr	r3, [pc, #124]	; (401b08 <udc_reqstd+0x160>)
  401a8a:	4798      	blx	r3
  401a8c:	4603      	mov	r3, r0
  401a8e:	e029      	b.n	401ae4 <udc_reqstd+0x13c>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
  401a90:	4b1e      	ldr	r3, [pc, #120]	; (401b0c <udc_reqstd+0x164>)
  401a92:	4798      	blx	r3
  401a94:	4603      	mov	r3, r0
  401a96:	e025      	b.n	401ae4 <udc_reqstd+0x13c>
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
  401a98:	bf00      	nop
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  401a9a:	4b13      	ldr	r3, [pc, #76]	; (401ae8 <udc_reqstd+0x140>)
  401a9c:	781b      	ldrb	r3, [r3, #0]
  401a9e:	f003 031f 	and.w	r3, r3, #31
  401aa2:	2b01      	cmp	r3, #1
  401aa4:	d108      	bne.n	401ab8 <udc_reqstd+0x110>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
  401aa6:	4b10      	ldr	r3, [pc, #64]	; (401ae8 <udc_reqstd+0x140>)
  401aa8:	785b      	ldrb	r3, [r3, #1]
  401aaa:	2b0b      	cmp	r3, #11
  401aac:	d000      	beq.n	401ab0 <udc_reqstd+0x108>
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
  401aae:	e003      	b.n	401ab8 <udc_reqstd+0x110>

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
  401ab0:	4b17      	ldr	r3, [pc, #92]	; (401b10 <udc_reqstd+0x168>)
  401ab2:	4798      	blx	r3
  401ab4:	4603      	mov	r3, r0
  401ab6:	e015      	b.n	401ae4 <udc_reqstd+0x13c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  401ab8:	4b0b      	ldr	r3, [pc, #44]	; (401ae8 <udc_reqstd+0x140>)
  401aba:	781b      	ldrb	r3, [r3, #0]
  401abc:	f003 031f 	and.w	r3, r3, #31
  401ac0:	2b02      	cmp	r3, #2
  401ac2:	d10e      	bne.n	401ae2 <udc_reqstd+0x13a>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
  401ac4:	4b08      	ldr	r3, [pc, #32]	; (401ae8 <udc_reqstd+0x140>)
  401ac6:	785b      	ldrb	r3, [r3, #1]
  401ac8:	2b01      	cmp	r3, #1
  401aca:	d002      	beq.n	401ad2 <udc_reqstd+0x12a>
  401acc:	2b03      	cmp	r3, #3
  401ace:	d004      	beq.n	401ada <udc_reqstd+0x132>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
  401ad0:	e007      	b.n	401ae2 <udc_reqstd+0x13a>
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
  401ad2:	4b10      	ldr	r3, [pc, #64]	; (401b14 <udc_reqstd+0x16c>)
  401ad4:	4798      	blx	r3
  401ad6:	4603      	mov	r3, r0
  401ad8:	e004      	b.n	401ae4 <udc_reqstd+0x13c>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
  401ada:	4b0f      	ldr	r3, [pc, #60]	; (401b18 <udc_reqstd+0x170>)
  401adc:	4798      	blx	r3
  401ade:	4603      	mov	r3, r0
  401ae0:	e000      	b.n	401ae4 <udc_reqstd+0x13c>
				break;
			}
		}
#endif
	}
	return false;
  401ae2:	2300      	movs	r3, #0
}
  401ae4:	4618      	mov	r0, r3
  401ae6:	bd80      	pop	{r7, pc}
  401ae8:	20008954 	.word	0x20008954
  401aec:	0040144d 	.word	0x0040144d
  401af0:	004016a1 	.word	0x004016a1
  401af4:	004017bd 	.word	0x004017bd
  401af8:	004018a9 	.word	0x004018a9
  401afc:	00401479 	.word	0x00401479
  401b00:	004015cd 	.word	0x004015cd
  401b04:	004014bd 	.word	0x004014bd
  401b08:	00401535 	.word	0x00401535
  401b0c:	004017e9 	.word	0x004017e9
  401b10:	00401941 	.word	0x00401941
  401b14:	004014fd 	.word	0x004014fd
  401b18:	00401565 	.word	0x00401565

00401b1c <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
  401b1c:	b580      	push	{r7, lr}
  401b1e:	b082      	sub	sp, #8
  401b20:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
  401b22:	4b20      	ldr	r3, [pc, #128]	; (401ba4 <udc_req_iface+0x88>)
  401b24:	781b      	ldrb	r3, [r3, #0]
  401b26:	2b00      	cmp	r3, #0
  401b28:	d101      	bne.n	401b2e <udc_req_iface+0x12>
		return false; // The device is not is configured state yet
  401b2a:	2300      	movs	r3, #0
  401b2c:	e035      	b.n	401b9a <udc_req_iface+0x7e>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  401b2e:	4b1e      	ldr	r3, [pc, #120]	; (401ba8 <udc_req_iface+0x8c>)
  401b30:	889b      	ldrh	r3, [r3, #4]
  401b32:	71fb      	strb	r3, [r7, #7]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  401b34:	4b1d      	ldr	r3, [pc, #116]	; (401bac <udc_req_iface+0x90>)
  401b36:	681b      	ldr	r3, [r3, #0]
  401b38:	681b      	ldr	r3, [r3, #0]
  401b3a:	791b      	ldrb	r3, [r3, #4]
  401b3c:	79fa      	ldrb	r2, [r7, #7]
  401b3e:	429a      	cmp	r2, r3
  401b40:	d301      	bcc.n	401b46 <udc_req_iface+0x2a>
		return false;
  401b42:	2300      	movs	r3, #0
  401b44:	e029      	b.n	401b9a <udc_req_iface+0x7e>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
  401b46:	79fb      	ldrb	r3, [r7, #7]
  401b48:	4618      	mov	r0, r3
  401b4a:	2100      	movs	r1, #0
  401b4c:	4b18      	ldr	r3, [pc, #96]	; (401bb0 <udc_req_iface+0x94>)
  401b4e:	4798      	blx	r3
  401b50:	4603      	mov	r3, r0
  401b52:	f083 0301 	eor.w	r3, r3, #1
  401b56:	b2db      	uxtb	r3, r3
  401b58:	2b00      	cmp	r3, #0
  401b5a:	d001      	beq.n	401b60 <udc_req_iface+0x44>
		return false;
  401b5c:	2300      	movs	r3, #0
  401b5e:	e01c      	b.n	401b9a <udc_req_iface+0x7e>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  401b60:	4b12      	ldr	r3, [pc, #72]	; (401bac <udc_req_iface+0x90>)
  401b62:	681b      	ldr	r3, [r3, #0]
  401b64:	685a      	ldr	r2, [r3, #4]
  401b66:	79fb      	ldrb	r3, [r7, #7]
  401b68:	009b      	lsls	r3, r3, #2
  401b6a:	4413      	add	r3, r2
  401b6c:	681b      	ldr	r3, [r3, #0]
  401b6e:	603b      	str	r3, [r7, #0]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  401b70:	683b      	ldr	r3, [r7, #0]
  401b72:	68db      	ldr	r3, [r3, #12]
  401b74:	4798      	blx	r3
  401b76:	4603      	mov	r3, r0
  401b78:	79fa      	ldrb	r2, [r7, #7]
  401b7a:	4610      	mov	r0, r2
  401b7c:	4619      	mov	r1, r3
  401b7e:	4b0c      	ldr	r3, [pc, #48]	; (401bb0 <udc_req_iface+0x94>)
  401b80:	4798      	blx	r3
  401b82:	4603      	mov	r3, r0
  401b84:	f083 0301 	eor.w	r3, r3, #1
  401b88:	b2db      	uxtb	r3, r3
  401b8a:	2b00      	cmp	r3, #0
  401b8c:	d001      	beq.n	401b92 <udc_req_iface+0x76>
		return false;
  401b8e:	2300      	movs	r3, #0
  401b90:	e003      	b.n	401b9a <udc_req_iface+0x7e>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
  401b92:	683b      	ldr	r3, [r7, #0]
  401b94:	689b      	ldr	r3, [r3, #8]
  401b96:	4798      	blx	r3
  401b98:	4603      	mov	r3, r0
}
  401b9a:	4618      	mov	r0, r3
  401b9c:	3708      	adds	r7, #8
  401b9e:	46bd      	mov	sp, r7
  401ba0:	bd80      	pop	{r7, pc}
  401ba2:	bf00      	nop
  401ba4:	20000db0 	.word	0x20000db0
  401ba8:	20008954 	.word	0x20008954
  401bac:	20000db4 	.word	0x20000db4
  401bb0:	004011b5 	.word	0x004011b5

00401bb4 <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
  401bb4:	b580      	push	{r7, lr}
  401bb6:	b082      	sub	sp, #8
  401bb8:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
  401bba:	4b1e      	ldr	r3, [pc, #120]	; (401c34 <udc_req_ep+0x80>)
  401bbc:	781b      	ldrb	r3, [r3, #0]
  401bbe:	2b00      	cmp	r3, #0
  401bc0:	d101      	bne.n	401bc6 <udc_req_ep+0x12>
		return false; // The device is not is configured state yet
  401bc2:	2300      	movs	r3, #0
  401bc4:	e031      	b.n	401c2a <udc_req_ep+0x76>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  401bc6:	4b1c      	ldr	r3, [pc, #112]	; (401c38 <udc_req_ep+0x84>)
  401bc8:	889b      	ldrh	r3, [r3, #4]
  401bca:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  401bcc:	2300      	movs	r3, #0
  401bce:	71fb      	strb	r3, [r7, #7]
  401bd0:	e023      	b.n	401c1a <udc_req_ep+0x66>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
  401bd2:	4b1a      	ldr	r3, [pc, #104]	; (401c3c <udc_req_ep+0x88>)
  401bd4:	681b      	ldr	r3, [r3, #0]
  401bd6:	685a      	ldr	r2, [r3, #4]
  401bd8:	79fb      	ldrb	r3, [r7, #7]
  401bda:	009b      	lsls	r3, r3, #2
  401bdc:	4413      	add	r3, r2
  401bde:	681b      	ldr	r3, [r3, #0]
  401be0:	603b      	str	r3, [r7, #0]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  401be2:	683b      	ldr	r3, [r7, #0]
  401be4:	68db      	ldr	r3, [r3, #12]
  401be6:	4798      	blx	r3
  401be8:	4603      	mov	r3, r0
  401bea:	79fa      	ldrb	r2, [r7, #7]
  401bec:	4610      	mov	r0, r2
  401bee:	4619      	mov	r1, r3
  401bf0:	4b13      	ldr	r3, [pc, #76]	; (401c40 <udc_req_ep+0x8c>)
  401bf2:	4798      	blx	r3
  401bf4:	4603      	mov	r3, r0
  401bf6:	f083 0301 	eor.w	r3, r3, #1
  401bfa:	b2db      	uxtb	r3, r3
  401bfc:	2b00      	cmp	r3, #0
  401bfe:	d001      	beq.n	401c04 <udc_req_ep+0x50>
			return false;
  401c00:	2300      	movs	r3, #0
  401c02:	e012      	b.n	401c2a <udc_req_ep+0x76>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
  401c04:	683b      	ldr	r3, [r7, #0]
  401c06:	689b      	ldr	r3, [r3, #8]
  401c08:	4798      	blx	r3
  401c0a:	4603      	mov	r3, r0
  401c0c:	2b00      	cmp	r3, #0
  401c0e:	d001      	beq.n	401c14 <udc_req_ep+0x60>
			return true;
  401c10:	2301      	movs	r3, #1
  401c12:	e00a      	b.n	401c2a <udc_req_ep+0x76>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
  401c14:	79fb      	ldrb	r3, [r7, #7]
  401c16:	3301      	adds	r3, #1
  401c18:	71fb      	strb	r3, [r7, #7]
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  401c1a:	4b08      	ldr	r3, [pc, #32]	; (401c3c <udc_req_ep+0x88>)
  401c1c:	681b      	ldr	r3, [r3, #0]
  401c1e:	681b      	ldr	r3, [r3, #0]
  401c20:	791b      	ldrb	r3, [r3, #4]
  401c22:	79fa      	ldrb	r2, [r7, #7]
  401c24:	429a      	cmp	r2, r3
  401c26:	d3d4      	bcc.n	401bd2 <udc_req_ep+0x1e>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
  401c28:	2300      	movs	r3, #0
}
  401c2a:	4618      	mov	r0, r3
  401c2c:	3708      	adds	r7, #8
  401c2e:	46bd      	mov	sp, r7
  401c30:	bd80      	pop	{r7, pc}
  401c32:	bf00      	nop
  401c34:	20000db0 	.word	0x20000db0
  401c38:	20008954 	.word	0x20008954
  401c3c:	20000db4 	.word	0x20000db4
  401c40:	004011b5 	.word	0x004011b5

00401c44 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
  401c44:	b580      	push	{r7, lr}
  401c46:	af00      	add	r7, sp, #0
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
  401c48:	4b1f      	ldr	r3, [pc, #124]	; (401cc8 <udc_process_setup+0x84>)
  401c4a:	2200      	movs	r2, #0
  401c4c:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
  401c4e:	4b1e      	ldr	r3, [pc, #120]	; (401cc8 <udc_process_setup+0x84>)
  401c50:	2200      	movs	r2, #0
  401c52:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  401c54:	4b1c      	ldr	r3, [pc, #112]	; (401cc8 <udc_process_setup+0x84>)
  401c56:	2200      	movs	r2, #0
  401c58:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
  401c5a:	4b1b      	ldr	r3, [pc, #108]	; (401cc8 <udc_process_setup+0x84>)
  401c5c:	781b      	ldrb	r3, [r3, #0]
  401c5e:	b2db      	uxtb	r3, r3
  401c60:	b25b      	sxtb	r3, r3
  401c62:	2b00      	cmp	r3, #0
  401c64:	da05      	bge.n	401c72 <udc_process_setup+0x2e>
		if (udd_g_ctrlreq.req.wLength == 0) {
  401c66:	4b18      	ldr	r3, [pc, #96]	; (401cc8 <udc_process_setup+0x84>)
  401c68:	88db      	ldrh	r3, [r3, #6]
  401c6a:	2b00      	cmp	r3, #0
  401c6c:	d101      	bne.n	401c72 <udc_process_setup+0x2e>
			return false; // Error from USB host
  401c6e:	2300      	movs	r3, #0
  401c70:	e027      	b.n	401cc2 <udc_process_setup+0x7e>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  401c72:	4b15      	ldr	r3, [pc, #84]	; (401cc8 <udc_process_setup+0x84>)
  401c74:	781b      	ldrb	r3, [r3, #0]
  401c76:	f003 0360 	and.w	r3, r3, #96	; 0x60
  401c7a:	2b00      	cmp	r3, #0
  401c7c:	d106      	bne.n	401c8c <udc_process_setup+0x48>
		if (udc_reqstd()) {
  401c7e:	4b13      	ldr	r3, [pc, #76]	; (401ccc <udc_process_setup+0x88>)
  401c80:	4798      	blx	r3
  401c82:	4603      	mov	r3, r0
  401c84:	2b00      	cmp	r3, #0
  401c86:	d001      	beq.n	401c8c <udc_process_setup+0x48>
			return true;
  401c88:	2301      	movs	r3, #1
  401c8a:	e01a      	b.n	401cc2 <udc_process_setup+0x7e>
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
  401c8c:	4b0e      	ldr	r3, [pc, #56]	; (401cc8 <udc_process_setup+0x84>)
  401c8e:	781b      	ldrb	r3, [r3, #0]
  401c90:	f003 031f 	and.w	r3, r3, #31
  401c94:	2b01      	cmp	r3, #1
  401c96:	d106      	bne.n	401ca6 <udc_process_setup+0x62>
		if (udc_req_iface()) {
  401c98:	4b0d      	ldr	r3, [pc, #52]	; (401cd0 <udc_process_setup+0x8c>)
  401c9a:	4798      	blx	r3
  401c9c:	4603      	mov	r3, r0
  401c9e:	2b00      	cmp	r3, #0
  401ca0:	d001      	beq.n	401ca6 <udc_process_setup+0x62>
			return true;
  401ca2:	2301      	movs	r3, #1
  401ca4:	e00d      	b.n	401cc2 <udc_process_setup+0x7e>
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
  401ca6:	4b08      	ldr	r3, [pc, #32]	; (401cc8 <udc_process_setup+0x84>)
  401ca8:	781b      	ldrb	r3, [r3, #0]
  401caa:	f003 031f 	and.w	r3, r3, #31
  401cae:	2b02      	cmp	r3, #2
  401cb0:	d106      	bne.n	401cc0 <udc_process_setup+0x7c>
		if (udc_req_ep()) {
  401cb2:	4b08      	ldr	r3, [pc, #32]	; (401cd4 <udc_process_setup+0x90>)
  401cb4:	4798      	blx	r3
  401cb6:	4603      	mov	r3, r0
  401cb8:	2b00      	cmp	r3, #0
  401cba:	d001      	beq.n	401cc0 <udc_process_setup+0x7c>
			return true;
  401cbc:	2301      	movs	r3, #1
  401cbe:	e000      	b.n	401cc2 <udc_process_setup+0x7e>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
  401cc0:	2300      	movs	r3, #0
#endif
}
  401cc2:	4618      	mov	r0, r3
  401cc4:	bd80      	pop	{r7, pc}
  401cc6:	bf00      	nop
  401cc8:	20008954 	.word	0x20008954
  401ccc:	004019a9 	.word	0x004019a9
  401cd0:	00401b1d 	.word	0x00401b1d
  401cd4:	00401bb5 	.word	0x00401bb5

00401cd8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401cd8:	b480      	push	{r7}
  401cda:	b083      	sub	sp, #12
  401cdc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401cde:	f3ef 8310 	mrs	r3, PRIMASK
  401ce2:	603b      	str	r3, [r7, #0]
  return(result);
  401ce4:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  401ce6:	2b00      	cmp	r3, #0
  401ce8:	bf14      	ite	ne
  401cea:	2300      	movne	r3, #0
  401cec:	2301      	moveq	r3, #1
  401cee:	b2db      	uxtb	r3, r3
  401cf0:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  401cf2:	b672      	cpsid	i
  401cf4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401cf8:	4b04      	ldr	r3, [pc, #16]	; (401d0c <cpu_irq_save+0x34>)
  401cfa:	2200      	movs	r2, #0
  401cfc:	701a      	strb	r2, [r3, #0]
	return flags;
  401cfe:	687b      	ldr	r3, [r7, #4]
}
  401d00:	4618      	mov	r0, r3
  401d02:	370c      	adds	r7, #12
  401d04:	46bd      	mov	sp, r7
  401d06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d0a:	4770      	bx	lr
  401d0c:	20000364 	.word	0x20000364

00401d10 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401d10:	b480      	push	{r7}
  401d12:	b083      	sub	sp, #12
  401d14:	af00      	add	r7, sp, #0
  401d16:	6078      	str	r0, [r7, #4]
	return (flags);
  401d18:	687b      	ldr	r3, [r7, #4]
  401d1a:	2b00      	cmp	r3, #0
  401d1c:	bf0c      	ite	eq
  401d1e:	2300      	moveq	r3, #0
  401d20:	2301      	movne	r3, #1
  401d22:	b2db      	uxtb	r3, r3
}
  401d24:	4618      	mov	r0, r3
  401d26:	370c      	adds	r7, #12
  401d28:	46bd      	mov	sp, r7
  401d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d2e:	4770      	bx	lr

00401d30 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401d30:	b580      	push	{r7, lr}
  401d32:	b082      	sub	sp, #8
  401d34:	af00      	add	r7, sp, #0
  401d36:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401d38:	6878      	ldr	r0, [r7, #4]
  401d3a:	4b07      	ldr	r3, [pc, #28]	; (401d58 <cpu_irq_restore+0x28>)
  401d3c:	4798      	blx	r3
  401d3e:	4603      	mov	r3, r0
  401d40:	2b00      	cmp	r3, #0
  401d42:	d005      	beq.n	401d50 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401d44:	4b05      	ldr	r3, [pc, #20]	; (401d5c <cpu_irq_restore+0x2c>)
  401d46:	2201      	movs	r2, #1
  401d48:	701a      	strb	r2, [r3, #0]
  401d4a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  401d4e:	b662      	cpsie	i
}
  401d50:	3708      	adds	r7, #8
  401d52:	46bd      	mov	sp, r7
  401d54:	bd80      	pop	{r7, pc}
  401d56:	bf00      	nop
  401d58:	00401d11 	.word	0x00401d11
  401d5c:	20000364 	.word	0x20000364

00401d60 <efc_perform_command>:
 *
 * \return 0 if successful, otherwise returns an error code.
 */
uint32_t efc_perform_command(Efc *p_efc, uint32_t ul_command,
		uint32_t ul_argument)
{
  401d60:	b580      	push	{r7, lr}
  401d62:	b086      	sub	sp, #24
  401d64:	af00      	add	r7, sp, #0
  401d66:	60f8      	str	r0, [r7, #12]
  401d68:	60b9      	str	r1, [r7, #8]
  401d6a:	607a      	str	r2, [r7, #4]
	uint32_t result;
	irqflags_t flags;

	/* Unique ID commands are not supported. */
	if (ul_command == EFC_FCMD_STUI || ul_command == EFC_FCMD_SPUI) {
  401d6c:	68bb      	ldr	r3, [r7, #8]
  401d6e:	2b0e      	cmp	r3, #14
  401d70:	d002      	beq.n	401d78 <efc_perform_command+0x18>
  401d72:	68bb      	ldr	r3, [r7, #8]
  401d74:	2b0f      	cmp	r3, #15
  401d76:	d102      	bne.n	401d7e <efc_perform_command+0x1e>
		return EFC_RC_NOT_SUPPORT;
  401d78:	f04f 33ff 	mov.w	r3, #4294967295
  401d7c:	e016      	b.n	401dac <efc_perform_command+0x4c>
	}

	flags = cpu_irq_save();
  401d7e:	4b0d      	ldr	r3, [pc, #52]	; (401db4 <efc_perform_command+0x54>)
  401d80:	4798      	blx	r3
  401d82:	6178      	str	r0, [r7, #20]
	/* Use RAM Function. */
	result = efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
  401d84:	687b      	ldr	r3, [r7, #4]
  401d86:	021b      	lsls	r3, r3, #8
  401d88:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401d8c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
			EEFC_FCR_FCMD(ul_command));
  401d90:	68ba      	ldr	r2, [r7, #8]
  401d92:	b2d2      	uxtb	r2, r2
	}

	flags = cpu_irq_save();
	/* Use RAM Function. */
	result = efc_perform_fcr(p_efc,
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
  401d94:	4313      	orrs	r3, r2
		return EFC_RC_NOT_SUPPORT;
	}

	flags = cpu_irq_save();
	/* Use RAM Function. */
	result = efc_perform_fcr(p_efc,
  401d96:	f043 43b4 	orr.w	r3, r3, #1509949440	; 0x5a000000
  401d9a:	68f8      	ldr	r0, [r7, #12]
  401d9c:	4619      	mov	r1, r3
  401d9e:	4b06      	ldr	r3, [pc, #24]	; (401db8 <efc_perform_command+0x58>)
  401da0:	4798      	blx	r3
  401da2:	6138      	str	r0, [r7, #16]
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(ul_argument) |
			EEFC_FCR_FCMD(ul_command));
	cpu_irq_restore(flags);
  401da4:	6978      	ldr	r0, [r7, #20]
  401da6:	4b05      	ldr	r3, [pc, #20]	; (401dbc <efc_perform_command+0x5c>)
  401da8:	4798      	blx	r3
	return result;
  401daa:	693b      	ldr	r3, [r7, #16]
}
  401dac:	4618      	mov	r0, r3
  401dae:	3718      	adds	r7, #24
  401db0:	46bd      	mov	sp, r7
  401db2:	bd80      	pop	{r7, pc}
  401db4:	00401cd9 	.word	0x00401cd9
  401db8:	200000dd 	.word	0x200000dd
  401dbc:	00401d31 	.word	0x00401d31

00401dc0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401dc0:	b480      	push	{r7}
  401dc2:	b083      	sub	sp, #12
  401dc4:	af00      	add	r7, sp, #0
  401dc6:	4603      	mov	r3, r0
  401dc8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401dca:	4b08      	ldr	r3, [pc, #32]	; (401dec <NVIC_EnableIRQ+0x2c>)
  401dcc:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401dd0:	0952      	lsrs	r2, r2, #5
  401dd2:	79f9      	ldrb	r1, [r7, #7]
  401dd4:	f001 011f 	and.w	r1, r1, #31
  401dd8:	2001      	movs	r0, #1
  401dda:	fa00 f101 	lsl.w	r1, r0, r1
  401dde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401de2:	370c      	adds	r7, #12
  401de4:	46bd      	mov	sp, r7
  401de6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dea:	4770      	bx	lr
  401dec:	e000e100 	.word	0xe000e100

00401df0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401df0:	b480      	push	{r7}
  401df2:	b083      	sub	sp, #12
  401df4:	af00      	add	r7, sp, #0
  401df6:	4603      	mov	r3, r0
  401df8:	6039      	str	r1, [r7, #0]
  401dfa:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e00:	2b00      	cmp	r3, #0
  401e02:	da0b      	bge.n	401e1c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401e04:	490d      	ldr	r1, [pc, #52]	; (401e3c <NVIC_SetPriority+0x4c>)
  401e06:	79fb      	ldrb	r3, [r7, #7]
  401e08:	f003 030f 	and.w	r3, r3, #15
  401e0c:	3b04      	subs	r3, #4
  401e0e:	683a      	ldr	r2, [r7, #0]
  401e10:	b2d2      	uxtb	r2, r2
  401e12:	0112      	lsls	r2, r2, #4
  401e14:	b2d2      	uxtb	r2, r2
  401e16:	440b      	add	r3, r1
  401e18:	761a      	strb	r2, [r3, #24]
  401e1a:	e009      	b.n	401e30 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401e1c:	4908      	ldr	r1, [pc, #32]	; (401e40 <NVIC_SetPriority+0x50>)
  401e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401e22:	683a      	ldr	r2, [r7, #0]
  401e24:	b2d2      	uxtb	r2, r2
  401e26:	0112      	lsls	r2, r2, #4
  401e28:	b2d2      	uxtb	r2, r2
  401e2a:	440b      	add	r3, r1
  401e2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401e30:	370c      	adds	r7, #12
  401e32:	46bd      	mov	sp, r7
  401e34:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e38:	4770      	bx	lr
  401e3a:	bf00      	nop
  401e3c:	e000ed00 	.word	0xe000ed00
  401e40:	e000e100 	.word	0xe000e100

00401e44 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401e44:	b480      	push	{r7}
  401e46:	b083      	sub	sp, #12
  401e48:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401e4a:	f3ef 8310 	mrs	r3, PRIMASK
  401e4e:	603b      	str	r3, [r7, #0]
  return(result);
  401e50:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  401e52:	2b00      	cmp	r3, #0
  401e54:	bf14      	ite	ne
  401e56:	2300      	movne	r3, #0
  401e58:	2301      	moveq	r3, #1
  401e5a:	b2db      	uxtb	r3, r3
  401e5c:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  401e5e:	b672      	cpsid	i
  401e60:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401e64:	4b04      	ldr	r3, [pc, #16]	; (401e78 <cpu_irq_save+0x34>)
  401e66:	2200      	movs	r2, #0
  401e68:	701a      	strb	r2, [r3, #0]
	return flags;
  401e6a:	687b      	ldr	r3, [r7, #4]
}
  401e6c:	4618      	mov	r0, r3
  401e6e:	370c      	adds	r7, #12
  401e70:	46bd      	mov	sp, r7
  401e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e76:	4770      	bx	lr
  401e78:	20000364 	.word	0x20000364

00401e7c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401e7c:	b480      	push	{r7}
  401e7e:	b083      	sub	sp, #12
  401e80:	af00      	add	r7, sp, #0
  401e82:	6078      	str	r0, [r7, #4]
	return (flags);
  401e84:	687b      	ldr	r3, [r7, #4]
  401e86:	2b00      	cmp	r3, #0
  401e88:	bf0c      	ite	eq
  401e8a:	2300      	moveq	r3, #0
  401e8c:	2301      	movne	r3, #1
  401e8e:	b2db      	uxtb	r3, r3
}
  401e90:	4618      	mov	r0, r3
  401e92:	370c      	adds	r7, #12
  401e94:	46bd      	mov	sp, r7
  401e96:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e9a:	4770      	bx	lr

00401e9c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401e9c:	b580      	push	{r7, lr}
  401e9e:	b082      	sub	sp, #8
  401ea0:	af00      	add	r7, sp, #0
  401ea2:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401ea4:	6878      	ldr	r0, [r7, #4]
  401ea6:	4b07      	ldr	r3, [pc, #28]	; (401ec4 <cpu_irq_restore+0x28>)
  401ea8:	4798      	blx	r3
  401eaa:	4603      	mov	r3, r0
  401eac:	2b00      	cmp	r3, #0
  401eae:	d005      	beq.n	401ebc <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401eb0:	4b05      	ldr	r3, [pc, #20]	; (401ec8 <cpu_irq_restore+0x2c>)
  401eb2:	2201      	movs	r2, #1
  401eb4:	701a      	strb	r2, [r3, #0]
  401eb6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  401eba:	b662      	cpsie	i
}
  401ebc:	3708      	adds	r7, #8
  401ebe:	46bd      	mov	sp, r7
  401ec0:	bd80      	pop	{r7, pc}
  401ec2:	bf00      	nop
  401ec4:	00401e7d 	.word	0x00401e7d
  401ec8:	20000364 	.word	0x20000364

00401ecc <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  401ecc:	b580      	push	{r7, lr}
  401ece:	b084      	sub	sp, #16
  401ed0:	af00      	add	r7, sp, #0
  401ed2:	4603      	mov	r3, r0
  401ed4:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;

	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();
  401ed6:	4b08      	ldr	r3, [pc, #32]	; (401ef8 <sleepmgr_lock_mode+0x2c>)
  401ed8:	4798      	blx	r3
  401eda:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  401edc:	79fb      	ldrb	r3, [r7, #7]
  401ede:	4a07      	ldr	r2, [pc, #28]	; (401efc <sleepmgr_lock_mode+0x30>)
  401ee0:	5cd2      	ldrb	r2, [r2, r3]
  401ee2:	3201      	adds	r2, #1
  401ee4:	b2d1      	uxtb	r1, r2
  401ee6:	4a05      	ldr	r2, [pc, #20]	; (401efc <sleepmgr_lock_mode+0x30>)
  401ee8:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  401eea:	68f8      	ldr	r0, [r7, #12]
  401eec:	4b04      	ldr	r3, [pc, #16]	; (401f00 <sleepmgr_lock_mode+0x34>)
  401eee:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  401ef0:	3710      	adds	r7, #16
  401ef2:	46bd      	mov	sp, r7
  401ef4:	bd80      	pop	{r7, pc}
  401ef6:	bf00      	nop
  401ef8:	00401e45 	.word	0x00401e45
  401efc:	2000894c 	.word	0x2000894c
  401f00:	00401e9d 	.word	0x00401e9d

00401f04 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
  401f04:	b580      	push	{r7, lr}
  401f06:	b084      	sub	sp, #16
  401f08:	af00      	add	r7, sp, #0
  401f0a:	4603      	mov	r3, r0
  401f0c:	71fb      	strb	r3, [r7, #7]
	irqflags_t flags;

	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();
  401f0e:	4b08      	ldr	r3, [pc, #32]	; (401f30 <sleepmgr_unlock_mode+0x2c>)
  401f10:	4798      	blx	r3
  401f12:	60f8      	str	r0, [r7, #12]

	--sleepmgr_locks[mode];
  401f14:	79fb      	ldrb	r3, [r7, #7]
  401f16:	4a07      	ldr	r2, [pc, #28]	; (401f34 <sleepmgr_unlock_mode+0x30>)
  401f18:	5cd2      	ldrb	r2, [r2, r3]
  401f1a:	3a01      	subs	r2, #1
  401f1c:	b2d1      	uxtb	r1, r2
  401f1e:	4a05      	ldr	r2, [pc, #20]	; (401f34 <sleepmgr_unlock_mode+0x30>)
  401f20:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  401f22:	68f8      	ldr	r0, [r7, #12]
  401f24:	4b04      	ldr	r3, [pc, #16]	; (401f38 <sleepmgr_unlock_mode+0x34>)
  401f26:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  401f28:	3710      	adds	r7, #16
  401f2a:	46bd      	mov	sp, r7
  401f2c:	bd80      	pop	{r7, pc}
  401f2e:	bf00      	nop
  401f30:	00401e45 	.word	0x00401e45
  401f34:	2000894c 	.word	0x2000894c
  401f38:	00401e9d 	.word	0x00401e9d

00401f3c <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
  401f3c:	b580      	push	{r7, lr}
  401f3e:	b082      	sub	sp, #8
  401f40:	af00      	add	r7, sp, #0
  401f42:	4603      	mov	r3, r0
  401f44:	71fb      	strb	r3, [r7, #7]
	if (!b_idle && udd_b_idle) {
  401f46:	79fb      	ldrb	r3, [r7, #7]
  401f48:	f083 0301 	eor.w	r3, r3, #1
  401f4c:	b2db      	uxtb	r3, r3
  401f4e:	2b00      	cmp	r3, #0
  401f50:	d006      	beq.n	401f60 <udd_sleep_mode+0x24>
  401f52:	4b0d      	ldr	r3, [pc, #52]	; (401f88 <udd_sleep_mode+0x4c>)
  401f54:	781b      	ldrb	r3, [r3, #0]
  401f56:	2b00      	cmp	r3, #0
  401f58:	d002      	beq.n	401f60 <udd_sleep_mode+0x24>
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
  401f5a:	2002      	movs	r0, #2
  401f5c:	4b0b      	ldr	r3, [pc, #44]	; (401f8c <udd_sleep_mode+0x50>)
  401f5e:	4798      	blx	r3
	}
	if (b_idle && !udd_b_idle) {
  401f60:	79fb      	ldrb	r3, [r7, #7]
  401f62:	2b00      	cmp	r3, #0
  401f64:	d009      	beq.n	401f7a <udd_sleep_mode+0x3e>
  401f66:	4b08      	ldr	r3, [pc, #32]	; (401f88 <udd_sleep_mode+0x4c>)
  401f68:	781b      	ldrb	r3, [r3, #0]
  401f6a:	f083 0301 	eor.w	r3, r3, #1
  401f6e:	b2db      	uxtb	r3, r3
  401f70:	2b00      	cmp	r3, #0
  401f72:	d002      	beq.n	401f7a <udd_sleep_mode+0x3e>
		sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_IDLE);
  401f74:	2002      	movs	r0, #2
  401f76:	4b06      	ldr	r3, [pc, #24]	; (401f90 <udd_sleep_mode+0x54>)
  401f78:	4798      	blx	r3
	}
	udd_b_idle = b_idle;
  401f7a:	4b03      	ldr	r3, [pc, #12]	; (401f88 <udd_sleep_mode+0x4c>)
  401f7c:	79fa      	ldrb	r2, [r7, #7]
  401f7e:	701a      	strb	r2, [r3, #0]
}
  401f80:	3708      	adds	r7, #8
  401f82:	46bd      	mov	sp, r7
  401f84:	bd80      	pop	{r7, pc}
  401f86:	bf00      	nop
  401f88:	20000dbe 	.word	0x20000dbe
  401f8c:	00401f05 	.word	0x00401f05
  401f90:	00401ecd 	.word	0x00401ecd

00401f94 <UDP_Handler>:
 * - control endpoint events (setup reception, end of data transfer, underflow, overflow, stall)
 * - bulk/interrupt/isochronous endpoints events (end of data transfer)
 *
 */
ISR(UDD_USB_INT_FUN)
{
  401f94:	b580      	push	{r7, lr}
  401f96:	af00      	add	r7, sp, #0
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
  401f98:	4b61      	ldr	r3, [pc, #388]	; (402120 <UDP_Handler+0x18c>)
  401f9a:	4798      	blx	r3
  401f9c:	4603      	mov	r3, r0
  401f9e:	f083 0301 	eor.w	r3, r3, #1
  401fa2:	b2db      	uxtb	r3, r3
  401fa4:	2b00      	cmp	r3, #0
  401fa6:	d00c      	beq.n	401fc2 <UDP_Handler+0x2e>
  401fa8:	4b5e      	ldr	r3, [pc, #376]	; (402124 <UDP_Handler+0x190>)
  401faa:	69db      	ldr	r3, [r3, #28]
  401fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401fb0:	2b00      	cmp	r3, #0
  401fb2:	d106      	bne.n	401fc2 <UDP_Handler+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  401fb4:	b672      	cpsid	i
  401fb6:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
  401fba:	4b5b      	ldr	r3, [pc, #364]	; (402128 <UDP_Handler+0x194>)
  401fbc:	2200      	movs	r2, #0
  401fbe:	701a      	strb	r2, [r3, #0]
		return;
  401fc0:	e0ac      	b.n	40211c <UDP_Handler+0x188>
	}

	/* The UDP peripheral clock in the Power Management Controller (PMC)
	   must be enabled before any read/write operations to the UDP registers
	   including the UDP_TXVC register. */
	udd_enable_periph_ck();
  401fc2:	2022      	movs	r0, #34	; 0x22
  401fc4:	4b59      	ldr	r3, [pc, #356]	; (40212c <UDP_Handler+0x198>)
  401fc6:	4798      	blx	r3

	if (Is_udd_sof_interrupt_enabled() && Is_udd_sof()) {
  401fc8:	4b56      	ldr	r3, [pc, #344]	; (402124 <UDP_Handler+0x190>)
  401fca:	699b      	ldr	r3, [r3, #24]
  401fcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  401fd0:	2b00      	cmp	r3, #0
  401fd2:	d00c      	beq.n	401fee <UDP_Handler+0x5a>
  401fd4:	4b53      	ldr	r3, [pc, #332]	; (402124 <UDP_Handler+0x190>)
  401fd6:	69db      	ldr	r3, [r3, #28]
  401fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  401fdc:	2b00      	cmp	r3, #0
  401fde:	d006      	beq.n	401fee <UDP_Handler+0x5a>
		udd_ack_sof();
  401fe0:	4b50      	ldr	r3, [pc, #320]	; (402124 <UDP_Handler+0x190>)
  401fe2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401fe6:	621a      	str	r2, [r3, #32]
		udc_sof_notify();
  401fe8:	4b51      	ldr	r3, [pc, #324]	; (402130 <UDP_Handler+0x19c>)
  401fea:	4798      	blx	r3
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_sof_end;
  401fec:	e095      	b.n	40211a <UDP_Handler+0x186>
	}

	if (udd_ctrl_interrupt()) {
  401fee:	4b51      	ldr	r3, [pc, #324]	; (402134 <UDP_Handler+0x1a0>)
  401ff0:	4798      	blx	r3
  401ff2:	4603      	mov	r3, r0
  401ff4:	2b00      	cmp	r3, #0
  401ff6:	d000      	beq.n	401ffa <UDP_Handler+0x66>
		goto udd_interrupt_end; // Interrupt acked by control endpoint managed
  401ff8:	e08f      	b.n	40211a <UDP_Handler+0x186>
	}

#if (0 != USB_DEVICE_MAX_EP)
	if (udd_ep_interrupt()) {
  401ffa:	4b4f      	ldr	r3, [pc, #316]	; (402138 <UDP_Handler+0x1a4>)
  401ffc:	4798      	blx	r3
  401ffe:	4603      	mov	r3, r0
  402000:	2b00      	cmp	r3, #0
  402002:	d000      	beq.n	402006 <UDP_Handler+0x72>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
  402004:	e089      	b.n	40211a <UDP_Handler+0x186>
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  402006:	4b47      	ldr	r3, [pc, #284]	; (402124 <UDP_Handler+0x190>)
  402008:	699b      	ldr	r3, [r3, #24]
  40200a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40200e:	2b00      	cmp	r3, #0
  402010:	d005      	beq.n	40201e <UDP_Handler+0x8a>
  402012:	4b44      	ldr	r3, [pc, #272]	; (402124 <UDP_Handler+0x190>)
  402014:	69db      	ldr	r3, [r3, #28]
  402016:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40201a:	2b00      	cmp	r3, #0
  40201c:	d117      	bne.n	40204e <UDP_Handler+0xba>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  40201e:	4b41      	ldr	r3, [pc, #260]	; (402124 <UDP_Handler+0x190>)
  402020:	699b      	ldr	r3, [r3, #24]
  402022:	f403 7300 	and.w	r3, r3, #512	; 0x200
	if (udd_ep_interrupt()) {
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  402026:	2b00      	cmp	r3, #0
  402028:	d005      	beq.n	402036 <UDP_Handler+0xa2>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  40202a:	4b3e      	ldr	r3, [pc, #248]	; (402124 <UDP_Handler+0x190>)
  40202c:	69db      	ldr	r3, [r3, #28]
  40202e:	f403 7300 	and.w	r3, r3, #512	; 0x200
  402032:	2b00      	cmp	r3, #0
  402034:	d10b      	bne.n	40204e <UDP_Handler+0xba>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  402036:	4b3b      	ldr	r3, [pc, #236]	; (402124 <UDP_Handler+0x190>)
  402038:	699b      	ldr	r3, [r3, #24]
  40203a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  40203e:	2b00      	cmp	r3, #0
  402040:	d01d      	beq.n	40207e <UDP_Handler+0xea>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  402042:	4b38      	ldr	r3, [pc, #224]	; (402124 <UDP_Handler+0x190>)
  402044:	69db      	ldr	r3, [r3, #28]
  402046:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  40204a:	2b00      	cmp	r3, #0
  40204c:	d017      	beq.n	40207e <UDP_Handler+0xea>
		// Ack wakeup interrupt and enable suspend interrupt
		udd_ack_wakeups();
  40204e:	4b35      	ldr	r3, [pc, #212]	; (402124 <UDP_Handler+0x190>)
  402050:	f44f 5218 	mov.w	r2, #9728	; 0x2600
  402054:	621a      	str	r2, [r3, #32]
		// Do resume operations
		udd_disable_wakeups();
  402056:	4b33      	ldr	r3, [pc, #204]	; (402124 <UDP_Handler+0x190>)
  402058:	f44f 5218 	mov.w	r2, #9728	; 0x2600
  40205c:	615a      	str	r2, [r3, #20]

		udd_sleep_mode(true); // Enter in IDLE mode
  40205e:	2001      	movs	r0, #1
  402060:	4b36      	ldr	r3, [pc, #216]	; (40213c <UDP_Handler+0x1a8>)
  402062:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		udd_ack_suspend();
  402064:	4b2f      	ldr	r3, [pc, #188]	; (402124 <UDP_Handler+0x190>)
  402066:	f44f 7280 	mov.w	r2, #256	; 0x100
  40206a:	621a      	str	r2, [r3, #32]
		udd_enable_suspend_interrupt();
  40206c:	4b2d      	ldr	r3, [pc, #180]	; (402124 <UDP_Handler+0x190>)
  40206e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402072:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  402074:	4b2b      	ldr	r3, [pc, #172]	; (402124 <UDP_Handler+0x190>)
  402076:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40207a:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  40207c:	e04d      	b.n	40211a <UDP_Handler+0x186>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
  40207e:	4b29      	ldr	r3, [pc, #164]	; (402124 <UDP_Handler+0x190>)
  402080:	699b      	ldr	r3, [r3, #24]
  402082:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402086:	2b00      	cmp	r3, #0
  402088:	d020      	beq.n	4020cc <UDP_Handler+0x138>
  40208a:	4b26      	ldr	r3, [pc, #152]	; (402124 <UDP_Handler+0x190>)
  40208c:	69db      	ldr	r3, [r3, #28]
  40208e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402092:	2b00      	cmp	r3, #0
  402094:	d01a      	beq.n	4020cc <UDP_Handler+0x138>
		// Ack suspend interrupt and enable resume interrupt
		udd_ack_suspend();
  402096:	4b23      	ldr	r3, [pc, #140]	; (402124 <UDP_Handler+0x190>)
  402098:	f44f 7280 	mov.w	r2, #256	; 0x100
  40209c:	621a      	str	r2, [r3, #32]
		udd_disable_suspend_interrupt();
  40209e:	4b21      	ldr	r3, [pc, #132]	; (402124 <UDP_Handler+0x190>)
  4020a0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4020a4:	615a      	str	r2, [r3, #20]
		udd_enable_wake_up_interrupt();
  4020a6:	4b1f      	ldr	r3, [pc, #124]	; (402124 <UDP_Handler+0x190>)
  4020a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4020ac:	611a      	str	r2, [r3, #16]
		udd_enable_resume_interrupt();
  4020ae:	4b1d      	ldr	r3, [pc, #116]	; (402124 <UDP_Handler+0x190>)
  4020b0:	f44f 7200 	mov.w	r2, #512	; 0x200
  4020b4:	611a      	str	r2, [r3, #16]
		udd_enable_ext_resume_interrupt();
  4020b6:	4b1b      	ldr	r3, [pc, #108]	; (402124 <UDP_Handler+0x190>)
  4020b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4020bc:	611a      	str	r2, [r3, #16]
		udd_disable_periph_ck();
  4020be:	2022      	movs	r0, #34	; 0x22
  4020c0:	4b1f      	ldr	r3, [pc, #124]	; (402140 <UDP_Handler+0x1ac>)
  4020c2:	4798      	blx	r3

		udd_sleep_mode(false); // Enter in SUSPEND mode
  4020c4:	2000      	movs	r0, #0
  4020c6:	4b1d      	ldr	r3, [pc, #116]	; (40213c <UDP_Handler+0x1a8>)
  4020c8:	4798      	blx	r3
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_end;
  4020ca:	e026      	b.n	40211a <UDP_Handler+0x186>
	}
	if (Is_udd_reset()) {
  4020cc:	4b15      	ldr	r3, [pc, #84]	; (402124 <UDP_Handler+0x190>)
  4020ce:	69db      	ldr	r3, [r3, #28]
  4020d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4020d4:	2b00      	cmp	r3, #0
  4020d6:	d020      	beq.n	40211a <UDP_Handler+0x186>
		// USB bus reset detection
		udd_ack_reset();
  4020d8:	4b12      	ldr	r3, [pc, #72]	; (402124 <UDP_Handler+0x190>)
  4020da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4020de:	621a      	str	r2, [r3, #32]

		// Abort all jobs on-going
#if (0 != USB_DEVICE_MAX_EP)
		udd_ep_job_table_kill();
  4020e0:	4b18      	ldr	r3, [pc, #96]	; (402144 <UDP_Handler+0x1b0>)
  4020e2:	4798      	blx	r3
#endif
		// Reset USB Device Stack Core
		udc_reset();
  4020e4:	4b18      	ldr	r3, [pc, #96]	; (402148 <UDP_Handler+0x1b4>)
  4020e6:	4798      	blx	r3
		// Reset device state
		udd_disable_address_state();
  4020e8:	4b0e      	ldr	r3, [pc, #56]	; (402124 <UDP_Handler+0x190>)
  4020ea:	4a0e      	ldr	r2, [pc, #56]	; (402124 <UDP_Handler+0x190>)
  4020ec:	6852      	ldr	r2, [r2, #4]
  4020ee:	f022 0201 	bic.w	r2, r2, #1
  4020f2:	605a      	str	r2, [r3, #4]
		udd_disable_configured_state();
  4020f4:	4b0b      	ldr	r3, [pc, #44]	; (402124 <UDP_Handler+0x190>)
  4020f6:	4a0b      	ldr	r2, [pc, #44]	; (402124 <UDP_Handler+0x190>)
  4020f8:	6852      	ldr	r2, [r2, #4]
  4020fa:	f022 0202 	bic.w	r2, r2, #2
  4020fe:	605a      	str	r2, [r3, #4]
		// Reset endpoint control
		udd_reset_ep_ctrl();
  402100:	4b12      	ldr	r3, [pc, #72]	; (40214c <UDP_Handler+0x1b8>)
  402102:	4798      	blx	r3
		// Reset endpoint control management
		udd_ctrl_init();
  402104:	4b12      	ldr	r3, [pc, #72]	; (402150 <UDP_Handler+0x1bc>)
  402106:	4798      	blx	r3
		// After a USB reset, the suspend and SOF interrupt masks has been reseted
		// Thus, re-enable these
		udd_enable_suspend_interrupt();
  402108:	4b06      	ldr	r3, [pc, #24]	; (402124 <UDP_Handler+0x190>)
  40210a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40210e:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  402110:	4b04      	ldr	r3, [pc, #16]	; (402124 <UDP_Handler+0x190>)
  402112:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402116:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  402118:	bf00      	nop
	}

udd_interrupt_end:
udd_interrupt_sof_end:
	return;
  40211a:	bf00      	nop
}
  40211c:	bd80      	pop	{r7, pc}
  40211e:	bf00      	nop
  402120:	0040be89 	.word	0x0040be89
  402124:	40034000 	.word	0x40034000
  402128:	20000364 	.word	0x20000364
  40212c:	0040b89d 	.word	0x0040b89d
  402130:	004013f1 	.word	0x004013f1
  402134:	004032d9 	.word	0x004032d9
  402138:	004039b9 	.word	0x004039b9
  40213c:	00401f3d 	.word	0x00401f3d
  402140:	0040b921 	.word	0x0040b921
  402144:	0040342d 	.word	0x0040342d
  402148:	0040139d 	.word	0x0040139d
  40214c:	00402aa1 	.word	0x00402aa1
  402150:	00402b51 	.word	0x00402b51

00402154 <udd_enable>:
#endif
}


void udd_enable(void)
{
  402154:	b580      	push	{r7, lr}
  402156:	b082      	sub	sp, #8
  402158:	af00      	add	r7, sp, #0
	irqflags_t flags;

	flags = cpu_irq_save();
  40215a:	4b11      	ldr	r3, [pc, #68]	; (4021a0 <udd_enable+0x4c>)
  40215c:	4798      	blx	r3
  40215e:	6078      	str	r0, [r7, #4]
#if SAMG55
	matrix_set_usb_device();
#endif

	// Enable USB hardware
	udd_enable_periph_ck();
  402160:	2022      	movs	r0, #34	; 0x22
  402162:	4b10      	ldr	r3, [pc, #64]	; (4021a4 <udd_enable+0x50>)
  402164:	4798      	blx	r3
	sysclk_enable_usb();
  402166:	4b10      	ldr	r3, [pc, #64]	; (4021a8 <udd_enable+0x54>)
  402168:	4798      	blx	r3
	// Cortex, uses NVIC, no need to register IRQ handler
	NVIC_SetPriority((IRQn_Type) ID_UDP, UDD_USB_INT_LEVEL);
  40216a:	2022      	movs	r0, #34	; 0x22
  40216c:	2105      	movs	r1, #5
  40216e:	4b0f      	ldr	r3, [pc, #60]	; (4021ac <udd_enable+0x58>)
  402170:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) ID_UDP);
  402172:	2022      	movs	r0, #34	; 0x22
  402174:	4b0e      	ldr	r3, [pc, #56]	; (4021b0 <udd_enable+0x5c>)
  402176:	4798      	blx	r3

	// Reset internal variables
#if (0!=USB_DEVICE_MAX_EP)
	udd_ep_job_table_reset();
  402178:	4b0e      	ldr	r3, [pc, #56]	; (4021b4 <udd_enable+0x60>)
  40217a:	4798      	blx	r3
#endif

	// Always authorize asynchronous USB interrupts to exit of sleep mode
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
  40217c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  402180:	4b0d      	ldr	r3, [pc, #52]	; (4021b8 <udd_enable+0x64>)
  402182:	4798      	blx	r3

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
  402184:	4b0d      	ldr	r3, [pc, #52]	; (4021bc <udd_enable+0x68>)
  402186:	2200      	movs	r2, #0
  402188:	701a      	strb	r2, [r3, #0]
	sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_SUSPEND);
  40218a:	2000      	movs	r0, #0
  40218c:	4b0c      	ldr	r3, [pc, #48]	; (4021c0 <udd_enable+0x6c>)
  40218e:	4798      	blx	r3
	if (Is_udd_vbus_high()) {
		udd_vbus_handler(USB_VBUS_PIO_ID, USB_VBUS_PIO_MASK);
	}
#else
#  ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	udd_attach();
  402190:	4b0c      	ldr	r3, [pc, #48]	; (4021c4 <udd_enable+0x70>)
  402192:	4798      	blx	r3
#  endif
#endif

	cpu_irq_restore(flags);
  402194:	6878      	ldr	r0, [r7, #4]
  402196:	4b0c      	ldr	r3, [pc, #48]	; (4021c8 <udd_enable+0x74>)
  402198:	4798      	blx	r3
}
  40219a:	3708      	adds	r7, #8
  40219c:	46bd      	mov	sp, r7
  40219e:	bd80      	pop	{r7, pc}
  4021a0:	00401e45 	.word	0x00401e45
  4021a4:	0040b89d 	.word	0x0040b89d
  4021a8:	0040ad51 	.word	0x0040ad51
  4021ac:	00401df1 	.word	0x00401df1
  4021b0:	00401dc1 	.word	0x00401dc1
  4021b4:	00403385 	.word	0x00403385
  4021b8:	0040b9e5 	.word	0x0040b9e5
  4021bc:	20000dbe 	.word	0x20000dbe
  4021c0:	00401ecd 	.word	0x00401ecd
  4021c4:	004021cd 	.word	0x004021cd
  4021c8:	00401e9d 	.word	0x00401e9d

004021cc <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
  4021cc:	b580      	push	{r7, lr}
  4021ce:	b082      	sub	sp, #8
  4021d0:	af00      	add	r7, sp, #0
	irqflags_t flags;
	flags = cpu_irq_save();
  4021d2:	4b17      	ldr	r3, [pc, #92]	; (402230 <udd_attach+0x64>)
  4021d4:	4798      	blx	r3
  4021d6:	6078      	str	r0, [r7, #4]

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
  4021d8:	2001      	movs	r0, #1
  4021da:	4b16      	ldr	r3, [pc, #88]	; (402234 <udd_attach+0x68>)
  4021dc:	4798      	blx	r3

	// Enable peripheral clock and USB clock
	udd_enable_periph_ck();
  4021de:	2022      	movs	r0, #34	; 0x22
  4021e0:	4b15      	ldr	r3, [pc, #84]	; (402238 <udd_attach+0x6c>)
  4021e2:	4798      	blx	r3

	// Authorize attach if VBus is present
	udd_enable_transceiver();
  4021e4:	4b15      	ldr	r3, [pc, #84]	; (40223c <udd_attach+0x70>)
  4021e6:	4a15      	ldr	r2, [pc, #84]	; (40223c <udd_attach+0x70>)
  4021e8:	6f52      	ldr	r2, [r2, #116]	; 0x74
  4021ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  4021ee:	675a      	str	r2, [r3, #116]	; 0x74
	udd_attach_device();
  4021f0:	4b12      	ldr	r3, [pc, #72]	; (40223c <udd_attach+0x70>)
  4021f2:	4a12      	ldr	r2, [pc, #72]	; (40223c <udd_attach+0x70>)
  4021f4:	6f52      	ldr	r2, [r2, #116]	; 0x74
  4021f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  4021fa:	675a      	str	r2, [r3, #116]	; 0x74

	// Enable USB line events
	udd_enable_suspend_interrupt();
  4021fc:	4b0f      	ldr	r3, [pc, #60]	; (40223c <udd_attach+0x70>)
  4021fe:	f44f 7280 	mov.w	r2, #256	; 0x100
  402202:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
  402204:	4b0d      	ldr	r3, [pc, #52]	; (40223c <udd_attach+0x70>)
  402206:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40220a:	611a      	str	r2, [r3, #16]
	udd_enable_resume_interrupt();
  40220c:	4b0b      	ldr	r3, [pc, #44]	; (40223c <udd_attach+0x70>)
  40220e:	f44f 7200 	mov.w	r2, #512	; 0x200
  402212:	611a      	str	r2, [r3, #16]
	udd_enable_ext_resume_interrupt();
  402214:	4b09      	ldr	r3, [pc, #36]	; (40223c <udd_attach+0x70>)
  402216:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40221a:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
  40221c:	4b07      	ldr	r3, [pc, #28]	; (40223c <udd_attach+0x70>)
  40221e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402222:	611a      	str	r2, [r3, #16]

	cpu_irq_restore(flags);
  402224:	6878      	ldr	r0, [r7, #4]
  402226:	4b06      	ldr	r3, [pc, #24]	; (402240 <udd_attach+0x74>)
  402228:	4798      	blx	r3
}
  40222a:	3708      	adds	r7, #8
  40222c:	46bd      	mov	sp, r7
  40222e:	bd80      	pop	{r7, pc}
  402230:	00401e45 	.word	0x00401e45
  402234:	00401f3d 	.word	0x00401f3d
  402238:	0040b89d 	.word	0x0040b89d
  40223c:	40034000 	.word	0x40034000
  402240:	00401e9d 	.word	0x00401e9d

00402244 <udd_is_high_speed>:
	udd_sleep_mode(false);
}


bool udd_is_high_speed(void)
{
  402244:	b480      	push	{r7}
  402246:	af00      	add	r7, sp, #0
	return false;
  402248:	2300      	movs	r3, #0
}
  40224a:	4618      	mov	r0, r3
  40224c:	46bd      	mov	sp, r7
  40224e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402252:	4770      	bx	lr

00402254 <udd_set_address>:


void udd_set_address(uint8_t address)
{
  402254:	b480      	push	{r7}
  402256:	b083      	sub	sp, #12
  402258:	af00      	add	r7, sp, #0
  40225a:	4603      	mov	r3, r0
  40225c:	71fb      	strb	r3, [r7, #7]
	udd_disable_address_state();
  40225e:	4b15      	ldr	r3, [pc, #84]	; (4022b4 <udd_set_address+0x60>)
  402260:	4a14      	ldr	r2, [pc, #80]	; (4022b4 <udd_set_address+0x60>)
  402262:	6852      	ldr	r2, [r2, #4]
  402264:	f022 0201 	bic.w	r2, r2, #1
  402268:	605a      	str	r2, [r3, #4]
	udd_disable_address();
  40226a:	4b12      	ldr	r3, [pc, #72]	; (4022b4 <udd_set_address+0x60>)
  40226c:	4a11      	ldr	r2, [pc, #68]	; (4022b4 <udd_set_address+0x60>)
  40226e:	6892      	ldr	r2, [r2, #8]
  402270:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  402274:	609a      	str	r2, [r3, #8]
	if (address) {
  402276:	79fb      	ldrb	r3, [r7, #7]
  402278:	2b00      	cmp	r3, #0
  40227a:	d015      	beq.n	4022a8 <udd_set_address+0x54>
		udd_configure_address(address);
  40227c:	4b0d      	ldr	r3, [pc, #52]	; (4022b4 <udd_set_address+0x60>)
  40227e:	4a0d      	ldr	r2, [pc, #52]	; (4022b4 <udd_set_address+0x60>)
  402280:	6892      	ldr	r2, [r2, #8]
  402282:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
  402286:	79fa      	ldrb	r2, [r7, #7]
  402288:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  40228c:	430a      	orrs	r2, r1
  40228e:	609a      	str	r2, [r3, #8]
		udd_enable_address();
  402290:	4b08      	ldr	r3, [pc, #32]	; (4022b4 <udd_set_address+0x60>)
  402292:	4a08      	ldr	r2, [pc, #32]	; (4022b4 <udd_set_address+0x60>)
  402294:	6892      	ldr	r2, [r2, #8]
  402296:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  40229a:	609a      	str	r2, [r3, #8]
		udd_enable_address_state();
  40229c:	4b05      	ldr	r3, [pc, #20]	; (4022b4 <udd_set_address+0x60>)
  40229e:	4a05      	ldr	r2, [pc, #20]	; (4022b4 <udd_set_address+0x60>)
  4022a0:	6852      	ldr	r2, [r2, #4]
  4022a2:	f042 0201 	orr.w	r2, r2, #1
  4022a6:	605a      	str	r2, [r3, #4]
	}
}
  4022a8:	370c      	adds	r7, #12
  4022aa:	46bd      	mov	sp, r7
  4022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop
  4022b4:	40034000 	.word	0x40034000

004022b8 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
  4022b8:	b480      	push	{r7}
  4022ba:	af00      	add	r7, sp, #0
	if (Is_udd_address_state_enabled())
  4022bc:	4b09      	ldr	r3, [pc, #36]	; (4022e4 <udd_getaddress+0x2c>)
  4022be:	685b      	ldr	r3, [r3, #4]
  4022c0:	f003 0301 	and.w	r3, r3, #1
  4022c4:	2b00      	cmp	r3, #0
  4022c6:	d006      	beq.n	4022d6 <udd_getaddress+0x1e>
		return udd_get_configured_address();
  4022c8:	4b06      	ldr	r3, [pc, #24]	; (4022e4 <udd_getaddress+0x2c>)
  4022ca:	689b      	ldr	r3, [r3, #8]
  4022cc:	b2db      	uxtb	r3, r3
  4022ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4022d2:	b2db      	uxtb	r3, r3
  4022d4:	e000      	b.n	4022d8 <udd_getaddress+0x20>
	return 0;
  4022d6:	2300      	movs	r3, #0
}
  4022d8:	4618      	mov	r0, r3
  4022da:	46bd      	mov	sp, r7
  4022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022e0:	4770      	bx	lr
  4022e2:	bf00      	nop
  4022e4:	40034000 	.word	0x40034000

004022e8 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
  4022e8:	b480      	push	{r7}
  4022ea:	af00      	add	r7, sp, #0
	return udd_frame_number();
  4022ec:	4b05      	ldr	r3, [pc, #20]	; (402304 <udd_get_frame_number+0x1c>)
  4022ee:	681b      	ldr	r3, [r3, #0]
  4022f0:	b29b      	uxth	r3, r3
  4022f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4022f6:	b29b      	uxth	r3, r3
}
  4022f8:	4618      	mov	r0, r3
  4022fa:	46bd      	mov	sp, r7
  4022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402300:	4770      	bx	lr
  402302:	bf00      	nop
  402304:	40034000 	.word	0x40034000

00402308 <udd_get_micro_frame_number>:


uint16_t udd_get_micro_frame_number(void)
{
  402308:	b480      	push	{r7}
  40230a:	af00      	add	r7, sp, #0
	return 0;
  40230c:	2300      	movs	r3, #0
}
  40230e:	4618      	mov	r0, r3
  402310:	46bd      	mov	sp, r7
  402312:	f85d 7b04 	ldr.w	r7, [sp], #4
  402316:	4770      	bx	lr

00402318 <udd_set_setup_payload>:
	}
}


void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
  402318:	b480      	push	{r7}
  40231a:	b083      	sub	sp, #12
  40231c:	af00      	add	r7, sp, #0
  40231e:	6078      	str	r0, [r7, #4]
  402320:	460b      	mov	r3, r1
  402322:	807b      	strh	r3, [r7, #2]
	udd_g_ctrlreq.payload = payload;
  402324:	4b05      	ldr	r3, [pc, #20]	; (40233c <udd_set_setup_payload+0x24>)
  402326:	687a      	ldr	r2, [r7, #4]
  402328:	609a      	str	r2, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
  40232a:	4b04      	ldr	r3, [pc, #16]	; (40233c <udd_set_setup_payload+0x24>)
  40232c:	887a      	ldrh	r2, [r7, #2]
  40232e:	819a      	strh	r2, [r3, #12]
}
  402330:	370c      	adds	r7, #12
  402332:	46bd      	mov	sp, r7
  402334:	f85d 7b04 	ldr.w	r7, [sp], #4
  402338:	4770      	bx	lr
  40233a:	bf00      	nop
  40233c:	20008954 	.word	0x20008954

00402340 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
  402340:	b480      	push	{r7}
  402342:	b087      	sub	sp, #28
  402344:	af00      	add	r7, sp, #0
  402346:	4613      	mov	r3, r2
  402348:	4602      	mov	r2, r0
  40234a:	71fa      	strb	r2, [r7, #7]
  40234c:	460a      	mov	r2, r1
  40234e:	71ba      	strb	r2, [r7, #6]
  402350:	80bb      	strh	r3, [r7, #4]
	udd_ep_job_t *ptr_job;
	bool b_dir_in;
	bool b_iso;
	b_dir_in = ep & USB_EP_DIR_IN;
  402352:	79fb      	ldrb	r3, [r7, #7]
  402354:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402358:	2b00      	cmp	r3, #0
  40235a:	bf0c      	ite	eq
  40235c:	2300      	moveq	r3, #0
  40235e:	2301      	movne	r3, #1
  402360:	75fb      	strb	r3, [r7, #23]
	b_iso = (bmAttributes&USB_EP_TYPE_MASK) == USB_EP_TYPE_ISOCHRONOUS;
  402362:	79bb      	ldrb	r3, [r7, #6]
  402364:	f003 0303 	and.w	r3, r3, #3
  402368:	2b01      	cmp	r3, #1
  40236a:	bf14      	ite	ne
  40236c:	2300      	movne	r3, #0
  40236e:	2301      	moveq	r3, #1
  402370:	75bb      	strb	r3, [r7, #22]
	ep = ep & USB_EP_ADDR_MASK;
  402372:	79fb      	ldrb	r3, [r7, #7]
  402374:	f003 030f 	and.w	r3, r3, #15
  402378:	71fb      	strb	r3, [r7, #7]

	if (ep > USB_DEVICE_MAX_EP) {
  40237a:	79fb      	ldrb	r3, [r7, #7]
  40237c:	2b03      	cmp	r3, #3
  40237e:	d901      	bls.n	402384 <udd_ep_alloc+0x44>
		return false;
  402380:	2300      	movs	r3, #0
  402382:	e092      	b.n	4024aa <udd_ep_alloc+0x16a>
	}
	if (Is_udd_endpoint_enabled(ep)) {
  402384:	4b4c      	ldr	r3, [pc, #304]	; (4024b8 <udd_ep_alloc+0x178>)
  402386:	79fa      	ldrb	r2, [r7, #7]
  402388:	320c      	adds	r2, #12
  40238a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40238e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  402392:	2b00      	cmp	r3, #0
  402394:	d001      	beq.n	40239a <udd_ep_alloc+0x5a>
		return false;
  402396:	2300      	movs	r3, #0
  402398:	e087      	b.n	4024aa <udd_ep_alloc+0x16a>
	}

	// Check parameters
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  40239a:	7dbb      	ldrb	r3, [r7, #22]
  40239c:	2b00      	cmp	r3, #0
  40239e:	d007      	beq.n	4023b0 <udd_ep_alloc+0x70>
  4023a0:	79fb      	ldrb	r3, [r7, #7]
  4023a2:	2b00      	cmp	r3, #0
  4023a4:	d002      	beq.n	4023ac <udd_ep_alloc+0x6c>
  4023a6:	79fb      	ldrb	r3, [r7, #7]
  4023a8:	2b03      	cmp	r3, #3
  4023aa:	d101      	bne.n	4023b0 <udd_ep_alloc+0x70>
		return false;
  4023ac:	2300      	movs	r3, #0
  4023ae:	e07c      	b.n	4024aa <udd_ep_alloc+0x16a>
	}
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
  4023b0:	88ba      	ldrh	r2, [r7, #4]
  4023b2:	79fb      	ldrb	r3, [r7, #7]
  4023b4:	2b04      	cmp	r3, #4
  4023b6:	d002      	beq.n	4023be <udd_ep_alloc+0x7e>
  4023b8:	79fb      	ldrb	r3, [r7, #7]
  4023ba:	2b05      	cmp	r3, #5
  4023bc:	d102      	bne.n	4023c4 <udd_ep_alloc+0x84>
  4023be:	f44f 7300 	mov.w	r3, #512	; 0x200
  4023c2:	e000      	b.n	4023c6 <udd_ep_alloc+0x86>
  4023c4:	2340      	movs	r3, #64	; 0x40
  4023c6:	429a      	cmp	r2, r3
  4023c8:	dd01      	ble.n	4023ce <udd_ep_alloc+0x8e>
		return false;
  4023ca:	2300      	movs	r3, #0
  4023cc:	e06d      	b.n	4024aa <udd_ep_alloc+0x16a>
	}
	ptr_job = &udd_ep_job[ep - 1];
  4023ce:	79fb      	ldrb	r3, [r7, #7]
  4023d0:	1e5a      	subs	r2, r3, #1
  4023d2:	4613      	mov	r3, r2
  4023d4:	009b      	lsls	r3, r3, #2
  4023d6:	4413      	add	r3, r2
  4023d8:	009b      	lsls	r3, r3, #2
  4023da:	4a38      	ldr	r2, [pc, #224]	; (4024bc <udd_ep_alloc+0x17c>)
  4023dc:	4413      	add	r3, r2
  4023de:	613b      	str	r3, [r7, #16]

	// Set endpoint size
	ptr_job->size = MaxEndpointSize;
  4023e0:	88bb      	ldrh	r3, [r7, #4]
  4023e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4023e6:	b299      	uxth	r1, r3
  4023e8:	693a      	ldr	r2, [r7, #16]
  4023ea:	8a13      	ldrh	r3, [r2, #16]
  4023ec:	f361 0309 	bfi	r3, r1, #0, #10
  4023f0:	8213      	strh	r3, [r2, #16]
	ptr_job->b_buf_end = false;
  4023f2:	693a      	ldr	r2, [r7, #16]
  4023f4:	7c53      	ldrb	r3, [r2, #17]
  4023f6:	f36f 13c7 	bfc	r3, #7, #1
  4023fa:	7453      	strb	r3, [r2, #17]
	ptr_job->b_stall_requested = false;
  4023fc:	693a      	ldr	r2, [r7, #16]
  4023fe:	7c53      	ldrb	r3, [r2, #17]
  402400:	f36f 1345 	bfc	r3, #5, #1
  402404:	7453      	strb	r3, [r2, #17]
	if (b_dir_in) {
  402406:	7dfb      	ldrb	r3, [r7, #23]
  402408:	2b00      	cmp	r3, #0
  40240a:	d004      	beq.n	402416 <udd_ep_alloc+0xd6>
		// No data buffered in FIFO
		ptr_job->bank = 0;
  40240c:	693a      	ldr	r2, [r7, #16]
  40240e:	7c53      	ldrb	r3, [r2, #17]
  402410:	f36f 0383 	bfc	r3, #2, #2
  402414:	7453      	strb	r3, [r2, #17]
	}

	// Reset FIFOs
	udd_reset_endpoint(ep);
  402416:	4b28      	ldr	r3, [pc, #160]	; (4024b8 <udd_ep_alloc+0x178>)
  402418:	4a27      	ldr	r2, [pc, #156]	; (4024b8 <udd_ep_alloc+0x178>)
  40241a:	6a91      	ldr	r1, [r2, #40]	; 0x28
  40241c:	79fa      	ldrb	r2, [r7, #7]
  40241e:	2001      	movs	r0, #1
  402420:	fa00 f202 	lsl.w	r2, r0, r2
  402424:	430a      	orrs	r2, r1
  402426:	629a      	str	r2, [r3, #40]	; 0x28
  402428:	4b23      	ldr	r3, [pc, #140]	; (4024b8 <udd_ep_alloc+0x178>)
  40242a:	4a23      	ldr	r2, [pc, #140]	; (4024b8 <udd_ep_alloc+0x178>)
  40242c:	6a91      	ldr	r1, [r2, #40]	; 0x28
  40242e:	79fa      	ldrb	r2, [r7, #7]
  402430:	2001      	movs	r0, #1
  402432:	fa00 f202 	lsl.w	r2, r0, r2
  402436:	43d2      	mvns	r2, r2
  402438:	400a      	ands	r2, r1
  40243a:	629a      	str	r2, [r3, #40]	; 0x28
	// Set configuration of new endpoint
	udd_configure_endpoint(ep,
  40243c:	4b1e      	ldr	r3, [pc, #120]	; (4024b8 <udd_ep_alloc+0x178>)
  40243e:	79fa      	ldrb	r2, [r7, #7]
  402440:	320c      	adds	r2, #12
  402442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402446:	60fb      	str	r3, [r7, #12]
  402448:	68fb      	ldr	r3, [r7, #12]
  40244a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40244e:	60fb      	str	r3, [r7, #12]
  402450:	68fb      	ldr	r3, [r7, #12]
  402452:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  402456:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40245a:	60fb      	str	r3, [r7, #12]
  40245c:	7dfb      	ldrb	r3, [r7, #23]
  40245e:	2b00      	cmp	r3, #0
  402460:	d009      	beq.n	402476 <udd_ep_alloc+0x136>
  402462:	79bb      	ldrb	r3, [r7, #6]
  402464:	f043 0304 	orr.w	r3, r3, #4
  402468:	b2db      	uxtb	r3, r3
  40246a:	021b      	lsls	r3, r3, #8
  40246c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402470:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402474:	e005      	b.n	402482 <udd_ep_alloc+0x142>
  402476:	79bb      	ldrb	r3, [r7, #6]
  402478:	021b      	lsls	r3, r3, #8
  40247a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40247e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402482:	68fa      	ldr	r2, [r7, #12]
  402484:	4313      	orrs	r3, r2
  402486:	60fb      	str	r3, [r7, #12]
  402488:	4b0b      	ldr	r3, [pc, #44]	; (4024b8 <udd_ep_alloc+0x178>)
  40248a:	79fa      	ldrb	r2, [r7, #7]
  40248c:	68f9      	ldr	r1, [r7, #12]
  40248e:	320c      	adds	r2, #12
  402490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  402494:	2300      	movs	r3, #0
  402496:	60bb      	str	r3, [r7, #8]
  402498:	e003      	b.n	4024a2 <udd_ep_alloc+0x162>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40249a:	bf00      	nop
  40249c:	68bb      	ldr	r3, [r7, #8]
  40249e:	3301      	adds	r3, #1
  4024a0:	60bb      	str	r3, [r7, #8]
  4024a2:	68bb      	ldr	r3, [r7, #8]
  4024a4:	2b13      	cmp	r3, #19
  4024a6:	d9f8      	bls.n	40249a <udd_ep_alloc+0x15a>
		(b_dir_in ? (bmAttributes | 0x4) : bmAttributes),
		0);
	return true;
  4024a8:	2301      	movs	r3, #1
}
  4024aa:	4618      	mov	r0, r3
  4024ac:	371c      	adds	r7, #28
  4024ae:	46bd      	mov	sp, r7
  4024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024b4:	4770      	bx	lr
  4024b6:	bf00      	nop
  4024b8:	40034000 	.word	0x40034000
  4024bc:	20000dc4 	.word	0x20000dc4

004024c0 <udd_ep_free>:


void udd_ep_free(udd_ep_id_t ep)
{
  4024c0:	b580      	push	{r7, lr}
  4024c2:	b084      	sub	sp, #16
  4024c4:	af00      	add	r7, sp, #0
  4024c6:	4603      	mov	r3, r0
  4024c8:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  4024ca:	79fb      	ldrb	r3, [r7, #7]
  4024cc:	f003 030f 	and.w	r3, r3, #15
  4024d0:	73fb      	strb	r3, [r7, #15]
	if (USB_DEVICE_MAX_EP < ep_index) {
  4024d2:	7bfb      	ldrb	r3, [r7, #15]
  4024d4:	2b03      	cmp	r3, #3
  4024d6:	d900      	bls.n	4024da <udd_ep_free+0x1a>
		return;
  4024d8:	e00f      	b.n	4024fa <udd_ep_free+0x3a>
	}
	udd_disable_endpoint(ep_index);
  4024da:	4b09      	ldr	r3, [pc, #36]	; (402500 <udd_ep_free+0x40>)
  4024dc:	7bfa      	ldrb	r2, [r7, #15]
  4024de:	4908      	ldr	r1, [pc, #32]	; (402500 <udd_ep_free+0x40>)
  4024e0:	7bf8      	ldrb	r0, [r7, #15]
  4024e2:	300c      	adds	r0, #12
  4024e4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  4024e8:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
  4024ec:	320c      	adds	r2, #12
  4024ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	udd_ep_abort_job(ep);
  4024f2:	79fb      	ldrb	r3, [r7, #7]
  4024f4:	4618      	mov	r0, r3
  4024f6:	4b03      	ldr	r3, [pc, #12]	; (402504 <udd_ep_free+0x44>)
  4024f8:	4798      	blx	r3
}
  4024fa:	3710      	adds	r7, #16
  4024fc:	46bd      	mov	sp, r7
  4024fe:	bd80      	pop	{r7, pc}
  402500:	40034000 	.word	0x40034000
  402504:	00403471 	.word	0x00403471

00402508 <udd_ep_is_halted>:


bool udd_ep_is_halted(udd_ep_id_t ep)
{
  402508:	b480      	push	{r7}
  40250a:	b085      	sub	sp, #20
  40250c:	af00      	add	r7, sp, #0
  40250e:	4603      	mov	r3, r0
  402510:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402512:	79fb      	ldrb	r3, [r7, #7]
  402514:	f003 030f 	and.w	r3, r3, #15
  402518:	73fb      	strb	r3, [r7, #15]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  40251a:	7bfb      	ldrb	r3, [r7, #15]
  40251c:	1e5a      	subs	r2, r3, #1
  40251e:	4613      	mov	r3, r2
  402520:	009b      	lsls	r3, r3, #2
  402522:	4413      	add	r3, r2
  402524:	009b      	lsls	r3, r3, #2
  402526:	4a13      	ldr	r2, [pc, #76]	; (402574 <udd_ep_is_halted+0x6c>)
  402528:	4413      	add	r3, r2
  40252a:	60bb      	str	r3, [r7, #8]
	if (USB_DEVICE_MAX_EP < ep_index) {
  40252c:	7bfb      	ldrb	r3, [r7, #15]
  40252e:	2b03      	cmp	r3, #3
  402530:	d901      	bls.n	402536 <udd_ep_is_halted+0x2e>
		return false;
  402532:	2300      	movs	r3, #0
  402534:	e017      	b.n	402566 <udd_ep_is_halted+0x5e>
	}
	return ptr_job->b_stall_requested ||
  402536:	68bb      	ldr	r3, [r7, #8]
  402538:	7c5b      	ldrb	r3, [r3, #17]
  40253a:	f3c3 1340 	ubfx	r3, r3, #5, #1
  40253e:	b2db      	uxtb	r3, r3
  402540:	2b00      	cmp	r3, #0
  402542:	d10a      	bne.n	40255a <udd_ep_is_halted+0x52>
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
  402544:	4b0c      	ldr	r3, [pc, #48]	; (402578 <udd_ep_is_halted+0x70>)
  402546:	79fa      	ldrb	r2, [r7, #7]
  402548:	f002 020f 	and.w	r2, r2, #15
  40254c:	320c      	adds	r2, #12
  40254e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402552:	f003 0328 	and.w	r3, r3, #40	; 0x28
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}
	return ptr_job->b_stall_requested ||
  402556:	2b00      	cmp	r3, #0
  402558:	d001      	beq.n	40255e <udd_ep_is_halted+0x56>
  40255a:	2301      	movs	r3, #1
  40255c:	e000      	b.n	402560 <udd_ep_is_halted+0x58>
  40255e:	2300      	movs	r3, #0
  402560:	f003 0301 	and.w	r3, r3, #1
  402564:	b2db      	uxtb	r3, r3
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
}
  402566:	4618      	mov	r0, r3
  402568:	3714      	adds	r7, #20
  40256a:	46bd      	mov	sp, r7
  40256c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402570:	4770      	bx	lr
  402572:	bf00      	nop
  402574:	20000dc4 	.word	0x20000dc4
  402578:	40034000 	.word	0x40034000

0040257c <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
  40257c:	b580      	push	{r7, lr}
  40257e:	b088      	sub	sp, #32
  402580:	af00      	add	r7, sp, #0
  402582:	4603      	mov	r3, r0
  402584:	71fb      	strb	r3, [r7, #7]
	bool b_dir_in = ep & USB_EP_DIR_IN;
  402586:	79fb      	ldrb	r3, [r7, #7]
  402588:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40258c:	2b00      	cmp	r3, #0
  40258e:	bf0c      	ite	eq
  402590:	2300      	moveq	r3, #0
  402592:	2301      	movne	r3, #1
  402594:	77fb      	strb	r3, [r7, #31]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  402596:	79fb      	ldrb	r3, [r7, #7]
  402598:	f003 030f 	and.w	r3, r3, #15
  40259c:	77bb      	strb	r3, [r7, #30]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  40259e:	7fbb      	ldrb	r3, [r7, #30]
  4025a0:	1e5a      	subs	r2, r3, #1
  4025a2:	4613      	mov	r3, r2
  4025a4:	009b      	lsls	r3, r3, #2
  4025a6:	4413      	add	r3, r2
  4025a8:	009b      	lsls	r3, r3, #2
  4025aa:	4a2d      	ldr	r2, [pc, #180]	; (402660 <udd_ep_set_halt+0xe4>)
  4025ac:	4413      	add	r3, r2
  4025ae:	61bb      	str	r3, [r7, #24]
	irqflags_t flags;
	if (USB_DEVICE_MAX_EP < ep_index) {
  4025b0:	7fbb      	ldrb	r3, [r7, #30]
  4025b2:	2b03      	cmp	r3, #3
  4025b4:	d901      	bls.n	4025ba <udd_ep_set_halt+0x3e>
		return false;
  4025b6:	2300      	movs	r3, #0
  4025b8:	e04d      	b.n	402656 <udd_ep_set_halt+0xda>
	}
	flags = cpu_irq_save();
  4025ba:	4b2a      	ldr	r3, [pc, #168]	; (402664 <udd_ep_set_halt+0xe8>)
  4025bc:	4798      	blx	r3
  4025be:	6178      	str	r0, [r7, #20]
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  4025c0:	7ffb      	ldrb	r3, [r7, #31]
  4025c2:	2b00      	cmp	r3, #0
  4025c4:	d01f      	beq.n	402606 <udd_ep_set_halt+0x8a>
  4025c6:	4b28      	ldr	r3, [pc, #160]	; (402668 <udd_ep_set_halt+0xec>)
  4025c8:	7fba      	ldrb	r2, [r7, #30]
  4025ca:	320c      	adds	r2, #12
  4025cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4025d0:	f003 0310 	and.w	r3, r3, #16
  4025d4:	2b00      	cmp	r3, #0
  4025d6:	d106      	bne.n	4025e6 <udd_ep_set_halt+0x6a>
				|| ptr_job->bank > 1)) {
  4025d8:	69bb      	ldr	r3, [r7, #24]
  4025da:	7c5b      	ldrb	r3, [r3, #17]
  4025dc:	f3c3 0381 	ubfx	r3, r3, #2, #2
  4025e0:	b2db      	uxtb	r3, r3
  4025e2:	2b01      	cmp	r3, #1
  4025e4:	dd0f      	ble.n	402606 <udd_ep_set_halt+0x8a>
		// Halt until banks sent
		ptr_job->b_stall_requested = true;
  4025e6:	69ba      	ldr	r2, [r7, #24]
  4025e8:	7c53      	ldrb	r3, [r2, #17]
  4025ea:	f043 0320 	orr.w	r3, r3, #32
  4025ee:	7453      	strb	r3, [r2, #17]
		udd_enable_endpoint_interrupt(ep_index);
  4025f0:	4b1d      	ldr	r3, [pc, #116]	; (402668 <udd_ep_set_halt+0xec>)
  4025f2:	7fba      	ldrb	r2, [r7, #30]
  4025f4:	2101      	movs	r1, #1
  4025f6:	fa01 f202 	lsl.w	r2, r1, r2
  4025fa:	611a      	str	r2, [r3, #16]
		cpu_irq_restore(flags);
  4025fc:	6978      	ldr	r0, [r7, #20]
  4025fe:	4b1b      	ldr	r3, [pc, #108]	; (40266c <udd_ep_set_halt+0xf0>)
  402600:	4798      	blx	r3
		return true;
  402602:	2301      	movs	r3, #1
  402604:	e027      	b.n	402656 <udd_ep_set_halt+0xda>
	} else {
		// Stall endpoint
		udd_enable_stall_handshake(ep_index);
  402606:	4b18      	ldr	r3, [pc, #96]	; (402668 <udd_ep_set_halt+0xec>)
  402608:	7fba      	ldrb	r2, [r7, #30]
  40260a:	320c      	adds	r2, #12
  40260c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402610:	613b      	str	r3, [r7, #16]
  402612:	693b      	ldr	r3, [r7, #16]
  402614:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402618:	613b      	str	r3, [r7, #16]
  40261a:	693b      	ldr	r3, [r7, #16]
  40261c:	f043 0320 	orr.w	r3, r3, #32
  402620:	613b      	str	r3, [r7, #16]
  402622:	4b11      	ldr	r3, [pc, #68]	; (402668 <udd_ep_set_halt+0xec>)
  402624:	7fba      	ldrb	r2, [r7, #30]
  402626:	6939      	ldr	r1, [r7, #16]
  402628:	320c      	adds	r2, #12
  40262a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40262e:	2300      	movs	r3, #0
  402630:	60fb      	str	r3, [r7, #12]
  402632:	e003      	b.n	40263c <udd_ep_set_halt+0xc0>
  402634:	bf00      	nop
  402636:	68fb      	ldr	r3, [r7, #12]
  402638:	3301      	adds	r3, #1
  40263a:	60fb      	str	r3, [r7, #12]
  40263c:	68fb      	ldr	r3, [r7, #12]
  40263e:	2b13      	cmp	r3, #19
  402640:	d9f8      	bls.n	402634 <udd_ep_set_halt+0xb8>
		udd_enable_endpoint_interrupt(ep_index);
  402642:	4b09      	ldr	r3, [pc, #36]	; (402668 <udd_ep_set_halt+0xec>)
  402644:	7fba      	ldrb	r2, [r7, #30]
  402646:	2101      	movs	r1, #1
  402648:	fa01 f202 	lsl.w	r2, r1, r2
  40264c:	611a      	str	r2, [r3, #16]
		cpu_irq_restore(flags);
  40264e:	6978      	ldr	r0, [r7, #20]
  402650:	4b06      	ldr	r3, [pc, #24]	; (40266c <udd_ep_set_halt+0xf0>)
  402652:	4798      	blx	r3
	}
	return true;
  402654:	2301      	movs	r3, #1
}
  402656:	4618      	mov	r0, r3
  402658:	3720      	adds	r7, #32
  40265a:	46bd      	mov	sp, r7
  40265c:	bd80      	pop	{r7, pc}
  40265e:	bf00      	nop
  402660:	20000dc4 	.word	0x20000dc4
  402664:	00401e45 	.word	0x00401e45
  402668:	40034000 	.word	0x40034000
  40266c:	00401e9d 	.word	0x00401e9d

00402670 <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
  402670:	b580      	push	{r7, lr}
  402672:	b088      	sub	sp, #32
  402674:	af00      	add	r7, sp, #0
  402676:	4603      	mov	r3, r0
  402678:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
  40267a:	79fb      	ldrb	r3, [r7, #7]
  40267c:	f003 030f 	and.w	r3, r3, #15
  402680:	71fb      	strb	r3, [r7, #7]
	if (USB_DEVICE_MAX_EP < ep)
  402682:	79fb      	ldrb	r3, [r7, #7]
  402684:	2b03      	cmp	r3, #3
  402686:	d901      	bls.n	40268c <udd_ep_clear_halt+0x1c>
		return false;
  402688:	2300      	movs	r3, #0
  40268a:	e075      	b.n	402778 <udd_ep_clear_halt+0x108>
	ptr_job = &udd_ep_job[ep - 1];
  40268c:	79fb      	ldrb	r3, [r7, #7]
  40268e:	1e5a      	subs	r2, r3, #1
  402690:	4613      	mov	r3, r2
  402692:	009b      	lsls	r3, r3, #2
  402694:	4413      	add	r3, r2
  402696:	009b      	lsls	r3, r3, #2
  402698:	4a39      	ldr	r2, [pc, #228]	; (402780 <udd_ep_clear_halt+0x110>)
  40269a:	4413      	add	r3, r2
  40269c:	61fb      	str	r3, [r7, #28]

	ptr_job->b_stall_requested = false;
  40269e:	69fa      	ldr	r2, [r7, #28]
  4026a0:	7c53      	ldrb	r3, [r2, #17]
  4026a2:	f36f 1345 	bfc	r3, #5, #1
  4026a6:	7453      	strb	r3, [r2, #17]
	if (Is_udd_endpoint_stall_requested(ep)) {
  4026a8:	4b36      	ldr	r3, [pc, #216]	; (402784 <udd_ep_clear_halt+0x114>)
  4026aa:	79fa      	ldrb	r2, [r7, #7]
  4026ac:	320c      	adds	r2, #12
  4026ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4026b2:	f003 0320 	and.w	r3, r3, #32
  4026b6:	2b00      	cmp	r3, #0
  4026b8:	d05d      	beq.n	402776 <udd_ep_clear_halt+0x106>
		// Remove stall
		udd_disable_stall_handshake(ep);
  4026ba:	4b32      	ldr	r3, [pc, #200]	; (402784 <udd_ep_clear_halt+0x114>)
  4026bc:	79fa      	ldrb	r2, [r7, #7]
  4026be:	320c      	adds	r2, #12
  4026c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4026c4:	61bb      	str	r3, [r7, #24]
  4026c6:	69bb      	ldr	r3, [r7, #24]
  4026c8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4026cc:	61bb      	str	r3, [r7, #24]
  4026ce:	69bb      	ldr	r3, [r7, #24]
  4026d0:	f023 0320 	bic.w	r3, r3, #32
  4026d4:	61bb      	str	r3, [r7, #24]
  4026d6:	4b2b      	ldr	r3, [pc, #172]	; (402784 <udd_ep_clear_halt+0x114>)
  4026d8:	79fa      	ldrb	r2, [r7, #7]
  4026da:	69b9      	ldr	r1, [r7, #24]
  4026dc:	320c      	adds	r2, #12
  4026de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4026e2:	2300      	movs	r3, #0
  4026e4:	617b      	str	r3, [r7, #20]
  4026e6:	e003      	b.n	4026f0 <udd_ep_clear_halt+0x80>
  4026e8:	bf00      	nop
  4026ea:	697b      	ldr	r3, [r7, #20]
  4026ec:	3301      	adds	r3, #1
  4026ee:	617b      	str	r3, [r7, #20]
  4026f0:	697b      	ldr	r3, [r7, #20]
  4026f2:	2b13      	cmp	r3, #19
  4026f4:	d9f8      	bls.n	4026e8 <udd_ep_clear_halt+0x78>
		// Reset FIFO and data toggle (after stall cleared)
		udd_reset_endpoint(ep);
  4026f6:	4b23      	ldr	r3, [pc, #140]	; (402784 <udd_ep_clear_halt+0x114>)
  4026f8:	4a22      	ldr	r2, [pc, #136]	; (402784 <udd_ep_clear_halt+0x114>)
  4026fa:	6a91      	ldr	r1, [r2, #40]	; 0x28
  4026fc:	79fa      	ldrb	r2, [r7, #7]
  4026fe:	2001      	movs	r0, #1
  402700:	fa00 f202 	lsl.w	r2, r0, r2
  402704:	430a      	orrs	r2, r1
  402706:	629a      	str	r2, [r3, #40]	; 0x28
  402708:	4b1e      	ldr	r3, [pc, #120]	; (402784 <udd_ep_clear_halt+0x114>)
  40270a:	4a1e      	ldr	r2, [pc, #120]	; (402784 <udd_ep_clear_halt+0x114>)
  40270c:	6a91      	ldr	r1, [r2, #40]	; 0x28
  40270e:	79fa      	ldrb	r2, [r7, #7]
  402710:	2001      	movs	r0, #1
  402712:	fa00 f202 	lsl.w	r2, r0, r2
  402716:	43d2      	mvns	r2, r2
  402718:	400a      	ands	r2, r1
  40271a:	629a      	str	r2, [r3, #40]	; 0x28
		// Clear stall status
		udd_ack_stall(ep);
  40271c:	4b19      	ldr	r3, [pc, #100]	; (402784 <udd_ep_clear_halt+0x114>)
  40271e:	79fa      	ldrb	r2, [r7, #7]
  402720:	320c      	adds	r2, #12
  402722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402726:	613b      	str	r3, [r7, #16]
  402728:	693b      	ldr	r3, [r7, #16]
  40272a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40272e:	613b      	str	r3, [r7, #16]
  402730:	693b      	ldr	r3, [r7, #16]
  402732:	f023 0308 	bic.w	r3, r3, #8
  402736:	613b      	str	r3, [r7, #16]
  402738:	4b12      	ldr	r3, [pc, #72]	; (402784 <udd_ep_clear_halt+0x114>)
  40273a:	79fa      	ldrb	r2, [r7, #7]
  40273c:	6939      	ldr	r1, [r7, #16]
  40273e:	320c      	adds	r2, #12
  402740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  402744:	2300      	movs	r3, #0
  402746:	60fb      	str	r3, [r7, #12]
  402748:	e003      	b.n	402752 <udd_ep_clear_halt+0xe2>
  40274a:	bf00      	nop
  40274c:	68fb      	ldr	r3, [r7, #12]
  40274e:	3301      	adds	r3, #1
  402750:	60fb      	str	r3, [r7, #12]
  402752:	68fb      	ldr	r3, [r7, #12]
  402754:	2b13      	cmp	r3, #19
  402756:	d9f8      	bls.n	40274a <udd_ep_clear_halt+0xda>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
  402758:	69fb      	ldr	r3, [r7, #28]
  40275a:	7c5b      	ldrb	r3, [r3, #17]
  40275c:	f3c3 1300 	ubfx	r3, r3, #4, #1
  402760:	b2db      	uxtb	r3, r3
  402762:	2b01      	cmp	r3, #1
  402764:	d107      	bne.n	402776 <udd_ep_clear_halt+0x106>
			ptr_job->busy = false;
  402766:	69fa      	ldr	r2, [r7, #28]
  402768:	7c53      	ldrb	r3, [r2, #17]
  40276a:	f36f 1304 	bfc	r3, #4, #1
  40276e:	7453      	strb	r3, [r2, #17]
			ptr_job->call_nohalt();
  402770:	69fb      	ldr	r3, [r7, #28]
  402772:	681b      	ldr	r3, [r3, #0]
  402774:	4798      	blx	r3
		}
	}
	return true;
  402776:	2301      	movs	r3, #1
}
  402778:	4618      	mov	r0, r3
  40277a:	3720      	adds	r7, #32
  40277c:	46bd      	mov	sp, r7
  40277e:	bd80      	pop	{r7, pc}
  402780:	20000dc4 	.word	0x20000dc4
  402784:	40034000 	.word	0x40034000

00402788 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
  402788:	b580      	push	{r7, lr}
  40278a:	b088      	sub	sp, #32
  40278c:	af00      	add	r7, sp, #0
  40278e:	60ba      	str	r2, [r7, #8]
  402790:	607b      	str	r3, [r7, #4]
  402792:	4603      	mov	r3, r0
  402794:	73fb      	strb	r3, [r7, #15]
  402796:	460b      	mov	r3, r1
  402798:	73bb      	strb	r3, [r7, #14]
	udd_ep_job_t *ptr_job;
	irqflags_t flags;
	bool b_dir_in = ep & USB_EP_DIR_IN;
  40279a:	7bfb      	ldrb	r3, [r7, #15]
  40279c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4027a0:	2b00      	cmp	r3, #0
  4027a2:	bf0c      	ite	eq
  4027a4:	2300      	moveq	r3, #0
  4027a6:	2301      	movne	r3, #1
  4027a8:	77fb      	strb	r3, [r7, #31]

	ep &= USB_EP_ADDR_MASK;
  4027aa:	7bfb      	ldrb	r3, [r7, #15]
  4027ac:	f003 030f 	and.w	r3, r3, #15
  4027b0:	73fb      	strb	r3, [r7, #15]
	if (USB_DEVICE_MAX_EP < ep) {
  4027b2:	7bfb      	ldrb	r3, [r7, #15]
  4027b4:	2b03      	cmp	r3, #3
  4027b6:	d901      	bls.n	4027bc <udd_ep_run+0x34>
		return false;
  4027b8:	2300      	movs	r3, #0
  4027ba:	e083      	b.n	4028c4 <udd_ep_run+0x13c>
	}
	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
  4027bc:	7bfb      	ldrb	r3, [r7, #15]
  4027be:	1e5a      	subs	r2, r3, #1
  4027c0:	4613      	mov	r3, r2
  4027c2:	009b      	lsls	r3, r3, #2
  4027c4:	4413      	add	r3, r2
  4027c6:	009b      	lsls	r3, r3, #2
  4027c8:	4a40      	ldr	r2, [pc, #256]	; (4028cc <udd_ep_run+0x144>)
  4027ca:	4413      	add	r3, r2
  4027cc:	61bb      	str	r3, [r7, #24]

	if ((!Is_udd_endpoint_enabled(ep))
  4027ce:	4b40      	ldr	r3, [pc, #256]	; (4028d0 <udd_ep_run+0x148>)
  4027d0:	7bfa      	ldrb	r2, [r7, #15]
  4027d2:	320c      	adds	r2, #12
  4027d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4027d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  4027dc:	2b00      	cmp	r3, #0
  4027de:	d00f      	beq.n	402800 <udd_ep_run+0x78>
			|| ptr_job->b_stall_requested
  4027e0:	69bb      	ldr	r3, [r7, #24]
  4027e2:	7c5b      	ldrb	r3, [r3, #17]
  4027e4:	f3c3 1340 	ubfx	r3, r3, #5, #1
  4027e8:	b2db      	uxtb	r3, r3
  4027ea:	2b00      	cmp	r3, #0
  4027ec:	d108      	bne.n	402800 <udd_ep_run+0x78>
			|| Is_udd_endpoint_stall_requested(ep)) {
  4027ee:	4b38      	ldr	r3, [pc, #224]	; (4028d0 <udd_ep_run+0x148>)
  4027f0:	7bfa      	ldrb	r2, [r7, #15]
  4027f2:	320c      	adds	r2, #12
  4027f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4027f8:	f003 0320 	and.w	r3, r3, #32
  4027fc:	2b00      	cmp	r3, #0
  4027fe:	d001      	beq.n	402804 <udd_ep_run+0x7c>
		return false; // Endpoint is halted
  402800:	2300      	movs	r3, #0
  402802:	e05f      	b.n	4028c4 <udd_ep_run+0x13c>
	}

	flags = cpu_irq_save();
  402804:	4b33      	ldr	r3, [pc, #204]	; (4028d4 <udd_ep_run+0x14c>)
  402806:	4798      	blx	r3
  402808:	6178      	str	r0, [r7, #20]
	if (ptr_job->busy == true) {
  40280a:	69bb      	ldr	r3, [r7, #24]
  40280c:	7c5b      	ldrb	r3, [r3, #17]
  40280e:	f3c3 1300 	ubfx	r3, r3, #4, #1
  402812:	b2db      	uxtb	r3, r3
  402814:	2b01      	cmp	r3, #1
  402816:	d104      	bne.n	402822 <udd_ep_run+0x9a>
		cpu_irq_restore(flags);
  402818:	6978      	ldr	r0, [r7, #20]
  40281a:	4b2f      	ldr	r3, [pc, #188]	; (4028d8 <udd_ep_run+0x150>)
  40281c:	4798      	blx	r3
		return false; // Job already on going
  40281e:	2300      	movs	r3, #0
  402820:	e050      	b.n	4028c4 <udd_ep_run+0x13c>
	}
	ptr_job->busy = true;
  402822:	69ba      	ldr	r2, [r7, #24]
  402824:	7c53      	ldrb	r3, [r2, #17]
  402826:	f043 0310 	orr.w	r3, r3, #16
  40282a:	7453      	strb	r3, [r2, #17]
	cpu_irq_restore(flags);
  40282c:	6978      	ldr	r0, [r7, #20]
  40282e:	4b2a      	ldr	r3, [pc, #168]	; (4028d8 <udd_ep_run+0x150>)
  402830:	4798      	blx	r3

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
  402832:	69bb      	ldr	r3, [r7, #24]
  402834:	68ba      	ldr	r2, [r7, #8]
  402836:	605a      	str	r2, [r3, #4]
	ptr_job->buf_size = buf_size;
  402838:	69bb      	ldr	r3, [r7, #24]
  40283a:	687a      	ldr	r2, [r7, #4]
  40283c:	609a      	str	r2, [r3, #8]
	ptr_job->buf_cnt = 0;
  40283e:	69bb      	ldr	r3, [r7, #24]
  402840:	2200      	movs	r2, #0
  402842:	60da      	str	r2, [r3, #12]
	ptr_job->call_trans = callback;
  402844:	69bb      	ldr	r3, [r7, #24]
  402846:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402848:	601a      	str	r2, [r3, #0]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
  40284a:	7bbb      	ldrb	r3, [r7, #14]
  40284c:	2b00      	cmp	r3, #0
  40284e:	d102      	bne.n	402856 <udd_ep_run+0xce>
  402850:	687b      	ldr	r3, [r7, #4]
  402852:	2b00      	cmp	r3, #0
  402854:	d101      	bne.n	40285a <udd_ep_run+0xd2>
  402856:	2301      	movs	r3, #1
  402858:	e000      	b.n	40285c <udd_ep_run+0xd4>
  40285a:	2300      	movs	r3, #0
  40285c:	b2db      	uxtb	r3, r3
  40285e:	f003 0301 	and.w	r3, r3, #1
  402862:	b2d9      	uxtb	r1, r3
  402864:	69ba      	ldr	r2, [r7, #24]
  402866:	7c53      	ldrb	r3, [r2, #17]
  402868:	f361 1386 	bfi	r3, r1, #6, #1
  40286c:	7453      	strb	r3, [r2, #17]
	ptr_job->b_buf_end = false;
  40286e:	69ba      	ldr	r2, [r7, #24]
  402870:	7c53      	ldrb	r3, [r2, #17]
  402872:	f36f 13c7 	bfc	r3, #7, #1
  402876:	7453      	strb	r3, [r2, #17]

	flags = cpu_irq_save();
  402878:	4b16      	ldr	r3, [pc, #88]	; (4028d4 <udd_ep_run+0x14c>)
  40287a:	4798      	blx	r3
  40287c:	6178      	str	r0, [r7, #20]
	udd_enable_endpoint_interrupt(ep);
  40287e:	4b14      	ldr	r3, [pc, #80]	; (4028d0 <udd_ep_run+0x148>)
  402880:	7bfa      	ldrb	r2, [r7, #15]
  402882:	2101      	movs	r1, #1
  402884:	fa01 f202 	lsl.w	r2, r1, r2
  402888:	611a      	str	r2, [r3, #16]
	// Request first transfer
	if (b_dir_in) {
  40288a:	7ffb      	ldrb	r3, [r7, #31]
  40288c:	2b00      	cmp	r3, #0
  40288e:	d015      	beq.n	4028bc <udd_ep_run+0x134>
		if (Is_udd_in_pending(ep)) {
  402890:	4b0f      	ldr	r3, [pc, #60]	; (4028d0 <udd_ep_run+0x148>)
  402892:	7bfa      	ldrb	r2, [r7, #15]
  402894:	320c      	adds	r2, #12
  402896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40289a:	f003 0311 	and.w	r3, r3, #17
  40289e:	2b00      	cmp	r3, #0
  4028a0:	d10c      	bne.n	4028bc <udd_ep_run+0x134>
			// Append more data (handled in interrupt service)
		} else {
			// Start new, try to fill 1~2 banks before handling status
			if (udd_ep_in_sent(ep, true)) {
  4028a2:	7bfb      	ldrb	r3, [r7, #15]
  4028a4:	4618      	mov	r0, r3
  4028a6:	2101      	movs	r1, #1
  4028a8:	4b0c      	ldr	r3, [pc, #48]	; (4028dc <udd_ep_run+0x154>)
  4028aa:	4798      	blx	r3
  4028ac:	4603      	mov	r3, r0
  4028ae:	2b00      	cmp	r3, #0
  4028b0:	d004      	beq.n	4028bc <udd_ep_run+0x134>
				// Over one bank
				udd_ep_in_sent(ep, false);
  4028b2:	7bfb      	ldrb	r3, [r7, #15]
  4028b4:	4618      	mov	r0, r3
  4028b6:	2100      	movs	r1, #0
  4028b8:	4b08      	ldr	r3, [pc, #32]	; (4028dc <udd_ep_run+0x154>)
  4028ba:	4798      	blx	r3
			}
		}
	} else {
		// Waiting for OUT received interrupt
	}
	cpu_irq_restore(flags);
  4028bc:	6978      	ldr	r0, [r7, #20]
  4028be:	4b06      	ldr	r3, [pc, #24]	; (4028d8 <udd_ep_run+0x150>)
  4028c0:	4798      	blx	r3

	return true;
  4028c2:	2301      	movs	r3, #1
}
  4028c4:	4618      	mov	r0, r3
  4028c6:	3720      	adds	r7, #32
  4028c8:	46bd      	mov	sp, r7
  4028ca:	bd80      	pop	{r7, pc}
  4028cc:	20000dc4 	.word	0x20000dc4
  4028d0:	40034000 	.word	0x40034000
  4028d4:	00401e45 	.word	0x00401e45
  4028d8:	00401e9d 	.word	0x00401e9d
  4028dc:	004037a5 	.word	0x004037a5

004028e0 <udd_ep_abort>:


void udd_ep_abort(udd_ep_id_t ep)
{
  4028e0:	b580      	push	{r7, lr}
  4028e2:	b088      	sub	sp, #32
  4028e4:	af00      	add	r7, sp, #0
  4028e6:	4603      	mov	r3, r0
  4028e8:	71fb      	strb	r3, [r7, #7]
	bool b_dir_in = ep & USB_EP_DIR_IN;
  4028ea:	79fb      	ldrb	r3, [r7, #7]
  4028ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4028f0:	2b00      	cmp	r3, #0
  4028f2:	bf0c      	ite	eq
  4028f4:	2300      	moveq	r3, #0
  4028f6:	2301      	movne	r3, #1
  4028f8:	77fb      	strb	r3, [r7, #31]
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
  4028fa:	79fb      	ldrb	r3, [r7, #7]
  4028fc:	f003 030f 	and.w	r3, r3, #15
  402900:	71fb      	strb	r3, [r7, #7]
	if (USB_DEVICE_MAX_EP < ep)
  402902:	79fb      	ldrb	r3, [r7, #7]
  402904:	2b03      	cmp	r3, #3
  402906:	d900      	bls.n	40290a <udd_ep_abort+0x2a>
		return;
  402908:	e0ba      	b.n	402a80 <udd_ep_abort+0x1a0>

	// Disable interrupts
	flags = cpu_irq_save();
  40290a:	4b5f      	ldr	r3, [pc, #380]	; (402a88 <udd_ep_abort+0x1a8>)
  40290c:	4798      	blx	r3
  40290e:	61b8      	str	r0, [r7, #24]
	udd_disable_endpoint_interrupt(ep);
  402910:	4b5e      	ldr	r3, [pc, #376]	; (402a8c <udd_ep_abort+0x1ac>)
  402912:	79fa      	ldrb	r2, [r7, #7]
  402914:	2101      	movs	r1, #1
  402916:	fa01 f202 	lsl.w	r2, r1, r2
  40291a:	615a      	str	r2, [r3, #20]
	cpu_irq_restore(flags);
  40291c:	69b8      	ldr	r0, [r7, #24]
  40291e:	4b5c      	ldr	r3, [pc, #368]	; (402a90 <udd_ep_abort+0x1b0>)
  402920:	4798      	blx	r3
	// Clear pending statuses
	if (b_dir_in) {
  402922:	7ffb      	ldrb	r3, [r7, #31]
  402924:	2b00      	cmp	r3, #0
  402926:	f000 8086 	beq.w	402a36 <udd_ep_abort+0x156>
		// Kill banks
		if (Is_udd_transmit_ready(ep)) {
  40292a:	4b58      	ldr	r3, [pc, #352]	; (402a8c <udd_ep_abort+0x1ac>)
  40292c:	79fa      	ldrb	r2, [r7, #7]
  40292e:	320c      	adds	r2, #12
  402930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402934:	f003 0310 	and.w	r3, r3, #16
  402938:	2b00      	cmp	r3, #0
  40293a:	d04f      	beq.n	4029dc <udd_ep_abort+0xfc>
			udd_kill_data_in_fifo(ep,
  40293c:	79fb      	ldrb	r3, [r7, #7]
  40293e:	2b00      	cmp	r3, #0
  402940:	d02e      	beq.n	4029a0 <udd_ep_abort+0xc0>
  402942:	79fb      	ldrb	r3, [r7, #7]
  402944:	2b03      	cmp	r3, #3
  402946:	d02b      	beq.n	4029a0 <udd_ep_abort+0xc0>
  402948:	4b50      	ldr	r3, [pc, #320]	; (402a8c <udd_ep_abort+0x1ac>)
  40294a:	79fa      	ldrb	r2, [r7, #7]
  40294c:	494f      	ldr	r1, [pc, #316]	; (402a8c <udd_ep_abort+0x1ac>)
  40294e:	79f8      	ldrb	r0, [r7, #7]
  402950:	300c      	adds	r0, #12
  402952:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  402956:	f021 0110 	bic.w	r1, r1, #16
  40295a:	320c      	adds	r2, #12
  40295c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  402960:	bf00      	nop
  402962:	4b4a      	ldr	r3, [pc, #296]	; (402a8c <udd_ep_abort+0x1ac>)
  402964:	79fa      	ldrb	r2, [r7, #7]
  402966:	320c      	adds	r2, #12
  402968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40296c:	f003 0310 	and.w	r3, r3, #16
  402970:	2b00      	cmp	r3, #0
  402972:	d1f6      	bne.n	402962 <udd_ep_abort+0x82>
  402974:	4b45      	ldr	r3, [pc, #276]	; (402a8c <udd_ep_abort+0x1ac>)
  402976:	79fa      	ldrb	r2, [r7, #7]
  402978:	4944      	ldr	r1, [pc, #272]	; (402a8c <udd_ep_abort+0x1ac>)
  40297a:	79f8      	ldrb	r0, [r7, #7]
  40297c:	300c      	adds	r0, #12
  40297e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  402982:	f041 0110 	orr.w	r1, r1, #16
  402986:	320c      	adds	r2, #12
  402988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40298c:	bf00      	nop
  40298e:	4b3f      	ldr	r3, [pc, #252]	; (402a8c <udd_ep_abort+0x1ac>)
  402990:	79fa      	ldrb	r2, [r7, #7]
  402992:	320c      	adds	r2, #12
  402994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402998:	f003 0310 	and.w	r3, r3, #16
  40299c:	2b00      	cmp	r3, #0
  40299e:	d0f6      	beq.n	40298e <udd_ep_abort+0xae>
  4029a0:	4b3a      	ldr	r3, [pc, #232]	; (402a8c <udd_ep_abort+0x1ac>)
  4029a2:	79fa      	ldrb	r2, [r7, #7]
  4029a4:	320c      	adds	r2, #12
  4029a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4029aa:	617b      	str	r3, [r7, #20]
  4029ac:	697b      	ldr	r3, [r7, #20]
  4029ae:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4029b2:	617b      	str	r3, [r7, #20]
  4029b4:	697b      	ldr	r3, [r7, #20]
  4029b6:	f023 0310 	bic.w	r3, r3, #16
  4029ba:	617b      	str	r3, [r7, #20]
  4029bc:	4b33      	ldr	r3, [pc, #204]	; (402a8c <udd_ep_abort+0x1ac>)
  4029be:	79fa      	ldrb	r2, [r7, #7]
  4029c0:	6979      	ldr	r1, [r7, #20]
  4029c2:	320c      	adds	r2, #12
  4029c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4029c8:	2300      	movs	r3, #0
  4029ca:	613b      	str	r3, [r7, #16]
  4029cc:	e003      	b.n	4029d6 <udd_ep_abort+0xf6>
  4029ce:	bf00      	nop
  4029d0:	693b      	ldr	r3, [r7, #16]
  4029d2:	3301      	adds	r3, #1
  4029d4:	613b      	str	r3, [r7, #16]
  4029d6:	693b      	ldr	r3, [r7, #16]
  4029d8:	2b13      	cmp	r3, #19
  4029da:	d9f8      	bls.n	4029ce <udd_ep_abort+0xee>
					udd_get_endpoint_bank_max_nbr(ep)>1);
		}
		udd_ack_in_sent(ep);
  4029dc:	4b2b      	ldr	r3, [pc, #172]	; (402a8c <udd_ep_abort+0x1ac>)
  4029de:	79fa      	ldrb	r2, [r7, #7]
  4029e0:	320c      	adds	r2, #12
  4029e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4029e6:	60fb      	str	r3, [r7, #12]
  4029e8:	68fb      	ldr	r3, [r7, #12]
  4029ea:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4029ee:	60fb      	str	r3, [r7, #12]
  4029f0:	68fb      	ldr	r3, [r7, #12]
  4029f2:	f023 0301 	bic.w	r3, r3, #1
  4029f6:	60fb      	str	r3, [r7, #12]
  4029f8:	4b24      	ldr	r3, [pc, #144]	; (402a8c <udd_ep_abort+0x1ac>)
  4029fa:	79fa      	ldrb	r2, [r7, #7]
  4029fc:	68f9      	ldr	r1, [r7, #12]
  4029fe:	320c      	adds	r2, #12
  402a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  402a04:	2300      	movs	r3, #0
  402a06:	60bb      	str	r3, [r7, #8]
  402a08:	e003      	b.n	402a12 <udd_ep_abort+0x132>
  402a0a:	bf00      	nop
  402a0c:	68bb      	ldr	r3, [r7, #8]
  402a0e:	3301      	adds	r3, #1
  402a10:	60bb      	str	r3, [r7, #8]
  402a12:	68bb      	ldr	r3, [r7, #8]
  402a14:	2b13      	cmp	r3, #19
  402a16:	d9f8      	bls.n	402a0a <udd_ep_abort+0x12a>
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
  402a18:	79fb      	ldrb	r3, [r7, #7]
  402a1a:	1e5a      	subs	r2, r3, #1
  402a1c:	491d      	ldr	r1, [pc, #116]	; (402a94 <udd_ep_abort+0x1b4>)
  402a1e:	4613      	mov	r3, r2
  402a20:	009b      	lsls	r3, r3, #2
  402a22:	4413      	add	r3, r2
  402a24:	009b      	lsls	r3, r3, #2
  402a26:	440b      	add	r3, r1
  402a28:	f103 0210 	add.w	r2, r3, #16
  402a2c:	7853      	ldrb	r3, [r2, #1]
  402a2e:	f36f 0383 	bfc	r3, #2, #2
  402a32:	7053      	strb	r3, [r2, #1]
  402a34:	e00d      	b.n	402a52 <udd_ep_abort+0x172>
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
  402a36:	e003      	b.n	402a40 <udd_ep_abort+0x160>
			udd_ep_ack_out_received(ep);
  402a38:	79fb      	ldrb	r3, [r7, #7]
  402a3a:	4618      	mov	r0, r3
  402a3c:	4b16      	ldr	r3, [pc, #88]	; (402a98 <udd_ep_abort+0x1b8>)
  402a3e:	4798      	blx	r3
		udd_ack_in_sent(ep);
		// Reset number of buffered banks
		udd_ep_job[ep - 1].bank = 0;
	} else {
		// Clear all pending banks statuses
		while(Is_udd_any_bank_received(ep)) {
  402a40:	4b12      	ldr	r3, [pc, #72]	; (402a8c <udd_ep_abort+0x1ac>)
  402a42:	79fa      	ldrb	r2, [r7, #7]
  402a44:	320c      	adds	r2, #12
  402a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402a4a:	f003 0342 	and.w	r3, r3, #66	; 0x42
  402a4e:	2b00      	cmp	r3, #0
  402a50:	d1f2      	bne.n	402a38 <udd_ep_abort+0x158>
			udd_ep_ack_out_received(ep);
		}
	}
	// Reset FIFO and data toggle
	udd_reset_endpoint(ep);
  402a52:	4b0e      	ldr	r3, [pc, #56]	; (402a8c <udd_ep_abort+0x1ac>)
  402a54:	4a0d      	ldr	r2, [pc, #52]	; (402a8c <udd_ep_abort+0x1ac>)
  402a56:	6a91      	ldr	r1, [r2, #40]	; 0x28
  402a58:	79fa      	ldrb	r2, [r7, #7]
  402a5a:	2001      	movs	r0, #1
  402a5c:	fa00 f202 	lsl.w	r2, r0, r2
  402a60:	430a      	orrs	r2, r1
  402a62:	629a      	str	r2, [r3, #40]	; 0x28
  402a64:	4b09      	ldr	r3, [pc, #36]	; (402a8c <udd_ep_abort+0x1ac>)
  402a66:	4a09      	ldr	r2, [pc, #36]	; (402a8c <udd_ep_abort+0x1ac>)
  402a68:	6a91      	ldr	r1, [r2, #40]	; 0x28
  402a6a:	79fa      	ldrb	r2, [r7, #7]
  402a6c:	2001      	movs	r0, #1
  402a6e:	fa00 f202 	lsl.w	r2, r0, r2
  402a72:	43d2      	mvns	r2, r2
  402a74:	400a      	ands	r2, r1
  402a76:	629a      	str	r2, [r3, #40]	; 0x28
	// Abort job
	udd_ep_abort_job(ep);
  402a78:	79fb      	ldrb	r3, [r7, #7]
  402a7a:	4618      	mov	r0, r3
  402a7c:	4b07      	ldr	r3, [pc, #28]	; (402a9c <udd_ep_abort+0x1bc>)
  402a7e:	4798      	blx	r3
}
  402a80:	3720      	adds	r7, #32
  402a82:	46bd      	mov	sp, r7
  402a84:	bd80      	pop	{r7, pc}
  402a86:	bf00      	nop
  402a88:	00401e45 	.word	0x00401e45
  402a8c:	40034000 	.word	0x40034000
  402a90:	00401e9d 	.word	0x00401e9d
  402a94:	20000dc4 	.word	0x20000dc4
  402a98:	0040351d 	.word	0x0040351d
  402a9c:	00403471 	.word	0x00403471

00402aa0 <udd_reset_ep_ctrl>:

//--------------------------------------------------------
//--- INTERNAL ROUTINES TO MANAGED THE CONTROL ENDPOINT

static void udd_reset_ep_ctrl(void)
{
  402aa0:	b580      	push	{r7, lr}
  402aa2:	b086      	sub	sp, #24
  402aa4:	af00      	add	r7, sp, #0
	irqflags_t flags;

	// Reset USB address to 0
	udd_enable_address();
  402aa6:	4b27      	ldr	r3, [pc, #156]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402aa8:	4a26      	ldr	r2, [pc, #152]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402aaa:	6892      	ldr	r2, [r2, #8]
  402aac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  402ab0:	609a      	str	r2, [r3, #8]
	udd_configure_address(0);
  402ab2:	4b24      	ldr	r3, [pc, #144]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402ab4:	4a23      	ldr	r2, [pc, #140]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402ab6:	6892      	ldr	r2, [r2, #8]
  402ab8:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  402abc:	609a      	str	r2, [r3, #8]
	// Alloc and configure control endpoint in OUT direction
	udd_configure_endpoint(0, USB_EP_TYPE_CONTROL, 0);
  402abe:	4b21      	ldr	r3, [pc, #132]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ac2:	613b      	str	r3, [r7, #16]
  402ac4:	693b      	ldr	r3, [r7, #16]
  402ac6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402aca:	613b      	str	r3, [r7, #16]
  402acc:	693b      	ldr	r3, [r7, #16]
  402ace:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  402ad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402ad6:	613b      	str	r3, [r7, #16]
  402ad8:	693b      	ldr	r3, [r7, #16]
  402ada:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402ade:	613b      	str	r3, [r7, #16]
  402ae0:	4b18      	ldr	r3, [pc, #96]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402ae2:	693a      	ldr	r2, [r7, #16]
  402ae4:	631a      	str	r2, [r3, #48]	; 0x30
  402ae6:	2300      	movs	r3, #0
  402ae8:	60fb      	str	r3, [r7, #12]
  402aea:	e003      	b.n	402af4 <udd_reset_ep_ctrl+0x54>
  402aec:	bf00      	nop
  402aee:	68fb      	ldr	r3, [r7, #12]
  402af0:	3301      	adds	r3, #1
  402af2:	60fb      	str	r3, [r7, #12]
  402af4:	68fb      	ldr	r3, [r7, #12]
  402af6:	2b13      	cmp	r3, #19
  402af8:	d9f8      	bls.n	402aec <udd_reset_ep_ctrl+0x4c>
	udd_enable_endpoint(0);
  402afa:	4b12      	ldr	r3, [pc, #72]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402afe:	60bb      	str	r3, [r7, #8]
  402b00:	68bb      	ldr	r3, [r7, #8]
  402b02:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402b06:	60bb      	str	r3, [r7, #8]
  402b08:	68bb      	ldr	r3, [r7, #8]
  402b0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402b0e:	60bb      	str	r3, [r7, #8]
  402b10:	4b0c      	ldr	r3, [pc, #48]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402b12:	68ba      	ldr	r2, [r7, #8]
  402b14:	631a      	str	r2, [r3, #48]	; 0x30
  402b16:	2300      	movs	r3, #0
  402b18:	607b      	str	r3, [r7, #4]
  402b1a:	e003      	b.n	402b24 <udd_reset_ep_ctrl+0x84>
  402b1c:	bf00      	nop
  402b1e:	687b      	ldr	r3, [r7, #4]
  402b20:	3301      	adds	r3, #1
  402b22:	607b      	str	r3, [r7, #4]
  402b24:	687b      	ldr	r3, [r7, #4]
  402b26:	2b13      	cmp	r3, #19
  402b28:	d9f8      	bls.n	402b1c <udd_reset_ep_ctrl+0x7c>

	flags = cpu_irq_save();
  402b2a:	4b07      	ldr	r3, [pc, #28]	; (402b48 <udd_reset_ep_ctrl+0xa8>)
  402b2c:	4798      	blx	r3
  402b2e:	6178      	str	r0, [r7, #20]
	udd_enable_endpoint_interrupt(0);
  402b30:	4b04      	ldr	r3, [pc, #16]	; (402b44 <udd_reset_ep_ctrl+0xa4>)
  402b32:	2201      	movs	r2, #1
  402b34:	611a      	str	r2, [r3, #16]
	cpu_irq_restore(flags);
  402b36:	6978      	ldr	r0, [r7, #20]
  402b38:	4b04      	ldr	r3, [pc, #16]	; (402b4c <udd_reset_ep_ctrl+0xac>)
  402b3a:	4798      	blx	r3
}
  402b3c:	3718      	adds	r7, #24
  402b3e:	46bd      	mov	sp, r7
  402b40:	bd80      	pop	{r7, pc}
  402b42:	bf00      	nop
  402b44:	40034000 	.word	0x40034000
  402b48:	00401e45 	.word	0x00401e45
  402b4c:	00401e9d 	.word	0x00401e9d

00402b50 <udd_ctrl_init>:

static void udd_ctrl_init(void)
{
  402b50:	b480      	push	{r7}
  402b52:	af00      	add	r7, sp, #0
	udd_g_ctrlreq.callback = NULL;
  402b54:	4b07      	ldr	r3, [pc, #28]	; (402b74 <udd_ctrl_init+0x24>)
  402b56:	2200      	movs	r2, #0
  402b58:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  402b5a:	4b06      	ldr	r3, [pc, #24]	; (402b74 <udd_ctrl_init+0x24>)
  402b5c:	2200      	movs	r2, #0
  402b5e:	615a      	str	r2, [r3, #20]
	udd_g_ctrlreq.payload_size = 0;
  402b60:	4b04      	ldr	r3, [pc, #16]	; (402b74 <udd_ctrl_init+0x24>)
  402b62:	2200      	movs	r2, #0
  402b64:	819a      	strh	r2, [r3, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
  402b66:	4b04      	ldr	r3, [pc, #16]	; (402b78 <udd_ctrl_init+0x28>)
  402b68:	2200      	movs	r2, #0
  402b6a:	701a      	strb	r2, [r3, #0]
}
  402b6c:	46bd      	mov	sp, r7
  402b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b72:	4770      	bx	lr
  402b74:	20008954 	.word	0x20008954
  402b78:	20000dbf 	.word	0x20000dbf

00402b7c <udd_ctrl_setup_received>:


static void udd_ctrl_setup_received(void)
{
  402b7c:	b580      	push	{r7, lr}
  402b7e:	b08c      	sub	sp, #48	; 0x30
  402b80:	af00      	add	r7, sp, #0
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
  402b82:	4b6d      	ldr	r3, [pc, #436]	; (402d38 <udd_ctrl_setup_received+0x1bc>)
  402b84:	781b      	ldrb	r3, [r3, #0]
  402b86:	2b00      	cmp	r3, #0
  402b88:	d003      	beq.n	402b92 <udd_ctrl_setup_received+0x16>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
  402b8a:	4b6c      	ldr	r3, [pc, #432]	; (402d3c <udd_ctrl_setup_received+0x1c0>)
  402b8c:	4798      	blx	r3

		// Reinitializes control endpoint management
		udd_ctrl_init();
  402b8e:	4b6c      	ldr	r3, [pc, #432]	; (402d40 <udd_ctrl_setup_received+0x1c4>)
  402b90:	4798      	blx	r3
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
  402b92:	4b6c      	ldr	r3, [pc, #432]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402b94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402b96:	4b6c      	ldr	r3, [pc, #432]	; (402d48 <udd_ctrl_setup_received+0x1cc>)
  402b98:	4013      	ands	r3, r2
  402b9a:	0c1b      	lsrs	r3, r3, #16
  402b9c:	2b08      	cmp	r3, #8
  402b9e:	d01a      	beq.n	402bd6 <udd_ctrl_setup_received+0x5a>
		udd_ack_setup_received(0);
  402ba0:	4b68      	ldr	r3, [pc, #416]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  402ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402ba8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402bac:	62bb      	str	r3, [r7, #40]	; 0x28
  402bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402bb0:	f023 0304 	bic.w	r3, r3, #4
  402bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  402bb6:	4b63      	ldr	r3, [pc, #396]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402bb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402bba:	631a      	str	r2, [r3, #48]	; 0x30
  402bbc:	2300      	movs	r3, #0
  402bbe:	627b      	str	r3, [r7, #36]	; 0x24
  402bc0:	e003      	b.n	402bca <udd_ctrl_setup_received+0x4e>
  402bc2:	bf00      	nop
  402bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bc6:	3301      	adds	r3, #1
  402bc8:	627b      	str	r3, [r7, #36]	; 0x24
  402bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bcc:	2b13      	cmp	r3, #19
  402bce:	d9f8      	bls.n	402bc2 <udd_ctrl_setup_received+0x46>
		udd_ctrl_stall_data();
  402bd0:	4b5e      	ldr	r3, [pc, #376]	; (402d4c <udd_ctrl_setup_received+0x1d0>)
  402bd2:	4798      	blx	r3
		return; // Error data number doesn't correspond to SETUP packet
  402bd4:	e0ad      	b.n	402d32 <udd_ctrl_setup_received+0x1b6>
	}
	for (i = 0; i < 8; i++) {
  402bd6:	2300      	movs	r3, #0
  402bd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  402bdc:	e00c      	b.n	402bf8 <udd_ctrl_setup_received+0x7c>
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402bde:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
  402be2:	4b5b      	ldr	r3, [pc, #364]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402be4:	4413      	add	r3, r2
			udd_endpoint_fifo_read(0);
  402be6:	4a57      	ldr	r2, [pc, #348]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402be8:	6d12      	ldr	r2, [r2, #80]	; 0x50
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  402bea:	b2d2      	uxtb	r2, r2
  402bec:	701a      	strb	r2, [r3, #0]
	if (8 != udd_byte_count(0)) {
		udd_ack_setup_received(0);
		udd_ctrl_stall_data();
		return; // Error data number doesn't correspond to SETUP packet
	}
	for (i = 0; i < 8; i++) {
  402bee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402bf2:	3301      	adds	r3, #1
  402bf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  402bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402bfc:	2b07      	cmp	r3, #7
  402bfe:	d9ee      	bls.n	402bde <udd_ctrl_setup_received+0x62>
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
			udd_endpoint_fifo_read(0);
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
  402c00:	4b53      	ldr	r3, [pc, #332]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402c02:	885a      	ldrh	r2, [r3, #2]
  402c04:	4b52      	ldr	r3, [pc, #328]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402c06:	805a      	strh	r2, [r3, #2]
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
  402c08:	4b51      	ldr	r3, [pc, #324]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402c0a:	889a      	ldrh	r2, [r3, #4]
  402c0c:	4b50      	ldr	r3, [pc, #320]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402c0e:	809a      	strh	r2, [r3, #4]
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
  402c10:	4b4f      	ldr	r3, [pc, #316]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402c12:	88da      	ldrh	r2, [r3, #6]
  402c14:	4b4e      	ldr	r3, [pc, #312]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402c16:	80da      	strh	r2, [r3, #6]

	// Decode setup request
	if (udc_process_setup() == false) {
  402c18:	4b4e      	ldr	r3, [pc, #312]	; (402d54 <udd_ctrl_setup_received+0x1d8>)
  402c1a:	4798      	blx	r3
  402c1c:	4603      	mov	r3, r0
  402c1e:	f083 0301 	eor.w	r3, r3, #1
  402c22:	b2db      	uxtb	r3, r3
  402c24:	2b00      	cmp	r3, #0
  402c26:	d01a      	beq.n	402c5e <udd_ctrl_setup_received+0xe2>
		// Setup request unknown then stall it
		udd_ack_setup_received(0);
  402c28:	4b46      	ldr	r3, [pc, #280]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c2c:	623b      	str	r3, [r7, #32]
  402c2e:	6a3b      	ldr	r3, [r7, #32]
  402c30:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402c34:	623b      	str	r3, [r7, #32]
  402c36:	6a3b      	ldr	r3, [r7, #32]
  402c38:	f023 0304 	bic.w	r3, r3, #4
  402c3c:	623b      	str	r3, [r7, #32]
  402c3e:	4b41      	ldr	r3, [pc, #260]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402c40:	6a3a      	ldr	r2, [r7, #32]
  402c42:	631a      	str	r2, [r3, #48]	; 0x30
  402c44:	2300      	movs	r3, #0
  402c46:	61fb      	str	r3, [r7, #28]
  402c48:	e003      	b.n	402c52 <udd_ctrl_setup_received+0xd6>
  402c4a:	bf00      	nop
  402c4c:	69fb      	ldr	r3, [r7, #28]
  402c4e:	3301      	adds	r3, #1
  402c50:	61fb      	str	r3, [r7, #28]
  402c52:	69fb      	ldr	r3, [r7, #28]
  402c54:	2b13      	cmp	r3, #19
  402c56:	d9f8      	bls.n	402c4a <udd_ctrl_setup_received+0xce>
		udd_ctrl_stall_data();
  402c58:	4b3c      	ldr	r3, [pc, #240]	; (402d4c <udd_ctrl_setup_received+0x1d0>)
  402c5a:	4798      	blx	r3
		return;
  402c5c:	e069      	b.n	402d32 <udd_ctrl_setup_received+0x1b6>
	}

	if (Udd_setup_is_in()) {
  402c5e:	4b3c      	ldr	r3, [pc, #240]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402c60:	781b      	ldrb	r3, [r3, #0]
  402c62:	b2db      	uxtb	r3, r3
  402c64:	b25b      	sxtb	r3, r3
  402c66:	2b00      	cmp	r3, #0
  402c68:	da3b      	bge.n	402ce2 <udd_ctrl_setup_received+0x166>
		// Set DIR
		udd_set_endpoint_direction_in(0);
  402c6a:	4b36      	ldr	r3, [pc, #216]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c6e:	61bb      	str	r3, [r7, #24]
  402c70:	69bb      	ldr	r3, [r7, #24]
  402c72:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402c76:	61bb      	str	r3, [r7, #24]
  402c78:	69bb      	ldr	r3, [r7, #24]
  402c7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402c7e:	61bb      	str	r3, [r7, #24]
  402c80:	4b30      	ldr	r3, [pc, #192]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402c82:	69ba      	ldr	r2, [r7, #24]
  402c84:	631a      	str	r2, [r3, #48]	; 0x30
  402c86:	2300      	movs	r3, #0
  402c88:	617b      	str	r3, [r7, #20]
  402c8a:	e003      	b.n	402c94 <udd_ctrl_setup_received+0x118>
  402c8c:	bf00      	nop
  402c8e:	697b      	ldr	r3, [r7, #20]
  402c90:	3301      	adds	r3, #1
  402c92:	617b      	str	r3, [r7, #20]
  402c94:	697b      	ldr	r3, [r7, #20]
  402c96:	2b13      	cmp	r3, #19
  402c98:	d9f8      	bls.n	402c8c <udd_ctrl_setup_received+0x110>
		udd_ack_setup_received(0);
  402c9a:	4b2a      	ldr	r3, [pc, #168]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c9e:	613b      	str	r3, [r7, #16]
  402ca0:	693b      	ldr	r3, [r7, #16]
  402ca2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402ca6:	613b      	str	r3, [r7, #16]
  402ca8:	693b      	ldr	r3, [r7, #16]
  402caa:	f023 0304 	bic.w	r3, r3, #4
  402cae:	613b      	str	r3, [r7, #16]
  402cb0:	4b24      	ldr	r3, [pc, #144]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402cb2:	693a      	ldr	r2, [r7, #16]
  402cb4:	631a      	str	r2, [r3, #48]	; 0x30
  402cb6:	2300      	movs	r3, #0
  402cb8:	60fb      	str	r3, [r7, #12]
  402cba:	e003      	b.n	402cc4 <udd_ctrl_setup_received+0x148>
  402cbc:	bf00      	nop
  402cbe:	68fb      	ldr	r3, [r7, #12]
  402cc0:	3301      	adds	r3, #1
  402cc2:	60fb      	str	r3, [r7, #12]
  402cc4:	68fb      	ldr	r3, [r7, #12]
  402cc6:	2b13      	cmp	r3, #19
  402cc8:	d9f8      	bls.n	402cbc <udd_ctrl_setup_received+0x140>
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
  402cca:	4b23      	ldr	r3, [pc, #140]	; (402d58 <udd_ctrl_setup_received+0x1dc>)
  402ccc:	2200      	movs	r2, #0
  402cce:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_nb_trans = 0;
  402cd0:	4b22      	ldr	r3, [pc, #136]	; (402d5c <udd_ctrl_setup_received+0x1e0>)
  402cd2:	2200      	movs	r2, #0
  402cd4:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
  402cd6:	4b18      	ldr	r3, [pc, #96]	; (402d38 <udd_ctrl_setup_received+0x1bc>)
  402cd8:	2202      	movs	r2, #2
  402cda:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
  402cdc:	4b20      	ldr	r3, [pc, #128]	; (402d60 <udd_ctrl_setup_received+0x1e4>)
  402cde:	4798      	blx	r3
  402ce0:	e027      	b.n	402d32 <udd_ctrl_setup_received+0x1b6>
	} else {
		udd_ack_setup_received(0);
  402ce2:	4b18      	ldr	r3, [pc, #96]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ce6:	60bb      	str	r3, [r7, #8]
  402ce8:	68bb      	ldr	r3, [r7, #8]
  402cea:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402cee:	60bb      	str	r3, [r7, #8]
  402cf0:	68bb      	ldr	r3, [r7, #8]
  402cf2:	f023 0304 	bic.w	r3, r3, #4
  402cf6:	60bb      	str	r3, [r7, #8]
  402cf8:	4b12      	ldr	r3, [pc, #72]	; (402d44 <udd_ctrl_setup_received+0x1c8>)
  402cfa:	68ba      	ldr	r2, [r7, #8]
  402cfc:	631a      	str	r2, [r3, #48]	; 0x30
  402cfe:	2300      	movs	r3, #0
  402d00:	607b      	str	r3, [r7, #4]
  402d02:	e003      	b.n	402d0c <udd_ctrl_setup_received+0x190>
  402d04:	bf00      	nop
  402d06:	687b      	ldr	r3, [r7, #4]
  402d08:	3301      	adds	r3, #1
  402d0a:	607b      	str	r3, [r7, #4]
  402d0c:	687b      	ldr	r3, [r7, #4]
  402d0e:	2b13      	cmp	r3, #19
  402d10:	d9f8      	bls.n	402d04 <udd_ctrl_setup_received+0x188>
		if (0 == udd_g_ctrlreq.req.wLength) {
  402d12:	4b0f      	ldr	r3, [pc, #60]	; (402d50 <udd_ctrl_setup_received+0x1d4>)
  402d14:	88db      	ldrh	r3, [r3, #6]
  402d16:	2b00      	cmp	r3, #0
  402d18:	d102      	bne.n	402d20 <udd_ctrl_setup_received+0x1a4>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
  402d1a:	4b12      	ldr	r3, [pc, #72]	; (402d64 <udd_ctrl_setup_received+0x1e8>)
  402d1c:	4798      	blx	r3
			return;
  402d1e:	e008      	b.n	402d32 <udd_ctrl_setup_received+0x1b6>
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
  402d20:	4b0d      	ldr	r3, [pc, #52]	; (402d58 <udd_ctrl_setup_received+0x1dc>)
  402d22:	2200      	movs	r2, #0
  402d24:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_nb_trans = 0;
  402d26:	4b0d      	ldr	r3, [pc, #52]	; (402d5c <udd_ctrl_setup_received+0x1e0>)
  402d28:	2200      	movs	r2, #0
  402d2a:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
  402d2c:	4b02      	ldr	r3, [pc, #8]	; (402d38 <udd_ctrl_setup_received+0x1bc>)
  402d2e:	2201      	movs	r2, #1
  402d30:	701a      	strb	r2, [r3, #0]
	}
}
  402d32:	3730      	adds	r7, #48	; 0x30
  402d34:	46bd      	mov	sp, r7
  402d36:	bd80      	pop	{r7, pc}
  402d38:	20000dbf 	.word	0x20000dbf
  402d3c:	004032c1 	.word	0x004032c1
  402d40:	00402b51 	.word	0x00402b51
  402d44:	40034000 	.word	0x40034000
  402d48:	07ff0000 	.word	0x07ff0000
  402d4c:	00403209 	.word	0x00403209
  402d50:	20008954 	.word	0x20008954
  402d54:	00401c45 	.word	0x00401c45
  402d58:	20000dc0 	.word	0x20000dc0
  402d5c:	20000dc2 	.word	0x20000dc2
  402d60:	00402d69 	.word	0x00402d69
  402d64:	00403259 	.word	0x00403259

00402d68 <udd_ctrl_in_sent>:


static void udd_ctrl_in_sent(void)
{
  402d68:	b580      	push	{r7, lr}
  402d6a:	b08e      	sub	sp, #56	; 0x38
  402d6c:	af00      	add	r7, sp, #0
	uint16_t nb_remain;
	uint8_t i;
	uint8_t *ptr_src;
	irqflags_t flags;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
  402d6e:	4b7b      	ldr	r3, [pc, #492]	; (402f5c <udd_ctrl_in_sent+0x1f4>)
  402d70:	781b      	ldrb	r3, [r3, #0]
  402d72:	2b03      	cmp	r3, #3
  402d74:	d11c      	bne.n	402db0 <udd_ctrl_in_sent+0x48>
		// Ack
		udd_ack_in_sent(0);
  402d76:	4b7a      	ldr	r3, [pc, #488]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  402d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402d7e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402d82:	62bb      	str	r3, [r7, #40]	; 0x28
  402d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402d86:	f023 0301 	bic.w	r3, r3, #1
  402d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  402d8c:	4b74      	ldr	r3, [pc, #464]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402d8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402d90:	631a      	str	r2, [r3, #48]	; 0x30
  402d92:	2300      	movs	r3, #0
  402d94:	627b      	str	r3, [r7, #36]	; 0x24
  402d96:	e003      	b.n	402da0 <udd_ctrl_in_sent+0x38>
  402d98:	bf00      	nop
  402d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402d9c:	3301      	adds	r3, #1
  402d9e:	627b      	str	r3, [r7, #36]	; 0x24
  402da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402da2:	2b13      	cmp	r3, #19
  402da4:	d9f8      	bls.n	402d98 <udd_ctrl_in_sent+0x30>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
  402da6:	4b6f      	ldr	r3, [pc, #444]	; (402f64 <udd_ctrl_in_sent+0x1fc>)
  402da8:	4798      	blx	r3
		// Reinitializes control endpoint management
		udd_ctrl_init();
  402daa:	4b6f      	ldr	r3, [pc, #444]	; (402f68 <udd_ctrl_in_sent+0x200>)
  402dac:	4798      	blx	r3
		return;
  402dae:	e0d1      	b.n	402f54 <udd_ctrl_in_sent+0x1ec>
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
  402db0:	4b6e      	ldr	r3, [pc, #440]	; (402f6c <udd_ctrl_in_sent+0x204>)
  402db2:	899a      	ldrh	r2, [r3, #12]
  402db4:	4b6e      	ldr	r3, [pc, #440]	; (402f70 <udd_ctrl_in_sent+0x208>)
  402db6:	881b      	ldrh	r3, [r3, #0]
  402db8:	1ad3      	subs	r3, r2, r3
  402dba:	86fb      	strh	r3, [r7, #54]	; 0x36
	if (0 == nb_remain) {
  402dbc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
  402dbe:	2b00      	cmp	r3, #0
  402dc0:	d13f      	bne.n	402e42 <udd_ctrl_in_sent+0xda>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  402dc2:	4b6c      	ldr	r3, [pc, #432]	; (402f74 <udd_ctrl_in_sent+0x20c>)
  402dc4:	881a      	ldrh	r2, [r3, #0]
  402dc6:	4b6a      	ldr	r3, [pc, #424]	; (402f70 <udd_ctrl_in_sent+0x208>)
  402dc8:	881b      	ldrh	r3, [r3, #0]
  402dca:	4413      	add	r3, r2
  402dcc:	b29a      	uxth	r2, r3
  402dce:	4b69      	ldr	r3, [pc, #420]	; (402f74 <udd_ctrl_in_sent+0x20c>)
  402dd0:	801a      	strh	r2, [r3, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
  402dd2:	4b66      	ldr	r3, [pc, #408]	; (402f6c <udd_ctrl_in_sent+0x204>)
  402dd4:	88da      	ldrh	r2, [r3, #6]
  402dd6:	4b67      	ldr	r3, [pc, #412]	; (402f74 <udd_ctrl_in_sent+0x20c>)
  402dd8:	881b      	ldrh	r3, [r3, #0]
  402dda:	429a      	cmp	r2, r3
  402ddc:	d003      	beq.n	402de6 <udd_ctrl_in_sent+0x7e>
				|| b_shortpacket) {
  402dde:	4b66      	ldr	r3, [pc, #408]	; (402f78 <udd_ctrl_in_sent+0x210>)
  402de0:	781b      	ldrb	r3, [r3, #0]
  402de2:	2b00      	cmp	r3, #0
  402de4:	d01a      	beq.n	402e1c <udd_ctrl_in_sent+0xb4>
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
  402de6:	4b65      	ldr	r3, [pc, #404]	; (402f7c <udd_ctrl_in_sent+0x214>)
  402de8:	4798      	blx	r3
			udd_ack_in_sent(0);
  402dea:	4b5d      	ldr	r3, [pc, #372]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dee:	623b      	str	r3, [r7, #32]
  402df0:	6a3b      	ldr	r3, [r7, #32]
  402df2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402df6:	623b      	str	r3, [r7, #32]
  402df8:	6a3b      	ldr	r3, [r7, #32]
  402dfa:	f023 0301 	bic.w	r3, r3, #1
  402dfe:	623b      	str	r3, [r7, #32]
  402e00:	4b57      	ldr	r3, [pc, #348]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402e02:	6a3a      	ldr	r2, [r7, #32]
  402e04:	631a      	str	r2, [r3, #48]	; 0x30
  402e06:	2300      	movs	r3, #0
  402e08:	61fb      	str	r3, [r7, #28]
  402e0a:	e003      	b.n	402e14 <udd_ctrl_in_sent+0xac>
  402e0c:	bf00      	nop
  402e0e:	69fb      	ldr	r3, [r7, #28]
  402e10:	3301      	adds	r3, #1
  402e12:	61fb      	str	r3, [r7, #28]
  402e14:	69fb      	ldr	r3, [r7, #28]
  402e16:	2b13      	cmp	r3, #19
  402e18:	d9f8      	bls.n	402e0c <udd_ctrl_in_sent+0xa4>
			return;
  402e1a:	e09b      	b.n	402f54 <udd_ctrl_in_sent+0x1ec>
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
  402e1c:	4b53      	ldr	r3, [pc, #332]	; (402f6c <udd_ctrl_in_sent+0x204>)
  402e1e:	695b      	ldr	r3, [r3, #20]
  402e20:	2b00      	cmp	r3, #0
  402e22:	d00e      	beq.n	402e42 <udd_ctrl_in_sent+0xda>
				|| (!udd_g_ctrlreq.over_under_run())) {
  402e24:	4b51      	ldr	r3, [pc, #324]	; (402f6c <udd_ctrl_in_sent+0x204>)
  402e26:	695b      	ldr	r3, [r3, #20]
  402e28:	4798      	blx	r3
  402e2a:	4603      	mov	r3, r0
  402e2c:	f083 0301 	eor.w	r3, r3, #1
  402e30:	b2db      	uxtb	r3, r3
  402e32:	2b00      	cmp	r3, #0
  402e34:	d105      	bne.n	402e42 <udd_ctrl_in_sent+0xda>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
  402e36:	4b4e      	ldr	r3, [pc, #312]	; (402f70 <udd_ctrl_in_sent+0x208>)
  402e38:	2200      	movs	r2, #0
  402e3a:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
  402e3c:	4b4b      	ldr	r3, [pc, #300]	; (402f6c <udd_ctrl_in_sent+0x204>)
  402e3e:	899b      	ldrh	r3, [r3, #12]
  402e40:	86fb      	strh	r3, [r7, #54]	; 0x36
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
  402e42:	8efb      	ldrh	r3, [r7, #54]	; 0x36
  402e44:	2b3f      	cmp	r3, #63	; 0x3f
  402e46:	d905      	bls.n	402e54 <udd_ctrl_in_sent+0xec>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
  402e48:	2340      	movs	r3, #64	; 0x40
  402e4a:	86fb      	strh	r3, [r7, #54]	; 0x36
		b_shortpacket = false;
  402e4c:	4b4a      	ldr	r3, [pc, #296]	; (402f78 <udd_ctrl_in_sent+0x210>)
  402e4e:	2200      	movs	r2, #0
  402e50:	701a      	strb	r2, [r3, #0]
  402e52:	e002      	b.n	402e5a <udd_ctrl_in_sent+0xf2>
	} else {
		b_shortpacket = true;
  402e54:	4b48      	ldr	r3, [pc, #288]	; (402f78 <udd_ctrl_in_sent+0x210>)
  402e56:	2201      	movs	r2, #1
  402e58:	701a      	strb	r2, [r3, #0]
	}
	// Fill buffer of endpoint control
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  402e5a:	4b44      	ldr	r3, [pc, #272]	; (402f6c <udd_ctrl_in_sent+0x204>)
  402e5c:	689a      	ldr	r2, [r3, #8]
  402e5e:	4b44      	ldr	r3, [pc, #272]	; (402f70 <udd_ctrl_in_sent+0x208>)
  402e60:	881b      	ldrh	r3, [r3, #0]
  402e62:	4413      	add	r3, r2
  402e64:	633b      	str	r3, [r7, #48]	; 0x30
	// The IN data don't must be written in endpoint 0 DPRAM during
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
  402e66:	4b46      	ldr	r3, [pc, #280]	; (402f80 <udd_ctrl_in_sent+0x218>)
  402e68:	4798      	blx	r3
  402e6a:	62f8      	str	r0, [r7, #44]	; 0x2c
	if (Is_udd_bank0_received(0)) {
  402e6c:	4b3c      	ldr	r3, [pc, #240]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e70:	f003 0302 	and.w	r3, r3, #2
  402e74:	2b00      	cmp	r3, #0
  402e76:	d01e      	beq.n	402eb6 <udd_ctrl_in_sent+0x14e>
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
  402e78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  402e7a:	4b42      	ldr	r3, [pc, #264]	; (402f84 <udd_ctrl_in_sent+0x21c>)
  402e7c:	4798      	blx	r3
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  402e7e:	4b37      	ldr	r3, [pc, #220]	; (402f5c <udd_ctrl_in_sent+0x1f4>)
  402e80:	2204      	movs	r2, #4
  402e82:	701a      	strb	r2, [r3, #0]
		udd_ack_in_sent(0);
  402e84:	4b36      	ldr	r3, [pc, #216]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e88:	61bb      	str	r3, [r7, #24]
  402e8a:	69bb      	ldr	r3, [r7, #24]
  402e8c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402e90:	61bb      	str	r3, [r7, #24]
  402e92:	69bb      	ldr	r3, [r7, #24]
  402e94:	f023 0301 	bic.w	r3, r3, #1
  402e98:	61bb      	str	r3, [r7, #24]
  402e9a:	4b31      	ldr	r3, [pc, #196]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402e9c:	69ba      	ldr	r2, [r7, #24]
  402e9e:	631a      	str	r2, [r3, #48]	; 0x30
  402ea0:	2300      	movs	r3, #0
  402ea2:	617b      	str	r3, [r7, #20]
  402ea4:	e003      	b.n	402eae <udd_ctrl_in_sent+0x146>
  402ea6:	bf00      	nop
  402ea8:	697b      	ldr	r3, [r7, #20]
  402eaa:	3301      	adds	r3, #1
  402eac:	617b      	str	r3, [r7, #20]
  402eae:	697b      	ldr	r3, [r7, #20]
  402eb0:	2b13      	cmp	r3, #19
  402eb2:	d9f8      	bls.n	402ea6 <udd_ctrl_in_sent+0x13e>
		return; // Exit of IN DATA phase
  402eb4:	e04e      	b.n	402f54 <udd_ctrl_in_sent+0x1ec>
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  402eb6:	2300      	movs	r3, #0
  402eb8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  402ebc:	e00a      	b.n	402ed4 <udd_ctrl_in_sent+0x16c>
		udd_endpoint_fifo_write(0, *ptr_src++);
  402ebe:	4a28      	ldr	r2, [pc, #160]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402ec2:	1c59      	adds	r1, r3, #1
  402ec4:	6339      	str	r1, [r7, #48]	; 0x30
  402ec6:	781b      	ldrb	r3, [r3, #0]
  402ec8:	6513      	str	r3, [r2, #80]	; 0x50
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		udd_ack_in_sent(0);
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
  402eca:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
  402ece:	3301      	adds	r3, #1
  402ed0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  402ed4:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
  402ed8:	b29b      	uxth	r3, r3
  402eda:	8efa      	ldrh	r2, [r7, #54]	; 0x36
  402edc:	429a      	cmp	r2, r3
  402ede:	d8ee      	bhi.n	402ebe <udd_ctrl_in_sent+0x156>
		udd_endpoint_fifo_write(0, *ptr_src++);
	}
	udd_ctrl_payload_nb_trans += nb_remain;
  402ee0:	4b23      	ldr	r3, [pc, #140]	; (402f70 <udd_ctrl_in_sent+0x208>)
  402ee2:	881a      	ldrh	r2, [r3, #0]
  402ee4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
  402ee6:	4413      	add	r3, r2
  402ee8:	b29a      	uxth	r2, r3
  402eea:	4b21      	ldr	r3, [pc, #132]	; (402f70 <udd_ctrl_in_sent+0x208>)
  402eec:	801a      	strh	r2, [r3, #0]
	// Validate and send the data available in the control endpoint buffer
	udd_set_transmit_ready(0);
  402eee:	4b1c      	ldr	r3, [pc, #112]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ef2:	613b      	str	r3, [r7, #16]
  402ef4:	693b      	ldr	r3, [r7, #16]
  402ef6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402efa:	613b      	str	r3, [r7, #16]
  402efc:	693b      	ldr	r3, [r7, #16]
  402efe:	f043 0310 	orr.w	r3, r3, #16
  402f02:	613b      	str	r3, [r7, #16]
  402f04:	4b16      	ldr	r3, [pc, #88]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402f06:	693a      	ldr	r2, [r7, #16]
  402f08:	631a      	str	r2, [r3, #48]	; 0x30
  402f0a:	2300      	movs	r3, #0
  402f0c:	60fb      	str	r3, [r7, #12]
  402f0e:	e003      	b.n	402f18 <udd_ctrl_in_sent+0x1b0>
  402f10:	bf00      	nop
  402f12:	68fb      	ldr	r3, [r7, #12]
  402f14:	3301      	adds	r3, #1
  402f16:	60fb      	str	r3, [r7, #12]
  402f18:	68fb      	ldr	r3, [r7, #12]
  402f1a:	2b13      	cmp	r3, #19
  402f1c:	d9f8      	bls.n	402f10 <udd_ctrl_in_sent+0x1a8>
	udd_ack_in_sent(0);
  402f1e:	4b10      	ldr	r3, [pc, #64]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f22:	60bb      	str	r3, [r7, #8]
  402f24:	68bb      	ldr	r3, [r7, #8]
  402f26:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402f2a:	60bb      	str	r3, [r7, #8]
  402f2c:	68bb      	ldr	r3, [r7, #8]
  402f2e:	f023 0301 	bic.w	r3, r3, #1
  402f32:	60bb      	str	r3, [r7, #8]
  402f34:	4b0a      	ldr	r3, [pc, #40]	; (402f60 <udd_ctrl_in_sent+0x1f8>)
  402f36:	68ba      	ldr	r2, [r7, #8]
  402f38:	631a      	str	r2, [r3, #48]	; 0x30
  402f3a:	2300      	movs	r3, #0
  402f3c:	607b      	str	r3, [r7, #4]
  402f3e:	e003      	b.n	402f48 <udd_ctrl_in_sent+0x1e0>
  402f40:	bf00      	nop
  402f42:	687b      	ldr	r3, [r7, #4]
  402f44:	3301      	adds	r3, #1
  402f46:	607b      	str	r3, [r7, #4]
  402f48:	687b      	ldr	r3, [r7, #4]
  402f4a:	2b13      	cmp	r3, #19
  402f4c:	d9f8      	bls.n	402f40 <udd_ctrl_in_sent+0x1d8>

	// In case of abort of DATA IN phase, no need to enable nak OUT interrupt
	// because OUT endpoint is already free and ZLP OUT accepted.
	cpu_irq_restore(flags);
  402f4e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  402f50:	4b0c      	ldr	r3, [pc, #48]	; (402f84 <udd_ctrl_in_sent+0x21c>)
  402f52:	4798      	blx	r3
}
  402f54:	3738      	adds	r7, #56	; 0x38
  402f56:	46bd      	mov	sp, r7
  402f58:	bd80      	pop	{r7, pc}
  402f5a:	bf00      	nop
  402f5c:	20000dbf 	.word	0x20000dbf
  402f60:	40034000 	.word	0x40034000
  402f64:	004032c1 	.word	0x004032c1
  402f68:	00402b51 	.word	0x00402b51
  402f6c:	20008954 	.word	0x20008954
  402f70:	20000dc2 	.word	0x20000dc2
  402f74:	20000dc0 	.word	0x20000dc0
  402f78:	20000e00 	.word	0x20000e00
  402f7c:	004032a9 	.word	0x004032a9
  402f80:	00401e45 	.word	0x00401e45
  402f84:	00401e9d 	.word	0x00401e9d

00402f88 <udd_ctrl_out_received>:


static void udd_ctrl_out_received(void)
{
  402f88:	b580      	push	{r7, lr}
  402f8a:	b08e      	sub	sp, #56	; 0x38
  402f8c:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
  402f8e:	4b8f      	ldr	r3, [pc, #572]	; (4031cc <udd_ctrl_out_received+0x244>)
  402f90:	781b      	ldrb	r3, [r3, #0]
  402f92:	2b01      	cmp	r3, #1
  402f94:	d027      	beq.n	402fe6 <udd_ctrl_out_received+0x5e>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
  402f96:	4b8d      	ldr	r3, [pc, #564]	; (4031cc <udd_ctrl_out_received+0x244>)
  402f98:	781b      	ldrb	r3, [r3, #0]
  402f9a:	2b02      	cmp	r3, #2
  402f9c:	d003      	beq.n	402fa6 <udd_ctrl_out_received+0x1e>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
  402f9e:	4b8b      	ldr	r3, [pc, #556]	; (4031cc <udd_ctrl_out_received+0x244>)
  402fa0:	781b      	ldrb	r3, [r3, #0]
  402fa2:	2b04      	cmp	r3, #4
  402fa4:	d102      	bne.n	402fac <udd_ctrl_out_received+0x24>
				udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
  402fa6:	4b8a      	ldr	r3, [pc, #552]	; (4031d0 <udd_ctrl_out_received+0x248>)
  402fa8:	4798      	blx	r3
  402faa:	e001      	b.n	402fb0 <udd_ctrl_out_received+0x28>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
  402fac:	4b89      	ldr	r3, [pc, #548]	; (4031d4 <udd_ctrl_out_received+0x24c>)
  402fae:	4798      	blx	r3
		}
		udd_ack_bank0_received(0);
  402fb0:	4b89      	ldr	r3, [pc, #548]	; (4031d8 <udd_ctrl_out_received+0x250>)
  402fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  402fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402fb8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  402fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  402fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402fc0:	f023 0302 	bic.w	r3, r3, #2
  402fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  402fc6:	4b84      	ldr	r3, [pc, #528]	; (4031d8 <udd_ctrl_out_received+0x250>)
  402fc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  402fca:	631a      	str	r2, [r3, #48]	; 0x30
  402fcc:	2300      	movs	r3, #0
  402fce:	62bb      	str	r3, [r7, #40]	; 0x28
  402fd0:	e003      	b.n	402fda <udd_ctrl_out_received+0x52>
  402fd2:	bf00      	nop
  402fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402fd6:	3301      	adds	r3, #1
  402fd8:	62bb      	str	r3, [r7, #40]	; 0x28
  402fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402fdc:	2b13      	cmp	r3, #19
  402fde:	d9f8      	bls.n	402fd2 <udd_ctrl_out_received+0x4a>
		// Reinitializes control endpoint management
		udd_ctrl_init();
  402fe0:	4b7e      	ldr	r3, [pc, #504]	; (4031dc <udd_ctrl_out_received+0x254>)
  402fe2:	4798      	blx	r3
		return;
  402fe4:	e10d      	b.n	403202 <udd_ctrl_out_received+0x27a>
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
  402fe6:	4b7c      	ldr	r3, [pc, #496]	; (4031d8 <udd_ctrl_out_received+0x250>)
  402fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402fea:	4b7d      	ldr	r3, [pc, #500]	; (4031e0 <udd_ctrl_out_received+0x258>)
  402fec:	4013      	ands	r3, r2
  402fee:	0c1b      	lsrs	r3, r3, #16
  402ff0:	86bb      	strh	r3, [r7, #52]	; 0x34
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
  402ff2:	4b7c      	ldr	r3, [pc, #496]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  402ff4:	899b      	ldrh	r3, [r3, #12]
  402ff6:	461a      	mov	r2, r3
  402ff8:	4b7b      	ldr	r3, [pc, #492]	; (4031e8 <udd_ctrl_out_received+0x260>)
  402ffa:	881b      	ldrh	r3, [r3, #0]
  402ffc:	4619      	mov	r1, r3
  402ffe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
  403000:	440b      	add	r3, r1
  403002:	429a      	cmp	r2, r3
  403004:	da05      	bge.n	403012 <udd_ctrl_out_received+0x8a>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
  403006:	4b77      	ldr	r3, [pc, #476]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  403008:	899a      	ldrh	r2, [r3, #12]
  40300a:	4b77      	ldr	r3, [pc, #476]	; (4031e8 <udd_ctrl_out_received+0x260>)
  40300c:	881b      	ldrh	r3, [r3, #0]
  40300e:	1ad3      	subs	r3, r2, r3
  403010:	86bb      	strh	r3, [r7, #52]	; 0x34
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  403012:	4b74      	ldr	r3, [pc, #464]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  403014:	689a      	ldr	r2, [r3, #8]
  403016:	4b74      	ldr	r3, [pc, #464]	; (4031e8 <udd_ctrl_out_received+0x260>)
  403018:	881b      	ldrh	r3, [r3, #0]
  40301a:	4413      	add	r3, r2
  40301c:	633b      	str	r3, [r7, #48]	; 0x30
	for (i = 0; i < nb_data; i++) {
  40301e:	2300      	movs	r3, #0
  403020:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  403024:	e00b      	b.n	40303e <udd_ctrl_out_received+0xb6>
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  403026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403028:	1c5a      	adds	r2, r3, #1
  40302a:	633a      	str	r2, [r7, #48]	; 0x30
  40302c:	4a6a      	ldr	r2, [pc, #424]	; (4031d8 <udd_ctrl_out_received+0x250>)
  40302e:	6d12      	ldr	r2, [r2, #80]	; 0x50
  403030:	b2d2      	uxtb	r2, r2
  403032:	701a      	strb	r2, [r3, #0]
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
  403034:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403038:	3301      	adds	r3, #1
  40303a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  40303e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  403042:	b29b      	uxth	r3, r3
  403044:	8eba      	ldrh	r2, [r7, #52]	; 0x34
  403046:	429a      	cmp	r2, r3
  403048:	d8ed      	bhi.n	403026 <udd_ctrl_out_received+0x9e>
		*ptr_dest++ = udd_endpoint_fifo_read(0);
	}
	udd_ctrl_payload_nb_trans += nb_data;
  40304a:	4b67      	ldr	r3, [pc, #412]	; (4031e8 <udd_ctrl_out_received+0x260>)
  40304c:	881a      	ldrh	r2, [r3, #0]
  40304e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
  403050:	4413      	add	r3, r2
  403052:	b29a      	uxth	r2, r3
  403054:	4b64      	ldr	r3, [pc, #400]	; (4031e8 <udd_ctrl_out_received+0x260>)
  403056:	801a      	strh	r2, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
  403058:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
  40305a:	2b40      	cmp	r3, #64	; 0x40
  40305c:	d10a      	bne.n	403074 <udd_ctrl_out_received+0xec>
			|| (udd_g_ctrlreq.req.wLength <=
  40305e:	4b61      	ldr	r3, [pc, #388]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  403060:	88db      	ldrh	r3, [r3, #6]
  403062:	461a      	mov	r2, r3
			(udd_ctrl_prev_payload_nb_trans +
  403064:	4b61      	ldr	r3, [pc, #388]	; (4031ec <udd_ctrl_out_received+0x264>)
  403066:	881b      	ldrh	r3, [r3, #0]
  403068:	4619      	mov	r1, r3
  40306a:	4b5f      	ldr	r3, [pc, #380]	; (4031e8 <udd_ctrl_out_received+0x260>)
  40306c:	881b      	ldrh	r3, [r3, #0]
  40306e:	440b      	add	r3, r1
		*ptr_dest++ = udd_endpoint_fifo_read(0);
	}
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
			|| (udd_g_ctrlreq.req.wLength <=
  403070:	429a      	cmp	r2, r3
  403072:	dc46      	bgt.n	403102 <udd_ctrl_out_received+0x17a>
			(udd_ctrl_prev_payload_nb_trans +
			udd_ctrl_payload_nb_trans))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
  403074:	4b5c      	ldr	r3, [pc, #368]	; (4031e8 <udd_ctrl_out_received+0x260>)
  403076:	881a      	ldrh	r2, [r3, #0]
  403078:	4b5a      	ldr	r3, [pc, #360]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  40307a:	819a      	strh	r2, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
  40307c:	4b59      	ldr	r3, [pc, #356]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  40307e:	695b      	ldr	r3, [r3, #20]
  403080:	2b00      	cmp	r3, #0
  403082:	d023      	beq.n	4030cc <udd_ctrl_out_received+0x144>
			if (!udd_g_ctrlreq.over_under_run()) {
  403084:	4b57      	ldr	r3, [pc, #348]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  403086:	695b      	ldr	r3, [r3, #20]
  403088:	4798      	blx	r3
  40308a:	4603      	mov	r3, r0
  40308c:	f083 0301 	eor.w	r3, r3, #1
  403090:	b2db      	uxtb	r3, r3
  403092:	2b00      	cmp	r3, #0
  403094:	d01a      	beq.n	4030cc <udd_ctrl_out_received+0x144>
				// Stall ZLP
				udd_ctrl_stall_data();
  403096:	4b4f      	ldr	r3, [pc, #316]	; (4031d4 <udd_ctrl_out_received+0x24c>)
  403098:	4798      	blx	r3
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_bank0_received(0);
  40309a:	4b4f      	ldr	r3, [pc, #316]	; (4031d8 <udd_ctrl_out_received+0x250>)
  40309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40309e:	627b      	str	r3, [r7, #36]	; 0x24
  4030a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4030a2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4030a6:	627b      	str	r3, [r7, #36]	; 0x24
  4030a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4030aa:	f023 0302 	bic.w	r3, r3, #2
  4030ae:	627b      	str	r3, [r7, #36]	; 0x24
  4030b0:	4b49      	ldr	r3, [pc, #292]	; (4031d8 <udd_ctrl_out_received+0x250>)
  4030b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4030b4:	631a      	str	r2, [r3, #48]	; 0x30
  4030b6:	2300      	movs	r3, #0
  4030b8:	623b      	str	r3, [r7, #32]
  4030ba:	e003      	b.n	4030c4 <udd_ctrl_out_received+0x13c>
  4030bc:	bf00      	nop
  4030be:	6a3b      	ldr	r3, [r7, #32]
  4030c0:	3301      	adds	r3, #1
  4030c2:	623b      	str	r3, [r7, #32]
  4030c4:	6a3b      	ldr	r3, [r7, #32]
  4030c6:	2b13      	cmp	r3, #19
  4030c8:	d9f8      	bls.n	4030bc <udd_ctrl_out_received+0x134>
				return;
  4030ca:	e09a      	b.n	403202 <udd_ctrl_out_received+0x27a>
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_bank0_received(0);
  4030cc:	4b42      	ldr	r3, [pc, #264]	; (4031d8 <udd_ctrl_out_received+0x250>)
  4030ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4030d0:	61fb      	str	r3, [r7, #28]
  4030d2:	69fb      	ldr	r3, [r7, #28]
  4030d4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4030d8:	61fb      	str	r3, [r7, #28]
  4030da:	69fb      	ldr	r3, [r7, #28]
  4030dc:	f023 0302 	bic.w	r3, r3, #2
  4030e0:	61fb      	str	r3, [r7, #28]
  4030e2:	4b3d      	ldr	r3, [pc, #244]	; (4031d8 <udd_ctrl_out_received+0x250>)
  4030e4:	69fa      	ldr	r2, [r7, #28]
  4030e6:	631a      	str	r2, [r3, #48]	; 0x30
  4030e8:	2300      	movs	r3, #0
  4030ea:	61bb      	str	r3, [r7, #24]
  4030ec:	e003      	b.n	4030f6 <udd_ctrl_out_received+0x16e>
  4030ee:	bf00      	nop
  4030f0:	69bb      	ldr	r3, [r7, #24]
  4030f2:	3301      	adds	r3, #1
  4030f4:	61bb      	str	r3, [r7, #24]
  4030f6:	69bb      	ldr	r3, [r7, #24]
  4030f8:	2b13      	cmp	r3, #19
  4030fa:	d9f8      	bls.n	4030ee <udd_ctrl_out_received+0x166>
		udd_ctrl_send_zlp_in();
  4030fc:	4b3c      	ldr	r3, [pc, #240]	; (4031f0 <udd_ctrl_out_received+0x268>)
  4030fe:	4798      	blx	r3
		return;
  403100:	e07f      	b.n	403202 <udd_ctrl_out_received+0x27a>
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
  403102:	4b38      	ldr	r3, [pc, #224]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  403104:	899a      	ldrh	r2, [r3, #12]
  403106:	4b38      	ldr	r3, [pc, #224]	; (4031e8 <udd_ctrl_out_received+0x260>)
  403108:	881b      	ldrh	r3, [r3, #0]
  40310a:	429a      	cmp	r2, r3
  40310c:	d14d      	bne.n	4031aa <udd_ctrl_out_received+0x222>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
  40310e:	4b35      	ldr	r3, [pc, #212]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  403110:	695b      	ldr	r3, [r3, #20]
  403112:	2b00      	cmp	r3, #0
  403114:	d11a      	bne.n	40314c <udd_ctrl_out_received+0x1c4>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
  403116:	4b2f      	ldr	r3, [pc, #188]	; (4031d4 <udd_ctrl_out_received+0x24c>)
  403118:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_bank0_received(0);
  40311a:	4b2f      	ldr	r3, [pc, #188]	; (4031d8 <udd_ctrl_out_received+0x250>)
  40311c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40311e:	617b      	str	r3, [r7, #20]
  403120:	697b      	ldr	r3, [r7, #20]
  403122:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403126:	617b      	str	r3, [r7, #20]
  403128:	697b      	ldr	r3, [r7, #20]
  40312a:	f023 0302 	bic.w	r3, r3, #2
  40312e:	617b      	str	r3, [r7, #20]
  403130:	4b29      	ldr	r3, [pc, #164]	; (4031d8 <udd_ctrl_out_received+0x250>)
  403132:	697a      	ldr	r2, [r7, #20]
  403134:	631a      	str	r2, [r3, #48]	; 0x30
  403136:	2300      	movs	r3, #0
  403138:	613b      	str	r3, [r7, #16]
  40313a:	e003      	b.n	403144 <udd_ctrl_out_received+0x1bc>
  40313c:	bf00      	nop
  40313e:	693b      	ldr	r3, [r7, #16]
  403140:	3301      	adds	r3, #1
  403142:	613b      	str	r3, [r7, #16]
  403144:	693b      	ldr	r3, [r7, #16]
  403146:	2b13      	cmp	r3, #19
  403148:	d9f8      	bls.n	40313c <udd_ctrl_out_received+0x1b4>
			return;
  40314a:	e05a      	b.n	403202 <udd_ctrl_out_received+0x27a>
		}
		if (!udd_g_ctrlreq.over_under_run()) {
  40314c:	4b25      	ldr	r3, [pc, #148]	; (4031e4 <udd_ctrl_out_received+0x25c>)
  40314e:	695b      	ldr	r3, [r3, #20]
  403150:	4798      	blx	r3
  403152:	4603      	mov	r3, r0
  403154:	f083 0301 	eor.w	r3, r3, #1
  403158:	b2db      	uxtb	r3, r3
  40315a:	2b00      	cmp	r3, #0
  40315c:	d01a      	beq.n	403194 <udd_ctrl_out_received+0x20c>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
  40315e:	4b1d      	ldr	r3, [pc, #116]	; (4031d4 <udd_ctrl_out_received+0x24c>)
  403160:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_bank0_received(0);
  403162:	4b1d      	ldr	r3, [pc, #116]	; (4031d8 <udd_ctrl_out_received+0x250>)
  403164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403166:	60fb      	str	r3, [r7, #12]
  403168:	68fb      	ldr	r3, [r7, #12]
  40316a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40316e:	60fb      	str	r3, [r7, #12]
  403170:	68fb      	ldr	r3, [r7, #12]
  403172:	f023 0302 	bic.w	r3, r3, #2
  403176:	60fb      	str	r3, [r7, #12]
  403178:	4b17      	ldr	r3, [pc, #92]	; (4031d8 <udd_ctrl_out_received+0x250>)
  40317a:	68fa      	ldr	r2, [r7, #12]
  40317c:	631a      	str	r2, [r3, #48]	; 0x30
  40317e:	2300      	movs	r3, #0
  403180:	60bb      	str	r3, [r7, #8]
  403182:	e003      	b.n	40318c <udd_ctrl_out_received+0x204>
  403184:	bf00      	nop
  403186:	68bb      	ldr	r3, [r7, #8]
  403188:	3301      	adds	r3, #1
  40318a:	60bb      	str	r3, [r7, #8]
  40318c:	68bb      	ldr	r3, [r7, #8]
  40318e:	2b13      	cmp	r3, #19
  403190:	d9f8      	bls.n	403184 <udd_ctrl_out_received+0x1fc>
			return;
  403192:	e036      	b.n	403202 <udd_ctrl_out_received+0x27a>
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  403194:	4b15      	ldr	r3, [pc, #84]	; (4031ec <udd_ctrl_out_received+0x264>)
  403196:	881a      	ldrh	r2, [r3, #0]
  403198:	4b13      	ldr	r3, [pc, #76]	; (4031e8 <udd_ctrl_out_received+0x260>)
  40319a:	881b      	ldrh	r3, [r3, #0]
  40319c:	4413      	add	r3, r2
  40319e:	b29a      	uxth	r2, r3
  4031a0:	4b12      	ldr	r3, [pc, #72]	; (4031ec <udd_ctrl_out_received+0x264>)
  4031a2:	801a      	strh	r2, [r3, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
  4031a4:	4b10      	ldr	r3, [pc, #64]	; (4031e8 <udd_ctrl_out_received+0x260>)
  4031a6:	2200      	movs	r2, #0
  4031a8:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_bank0_received(0);
  4031aa:	4b0b      	ldr	r3, [pc, #44]	; (4031d8 <udd_ctrl_out_received+0x250>)
  4031ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4031ae:	607b      	str	r3, [r7, #4]
  4031b0:	687b      	ldr	r3, [r7, #4]
  4031b2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4031b6:	607b      	str	r3, [r7, #4]
  4031b8:	687b      	ldr	r3, [r7, #4]
  4031ba:	f023 0302 	bic.w	r3, r3, #2
  4031be:	607b      	str	r3, [r7, #4]
  4031c0:	4b05      	ldr	r3, [pc, #20]	; (4031d8 <udd_ctrl_out_received+0x250>)
  4031c2:	687a      	ldr	r2, [r7, #4]
  4031c4:	631a      	str	r2, [r3, #48]	; 0x30
  4031c6:	2300      	movs	r3, #0
  4031c8:	603b      	str	r3, [r7, #0]
  4031ca:	e017      	b.n	4031fc <udd_ctrl_out_received+0x274>
  4031cc:	20000dbf 	.word	0x20000dbf
  4031d0:	004032c1 	.word	0x004032c1
  4031d4:	00403209 	.word	0x00403209
  4031d8:	40034000 	.word	0x40034000
  4031dc:	00402b51 	.word	0x00402b51
  4031e0:	07ff0000 	.word	0x07ff0000
  4031e4:	20008954 	.word	0x20008954
  4031e8:	20000dc2 	.word	0x20000dc2
  4031ec:	20000dc0 	.word	0x20000dc0
  4031f0:	00403259 	.word	0x00403259
  4031f4:	bf00      	nop
  4031f6:	683b      	ldr	r3, [r7, #0]
  4031f8:	3301      	adds	r3, #1
  4031fa:	603b      	str	r3, [r7, #0]
  4031fc:	683b      	ldr	r3, [r7, #0]
  4031fe:	2b13      	cmp	r3, #19
  403200:	d9f8      	bls.n	4031f4 <udd_ctrl_out_received+0x26c>
}
  403202:	3738      	adds	r7, #56	; 0x38
  403204:	46bd      	mov	sp, r7
  403206:	bd80      	pop	{r7, pc}

00403208 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
  403208:	b480      	push	{r7}
  40320a:	b083      	sub	sp, #12
  40320c:	af00      	add	r7, sp, #0
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
  40320e:	4b10      	ldr	r3, [pc, #64]	; (403250 <udd_ctrl_stall_data+0x48>)
  403210:	2205      	movs	r2, #5
  403212:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
  403214:	4b0f      	ldr	r3, [pc, #60]	; (403254 <udd_ctrl_stall_data+0x4c>)
  403216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403218:	607b      	str	r3, [r7, #4]
  40321a:	687b      	ldr	r3, [r7, #4]
  40321c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403220:	607b      	str	r3, [r7, #4]
  403222:	687b      	ldr	r3, [r7, #4]
  403224:	f043 0320 	orr.w	r3, r3, #32
  403228:	607b      	str	r3, [r7, #4]
  40322a:	4b0a      	ldr	r3, [pc, #40]	; (403254 <udd_ctrl_stall_data+0x4c>)
  40322c:	687a      	ldr	r2, [r7, #4]
  40322e:	631a      	str	r2, [r3, #48]	; 0x30
  403230:	2300      	movs	r3, #0
  403232:	603b      	str	r3, [r7, #0]
  403234:	e003      	b.n	40323e <udd_ctrl_stall_data+0x36>
  403236:	bf00      	nop
  403238:	683b      	ldr	r3, [r7, #0]
  40323a:	3301      	adds	r3, #1
  40323c:	603b      	str	r3, [r7, #0]
  40323e:	683b      	ldr	r3, [r7, #0]
  403240:	2b13      	cmp	r3, #19
  403242:	d9f8      	bls.n	403236 <udd_ctrl_stall_data+0x2e>
}
  403244:	370c      	adds	r7, #12
  403246:	46bd      	mov	sp, r7
  403248:	f85d 7b04 	ldr.w	r7, [sp], #4
  40324c:	4770      	bx	lr
  40324e:	bf00      	nop
  403250:	20000dbf 	.word	0x20000dbf
  403254:	40034000 	.word	0x40034000

00403258 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
  403258:	b480      	push	{r7}
  40325a:	b083      	sub	sp, #12
  40325c:	af00      	add	r7, sp, #0
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
  40325e:	4b10      	ldr	r3, [pc, #64]	; (4032a0 <udd_ctrl_send_zlp_in+0x48>)
  403260:	2203      	movs	r2, #3
  403262:	701a      	strb	r2, [r3, #0]
	// Validate and send empty IN packet on control endpoint
	// Send ZLP on IN endpoint
	udd_set_transmit_ready(0);
  403264:	4b0f      	ldr	r3, [pc, #60]	; (4032a4 <udd_ctrl_send_zlp_in+0x4c>)
  403266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403268:	607b      	str	r3, [r7, #4]
  40326a:	687b      	ldr	r3, [r7, #4]
  40326c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403270:	607b      	str	r3, [r7, #4]
  403272:	687b      	ldr	r3, [r7, #4]
  403274:	f043 0310 	orr.w	r3, r3, #16
  403278:	607b      	str	r3, [r7, #4]
  40327a:	4b0a      	ldr	r3, [pc, #40]	; (4032a4 <udd_ctrl_send_zlp_in+0x4c>)
  40327c:	687a      	ldr	r2, [r7, #4]
  40327e:	631a      	str	r2, [r3, #48]	; 0x30
  403280:	2300      	movs	r3, #0
  403282:	603b      	str	r3, [r7, #0]
  403284:	e003      	b.n	40328e <udd_ctrl_send_zlp_in+0x36>
  403286:	bf00      	nop
  403288:	683b      	ldr	r3, [r7, #0]
  40328a:	3301      	adds	r3, #1
  40328c:	603b      	str	r3, [r7, #0]
  40328e:	683b      	ldr	r3, [r7, #0]
  403290:	2b13      	cmp	r3, #19
  403292:	d9f8      	bls.n	403286 <udd_ctrl_send_zlp_in+0x2e>
}
  403294:	370c      	adds	r7, #12
  403296:	46bd      	mov	sp, r7
  403298:	f85d 7b04 	ldr.w	r7, [sp], #4
  40329c:	4770      	bx	lr
  40329e:	bf00      	nop
  4032a0:	20000dbf 	.word	0x20000dbf
  4032a4:	40034000 	.word	0x40034000

004032a8 <udd_ctrl_send_zlp_out>:


static void udd_ctrl_send_zlp_out(void)
{
  4032a8:	b480      	push	{r7}
  4032aa:	af00      	add	r7, sp, #0
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  4032ac:	4b03      	ldr	r3, [pc, #12]	; (4032bc <udd_ctrl_send_zlp_out+0x14>)
  4032ae:	2204      	movs	r2, #4
  4032b0:	701a      	strb	r2, [r3, #0]
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free
}
  4032b2:	46bd      	mov	sp, r7
  4032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4032b8:	4770      	bx	lr
  4032ba:	bf00      	nop
  4032bc:	20000dbf 	.word	0x20000dbf

004032c0 <udd_ctrl_endofrequest>:


static void udd_ctrl_endofrequest(void)
{
  4032c0:	b580      	push	{r7, lr}
  4032c2:	af00      	add	r7, sp, #0
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
  4032c4:	4b03      	ldr	r3, [pc, #12]	; (4032d4 <udd_ctrl_endofrequest+0x14>)
  4032c6:	691b      	ldr	r3, [r3, #16]
  4032c8:	2b00      	cmp	r3, #0
  4032ca:	d002      	beq.n	4032d2 <udd_ctrl_endofrequest+0x12>
		udd_g_ctrlreq.callback();
  4032cc:	4b01      	ldr	r3, [pc, #4]	; (4032d4 <udd_ctrl_endofrequest+0x14>)
  4032ce:	691b      	ldr	r3, [r3, #16]
  4032d0:	4798      	blx	r3
	}
}
  4032d2:	bd80      	pop	{r7, pc}
  4032d4:	20008954 	.word	0x20008954

004032d8 <udd_ctrl_interrupt>:


static bool udd_ctrl_interrupt(void)
{
  4032d8:	b580      	push	{r7, lr}
  4032da:	b082      	sub	sp, #8
  4032dc:	af00      	add	r7, sp, #0
	if (!Is_udd_endpoint_interrupt(0))
  4032de:	4b25      	ldr	r3, [pc, #148]	; (403374 <udd_ctrl_interrupt+0x9c>)
  4032e0:	69db      	ldr	r3, [r3, #28]
  4032e2:	f003 0301 	and.w	r3, r3, #1
  4032e6:	2b00      	cmp	r3, #0
  4032e8:	d101      	bne.n	4032ee <udd_ctrl_interrupt+0x16>
		return false; // No interrupt events on control endpoint
  4032ea:	2300      	movs	r3, #0
  4032ec:	e03e      	b.n	40336c <udd_ctrl_interrupt+0x94>

	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
  4032ee:	4b21      	ldr	r3, [pc, #132]	; (403374 <udd_ctrl_interrupt+0x9c>)
  4032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4032f2:	f003 0304 	and.w	r3, r3, #4
  4032f6:	2b00      	cmp	r3, #0
  4032f8:	d003      	beq.n	403302 <udd_ctrl_interrupt+0x2a>
		// SETUP packet received
		udd_ctrl_setup_received();
  4032fa:	4b1f      	ldr	r3, [pc, #124]	; (403378 <udd_ctrl_interrupt+0xa0>)
  4032fc:	4798      	blx	r3
		return true;
  4032fe:	2301      	movs	r3, #1
  403300:	e034      	b.n	40336c <udd_ctrl_interrupt+0x94>
	}
	if (Is_udd_in_sent(0)) {
  403302:	4b1c      	ldr	r3, [pc, #112]	; (403374 <udd_ctrl_interrupt+0x9c>)
  403304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403306:	f003 0301 	and.w	r3, r3, #1
  40330a:	2b00      	cmp	r3, #0
  40330c:	d003      	beq.n	403316 <udd_ctrl_interrupt+0x3e>
		// IN packet sent
		udd_ctrl_in_sent();
  40330e:	4b1b      	ldr	r3, [pc, #108]	; (40337c <udd_ctrl_interrupt+0xa4>)
  403310:	4798      	blx	r3
		return true;
  403312:	2301      	movs	r3, #1
  403314:	e02a      	b.n	40336c <udd_ctrl_interrupt+0x94>
	}
	if (Is_udd_bank0_received(0)) {
  403316:	4b17      	ldr	r3, [pc, #92]	; (403374 <udd_ctrl_interrupt+0x9c>)
  403318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40331a:	f003 0302 	and.w	r3, r3, #2
  40331e:	2b00      	cmp	r3, #0
  403320:	d003      	beq.n	40332a <udd_ctrl_interrupt+0x52>
		// OUT packet received
		udd_ctrl_out_received();
  403322:	4b17      	ldr	r3, [pc, #92]	; (403380 <udd_ctrl_interrupt+0xa8>)
  403324:	4798      	blx	r3
		return true;
  403326:	2301      	movs	r3, #1
  403328:	e020      	b.n	40336c <udd_ctrl_interrupt+0x94>
	}
	if (Is_udd_stall(0)) {
  40332a:	4b12      	ldr	r3, [pc, #72]	; (403374 <udd_ctrl_interrupt+0x9c>)
  40332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40332e:	f003 0308 	and.w	r3, r3, #8
  403332:	2b00      	cmp	r3, #0
  403334:	d019      	beq.n	40336a <udd_ctrl_interrupt+0x92>
		// STALLed
		udd_ack_stall(0);
  403336:	4b0f      	ldr	r3, [pc, #60]	; (403374 <udd_ctrl_interrupt+0x9c>)
  403338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40333a:	607b      	str	r3, [r7, #4]
  40333c:	687b      	ldr	r3, [r7, #4]
  40333e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403342:	607b      	str	r3, [r7, #4]
  403344:	687b      	ldr	r3, [r7, #4]
  403346:	f023 0308 	bic.w	r3, r3, #8
  40334a:	607b      	str	r3, [r7, #4]
  40334c:	4b09      	ldr	r3, [pc, #36]	; (403374 <udd_ctrl_interrupt+0x9c>)
  40334e:	687a      	ldr	r2, [r7, #4]
  403350:	631a      	str	r2, [r3, #48]	; 0x30
  403352:	2300      	movs	r3, #0
  403354:	603b      	str	r3, [r7, #0]
  403356:	e003      	b.n	403360 <udd_ctrl_interrupt+0x88>
  403358:	bf00      	nop
  40335a:	683b      	ldr	r3, [r7, #0]
  40335c:	3301      	adds	r3, #1
  40335e:	603b      	str	r3, [r7, #0]
  403360:	683b      	ldr	r3, [r7, #0]
  403362:	2b13      	cmp	r3, #19
  403364:	d9f8      	bls.n	403358 <udd_ctrl_interrupt+0x80>
		return true;
  403366:	2301      	movs	r3, #1
  403368:	e000      	b.n	40336c <udd_ctrl_interrupt+0x94>
	}
	return false;
  40336a:	2300      	movs	r3, #0
}
  40336c:	4618      	mov	r0, r3
  40336e:	3708      	adds	r7, #8
  403370:	46bd      	mov	sp, r7
  403372:	bd80      	pop	{r7, pc}
  403374:	40034000 	.word	0x40034000
  403378:	00402b7d 	.word	0x00402b7d
  40337c:	00402d69 	.word	0x00402d69
  403380:	00402f89 	.word	0x00402f89

00403384 <udd_ep_job_table_reset>:
//--- INTERNAL ROUTINES TO MANAGED THE BULK/INTERRUPT/ISOCHRONOUS ENDPOINTS

#if (0!=USB_DEVICE_MAX_EP)

static void udd_ep_job_table_reset(void)
{
  403384:	b480      	push	{r7}
  403386:	b083      	sub	sp, #12
  403388:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  40338a:	2300      	movs	r3, #0
  40338c:	71fb      	strb	r3, [r7, #7]
  40338e:	e043      	b.n	403418 <udd_ep_job_table_reset+0x94>
		udd_ep_job[i].bank = 0;
  403390:	79fa      	ldrb	r2, [r7, #7]
  403392:	4925      	ldr	r1, [pc, #148]	; (403428 <udd_ep_job_table_reset+0xa4>)
  403394:	4613      	mov	r3, r2
  403396:	009b      	lsls	r3, r3, #2
  403398:	4413      	add	r3, r2
  40339a:	009b      	lsls	r3, r3, #2
  40339c:	440b      	add	r3, r1
  40339e:	f103 0210 	add.w	r2, r3, #16
  4033a2:	7853      	ldrb	r3, [r2, #1]
  4033a4:	f36f 0383 	bfc	r3, #2, #2
  4033a8:	7053      	strb	r3, [r2, #1]
		udd_ep_job[i].busy = false;
  4033aa:	79fa      	ldrb	r2, [r7, #7]
  4033ac:	491e      	ldr	r1, [pc, #120]	; (403428 <udd_ep_job_table_reset+0xa4>)
  4033ae:	4613      	mov	r3, r2
  4033b0:	009b      	lsls	r3, r3, #2
  4033b2:	4413      	add	r3, r2
  4033b4:	009b      	lsls	r3, r3, #2
  4033b6:	440b      	add	r3, r1
  4033b8:	f103 0210 	add.w	r2, r3, #16
  4033bc:	7853      	ldrb	r3, [r2, #1]
  4033be:	f36f 1304 	bfc	r3, #4, #1
  4033c2:	7053      	strb	r3, [r2, #1]
		udd_ep_job[i].b_stall_requested = false;
  4033c4:	79fa      	ldrb	r2, [r7, #7]
  4033c6:	4918      	ldr	r1, [pc, #96]	; (403428 <udd_ep_job_table_reset+0xa4>)
  4033c8:	4613      	mov	r3, r2
  4033ca:	009b      	lsls	r3, r3, #2
  4033cc:	4413      	add	r3, r2
  4033ce:	009b      	lsls	r3, r3, #2
  4033d0:	440b      	add	r3, r1
  4033d2:	f103 0210 	add.w	r2, r3, #16
  4033d6:	7853      	ldrb	r3, [r2, #1]
  4033d8:	f36f 1345 	bfc	r3, #5, #1
  4033dc:	7053      	strb	r3, [r2, #1]
		udd_ep_job[i].b_shortpacket = false;
  4033de:	79fa      	ldrb	r2, [r7, #7]
  4033e0:	4911      	ldr	r1, [pc, #68]	; (403428 <udd_ep_job_table_reset+0xa4>)
  4033e2:	4613      	mov	r3, r2
  4033e4:	009b      	lsls	r3, r3, #2
  4033e6:	4413      	add	r3, r2
  4033e8:	009b      	lsls	r3, r3, #2
  4033ea:	440b      	add	r3, r1
  4033ec:	f103 0210 	add.w	r2, r3, #16
  4033f0:	7853      	ldrb	r3, [r2, #1]
  4033f2:	f36f 1386 	bfc	r3, #6, #1
  4033f6:	7053      	strb	r3, [r2, #1]
		udd_ep_job[i].b_buf_end = false;
  4033f8:	79fa      	ldrb	r2, [r7, #7]
  4033fa:	490b      	ldr	r1, [pc, #44]	; (403428 <udd_ep_job_table_reset+0xa4>)
  4033fc:	4613      	mov	r3, r2
  4033fe:	009b      	lsls	r3, r3, #2
  403400:	4413      	add	r3, r2
  403402:	009b      	lsls	r3, r3, #2
  403404:	440b      	add	r3, r1
  403406:	f103 0210 	add.w	r2, r3, #16
  40340a:	7853      	ldrb	r3, [r2, #1]
  40340c:	f36f 13c7 	bfc	r3, #7, #1
  403410:	7053      	strb	r3, [r2, #1]
#if (0!=USB_DEVICE_MAX_EP)

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  403412:	79fb      	ldrb	r3, [r7, #7]
  403414:	3301      	adds	r3, #1
  403416:	71fb      	strb	r3, [r7, #7]
  403418:	79fb      	ldrb	r3, [r7, #7]
  40341a:	2b02      	cmp	r3, #2
  40341c:	d9b8      	bls.n	403390 <udd_ep_job_table_reset+0xc>
		udd_ep_job[i].busy = false;
		udd_ep_job[i].b_stall_requested = false;
		udd_ep_job[i].b_shortpacket = false;
		udd_ep_job[i].b_buf_end = false;
	}
}
  40341e:	370c      	adds	r7, #12
  403420:	46bd      	mov	sp, r7
  403422:	f85d 7b04 	ldr.w	r7, [sp], #4
  403426:	4770      	bx	lr
  403428:	20000dc4 	.word	0x20000dc4

0040342c <udd_ep_job_table_kill>:


static void udd_ep_job_table_kill(void)
{
  40342c:	b580      	push	{r7, lr}
  40342e:	b082      	sub	sp, #8
  403430:	af00      	add	r7, sp, #0
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  403432:	2300      	movs	r3, #0
  403434:	71fb      	strb	r3, [r7, #7]
  403436:	e011      	b.n	40345c <udd_ep_job_table_kill+0x30>
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
  403438:	79fa      	ldrb	r2, [r7, #7]
  40343a:	4613      	mov	r3, r2
  40343c:	009b      	lsls	r3, r3, #2
  40343e:	4413      	add	r3, r2
  403440:	009b      	lsls	r3, r3, #2
  403442:	4a09      	ldr	r2, [pc, #36]	; (403468 <udd_ep_job_table_kill+0x3c>)
  403444:	441a      	add	r2, r3
  403446:	79fb      	ldrb	r3, [r7, #7]
  403448:	3301      	adds	r3, #1
  40344a:	b2db      	uxtb	r3, r3
  40344c:	4610      	mov	r0, r2
  40344e:	2101      	movs	r1, #1
  403450:	461a      	mov	r2, r3
  403452:	4b06      	ldr	r3, [pc, #24]	; (40346c <udd_ep_job_table_kill+0x40>)
  403454:	4798      	blx	r3
static void udd_ep_job_table_kill(void)
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  403456:	79fb      	ldrb	r3, [r7, #7]
  403458:	3301      	adds	r3, #1
  40345a:	71fb      	strb	r3, [r7, #7]
  40345c:	79fb      	ldrb	r3, [r7, #7]
  40345e:	2b02      	cmp	r3, #2
  403460:	d9ea      	bls.n	403438 <udd_ep_job_table_kill+0xc>
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
	}
}
  403462:	3708      	adds	r7, #8
  403464:	46bd      	mov	sp, r7
  403466:	bd80      	pop	{r7, pc}
  403468:	20000dc4 	.word	0x20000dc4
  40346c:	004034ad 	.word	0x004034ad

00403470 <udd_ep_abort_job>:


static void udd_ep_abort_job(udd_ep_id_t ep)
{
  403470:	b580      	push	{r7, lr}
  403472:	b082      	sub	sp, #8
  403474:	af00      	add	r7, sp, #0
  403476:	4603      	mov	r3, r0
  403478:	71fb      	strb	r3, [r7, #7]
	ep &= USB_EP_ADDR_MASK;
  40347a:	79fb      	ldrb	r3, [r7, #7]
  40347c:	f003 030f 	and.w	r3, r3, #15
  403480:	71fb      	strb	r3, [r7, #7]

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  403482:	79fb      	ldrb	r3, [r7, #7]
  403484:	1e5a      	subs	r2, r3, #1
  403486:	4613      	mov	r3, r2
  403488:	009b      	lsls	r3, r3, #2
  40348a:	4413      	add	r3, r2
  40348c:	009b      	lsls	r3, r3, #2
  40348e:	4a05      	ldr	r2, [pc, #20]	; (4034a4 <udd_ep_abort_job+0x34>)
  403490:	441a      	add	r2, r3
  403492:	79fb      	ldrb	r3, [r7, #7]
  403494:	4610      	mov	r0, r2
  403496:	2101      	movs	r1, #1
  403498:	461a      	mov	r2, r3
  40349a:	4b03      	ldr	r3, [pc, #12]	; (4034a8 <udd_ep_abort_job+0x38>)
  40349c:	4798      	blx	r3
}
  40349e:	3708      	adds	r7, #8
  4034a0:	46bd      	mov	sp, r7
  4034a2:	bd80      	pop	{r7, pc}
  4034a4:	20000dc4 	.word	0x20000dc4
  4034a8:	004034ad 	.word	0x004034ad

004034ac <udd_ep_finish_job>:


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, int status,
		uint8_t ep_num)
{
  4034ac:	b580      	push	{r7, lr}
  4034ae:	b084      	sub	sp, #16
  4034b0:	af00      	add	r7, sp, #0
  4034b2:	60f8      	str	r0, [r7, #12]
  4034b4:	60b9      	str	r1, [r7, #8]
  4034b6:	4613      	mov	r3, r2
  4034b8:	71fb      	strb	r3, [r7, #7]
	if (ptr_job->busy == false) {
  4034ba:	68fb      	ldr	r3, [r7, #12]
  4034bc:	7c5b      	ldrb	r3, [r3, #17]
  4034be:	f3c3 1300 	ubfx	r3, r3, #4, #1
  4034c2:	b2db      	uxtb	r3, r3
  4034c4:	2b00      	cmp	r3, #0
  4034c6:	d100      	bne.n	4034ca <udd_ep_finish_job+0x1e>
		return; // No on-going job
  4034c8:	e023      	b.n	403512 <udd_ep_finish_job+0x66>
	}
	ptr_job->busy = false;
  4034ca:	68fa      	ldr	r2, [r7, #12]
  4034cc:	7c53      	ldrb	r3, [r2, #17]
  4034ce:	f36f 1304 	bfc	r3, #4, #1
  4034d2:	7453      	strb	r3, [r2, #17]
	if (NULL == ptr_job->call_trans) {
  4034d4:	68fb      	ldr	r3, [r7, #12]
  4034d6:	681b      	ldr	r3, [r3, #0]
  4034d8:	2b00      	cmp	r3, #0
  4034da:	d100      	bne.n	4034de <udd_ep_finish_job+0x32>
		return; // No callback linked to job
  4034dc:	e019      	b.n	403512 <udd_ep_finish_job+0x66>
	}
	if (Is_udd_endpoint_type_in(ep_num)) {
  4034de:	4b0e      	ldr	r3, [pc, #56]	; (403518 <udd_ep_finish_job+0x6c>)
  4034e0:	79fa      	ldrb	r2, [r7, #7]
  4034e2:	320c      	adds	r2, #12
  4034e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4034e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  4034ec:	2b00      	cmp	r3, #0
  4034ee:	d003      	beq.n	4034f8 <udd_ep_finish_job+0x4c>
		ep_num |= USB_EP_DIR_IN;
  4034f0:	79fb      	ldrb	r3, [r7, #7]
  4034f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4034f6:	71fb      	strb	r3, [r7, #7]
	}	
	ptr_job->call_trans((status == UDD_EP_TRANSFER_ABORT) ?
  4034f8:	68fb      	ldr	r3, [r7, #12]
  4034fa:	681b      	ldr	r3, [r3, #0]
  4034fc:	68ba      	ldr	r2, [r7, #8]
  4034fe:	2a01      	cmp	r2, #1
  403500:	bf14      	ite	ne
  403502:	2200      	movne	r2, #0
  403504:	2201      	moveq	r2, #1
  403506:	b2d2      	uxtb	r2, r2
  403508:	4610      	mov	r0, r2
  40350a:	68fa      	ldr	r2, [r7, #12]
  40350c:	6891      	ldr	r1, [r2, #8]
  40350e:	79fa      	ldrb	r2, [r7, #7]
  403510:	4798      	blx	r3
		UDD_EP_TRANSFER_ABORT : UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}
  403512:	3710      	adds	r7, #16
  403514:	46bd      	mov	sp, r7
  403516:	bd80      	pop	{r7, pc}
  403518:	40034000 	.word	0x40034000

0040351c <udd_ep_ack_out_received>:


static void udd_ep_ack_out_received(udd_ep_id_t ep)
{
  40351c:	b480      	push	{r7}
  40351e:	b089      	sub	sp, #36	; 0x24
  403520:	af00      	add	r7, sp, #0
  403522:	4603      	mov	r3, r0
  403524:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  403526:	79fb      	ldrb	r3, [r7, #7]
  403528:	1e5a      	subs	r2, r3, #1
  40352a:	4613      	mov	r3, r2
  40352c:	009b      	lsls	r3, r3, #2
  40352e:	4413      	add	r3, r2
  403530:	009b      	lsls	r3, r3, #2
  403532:	4a3d      	ldr	r2, [pc, #244]	; (403628 <udd_ep_ack_out_received+0x10c>)
  403534:	4413      	add	r3, r2
  403536:	61fb      	str	r3, [r7, #28]
	if (Is_udd_all_banks_received(ep)) {
  403538:	4b3c      	ldr	r3, [pc, #240]	; (40362c <udd_ep_ack_out_received+0x110>)
  40353a:	79fa      	ldrb	r2, [r7, #7]
  40353c:	320c      	adds	r2, #12
  40353e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403542:	f003 0342 	and.w	r3, r3, #66	; 0x42
  403546:	2b42      	cmp	r3, #66	; 0x42
  403548:	d014      	beq.n	403574 <udd_ep_ack_out_received+0x58>
		// The only way is to use ptr_job->bank
	} else if (Is_udd_bank0_received(ep)) {
  40354a:	4b38      	ldr	r3, [pc, #224]	; (40362c <udd_ep_ack_out_received+0x110>)
  40354c:	79fa      	ldrb	r2, [r7, #7]
  40354e:	320c      	adds	r2, #12
  403550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403554:	f003 0302 	and.w	r3, r3, #2
  403558:	2b00      	cmp	r3, #0
  40355a:	d005      	beq.n	403568 <udd_ep_ack_out_received+0x4c>
		// Must be bank0
		ptr_job->bank = 0;
  40355c:	69fa      	ldr	r2, [r7, #28]
  40355e:	7c53      	ldrb	r3, [r2, #17]
  403560:	f36f 0383 	bfc	r3, #2, #2
  403564:	7453      	strb	r3, [r2, #17]
  403566:	e005      	b.n	403574 <udd_ep_ack_out_received+0x58>
	} else {
		// Must be bank1
		ptr_job->bank = 1;
  403568:	69fa      	ldr	r2, [r7, #28]
  40356a:	7c53      	ldrb	r3, [r2, #17]
  40356c:	2101      	movs	r1, #1
  40356e:	f361 0383 	bfi	r3, r1, #2, #2
  403572:	7453      	strb	r3, [r2, #17]
	}
	if (ptr_job->bank == 0) {
  403574:	69fb      	ldr	r3, [r7, #28]
  403576:	7c5b      	ldrb	r3, [r3, #17]
  403578:	f3c3 0381 	ubfx	r3, r3, #2, #2
  40357c:	b2db      	uxtb	r3, r3
  40357e:	2b00      	cmp	r3, #0
  403580:	d12a      	bne.n	4035d8 <udd_ep_ack_out_received+0xbc>
		udd_ack_bank0_received(ep);
  403582:	4b2a      	ldr	r3, [pc, #168]	; (40362c <udd_ep_ack_out_received+0x110>)
  403584:	79fa      	ldrb	r2, [r7, #7]
  403586:	320c      	adds	r2, #12
  403588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40358c:	61bb      	str	r3, [r7, #24]
  40358e:	69bb      	ldr	r3, [r7, #24]
  403590:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403594:	61bb      	str	r3, [r7, #24]
  403596:	69bb      	ldr	r3, [r7, #24]
  403598:	f023 0302 	bic.w	r3, r3, #2
  40359c:	61bb      	str	r3, [r7, #24]
  40359e:	4b23      	ldr	r3, [pc, #140]	; (40362c <udd_ep_ack_out_received+0x110>)
  4035a0:	79fa      	ldrb	r2, [r7, #7]
  4035a2:	69b9      	ldr	r1, [r7, #24]
  4035a4:	320c      	adds	r2, #12
  4035a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4035aa:	2300      	movs	r3, #0
  4035ac:	617b      	str	r3, [r7, #20]
  4035ae:	e003      	b.n	4035b8 <udd_ep_ack_out_received+0x9c>
  4035b0:	bf00      	nop
  4035b2:	697b      	ldr	r3, [r7, #20]
  4035b4:	3301      	adds	r3, #1
  4035b6:	617b      	str	r3, [r7, #20]
  4035b8:	697b      	ldr	r3, [r7, #20]
  4035ba:	2b13      	cmp	r3, #19
  4035bc:	d9f8      	bls.n	4035b0 <udd_ep_ack_out_received+0x94>
		if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  4035be:	79fb      	ldrb	r3, [r7, #7]
  4035c0:	2b00      	cmp	r3, #0
  4035c2:	d02c      	beq.n	40361e <udd_ep_ack_out_received+0x102>
  4035c4:	79fb      	ldrb	r3, [r7, #7]
  4035c6:	2b03      	cmp	r3, #3
  4035c8:	d029      	beq.n	40361e <udd_ep_ack_out_received+0x102>
			ptr_job->bank = 1;
  4035ca:	69fa      	ldr	r2, [r7, #28]
  4035cc:	7c53      	ldrb	r3, [r2, #17]
  4035ce:	2101      	movs	r1, #1
  4035d0:	f361 0383 	bfi	r3, r1, #2, #2
  4035d4:	7453      	strb	r3, [r2, #17]
  4035d6:	e022      	b.n	40361e <udd_ep_ack_out_received+0x102>
		}
	} else {
		udd_ack_bank1_received(ep);
  4035d8:	4b14      	ldr	r3, [pc, #80]	; (40362c <udd_ep_ack_out_received+0x110>)
  4035da:	79fa      	ldrb	r2, [r7, #7]
  4035dc:	320c      	adds	r2, #12
  4035de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4035e2:	613b      	str	r3, [r7, #16]
  4035e4:	693b      	ldr	r3, [r7, #16]
  4035e6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4035ea:	613b      	str	r3, [r7, #16]
  4035ec:	693b      	ldr	r3, [r7, #16]
  4035ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  4035f2:	613b      	str	r3, [r7, #16]
  4035f4:	4b0d      	ldr	r3, [pc, #52]	; (40362c <udd_ep_ack_out_received+0x110>)
  4035f6:	79fa      	ldrb	r2, [r7, #7]
  4035f8:	6939      	ldr	r1, [r7, #16]
  4035fa:	320c      	adds	r2, #12
  4035fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403600:	2300      	movs	r3, #0
  403602:	60fb      	str	r3, [r7, #12]
  403604:	e003      	b.n	40360e <udd_ep_ack_out_received+0xf2>
  403606:	bf00      	nop
  403608:	68fb      	ldr	r3, [r7, #12]
  40360a:	3301      	adds	r3, #1
  40360c:	60fb      	str	r3, [r7, #12]
  40360e:	68fb      	ldr	r3, [r7, #12]
  403610:	2b13      	cmp	r3, #19
  403612:	d9f8      	bls.n	403606 <udd_ep_ack_out_received+0xea>
		ptr_job->bank = 0;
  403614:	69fa      	ldr	r2, [r7, #28]
  403616:	7c53      	ldrb	r3, [r2, #17]
  403618:	f36f 0383 	bfc	r3, #2, #2
  40361c:	7453      	strb	r3, [r2, #17]
	}
}
  40361e:	3724      	adds	r7, #36	; 0x24
  403620:	46bd      	mov	sp, r7
  403622:	f85d 7b04 	ldr.w	r7, [sp], #4
  403626:	4770      	bx	lr
  403628:	20000dc4 	.word	0x20000dc4
  40362c:	40034000 	.word	0x40034000

00403630 <udd_ep_write_fifo>:


static bool udd_ep_write_fifo(udd_ep_id_t ep)
{
  403630:	b480      	push	{r7}
  403632:	b089      	sub	sp, #36	; 0x24
  403634:	af00      	add	r7, sp, #0
  403636:	4603      	mov	r3, r0
  403638:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  40363a:	79fb      	ldrb	r3, [r7, #7]
  40363c:	1e5a      	subs	r2, r3, #1
  40363e:	4613      	mov	r3, r2
  403640:	009b      	lsls	r3, r3, #2
  403642:	4413      	add	r3, r2
  403644:	009b      	lsls	r3, r3, #2
  403646:	4a55      	ldr	r2, [pc, #340]	; (40379c <udd_ep_write_fifo+0x16c>)
  403648:	4413      	add	r3, r2
  40364a:	613b      	str	r3, [r7, #16]
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  40364c:	693b      	ldr	r3, [r7, #16]
  40364e:	685a      	ldr	r2, [r3, #4]
  403650:	693b      	ldr	r3, [r7, #16]
  403652:	68db      	ldr	r3, [r3, #12]
  403654:	4413      	add	r3, r2
  403656:	61fb      	str	r3, [r7, #28]
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  403658:	693b      	ldr	r3, [r7, #16]
  40365a:	689a      	ldr	r2, [r3, #8]
  40365c:	693b      	ldr	r3, [r7, #16]
  40365e:	68db      	ldr	r3, [r3, #12]
  403660:	1ad3      	subs	r3, r2, r3
  403662:	60fb      	str	r3, [r7, #12]
	uint32_t pkt_size = ptr_job->size;
  403664:	693b      	ldr	r3, [r7, #16]
  403666:	8a1b      	ldrh	r3, [r3, #16]
  403668:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40366c:	b29b      	uxth	r3, r3
  40366e:	61bb      	str	r3, [r7, #24]
	bool is_short_pkt = false;
  403670:	2300      	movs	r3, #0
  403672:	75fb      	strb	r3, [r7, #23]

	// Packet size
	if (nb_remain < pkt_size) {
  403674:	68fa      	ldr	r2, [r7, #12]
  403676:	69bb      	ldr	r3, [r7, #24]
  403678:	429a      	cmp	r2, r3
  40367a:	d203      	bcs.n	403684 <udd_ep_write_fifo+0x54>
		pkt_size = nb_remain;
  40367c:	68fb      	ldr	r3, [r7, #12]
  40367e:	61bb      	str	r3, [r7, #24]
		is_short_pkt = true;
  403680:	2301      	movs	r3, #1
  403682:	75fb      	strb	r3, [r7, #23]
	}

	// Modify job information
	ptr_job->buf_cnt += pkt_size;
  403684:	693b      	ldr	r3, [r7, #16]
  403686:	68da      	ldr	r2, [r3, #12]
  403688:	69bb      	ldr	r3, [r7, #24]
  40368a:	441a      	add	r2, r3
  40368c:	693b      	ldr	r3, [r7, #16]
  40368e:	60da      	str	r2, [r3, #12]

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  403690:	e05a      	b.n	403748 <udd_ep_write_fifo+0x118>
		udd_endpoint_fifo_write(ep, *ptr_src++);
  403692:	4a43      	ldr	r2, [pc, #268]	; (4037a0 <udd_ep_write_fifo+0x170>)
  403694:	79f8      	ldrb	r0, [r7, #7]
  403696:	69fb      	ldr	r3, [r7, #28]
  403698:	1c59      	adds	r1, r3, #1
  40369a:	61f9      	str	r1, [r7, #28]
  40369c:	781b      	ldrb	r3, [r3, #0]
  40369e:	4619      	mov	r1, r3
  4036a0:	f100 0314 	add.w	r3, r0, #20
  4036a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4036a8:	4a3d      	ldr	r2, [pc, #244]	; (4037a0 <udd_ep_write_fifo+0x170>)
  4036aa:	79f8      	ldrb	r0, [r7, #7]
  4036ac:	69fb      	ldr	r3, [r7, #28]
  4036ae:	1c59      	adds	r1, r3, #1
  4036b0:	61f9      	str	r1, [r7, #28]
  4036b2:	781b      	ldrb	r3, [r3, #0]
  4036b4:	4619      	mov	r1, r3
  4036b6:	f100 0314 	add.w	r3, r0, #20
  4036ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4036be:	4a38      	ldr	r2, [pc, #224]	; (4037a0 <udd_ep_write_fifo+0x170>)
  4036c0:	79f8      	ldrb	r0, [r7, #7]
  4036c2:	69fb      	ldr	r3, [r7, #28]
  4036c4:	1c59      	adds	r1, r3, #1
  4036c6:	61f9      	str	r1, [r7, #28]
  4036c8:	781b      	ldrb	r3, [r3, #0]
  4036ca:	4619      	mov	r1, r3
  4036cc:	f100 0314 	add.w	r3, r0, #20
  4036d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4036d4:	4a32      	ldr	r2, [pc, #200]	; (4037a0 <udd_ep_write_fifo+0x170>)
  4036d6:	79f8      	ldrb	r0, [r7, #7]
  4036d8:	69fb      	ldr	r3, [r7, #28]
  4036da:	1c59      	adds	r1, r3, #1
  4036dc:	61f9      	str	r1, [r7, #28]
  4036de:	781b      	ldrb	r3, [r3, #0]
  4036e0:	4619      	mov	r1, r3
  4036e2:	f100 0314 	add.w	r3, r0, #20
  4036e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4036ea:	4a2d      	ldr	r2, [pc, #180]	; (4037a0 <udd_ep_write_fifo+0x170>)
  4036ec:	79f8      	ldrb	r0, [r7, #7]
  4036ee:	69fb      	ldr	r3, [r7, #28]
  4036f0:	1c59      	adds	r1, r3, #1
  4036f2:	61f9      	str	r1, [r7, #28]
  4036f4:	781b      	ldrb	r3, [r3, #0]
  4036f6:	4619      	mov	r1, r3
  4036f8:	f100 0314 	add.w	r3, r0, #20
  4036fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  403700:	4a27      	ldr	r2, [pc, #156]	; (4037a0 <udd_ep_write_fifo+0x170>)
  403702:	79f8      	ldrb	r0, [r7, #7]
  403704:	69fb      	ldr	r3, [r7, #28]
  403706:	1c59      	adds	r1, r3, #1
  403708:	61f9      	str	r1, [r7, #28]
  40370a:	781b      	ldrb	r3, [r3, #0]
  40370c:	4619      	mov	r1, r3
  40370e:	f100 0314 	add.w	r3, r0, #20
  403712:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  403716:	4a22      	ldr	r2, [pc, #136]	; (4037a0 <udd_ep_write_fifo+0x170>)
  403718:	79f8      	ldrb	r0, [r7, #7]
  40371a:	69fb      	ldr	r3, [r7, #28]
  40371c:	1c59      	adds	r1, r3, #1
  40371e:	61f9      	str	r1, [r7, #28]
  403720:	781b      	ldrb	r3, [r3, #0]
  403722:	4619      	mov	r1, r3
  403724:	f100 0314 	add.w	r3, r0, #20
  403728:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
  40372c:	4a1c      	ldr	r2, [pc, #112]	; (4037a0 <udd_ep_write_fifo+0x170>)
  40372e:	79f8      	ldrb	r0, [r7, #7]
  403730:	69fb      	ldr	r3, [r7, #28]
  403732:	1c59      	adds	r1, r3, #1
  403734:	61f9      	str	r1, [r7, #28]
  403736:	781b      	ldrb	r3, [r3, #0]
  403738:	4619      	mov	r1, r3
  40373a:	f100 0314 	add.w	r3, r0, #20
  40373e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	// Modify job information
	ptr_job->buf_cnt += pkt_size;

	// Speed block data transfer to FIFO (DPRAM)
	for (; pkt_size >= 8; pkt_size -= 8) {
  403742:	69bb      	ldr	r3, [r7, #24]
  403744:	3b08      	subs	r3, #8
  403746:	61bb      	str	r3, [r7, #24]
  403748:	69bb      	ldr	r3, [r7, #24]
  40374a:	2b07      	cmp	r3, #7
  40374c:	d8a1      	bhi.n	403692 <udd_ep_write_fifo+0x62>
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  40374e:	e00d      	b.n	40376c <udd_ep_write_fifo+0x13c>
		udd_endpoint_fifo_write(ep, *ptr_src++);
  403750:	4a13      	ldr	r2, [pc, #76]	; (4037a0 <udd_ep_write_fifo+0x170>)
  403752:	79f8      	ldrb	r0, [r7, #7]
  403754:	69fb      	ldr	r3, [r7, #28]
  403756:	1c59      	adds	r1, r3, #1
  403758:	61f9      	str	r1, [r7, #28]
  40375a:	781b      	ldrb	r3, [r3, #0]
  40375c:	4619      	mov	r1, r3
  40375e:	f100 0314 	add.w	r3, r0, #20
  403762:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}
	// Normal speed data transfer to FIFO (DPRAM)
	for (; pkt_size; pkt_size--) {
  403766:	69bb      	ldr	r3, [r7, #24]
  403768:	3b01      	subs	r3, #1
  40376a:	61bb      	str	r3, [r7, #24]
  40376c:	69bb      	ldr	r3, [r7, #24]
  40376e:	2b00      	cmp	r3, #0
  403770:	d1ee      	bne.n	403750 <udd_ep_write_fifo+0x120>
		udd_endpoint_fifo_write(ep, *ptr_src++);
	}

	// Add to buffered banks
	ptr_job->bank++;
  403772:	693b      	ldr	r3, [r7, #16]
  403774:	7c5b      	ldrb	r3, [r3, #17]
  403776:	f3c3 0381 	ubfx	r3, r3, #2, #2
  40377a:	b2db      	uxtb	r3, r3
  40377c:	3301      	adds	r3, #1
  40377e:	f003 0303 	and.w	r3, r3, #3
  403782:	b2d9      	uxtb	r1, r3
  403784:	693a      	ldr	r2, [r7, #16]
  403786:	7c53      	ldrb	r3, [r2, #17]
  403788:	f361 0383 	bfi	r3, r1, #2, #2
  40378c:	7453      	strb	r3, [r2, #17]
	return is_short_pkt;
  40378e:	7dfb      	ldrb	r3, [r7, #23]
}
  403790:	4618      	mov	r0, r3
  403792:	3724      	adds	r7, #36	; 0x24
  403794:	46bd      	mov	sp, r7
  403796:	f85d 7b04 	ldr.w	r7, [sp], #4
  40379a:	4770      	bx	lr
  40379c:	20000dc4 	.word	0x20000dc4
  4037a0:	40034000 	.word	0x40034000

004037a4 <udd_ep_in_sent>:


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
{
  4037a4:	b580      	push	{r7, lr}
  4037a6:	b086      	sub	sp, #24
  4037a8:	af00      	add	r7, sp, #0
  4037aa:	4602      	mov	r2, r0
  4037ac:	460b      	mov	r3, r1
  4037ae:	71fa      	strb	r2, [r7, #7]
  4037b0:	71bb      	strb	r3, [r7, #6]
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  4037b2:	79fb      	ldrb	r3, [r7, #7]
  4037b4:	1e5a      	subs	r2, r3, #1
  4037b6:	4613      	mov	r3, r2
  4037b8:	009b      	lsls	r3, r3, #2
  4037ba:	4413      	add	r3, r2
  4037bc:	009b      	lsls	r3, r3, #2
  4037be:	4a36      	ldr	r2, [pc, #216]	; (403898 <udd_ep_in_sent+0xf4>)
  4037c0:	4413      	add	r3, r2
  4037c2:	617b      	str	r3, [r7, #20]

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  4037c4:	697b      	ldr	r3, [r7, #20]
  4037c6:	7c5b      	ldrb	r3, [r3, #17]
  4037c8:	f3c3 0381 	ubfx	r3, r3, #2, #2
  4037cc:	b2db      	uxtb	r3, r3
  4037ce:	461a      	mov	r2, r3
  4037d0:	79fb      	ldrb	r3, [r7, #7]
  4037d2:	2b00      	cmp	r3, #0
  4037d4:	d002      	beq.n	4037dc <udd_ep_in_sent+0x38>
  4037d6:	79fb      	ldrb	r3, [r7, #7]
  4037d8:	2b03      	cmp	r3, #3
  4037da:	d101      	bne.n	4037e0 <udd_ep_in_sent+0x3c>
  4037dc:	2301      	movs	r3, #1
  4037de:	e000      	b.n	4037e2 <udd_ep_in_sent+0x3e>
  4037e0:	2302      	movs	r3, #2
  4037e2:	429a      	cmp	r2, r3
  4037e4:	db01      	blt.n	4037ea <udd_ep_in_sent+0x46>
		return true; // Data pending
  4037e6:	2301      	movs	r3, #1
  4037e8:	e052      	b.n	403890 <udd_ep_in_sent+0xec>
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
  4037ea:	697b      	ldr	r3, [r7, #20]
  4037ec:	68da      	ldr	r2, [r3, #12]
  4037ee:	697b      	ldr	r3, [r7, #20]
  4037f0:	689b      	ldr	r3, [r3, #8]
  4037f2:	429a      	cmp	r2, r3
  4037f4:	d308      	bcc.n	403808 <udd_ep_in_sent+0x64>
  4037f6:	697b      	ldr	r3, [r7, #20]
  4037f8:	7c5b      	ldrb	r3, [r3, #17]
  4037fa:	f3c3 1380 	ubfx	r3, r3, #6, #1
  4037fe:	b2db      	uxtb	r3, r3
  403800:	2b00      	cmp	r3, #0
  403802:	d101      	bne.n	403808 <udd_ep_in_sent+0x64>
		return false;
  403804:	2300      	movs	r3, #0
  403806:	e043      	b.n	403890 <udd_ep_in_sent+0xec>
	}

	// Fill FIFO
	b_shortpacket = udd_ep_write_fifo(ep);
  403808:	79fb      	ldrb	r3, [r7, #7]
  40380a:	4618      	mov	r0, r3
  40380c:	4b23      	ldr	r3, [pc, #140]	; (40389c <udd_ep_in_sent+0xf8>)
  40380e:	4798      	blx	r3
  403810:	4603      	mov	r3, r0
  403812:	74fb      	strb	r3, [r7, #19]

	// Data is ready to send
	if (b_tx) {
  403814:	79bb      	ldrb	r3, [r7, #6]
  403816:	2b00      	cmp	r3, #0
  403818:	d01d      	beq.n	403856 <udd_ep_in_sent+0xb2>
		udd_set_transmit_ready(ep);
  40381a:	4b21      	ldr	r3, [pc, #132]	; (4038a0 <udd_ep_in_sent+0xfc>)
  40381c:	79fa      	ldrb	r2, [r7, #7]
  40381e:	320c      	adds	r2, #12
  403820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403824:	60fb      	str	r3, [r7, #12]
  403826:	68fb      	ldr	r3, [r7, #12]
  403828:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40382c:	60fb      	str	r3, [r7, #12]
  40382e:	68fb      	ldr	r3, [r7, #12]
  403830:	f043 0310 	orr.w	r3, r3, #16
  403834:	60fb      	str	r3, [r7, #12]
  403836:	4b1a      	ldr	r3, [pc, #104]	; (4038a0 <udd_ep_in_sent+0xfc>)
  403838:	79fa      	ldrb	r2, [r7, #7]
  40383a:	68f9      	ldr	r1, [r7, #12]
  40383c:	320c      	adds	r2, #12
  40383e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403842:	2300      	movs	r3, #0
  403844:	60bb      	str	r3, [r7, #8]
  403846:	e003      	b.n	403850 <udd_ep_in_sent+0xac>
  403848:	bf00      	nop
  40384a:	68bb      	ldr	r3, [r7, #8]
  40384c:	3301      	adds	r3, #1
  40384e:	60bb      	str	r3, [r7, #8]
  403850:	68bb      	ldr	r3, [r7, #8]
  403852:	2b13      	cmp	r3, #19
  403854:	d9f8      	bls.n	403848 <udd_ep_in_sent+0xa4>
	}
	// Short PKT? no need to send it again.
	if (b_shortpacket) {
  403856:	7cfb      	ldrb	r3, [r7, #19]
  403858:	2b00      	cmp	r3, #0
  40385a:	d004      	beq.n	403866 <udd_ep_in_sent+0xc2>
		ptr_job->b_shortpacket = false;
  40385c:	697a      	ldr	r2, [r7, #20]
  40385e:	7c53      	ldrb	r3, [r2, #17]
  403860:	f36f 1386 	bfc	r3, #6, #1
  403864:	7453      	strb	r3, [r2, #17]
	}
	// All transfer done, including ZLP, Finish Job
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
  403866:	697b      	ldr	r3, [r7, #20]
  403868:	68da      	ldr	r2, [r3, #12]
  40386a:	697b      	ldr	r3, [r7, #20]
  40386c:	689b      	ldr	r3, [r3, #8]
  40386e:	429a      	cmp	r2, r3
  403870:	d30d      	bcc.n	40388e <udd_ep_in_sent+0xea>
			&& (!ptr_job->b_shortpacket)) {
  403872:	697b      	ldr	r3, [r7, #20]
  403874:	7c5b      	ldrb	r3, [r3, #17]
  403876:	f3c3 1380 	ubfx	r3, r3, #6, #1
  40387a:	b2db      	uxtb	r3, r3
  40387c:	2b00      	cmp	r3, #0
  40387e:	d106      	bne.n	40388e <udd_ep_in_sent+0xea>
		ptr_job->b_buf_end = true;
  403880:	697a      	ldr	r2, [r7, #20]
  403882:	7c53      	ldrb	r3, [r2, #17]
  403884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403888:	7453      	strb	r3, [r2, #17]
		return false;
  40388a:	2300      	movs	r3, #0
  40388c:	e000      	b.n	403890 <udd_ep_in_sent+0xec>
	}
	return true; // Pending
  40388e:	2301      	movs	r3, #1
}
  403890:	4618      	mov	r0, r3
  403892:	3718      	adds	r7, #24
  403894:	46bd      	mov	sp, r7
  403896:	bd80      	pop	{r7, pc}
  403898:	20000dc4 	.word	0x20000dc4
  40389c:	00403631 	.word	0x00403631
  4038a0:	40034000 	.word	0x40034000

004038a4 <udd_ep_out_received>:


static void udd_ep_out_received(udd_ep_id_t ep)
{
  4038a4:	b580      	push	{r7, lr}
  4038a6:	b08a      	sub	sp, #40	; 0x28
  4038a8:	af00      	add	r7, sp, #0
  4038aa:	4603      	mov	r3, r0
  4038ac:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  4038ae:	79fb      	ldrb	r3, [r7, #7]
  4038b0:	1e5a      	subs	r2, r3, #1
  4038b2:	4613      	mov	r3, r2
  4038b4:	009b      	lsls	r3, r3, #2
  4038b6:	4413      	add	r3, r2
  4038b8:	009b      	lsls	r3, r3, #2
  4038ba:	4a3a      	ldr	r2, [pc, #232]	; (4039a4 <udd_ep_out_received+0x100>)
  4038bc:	4413      	add	r3, r2
  4038be:	617b      	str	r3, [r7, #20]
	uint32_t nb_data = 0, i;
  4038c0:	2300      	movs	r3, #0
  4038c2:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  4038c4:	697b      	ldr	r3, [r7, #20]
  4038c6:	689a      	ldr	r2, [r3, #8]
  4038c8:	697b      	ldr	r3, [r7, #20]
  4038ca:	68db      	ldr	r3, [r3, #12]
  4038cc:	1ad3      	subs	r3, r2, r3
  4038ce:	613b      	str	r3, [r7, #16]
	uint32_t pkt_size = ptr_job->size;
  4038d0:	697b      	ldr	r3, [r7, #20]
  4038d2:	8a1b      	ldrh	r3, [r3, #16]
  4038d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4038d8:	b29b      	uxth	r3, r3
  4038da:	60fb      	str	r3, [r7, #12]
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  4038dc:	697b      	ldr	r3, [r7, #20]
  4038de:	685a      	ldr	r2, [r3, #4]
  4038e0:	697b      	ldr	r3, [r7, #20]
  4038e2:	68db      	ldr	r3, [r3, #12]
  4038e4:	4413      	add	r3, r2
  4038e6:	61fb      	str	r3, [r7, #28]
	bool b_full = false, b_short;
  4038e8:	2300      	movs	r3, #0
  4038ea:	76fb      	strb	r3, [r7, #27]

	// Read byte count
	nb_data = udd_byte_count(ep);
  4038ec:	4b2e      	ldr	r3, [pc, #184]	; (4039a8 <udd_ep_out_received+0x104>)
  4038ee:	79fa      	ldrb	r2, [r7, #7]
  4038f0:	320c      	adds	r2, #12
  4038f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4038f6:	4b2d      	ldr	r3, [pc, #180]	; (4039ac <udd_ep_out_received+0x108>)
  4038f8:	4013      	ands	r3, r2
  4038fa:	0c1b      	lsrs	r3, r3, #16
  4038fc:	627b      	str	r3, [r7, #36]	; 0x24
	b_short = (nb_data < pkt_size);
  4038fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  403900:	68fb      	ldr	r3, [r7, #12]
  403902:	429a      	cmp	r2, r3
  403904:	bf2c      	ite	cs
  403906:	2300      	movcs	r3, #0
  403908:	2301      	movcc	r3, #1
  40390a:	72fb      	strb	r3, [r7, #11]

	// Copy data if there is
	if (nb_data > 0) {
  40390c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40390e:	2b00      	cmp	r3, #0
  403910:	d021      	beq.n	403956 <udd_ep_out_received+0xb2>
		if (nb_data >= nb_remain) {
  403912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  403914:	693b      	ldr	r3, [r7, #16]
  403916:	429a      	cmp	r2, r3
  403918:	d303      	bcc.n	403922 <udd_ep_out_received+0x7e>
			nb_data = nb_remain;
  40391a:	693b      	ldr	r3, [r7, #16]
  40391c:	627b      	str	r3, [r7, #36]	; 0x24
			b_full = true;
  40391e:	2301      	movs	r3, #1
  403920:	76fb      	strb	r3, [r7, #27]
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;
  403922:	697b      	ldr	r3, [r7, #20]
  403924:	68da      	ldr	r2, [r3, #12]
  403926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403928:	441a      	add	r2, r3
  40392a:	697b      	ldr	r3, [r7, #20]
  40392c:	60da      	str	r2, [r3, #12]

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  40392e:	2300      	movs	r3, #0
  403930:	623b      	str	r3, [r7, #32]
  403932:	e00c      	b.n	40394e <udd_ep_out_received+0xaa>
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  403934:	69fb      	ldr	r3, [r7, #28]
  403936:	1c5a      	adds	r2, r3, #1
  403938:	61fa      	str	r2, [r7, #28]
  40393a:	4a1b      	ldr	r2, [pc, #108]	; (4039a8 <udd_ep_out_received+0x104>)
  40393c:	79f9      	ldrb	r1, [r7, #7]
  40393e:	3114      	adds	r1, #20
  403940:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  403944:	b2d2      	uxtb	r2, r2
  403946:	701a      	strb	r2, [r3, #0]
		}
		// Modify job information
		ptr_job->buf_cnt += nb_data;

		// Copy FIFO (DPRAM) to buffer
		for (i = 0; i < nb_data; i++) {
  403948:	6a3b      	ldr	r3, [r7, #32]
  40394a:	3301      	adds	r3, #1
  40394c:	623b      	str	r3, [r7, #32]
  40394e:	6a3a      	ldr	r2, [r7, #32]
  403950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403952:	429a      	cmp	r2, r3
  403954:	d3ee      	bcc.n	403934 <udd_ep_out_received+0x90>
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
  403956:	79fb      	ldrb	r3, [r7, #7]
  403958:	4618      	mov	r0, r3
  40395a:	4b15      	ldr	r3, [pc, #84]	; (4039b0 <udd_ep_out_received+0x10c>)
  40395c:	4798      	blx	r3
	// Finish job on error or short packet
	if ((b_full || b_short) &&
  40395e:	7efb      	ldrb	r3, [r7, #27]
  403960:	2b00      	cmp	r3, #0
  403962:	d102      	bne.n	40396a <udd_ep_out_received+0xc6>
  403964:	7afb      	ldrb	r3, [r7, #11]
  403966:	2b00      	cmp	r3, #0
  403968:	d018      	beq.n	40399c <udd_ep_out_received+0xf8>
			!Is_udd_endpoint_stall_requested(ep)) {
  40396a:	4b0f      	ldr	r3, [pc, #60]	; (4039a8 <udd_ep_out_received+0x104>)
  40396c:	79fa      	ldrb	r2, [r7, #7]
  40396e:	320c      	adds	r2, #12
  403970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403974:	f003 0320 	and.w	r3, r3, #32
		}
	}
	// Clear FIFO Status
	udd_ep_ack_out_received(ep);
	// Finish job on error or short packet
	if ((b_full || b_short) &&
  403978:	2b00      	cmp	r3, #0
  40397a:	d10f      	bne.n	40399c <udd_ep_out_received+0xf8>
			!Is_udd_endpoint_stall_requested(ep)) {
		udd_disable_endpoint_interrupt(ep);
  40397c:	4b0a      	ldr	r3, [pc, #40]	; (4039a8 <udd_ep_out_received+0x104>)
  40397e:	79fa      	ldrb	r2, [r7, #7]
  403980:	2101      	movs	r1, #1
  403982:	fa01 f202 	lsl.w	r2, r1, r2
  403986:	615a      	str	r2, [r3, #20]
		ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  403988:	697b      	ldr	r3, [r7, #20]
  40398a:	68da      	ldr	r2, [r3, #12]
  40398c:	697b      	ldr	r3, [r7, #20]
  40398e:	609a      	str	r2, [r3, #8]
		udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  403990:	79fb      	ldrb	r3, [r7, #7]
  403992:	6978      	ldr	r0, [r7, #20]
  403994:	2100      	movs	r1, #0
  403996:	461a      	mov	r2, r3
  403998:	4b06      	ldr	r3, [pc, #24]	; (4039b4 <udd_ep_out_received+0x110>)
  40399a:	4798      	blx	r3
	}
}
  40399c:	3728      	adds	r7, #40	; 0x28
  40399e:	46bd      	mov	sp, r7
  4039a0:	bd80      	pop	{r7, pc}
  4039a2:	bf00      	nop
  4039a4:	20000dc4 	.word	0x20000dc4
  4039a8:	40034000 	.word	0x40034000
  4039ac:	07ff0000 	.word	0x07ff0000
  4039b0:	0040351d 	.word	0x0040351d
  4039b4:	004034ad 	.word	0x004034ad

004039b8 <udd_ep_interrupt>:


static bool udd_ep_interrupt(void)
{
  4039b8:	b580      	push	{r7, lr}
  4039ba:	b098      	sub	sp, #96	; 0x60
  4039bc:	af00      	add	r7, sp, #0
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  4039be:	2301      	movs	r3, #1
  4039c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  4039c4:	e247      	b.n	403e56 <udd_ep_interrupt+0x49e>
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  4039c6:	4bac      	ldr	r3, [pc, #688]	; (403c78 <udd_ep_interrupt+0x2c0>)
  4039c8:	699a      	ldr	r2, [r3, #24]
  4039ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  4039ce:	2101      	movs	r1, #1
  4039d0:	fa01 f303 	lsl.w	r3, r1, r3
  4039d4:	4013      	ands	r3, r2
  4039d6:	2b00      	cmp	r3, #0
  4039d8:	d100      	bne.n	4039dc <udd_ep_interrupt+0x24>
			continue;
  4039da:	e237      	b.n	403e4c <udd_ep_interrupt+0x494>
		}

		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
  4039dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  4039e0:	1e5a      	subs	r2, r3, #1
  4039e2:	4613      	mov	r3, r2
  4039e4:	009b      	lsls	r3, r3, #2
  4039e6:	4413      	add	r3, r2
  4039e8:	009b      	lsls	r3, r3, #2
  4039ea:	4aa4      	ldr	r2, [pc, #656]	; (403c7c <udd_ep_interrupt+0x2c4>)
  4039ec:	4413      	add	r3, r2
  4039ee:	65bb      	str	r3, [r7, #88]	; 0x58

		// RXOUT: Full packet received
		if (Is_udd_any_bank_received(ep)) {
  4039f0:	4ba1      	ldr	r3, [pc, #644]	; (403c78 <udd_ep_interrupt+0x2c0>)
  4039f2:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  4039f6:	320c      	adds	r2, #12
  4039f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4039fc:	f003 0342 	and.w	r3, r3, #66	; 0x42
  403a00:	2b00      	cmp	r3, #0
  403a02:	d006      	beq.n	403a12 <udd_ep_interrupt+0x5a>
			udd_ep_out_received(ep);
  403a04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403a08:	4618      	mov	r0, r3
  403a0a:	4b9d      	ldr	r3, [pc, #628]	; (403c80 <udd_ep_interrupt+0x2c8>)
  403a0c:	4798      	blx	r3
			return true;
  403a0e:	2301      	movs	r3, #1
  403a10:	e227      	b.n	403e62 <udd_ep_interrupt+0x4aa>
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {
  403a12:	4b99      	ldr	r3, [pc, #612]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403a14:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403a18:	320c      	adds	r2, #12
  403a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403a1e:	f003 0301 	and.w	r3, r3, #1
  403a22:	2b00      	cmp	r3, #0
  403a24:	f000 81d5 	beq.w	403dd2 <udd_ep_interrupt+0x41a>

			ptr_job->bank--;
  403a28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403a2a:	7c5b      	ldrb	r3, [r3, #17]
  403a2c:	f3c3 0381 	ubfx	r3, r3, #2, #2
  403a30:	b2db      	uxtb	r3, r3
  403a32:	3303      	adds	r3, #3
  403a34:	f003 0303 	and.w	r3, r3, #3
  403a38:	b2d9      	uxtb	r1, r3
  403a3a:	6dba      	ldr	r2, [r7, #88]	; 0x58
  403a3c:	7c53      	ldrb	r3, [r2, #17]
  403a3e:	f361 0383 	bfi	r3, r1, #2, #2
  403a42:	7453      	strb	r3, [r2, #17]
			// Stall when all banks free
			if (ptr_job->b_stall_requested) {
  403a44:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403a46:	7c5b      	ldrb	r3, [r3, #17]
  403a48:	f3c3 1340 	ubfx	r3, r3, #5, #1
  403a4c:	b2db      	uxtb	r3, r3
  403a4e:	2b00      	cmp	r3, #0
  403a50:	f000 808f 	beq.w	403b72 <udd_ep_interrupt+0x1ba>
				if (ptr_job->bank) {
  403a54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403a56:	7c5b      	ldrb	r3, [r3, #17]
  403a58:	f3c3 0381 	ubfx	r3, r3, #2, #2
  403a5c:	b2db      	uxtb	r3, r3
  403a5e:	2b00      	cmp	r3, #0
  403a60:	d040      	beq.n	403ae4 <udd_ep_interrupt+0x12c>
					// Send remaining
					udd_set_transmit_ready(ep);
  403a62:	4b85      	ldr	r3, [pc, #532]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403a64:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403a68:	320c      	adds	r2, #12
  403a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403a6e:	653b      	str	r3, [r7, #80]	; 0x50
  403a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  403a72:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403a76:	653b      	str	r3, [r7, #80]	; 0x50
  403a78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  403a7a:	f043 0310 	orr.w	r3, r3, #16
  403a7e:	653b      	str	r3, [r7, #80]	; 0x50
  403a80:	4b7d      	ldr	r3, [pc, #500]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403a82:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403a86:	6d39      	ldr	r1, [r7, #80]	; 0x50
  403a88:	320c      	adds	r2, #12
  403a8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403a8e:	2300      	movs	r3, #0
  403a90:	64fb      	str	r3, [r7, #76]	; 0x4c
  403a92:	e003      	b.n	403a9c <udd_ep_interrupt+0xe4>
  403a94:	bf00      	nop
  403a96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  403a98:	3301      	adds	r3, #1
  403a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  403a9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  403a9e:	2b13      	cmp	r3, #19
  403aa0:	d9f8      	bls.n	403a94 <udd_ep_interrupt+0xdc>
					udd_ack_in_sent(ep);
  403aa2:	4b75      	ldr	r3, [pc, #468]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403aa4:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403aa8:	320c      	adds	r2, #12
  403aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403aae:	64bb      	str	r3, [r7, #72]	; 0x48
  403ab0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  403ab2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403ab6:	64bb      	str	r3, [r7, #72]	; 0x48
  403ab8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  403aba:	f023 0301 	bic.w	r3, r3, #1
  403abe:	64bb      	str	r3, [r7, #72]	; 0x48
  403ac0:	4b6d      	ldr	r3, [pc, #436]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403ac2:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403ac6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
  403ac8:	320c      	adds	r2, #12
  403aca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403ace:	2300      	movs	r3, #0
  403ad0:	647b      	str	r3, [r7, #68]	; 0x44
  403ad2:	e003      	b.n	403adc <udd_ep_interrupt+0x124>
  403ad4:	bf00      	nop
  403ad6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  403ad8:	3301      	adds	r3, #1
  403ada:	647b      	str	r3, [r7, #68]	; 0x44
  403adc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  403ade:	2b13      	cmp	r3, #19
  403ae0:	d9f8      	bls.n	403ad4 <udd_ep_interrupt+0x11c>
  403ae2:	e044      	b.n	403b6e <udd_ep_interrupt+0x1b6>
				} else {
					// Ack last packet
					udd_ack_in_sent(ep);
  403ae4:	4b64      	ldr	r3, [pc, #400]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403ae6:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403aea:	320c      	adds	r2, #12
  403aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403af0:	643b      	str	r3, [r7, #64]	; 0x40
  403af2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  403af4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403af8:	643b      	str	r3, [r7, #64]	; 0x40
  403afa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  403afc:	f023 0301 	bic.w	r3, r3, #1
  403b00:	643b      	str	r3, [r7, #64]	; 0x40
  403b02:	4b5d      	ldr	r3, [pc, #372]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403b04:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403b08:	6c39      	ldr	r1, [r7, #64]	; 0x40
  403b0a:	320c      	adds	r2, #12
  403b0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403b10:	2300      	movs	r3, #0
  403b12:	63fb      	str	r3, [r7, #60]	; 0x3c
  403b14:	e003      	b.n	403b1e <udd_ep_interrupt+0x166>
  403b16:	bf00      	nop
  403b18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  403b1a:	3301      	adds	r3, #1
  403b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  403b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  403b20:	2b13      	cmp	r3, #19
  403b22:	d9f8      	bls.n	403b16 <udd_ep_interrupt+0x15e>
					// Enable stall
					udd_enable_stall_handshake(ep);
  403b24:	4b54      	ldr	r3, [pc, #336]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403b26:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403b2a:	320c      	adds	r2, #12
  403b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403b30:	63bb      	str	r3, [r7, #56]	; 0x38
  403b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  403b34:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403b38:	63bb      	str	r3, [r7, #56]	; 0x38
  403b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  403b3c:	f043 0320 	orr.w	r3, r3, #32
  403b40:	63bb      	str	r3, [r7, #56]	; 0x38
  403b42:	4b4d      	ldr	r3, [pc, #308]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403b44:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403b48:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  403b4a:	320c      	adds	r2, #12
  403b4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403b50:	2300      	movs	r3, #0
  403b52:	637b      	str	r3, [r7, #52]	; 0x34
  403b54:	e003      	b.n	403b5e <udd_ep_interrupt+0x1a6>
  403b56:	bf00      	nop
  403b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  403b5a:	3301      	adds	r3, #1
  403b5c:	637b      	str	r3, [r7, #52]	; 0x34
  403b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  403b60:	2b13      	cmp	r3, #19
  403b62:	d9f8      	bls.n	403b56 <udd_ep_interrupt+0x19e>
					// Halt executed
					ptr_job->b_stall_requested = false;
  403b64:	6dba      	ldr	r2, [r7, #88]	; 0x58
  403b66:	7c53      	ldrb	r3, [r2, #17]
  403b68:	f36f 1345 	bfc	r3, #5, #1
  403b6c:	7453      	strb	r3, [r2, #17]
				}
				return true;
  403b6e:	2301      	movs	r3, #1
  403b70:	e177      	b.n	403e62 <udd_ep_interrupt+0x4aa>
			}
			// Finish Job when buffer end
			if (ptr_job->b_buf_end) {
  403b72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403b74:	7c5b      	ldrb	r3, [r3, #17]
  403b76:	f3c3 13c0 	ubfx	r3, r3, #7, #1
  403b7a:	b2db      	uxtb	r3, r3
  403b7c:	2b00      	cmp	r3, #0
  403b7e:	d00f      	beq.n	403ba0 <udd_ep_interrupt+0x1e8>
				ptr_job->b_buf_end = false;
  403b80:	6dba      	ldr	r2, [r7, #88]	; 0x58
  403b82:	7c53      	ldrb	r3, [r2, #17]
  403b84:	f36f 13c7 	bfc	r3, #7, #1
  403b88:	7453      	strb	r3, [r2, #17]
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  403b8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403b8c:	68da      	ldr	r2, [r3, #12]
  403b8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403b90:	609a      	str	r2, [r3, #8]
				udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  403b92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403b96:	6db8      	ldr	r0, [r7, #88]	; 0x58
  403b98:	2100      	movs	r1, #0
  403b9a:	461a      	mov	r2, r3
  403b9c:	4b39      	ldr	r3, [pc, #228]	; (403c84 <udd_ep_interrupt+0x2cc>)
  403b9e:	4798      	blx	r3
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  403ba0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403ba2:	68da      	ldr	r2, [r3, #12]
  403ba4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403ba6:	689b      	ldr	r3, [r3, #8]
  403ba8:	429a      	cmp	r2, r3
  403baa:	d33c      	bcc.n	403c26 <udd_ep_interrupt+0x26e>
					!ptr_job->b_shortpacket &&
  403bac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403bae:	7c5b      	ldrb	r3, [r3, #17]
  403bb0:	f3c3 1380 	ubfx	r3, r3, #6, #1
  403bb4:	b2db      	uxtb	r3, r3
			if (ptr_job->b_buf_end) {
				ptr_job->b_buf_end = false;
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
				udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  403bb6:	2b00      	cmp	r3, #0
  403bb8:	d135      	bne.n	403c26 <udd_ep_interrupt+0x26e>
					!ptr_job->b_shortpacket &&
					ptr_job->bank == 0) {
  403bba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403bbc:	7c5b      	ldrb	r3, [r3, #17]
  403bbe:	f3c3 0381 	ubfx	r3, r3, #2, #2
  403bc2:	b2db      	uxtb	r3, r3
				ptr_job->b_buf_end = false;
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
				udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
					!ptr_job->b_shortpacket &&
  403bc4:	2b00      	cmp	r3, #0
  403bc6:	d12e      	bne.n	403c26 <udd_ep_interrupt+0x26e>
					ptr_job->bank == 0) {
				// All transfer done, including ZLP
				irqflags_t flags = cpu_irq_save();
  403bc8:	4b2f      	ldr	r3, [pc, #188]	; (403c88 <udd_ep_interrupt+0x2d0>)
  403bca:	4798      	blx	r3
  403bcc:	6578      	str	r0, [r7, #84]	; 0x54
				udd_disable_endpoint_interrupt(ep);
  403bce:	4b2a      	ldr	r3, [pc, #168]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403bd0:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403bd4:	2101      	movs	r1, #1
  403bd6:	fa01 f202 	lsl.w	r2, r1, r2
  403bda:	615a      	str	r2, [r3, #20]
				cpu_irq_restore(flags);
  403bdc:	6d78      	ldr	r0, [r7, #84]	; 0x54
  403bde:	4b2b      	ldr	r3, [pc, #172]	; (403c8c <udd_ep_interrupt+0x2d4>)
  403be0:	4798      	blx	r3
				// Ack last packet
				udd_ack_in_sent(ep);
  403be2:	4b25      	ldr	r3, [pc, #148]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403be4:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403be8:	320c      	adds	r2, #12
  403bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403bee:	633b      	str	r3, [r7, #48]	; 0x30
  403bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403bf2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403bf6:	633b      	str	r3, [r7, #48]	; 0x30
  403bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403bfa:	f023 0301 	bic.w	r3, r3, #1
  403bfe:	633b      	str	r3, [r7, #48]	; 0x30
  403c00:	4b1d      	ldr	r3, [pc, #116]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403c02:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403c06:	6b39      	ldr	r1, [r7, #48]	; 0x30
  403c08:	320c      	adds	r2, #12
  403c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403c0e:	2300      	movs	r3, #0
  403c10:	62fb      	str	r3, [r7, #44]	; 0x2c
  403c12:	e003      	b.n	403c1c <udd_ep_interrupt+0x264>
  403c14:	bf00      	nop
  403c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403c18:	3301      	adds	r3, #1
  403c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  403c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403c1e:	2b13      	cmp	r3, #19
  403c20:	d9f8      	bls.n	403c14 <udd_ep_interrupt+0x25c>
				return true;
  403c22:	2301      	movs	r3, #1
  403c24:	e11d      	b.n	403e62 <udd_ep_interrupt+0x4aa>
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1
  403c26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403c2a:	2b00      	cmp	r3, #0
  403c2c:	d05e      	beq.n	403cec <udd_ep_interrupt+0x334>
  403c2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403c32:	2b03      	cmp	r3, #3
  403c34:	d05a      	beq.n	403cec <udd_ep_interrupt+0x334>
					&& ptr_job->bank > 0) {
  403c36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403c38:	7c5b      	ldrb	r3, [r3, #17]
  403c3a:	f3c3 0381 	ubfx	r3, r3, #2, #2
  403c3e:	b2db      	uxtb	r3, r3
  403c40:	2b00      	cmp	r3, #0
  403c42:	dd53      	ble.n	403cec <udd_ep_interrupt+0x334>
				// Already banks buffered, transmit while loading
				udd_set_transmit_ready(ep);
  403c44:	4b0c      	ldr	r3, [pc, #48]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403c46:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403c4a:	320c      	adds	r2, #12
  403c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403c50:	62bb      	str	r3, [r7, #40]	; 0x28
  403c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
  403c54:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403c58:	62bb      	str	r3, [r7, #40]	; 0x28
  403c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  403c5c:	f043 0310 	orr.w	r3, r3, #16
  403c60:	62bb      	str	r3, [r7, #40]	; 0x28
  403c62:	4b05      	ldr	r3, [pc, #20]	; (403c78 <udd_ep_interrupt+0x2c0>)
  403c64:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403c68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  403c6a:	320c      	adds	r2, #12
  403c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403c70:	2300      	movs	r3, #0
  403c72:	627b      	str	r3, [r7, #36]	; 0x24
  403c74:	e010      	b.n	403c98 <udd_ep_interrupt+0x2e0>
  403c76:	bf00      	nop
  403c78:	40034000 	.word	0x40034000
  403c7c:	20000dc4 	.word	0x20000dc4
  403c80:	004038a5 	.word	0x004038a5
  403c84:	004034ad 	.word	0x004034ad
  403c88:	00401e45 	.word	0x00401e45
  403c8c:	00401e9d 	.word	0x00401e9d
  403c90:	bf00      	nop
  403c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403c94:	3301      	adds	r3, #1
  403c96:	627b      	str	r3, [r7, #36]	; 0x24
  403c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403c9a:	2b13      	cmp	r3, #19
  403c9c:	d9f8      	bls.n	403c90 <udd_ep_interrupt+0x2d8>
				udd_ack_in_sent(ep);
  403c9e:	4b73      	ldr	r3, [pc, #460]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403ca0:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403ca4:	320c      	adds	r2, #12
  403ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403caa:	623b      	str	r3, [r7, #32]
  403cac:	6a3b      	ldr	r3, [r7, #32]
  403cae:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403cb2:	623b      	str	r3, [r7, #32]
  403cb4:	6a3b      	ldr	r3, [r7, #32]
  403cb6:	f023 0301 	bic.w	r3, r3, #1
  403cba:	623b      	str	r3, [r7, #32]
  403cbc:	4b6b      	ldr	r3, [pc, #428]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403cbe:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403cc2:	6a39      	ldr	r1, [r7, #32]
  403cc4:	320c      	adds	r2, #12
  403cc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403cca:	2300      	movs	r3, #0
  403ccc:	61fb      	str	r3, [r7, #28]
  403cce:	e003      	b.n	403cd8 <udd_ep_interrupt+0x320>
  403cd0:	bf00      	nop
  403cd2:	69fb      	ldr	r3, [r7, #28]
  403cd4:	3301      	adds	r3, #1
  403cd6:	61fb      	str	r3, [r7, #28]
  403cd8:	69fb      	ldr	r3, [r7, #28]
  403cda:	2b13      	cmp	r3, #19
  403cdc:	d9f8      	bls.n	403cd0 <udd_ep_interrupt+0x318>
				udd_ep_in_sent(ep, false);
  403cde:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403ce2:	4618      	mov	r0, r3
  403ce4:	2100      	movs	r1, #0
  403ce6:	4b62      	ldr	r3, [pc, #392]	; (403e70 <udd_ep_interrupt+0x4b8>)
  403ce8:	4798      	blx	r3
  403cea:	e070      	b.n	403dce <udd_ep_interrupt+0x416>
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  403cec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403cf0:	2b00      	cmp	r3, #0
  403cf2:	d046      	beq.n	403d82 <udd_ep_interrupt+0x3ca>
  403cf4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403cf8:	2b03      	cmp	r3, #3
  403cfa:	d042      	beq.n	403d82 <udd_ep_interrupt+0x3ca>
				// Still bank free, load and transmit
				if (!udd_ep_in_sent(ep, true)) {
  403cfc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403d00:	4618      	mov	r0, r3
  403d02:	2101      	movs	r1, #1
  403d04:	4b5a      	ldr	r3, [pc, #360]	; (403e70 <udd_ep_interrupt+0x4b8>)
  403d06:	4798      	blx	r3
  403d08:	4603      	mov	r3, r0
  403d0a:	f083 0301 	eor.w	r3, r3, #1
  403d0e:	b2db      	uxtb	r3, r3
  403d10:	2b00      	cmp	r3, #0
  403d12:	d00f      	beq.n	403d34 <udd_ep_interrupt+0x37c>
					ptr_job->b_buf_end = false;
  403d14:	6dba      	ldr	r2, [r7, #88]	; 0x58
  403d16:	7c53      	ldrb	r3, [r2, #17]
  403d18:	f36f 13c7 	bfc	r3, #7, #1
  403d1c:	7453      	strb	r3, [r2, #17]
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  403d1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403d20:	68da      	ldr	r2, [r3, #12]
  403d22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  403d24:	609a      	str	r2, [r3, #8]
					udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  403d26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403d2a:	6db8      	ldr	r0, [r7, #88]	; 0x58
  403d2c:	2100      	movs	r1, #0
  403d2e:	461a      	mov	r2, r3
  403d30:	4b50      	ldr	r3, [pc, #320]	; (403e74 <udd_ep_interrupt+0x4bc>)
  403d32:	4798      	blx	r3
				}
				udd_ack_in_sent(ep);
  403d34:	4b4d      	ldr	r3, [pc, #308]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403d36:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403d3a:	320c      	adds	r2, #12
  403d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403d40:	61bb      	str	r3, [r7, #24]
  403d42:	69bb      	ldr	r3, [r7, #24]
  403d44:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403d48:	61bb      	str	r3, [r7, #24]
  403d4a:	69bb      	ldr	r3, [r7, #24]
  403d4c:	f023 0301 	bic.w	r3, r3, #1
  403d50:	61bb      	str	r3, [r7, #24]
  403d52:	4b46      	ldr	r3, [pc, #280]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403d54:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403d58:	69b9      	ldr	r1, [r7, #24]
  403d5a:	320c      	adds	r2, #12
  403d5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403d60:	2300      	movs	r3, #0
  403d62:	617b      	str	r3, [r7, #20]
  403d64:	e003      	b.n	403d6e <udd_ep_interrupt+0x3b6>
  403d66:	bf00      	nop
  403d68:	697b      	ldr	r3, [r7, #20]
  403d6a:	3301      	adds	r3, #1
  403d6c:	617b      	str	r3, [r7, #20]
  403d6e:	697b      	ldr	r3, [r7, #20]
  403d70:	2b13      	cmp	r3, #19
  403d72:	d9f8      	bls.n	403d66 <udd_ep_interrupt+0x3ae>
				udd_ep_in_sent(ep, false);
  403d74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403d78:	4618      	mov	r0, r3
  403d7a:	2100      	movs	r1, #0
  403d7c:	4b3c      	ldr	r3, [pc, #240]	; (403e70 <udd_ep_interrupt+0x4b8>)
  403d7e:	4798      	blx	r3
  403d80:	e025      	b.n	403dce <udd_ep_interrupt+0x416>
			} else {
				// Single bank transfer, ack when ready
				udd_ep_in_sent(ep, true);
  403d82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403d86:	4618      	mov	r0, r3
  403d88:	2101      	movs	r1, #1
  403d8a:	4b39      	ldr	r3, [pc, #228]	; (403e70 <udd_ep_interrupt+0x4b8>)
  403d8c:	4798      	blx	r3
				udd_ack_in_sent(ep);
  403d8e:	4b37      	ldr	r3, [pc, #220]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403d90:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403d94:	320c      	adds	r2, #12
  403d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403d9a:	613b      	str	r3, [r7, #16]
  403d9c:	693b      	ldr	r3, [r7, #16]
  403d9e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403da2:	613b      	str	r3, [r7, #16]
  403da4:	693b      	ldr	r3, [r7, #16]
  403da6:	f023 0301 	bic.w	r3, r3, #1
  403daa:	613b      	str	r3, [r7, #16]
  403dac:	4b2f      	ldr	r3, [pc, #188]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403dae:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403db2:	6939      	ldr	r1, [r7, #16]
  403db4:	320c      	adds	r2, #12
  403db6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403dba:	2300      	movs	r3, #0
  403dbc:	60fb      	str	r3, [r7, #12]
  403dbe:	e003      	b.n	403dc8 <udd_ep_interrupt+0x410>
  403dc0:	bf00      	nop
  403dc2:	68fb      	ldr	r3, [r7, #12]
  403dc4:	3301      	adds	r3, #1
  403dc6:	60fb      	str	r3, [r7, #12]
  403dc8:	68fb      	ldr	r3, [r7, #12]
  403dca:	2b13      	cmp	r3, #19
  403dcc:	d9f8      	bls.n	403dc0 <udd_ep_interrupt+0x408>
			}
			return true;
  403dce:	2301      	movs	r3, #1
  403dd0:	e047      	b.n	403e62 <udd_ep_interrupt+0x4aa>
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  403dd2:	4b26      	ldr	r3, [pc, #152]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403dd4:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403dd8:	320c      	adds	r2, #12
  403dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403dde:	f003 0308 	and.w	r3, r3, #8
  403de2:	2b00      	cmp	r3, #0
  403de4:	d032      	beq.n	403e4c <udd_ep_interrupt+0x494>
			udd_ack_stall(ep);
  403de6:	4b21      	ldr	r3, [pc, #132]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403de8:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403dec:	320c      	adds	r2, #12
  403dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403df2:	60bb      	str	r3, [r7, #8]
  403df4:	68bb      	ldr	r3, [r7, #8]
  403df6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  403dfa:	60bb      	str	r3, [r7, #8]
  403dfc:	68bb      	ldr	r3, [r7, #8]
  403dfe:	f023 0308 	bic.w	r3, r3, #8
  403e02:	60bb      	str	r3, [r7, #8]
  403e04:	4b19      	ldr	r3, [pc, #100]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403e06:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403e0a:	68b9      	ldr	r1, [r7, #8]
  403e0c:	320c      	adds	r2, #12
  403e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403e12:	2300      	movs	r3, #0
  403e14:	607b      	str	r3, [r7, #4]
  403e16:	e003      	b.n	403e20 <udd_ep_interrupt+0x468>
  403e18:	bf00      	nop
  403e1a:	687b      	ldr	r3, [r7, #4]
  403e1c:	3301      	adds	r3, #1
  403e1e:	607b      	str	r3, [r7, #4]
  403e20:	687b      	ldr	r3, [r7, #4]
  403e22:	2b13      	cmp	r3, #19
  403e24:	d9f8      	bls.n	403e18 <udd_ep_interrupt+0x460>
			if (udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_OUT ||
  403e26:	4b11      	ldr	r3, [pc, #68]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403e28:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403e2c:	320c      	adds	r2, #12
  403e2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403e32:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  403e36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  403e3a:	d005      	beq.n	403e48 <udd_ep_interrupt+0x490>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
  403e3c:	4b0b      	ldr	r3, [pc, #44]	; (403e6c <udd_ep_interrupt+0x4b4>)
  403e3e:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  403e42:	320c      	adds	r2, #12
  403e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			}
			return true;
  403e48:	2301      	movs	r3, #1
  403e4a:	e00a      	b.n	403e62 <udd_ep_interrupt+0x4aa>
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  403e4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403e50:	3301      	adds	r3, #1
  403e52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  403e56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  403e5a:	2b03      	cmp	r3, #3
  403e5c:	f67f adb3 	bls.w	4039c6 <udd_ep_interrupt+0xe>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
			}
			return true;
		}
	}
	return false;
  403e60:	2300      	movs	r3, #0
}
  403e62:	4618      	mov	r0, r3
  403e64:	3760      	adds	r7, #96	; 0x60
  403e66:	46bd      	mov	sp, r7
  403e68:	bd80      	pop	{r7, pc}
  403e6a:	bf00      	nop
  403e6c:	40034000 	.word	0x40034000
  403e70:	004037a5 	.word	0x004037a5
  403e74:	004034ad 	.word	0x004034ad

00403e78 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403e78:	b480      	push	{r7}
  403e7a:	b083      	sub	sp, #12
  403e7c:	af00      	add	r7, sp, #0
  403e7e:	4603      	mov	r3, r0
  403e80:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403e82:	4b08      	ldr	r3, [pc, #32]	; (403ea4 <NVIC_EnableIRQ+0x2c>)
  403e84:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403e88:	0952      	lsrs	r2, r2, #5
  403e8a:	79f9      	ldrb	r1, [r7, #7]
  403e8c:	f001 011f 	and.w	r1, r1, #31
  403e90:	2001      	movs	r0, #1
  403e92:	fa00 f101 	lsl.w	r1, r0, r1
  403e96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403e9a:	370c      	adds	r7, #12
  403e9c:	46bd      	mov	sp, r7
  403e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ea2:	4770      	bx	lr
  403ea4:	e000e100 	.word	0xe000e100

00403ea8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  403ea8:	b480      	push	{r7}
  403eaa:	b083      	sub	sp, #12
  403eac:	af00      	add	r7, sp, #0
  403eae:	4603      	mov	r3, r0
  403eb0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403eb2:	4b09      	ldr	r3, [pc, #36]	; (403ed8 <NVIC_DisableIRQ+0x30>)
  403eb4:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403eb8:	0952      	lsrs	r2, r2, #5
  403eba:	79f9      	ldrb	r1, [r7, #7]
  403ebc:	f001 011f 	and.w	r1, r1, #31
  403ec0:	2001      	movs	r0, #1
  403ec2:	fa00 f101 	lsl.w	r1, r0, r1
  403ec6:	3220      	adds	r2, #32
  403ec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403ecc:	370c      	adds	r7, #12
  403ece:	46bd      	mov	sp, r7
  403ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ed4:	4770      	bx	lr
  403ed6:	bf00      	nop
  403ed8:	e000e100 	.word	0xe000e100

00403edc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  403edc:	b480      	push	{r7}
  403ede:	b083      	sub	sp, #12
  403ee0:	af00      	add	r7, sp, #0
  403ee2:	4603      	mov	r3, r0
  403ee4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403ee6:	4b09      	ldr	r3, [pc, #36]	; (403f0c <NVIC_ClearPendingIRQ+0x30>)
  403ee8:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403eec:	0952      	lsrs	r2, r2, #5
  403eee:	79f9      	ldrb	r1, [r7, #7]
  403ef0:	f001 011f 	and.w	r1, r1, #31
  403ef4:	2001      	movs	r0, #1
  403ef6:	fa00 f101 	lsl.w	r1, r0, r1
  403efa:	3260      	adds	r2, #96	; 0x60
  403efc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403f00:	370c      	adds	r7, #12
  403f02:	46bd      	mov	sp, r7
  403f04:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f08:	4770      	bx	lr
  403f0a:	bf00      	nop
  403f0c:	e000e100 	.word	0xe000e100

00403f10 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  403f10:	b480      	push	{r7}
  403f12:	b083      	sub	sp, #12
  403f14:	af00      	add	r7, sp, #0
  403f16:	4603      	mov	r3, r0
  403f18:	6039      	str	r1, [r7, #0]
  403f1a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  403f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403f20:	2b00      	cmp	r3, #0
  403f22:	da0b      	bge.n	403f3c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403f24:	490d      	ldr	r1, [pc, #52]	; (403f5c <NVIC_SetPriority+0x4c>)
  403f26:	79fb      	ldrb	r3, [r7, #7]
  403f28:	f003 030f 	and.w	r3, r3, #15
  403f2c:	3b04      	subs	r3, #4
  403f2e:	683a      	ldr	r2, [r7, #0]
  403f30:	b2d2      	uxtb	r2, r2
  403f32:	0112      	lsls	r2, r2, #4
  403f34:	b2d2      	uxtb	r2, r2
  403f36:	440b      	add	r3, r1
  403f38:	761a      	strb	r2, [r3, #24]
  403f3a:	e009      	b.n	403f50 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  403f3c:	4908      	ldr	r1, [pc, #32]	; (403f60 <NVIC_SetPriority+0x50>)
  403f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403f42:	683a      	ldr	r2, [r7, #0]
  403f44:	b2d2      	uxtb	r2, r2
  403f46:	0112      	lsls	r2, r2, #4
  403f48:	b2d2      	uxtb	r2, r2
  403f4a:	440b      	add	r3, r1
  403f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403f50:	370c      	adds	r7, #12
  403f52:	46bd      	mov	sp, r7
  403f54:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f58:	4770      	bx	lr
  403f5a:	bf00      	nop
  403f5c:	e000ed00 	.word	0xe000ed00
  403f60:	e000e100 	.word	0xe000e100

00403f64 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  403f64:	b480      	push	{r7}
  403f66:	b083      	sub	sp, #12
  403f68:	af00      	add	r7, sp, #0
  403f6a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403f6c:	687b      	ldr	r3, [r7, #4]
  403f6e:	2b07      	cmp	r3, #7
  403f70:	d825      	bhi.n	403fbe <osc_get_rate+0x5a>
  403f72:	a201      	add	r2, pc, #4	; (adr r2, 403f78 <osc_get_rate+0x14>)
  403f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403f78:	00403f99 	.word	0x00403f99
  403f7c:	00403f9f 	.word	0x00403f9f
  403f80:	00403fa5 	.word	0x00403fa5
  403f84:	00403fab 	.word	0x00403fab
  403f88:	00403faf 	.word	0x00403faf
  403f8c:	00403fb3 	.word	0x00403fb3
  403f90:	00403fb7 	.word	0x00403fb7
  403f94:	00403fbb 	.word	0x00403fbb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  403f98:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403f9c:	e010      	b.n	403fc0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403f9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403fa2:	e00d      	b.n	403fc0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  403fa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403fa8:	e00a      	b.n	403fc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  403faa:	4b08      	ldr	r3, [pc, #32]	; (403fcc <osc_get_rate+0x68>)
  403fac:	e008      	b.n	403fc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  403fae:	4b08      	ldr	r3, [pc, #32]	; (403fd0 <osc_get_rate+0x6c>)
  403fb0:	e006      	b.n	403fc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  403fb2:	4b08      	ldr	r3, [pc, #32]	; (403fd4 <osc_get_rate+0x70>)
  403fb4:	e004      	b.n	403fc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  403fb6:	4b08      	ldr	r3, [pc, #32]	; (403fd8 <osc_get_rate+0x74>)
  403fb8:	e002      	b.n	403fc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  403fba:	4b07      	ldr	r3, [pc, #28]	; (403fd8 <osc_get_rate+0x74>)
  403fbc:	e000      	b.n	403fc0 <osc_get_rate+0x5c>
	}

	return 0;
  403fbe:	2300      	movs	r3, #0
}
  403fc0:	4618      	mov	r0, r3
  403fc2:	370c      	adds	r7, #12
  403fc4:	46bd      	mov	sp, r7
  403fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  403fca:	4770      	bx	lr
  403fcc:	003d0900 	.word	0x003d0900
  403fd0:	007a1200 	.word	0x007a1200
  403fd4:	00b71b00 	.word	0x00b71b00
  403fd8:	00f42400 	.word	0x00f42400

00403fdc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  403fdc:	b580      	push	{r7, lr}
  403fde:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  403fe0:	2006      	movs	r0, #6
  403fe2:	4b04      	ldr	r3, [pc, #16]	; (403ff4 <sysclk_get_main_hz+0x18>)
  403fe4:	4798      	blx	r3
  403fe6:	4602      	mov	r2, r0
  403fe8:	4613      	mov	r3, r2
  403fea:	011b      	lsls	r3, r3, #4
  403fec:	1a9b      	subs	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  403fee:	4618      	mov	r0, r3
  403ff0:	bd80      	pop	{r7, pc}
  403ff2:	bf00      	nop
  403ff4:	00403f65 	.word	0x00403f65

00403ff8 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  403ff8:	b580      	push	{r7, lr}
  403ffa:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  403ffc:	4b02      	ldr	r3, [pc, #8]	; (404008 <sysclk_get_peripheral_hz+0x10>)
  403ffe:	4798      	blx	r3
  404000:	4603      	mov	r3, r0
  404002:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  404004:	4618      	mov	r0, r3
  404006:	bd80      	pop	{r7, pc}
  404008:	00403fdd 	.word	0x00403fdd

0040400c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40400c:	b580      	push	{r7, lr}
  40400e:	b082      	sub	sp, #8
  404010:	af00      	add	r7, sp, #0
  404012:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  404014:	6878      	ldr	r0, [r7, #4]
  404016:	4b02      	ldr	r3, [pc, #8]	; (404020 <sysclk_enable_peripheral_clock+0x14>)
  404018:	4798      	blx	r3
}
  40401a:	3708      	adds	r7, #8
  40401c:	46bd      	mov	sp, r7
  40401e:	bd80      	pop	{r7, pc}
  404020:	0040b89d 	.word	0x0040b89d

00404024 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  404024:	b580      	push	{r7, lr}
  404026:	b08c      	sub	sp, #48	; 0x30
  404028:	af00      	add	r7, sp, #0
  40402a:	6078      	str	r0, [r7, #4]
  40402c:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();	// 120000000
  40402e:	4b26      	ldr	r3, [pc, #152]	; (4040c8 <usart_serial_init+0xa4>)
  404030:	4798      	blx	r3
  404032:	4603      	mov	r3, r0
  404034:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  404036:	683b      	ldr	r3, [r7, #0]
  404038:	681b      	ldr	r3, [r3, #0]
  40403a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  40403c:	683b      	ldr	r3, [r7, #0]
  40403e:	689b      	ldr	r3, [r3, #8]
  404040:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  404042:	683b      	ldr	r3, [r7, #0]
  404044:	681b      	ldr	r3, [r3, #0]
  404046:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  404048:	683b      	ldr	r3, [r7, #0]
  40404a:	685b      	ldr	r3, [r3, #4]
  40404c:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40404e:	683b      	ldr	r3, [r7, #0]
  404050:	689b      	ldr	r3, [r3, #8]
  404052:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  404054:	683b      	ldr	r3, [r7, #0]
  404056:	7b1b      	ldrb	r3, [r3, #12]
  404058:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40405a:	2300      	movs	r3, #0
  40405c:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40405e:	687a      	ldr	r2, [r7, #4]
  404060:	4b1a      	ldr	r3, [pc, #104]	; (4040cc <usart_serial_init+0xa8>)
  404062:	429a      	cmp	r2, r3
  404064:	d108      	bne.n	404078 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  404066:	2008      	movs	r0, #8
  404068:	4b19      	ldr	r3, [pc, #100]	; (4040d0 <usart_serial_init+0xac>)
  40406a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40406c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  404070:	6878      	ldr	r0, [r7, #4]
  404072:	4619      	mov	r1, r3
  404074:	4b17      	ldr	r3, [pc, #92]	; (4040d4 <usart_serial_init+0xb0>)
  404076:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  404078:	687a      	ldr	r2, [r7, #4]
  40407a:	4b17      	ldr	r3, [pc, #92]	; (4040d8 <usart_serial_init+0xb4>)
  40407c:	429a      	cmp	r2, r3
  40407e:	d108      	bne.n	404092 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  404080:	2009      	movs	r0, #9
  404082:	4b13      	ldr	r3, [pc, #76]	; (4040d0 <usart_serial_init+0xac>)
  404084:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  404086:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40408a:	6878      	ldr	r0, [r7, #4]
  40408c:	4619      	mov	r1, r3
  40408e:	4b11      	ldr	r3, [pc, #68]	; (4040d4 <usart_serial_init+0xb0>)
  404090:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  404092:	687a      	ldr	r2, [r7, #4]
  404094:	4b11      	ldr	r3, [pc, #68]	; (4040dc <usart_serial_init+0xb8>)
  404096:	429a      	cmp	r2, r3
  404098:	d112      	bne.n	4040c0 <usart_serial_init+0x9c>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40409a:	200e      	movs	r0, #14
  40409c:	4b0c      	ldr	r3, [pc, #48]	; (4040d0 <usart_serial_init+0xac>)
  40409e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4040a0:	4b09      	ldr	r3, [pc, #36]	; (4040c8 <usart_serial_init+0xa4>)
  4040a2:	4798      	blx	r3
  4040a4:	4603      	mov	r3, r0
  4040a6:	f107 020c 	add.w	r2, r7, #12
  4040aa:	6878      	ldr	r0, [r7, #4]
  4040ac:	4611      	mov	r1, r2
  4040ae:	461a      	mov	r2, r3
  4040b0:	4b0b      	ldr	r3, [pc, #44]	; (4040e0 <usart_serial_init+0xbc>)
  4040b2:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4040b4:	6878      	ldr	r0, [r7, #4]
  4040b6:	4b0b      	ldr	r3, [pc, #44]	; (4040e4 <usart_serial_init+0xc0>)
  4040b8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4040ba:	6878      	ldr	r0, [r7, #4]
  4040bc:	4b0a      	ldr	r3, [pc, #40]	; (4040e8 <usart_serial_init+0xc4>)
  4040be:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  4040c0:	3730      	adds	r7, #48	; 0x30
  4040c2:	46bd      	mov	sp, r7
  4040c4:	bd80      	pop	{r7, pc}
  4040c6:	bf00      	nop
  4040c8:	00403ff9 	.word	0x00403ff9
  4040cc:	400e0600 	.word	0x400e0600
  4040d0:	0040400d 	.word	0x0040400d
  4040d4:	0040a941 	.word	0x0040a941
  4040d8:	400e0800 	.word	0x400e0800
  4040dc:	40024000 	.word	0x40024000
  4040e0:	00406935 	.word	0x00406935
  4040e4:	004069b9 	.word	0x004069b9
  4040e8:	004069e9 	.word	0x004069e9

004040ec <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4040ec:	b580      	push	{r7, lr}
  4040ee:	b082      	sub	sp, #8
  4040f0:	af00      	add	r7, sp, #0
  4040f2:	6078      	str	r0, [r7, #4]
  4040f4:	460b      	mov	r3, r1
  4040f6:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4040f8:	687a      	ldr	r2, [r7, #4]
  4040fa:	4b18      	ldr	r3, [pc, #96]	; (40415c <usart_serial_putchar+0x70>)
  4040fc:	429a      	cmp	r2, r3
  4040fe:	d10a      	bne.n	404116 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  404100:	bf00      	nop
  404102:	78fb      	ldrb	r3, [r7, #3]
  404104:	6878      	ldr	r0, [r7, #4]
  404106:	4619      	mov	r1, r3
  404108:	4b15      	ldr	r3, [pc, #84]	; (404160 <usart_serial_putchar+0x74>)
  40410a:	4798      	blx	r3
  40410c:	4603      	mov	r3, r0
  40410e:	2b00      	cmp	r3, #0
  404110:	d1f7      	bne.n	404102 <usart_serial_putchar+0x16>
		return 1;
  404112:	2301      	movs	r3, #1
  404114:	e01e      	b.n	404154 <usart_serial_putchar+0x68>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  404116:	687a      	ldr	r2, [r7, #4]
  404118:	4b12      	ldr	r3, [pc, #72]	; (404164 <usart_serial_putchar+0x78>)
  40411a:	429a      	cmp	r2, r3
  40411c:	d10a      	bne.n	404134 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40411e:	bf00      	nop
  404120:	78fb      	ldrb	r3, [r7, #3]
  404122:	6878      	ldr	r0, [r7, #4]
  404124:	4619      	mov	r1, r3
  404126:	4b0e      	ldr	r3, [pc, #56]	; (404160 <usart_serial_putchar+0x74>)
  404128:	4798      	blx	r3
  40412a:	4603      	mov	r3, r0
  40412c:	2b00      	cmp	r3, #0
  40412e:	d1f7      	bne.n	404120 <usart_serial_putchar+0x34>
		return 1;
  404130:	2301      	movs	r3, #1
  404132:	e00f      	b.n	404154 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  404134:	687a      	ldr	r2, [r7, #4]
  404136:	4b0c      	ldr	r3, [pc, #48]	; (404168 <usart_serial_putchar+0x7c>)
  404138:	429a      	cmp	r2, r3
  40413a:	d10a      	bne.n	404152 <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  40413c:	bf00      	nop
  40413e:	78fb      	ldrb	r3, [r7, #3]
  404140:	6878      	ldr	r0, [r7, #4]
  404142:	4619      	mov	r1, r3
  404144:	4b09      	ldr	r3, [pc, #36]	; (40416c <usart_serial_putchar+0x80>)
  404146:	4798      	blx	r3
  404148:	4603      	mov	r3, r0
  40414a:	2b00      	cmp	r3, #0
  40414c:	d1f7      	bne.n	40413e <usart_serial_putchar+0x52>
		return 1;
  40414e:	2301      	movs	r3, #1
  404150:	e000      	b.n	404154 <usart_serial_putchar+0x68>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  404152:	2300      	movs	r3, #0
}
  404154:	4618      	mov	r0, r3
  404156:	3708      	adds	r7, #8
  404158:	46bd      	mov	sp, r7
  40415a:	bd80      	pop	{r7, pc}
  40415c:	400e0600 	.word	0x400e0600
  404160:	0040a9f1 	.word	0x0040a9f1
  404164:	400e0800 	.word	0x400e0800
  404168:	40024000 	.word	0x40024000
  40416c:	00406aa5 	.word	0x00406aa5

00404170 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  404170:	b580      	push	{r7, lr}
  404172:	b084      	sub	sp, #16
  404174:	af00      	add	r7, sp, #0
  404176:	6078      	str	r0, [r7, #4]
  404178:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40417a:	2300      	movs	r3, #0
  40417c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40417e:	687a      	ldr	r2, [r7, #4]
  404180:	4b15      	ldr	r3, [pc, #84]	; (4041d8 <usart_serial_getchar+0x68>)
  404182:	429a      	cmp	r2, r3
  404184:	d107      	bne.n	404196 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  404186:	bf00      	nop
  404188:	6878      	ldr	r0, [r7, #4]
  40418a:	6839      	ldr	r1, [r7, #0]
  40418c:	4b13      	ldr	r3, [pc, #76]	; (4041dc <usart_serial_getchar+0x6c>)
  40418e:	4798      	blx	r3
  404190:	4603      	mov	r3, r0
  404192:	2b00      	cmp	r3, #0
  404194:	d1f8      	bne.n	404188 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  404196:	687a      	ldr	r2, [r7, #4]
  404198:	4b11      	ldr	r3, [pc, #68]	; (4041e0 <usart_serial_getchar+0x70>)
  40419a:	429a      	cmp	r2, r3
  40419c:	d107      	bne.n	4041ae <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40419e:	bf00      	nop
  4041a0:	6878      	ldr	r0, [r7, #4]
  4041a2:	6839      	ldr	r1, [r7, #0]
  4041a4:	4b0d      	ldr	r3, [pc, #52]	; (4041dc <usart_serial_getchar+0x6c>)
  4041a6:	4798      	blx	r3
  4041a8:	4603      	mov	r3, r0
  4041aa:	2b00      	cmp	r3, #0
  4041ac:	d1f8      	bne.n	4041a0 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4041ae:	687a      	ldr	r2, [r7, #4]
  4041b0:	4b0c      	ldr	r3, [pc, #48]	; (4041e4 <usart_serial_getchar+0x74>)
  4041b2:	429a      	cmp	r2, r3
  4041b4:	d10d      	bne.n	4041d2 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  4041b6:	bf00      	nop
  4041b8:	f107 030c 	add.w	r3, r7, #12
  4041bc:	6878      	ldr	r0, [r7, #4]
  4041be:	4619      	mov	r1, r3
  4041c0:	4b09      	ldr	r3, [pc, #36]	; (4041e8 <usart_serial_getchar+0x78>)
  4041c2:	4798      	blx	r3
  4041c4:	4603      	mov	r3, r0
  4041c6:	2b00      	cmp	r3, #0
  4041c8:	d1f6      	bne.n	4041b8 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  4041ca:	68fb      	ldr	r3, [r7, #12]
  4041cc:	b2da      	uxtb	r2, r3
  4041ce:	683b      	ldr	r3, [r7, #0]
  4041d0:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4041d2:	3710      	adds	r7, #16
  4041d4:	46bd      	mov	sp, r7
  4041d6:	bd80      	pop	{r7, pc}
  4041d8:	400e0600 	.word	0x400e0600
  4041dc:	0040aa21 	.word	0x0040aa21
  4041e0:	400e0800 	.word	0x400e0800
  4041e4:	40024000 	.word	0x40024000
  4041e8:	00406ad9 	.word	0x00406ad9

004041ec <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4041ec:	b580      	push	{r7, lr}
  4041ee:	b082      	sub	sp, #8
  4041f0:	af00      	add	r7, sp, #0
  4041f2:	6078      	str	r0, [r7, #4]
  4041f4:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4041f6:	4b0f      	ldr	r3, [pc, #60]	; (404234 <stdio_serial_init+0x48>)
  4041f8:	687a      	ldr	r2, [r7, #4]
  4041fa:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4041fc:	4b0e      	ldr	r3, [pc, #56]	; (404238 <stdio_serial_init+0x4c>)
  4041fe:	4a0f      	ldr	r2, [pc, #60]	; (40423c <stdio_serial_init+0x50>)
  404200:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  404202:	4b0f      	ldr	r3, [pc, #60]	; (404240 <stdio_serial_init+0x54>)
  404204:	4a0f      	ldr	r2, [pc, #60]	; (404244 <stdio_serial_init+0x58>)
  404206:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  404208:	6878      	ldr	r0, [r7, #4]
  40420a:	6839      	ldr	r1, [r7, #0]
  40420c:	4b0e      	ldr	r3, [pc, #56]	; (404248 <stdio_serial_init+0x5c>)
  40420e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  404210:	4b0e      	ldr	r3, [pc, #56]	; (40424c <stdio_serial_init+0x60>)
  404212:	681b      	ldr	r3, [r3, #0]
  404214:	689b      	ldr	r3, [r3, #8]
  404216:	4618      	mov	r0, r3
  404218:	2100      	movs	r1, #0
  40421a:	4b0d      	ldr	r3, [pc, #52]	; (404250 <stdio_serial_init+0x64>)
  40421c:	4798      	blx	r3
	setbuf(stdin, NULL);
  40421e:	4b0b      	ldr	r3, [pc, #44]	; (40424c <stdio_serial_init+0x60>)
  404220:	681b      	ldr	r3, [r3, #0]
  404222:	685b      	ldr	r3, [r3, #4]
  404224:	4618      	mov	r0, r3
  404226:	2100      	movs	r1, #0
  404228:	4b09      	ldr	r3, [pc, #36]	; (404250 <stdio_serial_init+0x64>)
  40422a:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  40422c:	3708      	adds	r7, #8
  40422e:	46bd      	mov	sp, r7
  404230:	bd80      	pop	{r7, pc}
  404232:	bf00      	nop
  404234:	200099c8 	.word	0x200099c8
  404238:	200099c4 	.word	0x200099c4
  40423c:	004040ed 	.word	0x004040ed
  404240:	20008970 	.word	0x20008970
  404244:	00404171 	.word	0x00404171
  404248:	00404025 	.word	0x00404025
  40424c:	20000798 	.word	0x20000798
  404250:	0040cd29 	.word	0x0040cd29

00404254 <configure_console>:

/**
 * \brief Configure the console UART for using printf.
 */
static void configure_console(void)
{
  404254:	b590      	push	{r4, r7, lr}
  404256:	b085      	sub	sp, #20
  404258:	af00      	add	r7, sp, #0
	const usart_serial_options_t usart_serial_options = 
  40425a:	4b0a      	ldr	r3, [pc, #40]	; (404284 <configure_console+0x30>)
  40425c:	463c      	mov	r4, r7
  40425e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  404260:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_TEST_PARITY,
		.stopbits   = CONF_TEST_STOPBITS,
	};

	/* Configure console UART. */
	stdio_serial_init(UART0, &usart_serial_options);
  404264:	463b      	mov	r3, r7
  404266:	4808      	ldr	r0, [pc, #32]	; (404288 <configure_console+0x34>)
  404268:	4619      	mov	r1, r3
  40426a:	4b08      	ldr	r3, [pc, #32]	; (40428c <configure_console+0x38>)
  40426c:	4798      	blx	r3
	/* Specify that stdout should not be buffered. */
	#if defined(__GNUC__)
		setbuf(stdout, NULL);
  40426e:	4b08      	ldr	r3, [pc, #32]	; (404290 <configure_console+0x3c>)
  404270:	681b      	ldr	r3, [r3, #0]
  404272:	689b      	ldr	r3, [r3, #8]
  404274:	4618      	mov	r0, r3
  404276:	2100      	movs	r1, #0
  404278:	4b06      	ldr	r3, [pc, #24]	; (404294 <configure_console+0x40>)
  40427a:	4798      	blx	r3
	#else
	/* Already the case in IAR's Normal DLIB default configuration: printf()
	 * emits one character at a time.
	 */
	#endif
}
  40427c:	3714      	adds	r7, #20
  40427e:	46bd      	mov	sp, r7
  404280:	bd90      	pop	{r4, r7, pc}
  404282:	bf00      	nop
  404284:	00415d04 	.word	0x00415d04
  404288:	400e0600 	.word	0x400e0600
  40428c:	004041ed 	.word	0x004041ed
  404290:	20000798 	.word	0x20000798
  404294:	0040cd29 	.word	0x0040cd29

00404298 <brd_board_init>:

void brd_board_init()
{
  404298:	b580      	push	{r7, lr}
  40429a:	af00      	add	r7, sp, #0
	//configure the interrupt handlers first. 
	brd_enableWatchdog();
  40429c:	4b18      	ldr	r3, [pc, #96]	; (404300 <brd_board_init+0x68>)
  40429e:	4798      	blx	r3
	//configure the gpio
	drv_gpio_initializeAll();
  4042a0:	4b18      	ldr	r3, [pc, #96]	; (404304 <brd_board_init+0x6c>)
  4042a2:	4798      	blx	r3
	//configure LED driver
	drv_led_init(&ledConfiguration);
  4042a4:	4818      	ldr	r0, [pc, #96]	; (404308 <brd_board_init+0x70>)
  4042a6:	4b19      	ldr	r3, [pc, #100]	; (40430c <brd_board_init+0x74>)
  4042a8:	4798      	blx	r3
	//Set LED white to indicate power on
	drv_led_set(DRV_LED_WHITE,DRV_LED_SOLID);
  4042aa:	2004      	movs	r0, #4
  4042ac:	2101      	movs	r1, #1
  4042ae:	4b18      	ldr	r3, [pc, #96]	; (404310 <brd_board_init+0x78>)
  4042b0:	4798      	blx	r3
	vTaskDelay(200);
  4042b2:	20c8      	movs	r0, #200	; 0xc8
  4042b4:	4b17      	ldr	r3, [pc, #92]	; (404314 <brd_board_init+0x7c>)
  4042b6:	4798      	blx	r3
	pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4042b8:	2000      	movs	r0, #0
  4042ba:	4b17      	ldr	r3, [pc, #92]	; (404318 <brd_board_init+0x80>)
  4042bc:	4798      	blx	r3
	while (!pmc_osc_is_ready_32kxtal());
  4042be:	bf00      	nop
  4042c0:	4b16      	ldr	r3, [pc, #88]	; (40431c <brd_board_init+0x84>)
  4042c2:	4798      	blx	r3
  4042c4:	4603      	mov	r3, r0
  4042c6:	2b00      	cmp	r3, #0
  4042c8:	d0fa      	beq.n	4042c0 <brd_board_init+0x28>
	rtc_set_hour_mode(RTC, 0);
  4042ca:	4815      	ldr	r0, [pc, #84]	; (404320 <brd_board_init+0x88>)
  4042cc:	2100      	movs	r1, #0
  4042ce:	4b15      	ldr	r3, [pc, #84]	; (404324 <brd_board_init+0x8c>)
  4042d0:	4798      	blx	r3
	rtc_clear_date_alarm(RTC);
  4042d2:	4813      	ldr	r0, [pc, #76]	; (404320 <brd_board_init+0x88>)
  4042d4:	4b14      	ldr	r3, [pc, #80]	; (404328 <brd_board_init+0x90>)
  4042d6:	4798      	blx	r3
	rtc_clear_time_alarm(RTC);
  4042d8:	4811      	ldr	r0, [pc, #68]	; (404320 <brd_board_init+0x88>)
  4042da:	4b14      	ldr	r3, [pc, #80]	; (40432c <brd_board_init+0x94>)
  4042dc:	4798      	blx	r3
	drv_led_set(DRV_LED_OFF,DRV_LED_SOLID);	
  4042de:	2007      	movs	r0, #7
  4042e0:	2101      	movs	r1, #1
  4042e2:	4b0b      	ldr	r3, [pc, #44]	; (404310 <brd_board_init+0x78>)
  4042e4:	4798      	blx	r3
	brd_initAllUarts();
  4042e6:	4b12      	ldr	r3, [pc, #72]	; (404330 <brd_board_init+0x98>)
  4042e8:	4798      	blx	r3
	configure_console();
  4042ea:	4b12      	ldr	r3, [pc, #72]	; (404334 <brd_board_init+0x9c>)
  4042ec:	4798      	blx	r3
	//try to configure the USB
	udc_start(); 
  4042ee:	4b12      	ldr	r3, [pc, #72]	; (404338 <brd_board_init+0xa0>)
  4042f0:	4798      	blx	r3
	drv_i2c_init(&twiConfig[0]);
  4042f2:	4812      	ldr	r0, [pc, #72]	; (40433c <brd_board_init+0xa4>)
  4042f4:	4b12      	ldr	r3, [pc, #72]	; (404340 <brd_board_init+0xa8>)
  4042f6:	4798      	blx	r3
	ltc2941Init(&ltc2941Config);
  4042f8:	4812      	ldr	r0, [pc, #72]	; (404344 <brd_board_init+0xac>)
  4042fa:	4b13      	ldr	r3, [pc, #76]	; (404348 <brd_board_init+0xb0>)
  4042fc:	4798      	blx	r3
}
  4042fe:	bd80      	pop	{r7, pc}
  404300:	004043c1 	.word	0x004043c1
  404304:	00405349 	.word	0x00405349
  404308:	20000198 	.word	0x20000198
  40430c:	004073cd 	.word	0x004073cd
  404310:	00407435 	.word	0x00407435
  404314:	004092cd 	.word	0x004092cd
  404318:	0040b6c5 	.word	0x0040b6c5
  40431c:	0040b6fd 	.word	0x0040b6fd
  404320:	400e1460 	.word	0x400e1460
  404324:	0040a4e9 	.word	0x0040a4e9
  404328:	0040a925 	.word	0x0040a925
  40432c:	0040a90d 	.word	0x0040a90d
  404330:	0040434d 	.word	0x0040434d
  404334:	00404255 	.word	0x00404255
  404338:	0040138d 	.word	0x0040138d
  40433c:	2000019c 	.word	0x2000019c
  404340:	00406c09 	.word	0x00406c09
  404344:	200001d4 	.word	0x200001d4
  404348:	00405aa1 	.word	0x00405aa1

0040434c <brd_initAllUarts>:


void brd_initAllUarts()
{
  40434c:	b580      	push	{r7, lr}
  40434e:	af00      	add	r7, sp, #0
	if(drv_uart_init(&uart0Config) != STATUS_PASS)
  404350:	4807      	ldr	r0, [pc, #28]	; (404370 <brd_initAllUarts+0x24>)
  404352:	4b08      	ldr	r3, [pc, #32]	; (404374 <brd_initAllUarts+0x28>)
  404354:	4798      	blx	r3
  404356:	4603      	mov	r3, r0
  404358:	2b00      	cmp	r3, #0
  40435a:	d000      	beq.n	40435e <brd_initAllUarts+0x12>
	{
		while(1); //spin here
  40435c:	e7fe      	b.n	40435c <brd_initAllUarts+0x10>
	}
	if(drv_uart_init(&uart1Config) != STATUS_PASS)
  40435e:	4806      	ldr	r0, [pc, #24]	; (404378 <brd_initAllUarts+0x2c>)
  404360:	4b04      	ldr	r3, [pc, #16]	; (404374 <brd_initAllUarts+0x28>)
  404362:	4798      	blx	r3
  404364:	4603      	mov	r3, r0
  404366:	2b00      	cmp	r3, #0
  404368:	d000      	beq.n	40436c <brd_initAllUarts+0x20>
	{
		while(1); //spin here
  40436a:	e7fe      	b.n	40436a <brd_initAllUarts+0x1e>
	}
}
  40436c:	bd80      	pop	{r7, pc}
  40436e:	bf00      	nop
  404370:	20000168 	.word	0x20000168
  404374:	004078b9 	.word	0x004078b9
  404378:	20000180 	.word	0x20000180

0040437c <brd_deInitAllUarts>:

void brd_deInitAllUarts()
{
  40437c:	b580      	push	{r7, lr}
  40437e:	af00      	add	r7, sp, #0
	drv_uart_deInit(&uart0Config);
  404380:	4803      	ldr	r0, [pc, #12]	; (404390 <brd_deInitAllUarts+0x14>)
  404382:	4b04      	ldr	r3, [pc, #16]	; (404394 <brd_deInitAllUarts+0x18>)
  404384:	4798      	blx	r3
	drv_uart_deInit(&uart1Config);
  404386:	4804      	ldr	r0, [pc, #16]	; (404398 <brd_deInitAllUarts+0x1c>)
  404388:	4b02      	ldr	r3, [pc, #8]	; (404394 <brd_deInitAllUarts+0x18>)
  40438a:	4798      	blx	r3
}
  40438c:	bd80      	pop	{r7, pc}
  40438e:	bf00      	nop
  404390:	20000168 	.word	0x20000168
  404394:	00407d51 	.word	0x00407d51
  404398:	20000180 	.word	0x20000180

0040439c <WDT_Handler>:

/**
 *  \brief Handler for watchdog interrupt.
 */
void WDT_Handler(void)
{
  40439c:	b580      	push	{r7, lr}
  40439e:	af00      	add	r7, sp, #0
	/* Clear status bit to acknowledge interrupt by dummy read. */
	wdt_get_status(WDT);
  4043a0:	4803      	ldr	r0, [pc, #12]	; (4043b0 <WDT_Handler+0x14>)
  4043a2:	4b04      	ldr	r3, [pc, #16]	; (4043b4 <WDT_Handler+0x18>)
  4043a4:	4798      	blx	r3

	//debugPrintString("Restarting system!!!\r");
	rstc_start_software_reset(RSTC);	
  4043a6:	4804      	ldr	r0, [pc, #16]	; (4043b8 <WDT_Handler+0x1c>)
  4043a8:	4b04      	ldr	r3, [pc, #16]	; (4043bc <WDT_Handler+0x20>)
  4043aa:	4798      	blx	r3
}
  4043ac:	bd80      	pop	{r7, pc}
  4043ae:	bf00      	nop
  4043b0:	400e1450 	.word	0x400e1450
  4043b4:	0040bf69 	.word	0x0040bf69
  4043b8:	400e1400 	.word	0x400e1400
  4043bc:	0040aa55 	.word	0x0040aa55

004043c0 <brd_enableWatchdog>:
/**
 * configureWatchDog(void)
 * @brief Initialize the watchdog timer, only done once on power up. 
 */
void brd_enableWatchdog()
{
  4043c0:	b590      	push	{r4, r7, lr}
  4043c2:	b083      	sub	sp, #12
  4043c4:	af00      	add	r7, sp, #0
	pmc_enable_periph_clk(ID_WDT);
  4043c6:	2004      	movs	r0, #4
  4043c8:	4b13      	ldr	r3, [pc, #76]	; (404418 <brd_enableWatchdog+0x58>)
  4043ca:	4798      	blx	r3
	/* Get timeout value. */
	uint32_t timeout_value = wdt_get_timeout_value(WDT_PERIOD * 1000,
  4043cc:	4813      	ldr	r0, [pc, #76]	; (40441c <brd_enableWatchdog+0x5c>)
  4043ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4043d2:	4b13      	ldr	r3, [pc, #76]	; (404420 <brd_enableWatchdog+0x60>)
  4043d4:	4798      	blx	r3
  4043d6:	6078      	str	r0, [r7, #4]
			BOARD_FREQ_SLCK_XTAL);
	if (timeout_value == WDT_INVALID_ARGUMENT) {
  4043d8:	687a      	ldr	r2, [r7, #4]
  4043da:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4043de:	429a      	cmp	r2, r3
  4043e0:	d100      	bne.n	4043e4 <brd_enableWatchdog+0x24>
		while (1) {
			/* Invalid timeout value, error. */
		}
  4043e2:	e7fe      	b.n	4043e2 <brd_enableWatchdog+0x22>
	}
	/* Configure WDT to trigger an interrupt (or reset). */
	//WDT_MR_WDFIEN |  /* Enable WDT fault interrupt. */
	uint32_t wdt_mode = WDT_MR_WDRSTEN | 			
  4043e4:	4b0f      	ldr	r3, [pc, #60]	; (404424 <brd_enableWatchdog+0x64>)
  4043e6:	603b      	str	r3, [r7, #0]
			WDT_MR_WDDBGHLT  |  /* WDT stops in debug state. */
			WDT_MR_WDIDLEHLT;   /* WDT stops in idle state. */
	
	/* Initialize WDT with the given parameters. */
	wdt_init(WDT, wdt_mode, timeout_value, timeout_value);
  4043e8:	687b      	ldr	r3, [r7, #4]
  4043ea:	b29a      	uxth	r2, r3
  4043ec:	687b      	ldr	r3, [r7, #4]
  4043ee:	b29b      	uxth	r3, r3
  4043f0:	480d      	ldr	r0, [pc, #52]	; (404428 <brd_enableWatchdog+0x68>)
  4043f2:	6839      	ldr	r1, [r7, #0]
  4043f4:	4c0d      	ldr	r4, [pc, #52]	; (40442c <brd_enableWatchdog+0x6c>)
  4043f6:	47a0      	blx	r4
			
	/* Configure and enable WDT interrupt. */
	NVIC_DisableIRQ(WDT_IRQn);
  4043f8:	2004      	movs	r0, #4
  4043fa:	4b0d      	ldr	r3, [pc, #52]	; (404430 <brd_enableWatchdog+0x70>)
  4043fc:	4798      	blx	r3
	NVIC_ClearPendingIRQ(WDT_IRQn);
  4043fe:	2004      	movs	r0, #4
  404400:	4b0c      	ldr	r3, [pc, #48]	; (404434 <brd_enableWatchdog+0x74>)
  404402:	4798      	blx	r3
	NVIC_SetPriority(WDT_IRQn, 0);
  404404:	2004      	movs	r0, #4
  404406:	2100      	movs	r1, #0
  404408:	4b0b      	ldr	r3, [pc, #44]	; (404438 <brd_enableWatchdog+0x78>)
  40440a:	4798      	blx	r3
	NVIC_EnableIRQ(WDT_IRQn);
  40440c:	2004      	movs	r0, #4
  40440e:	4b0b      	ldr	r3, [pc, #44]	; (40443c <brd_enableWatchdog+0x7c>)
  404410:	4798      	blx	r3
				
  404412:	370c      	adds	r7, #12
  404414:	46bd      	mov	sp, r7
  404416:	bd90      	pop	{r4, r7, pc}
  404418:	0040b89d 	.word	0x0040b89d
  40441c:	00989680 	.word	0x00989680
  404420:	0040beb9 	.word	0x0040beb9
  404424:	30002000 	.word	0x30002000
  404428:	400e1450 	.word	0x400e1450
  40442c:	0040bf09 	.word	0x0040bf09
  404430:	00403ea9 	.word	0x00403ea9
  404434:	00403edd 	.word	0x00403edd
  404438:	00403f11 	.word	0x00403f11
  40443c:	00403e79 	.word	0x00403e79

00404440 <chrg_task_chargeMonitor>:
 * @brief This task will monitor the current charger status and battery charge level.  
 * @param pvParameters, void pointer to structure containing data router configuration. 
 * @return void
 ***********************************************************************************************/
void chrg_task_chargeMonitor(void *pvParameters)
{
  404440:	b590      	push	{r4, r7, lr}
  404442:	b0a3      	sub	sp, #140	; 0x8c
  404444:	af00      	add	r7, sp, #0
  404446:	6078      	str	r0, [r7, #4]
	status_t status = STATUS_PASS;
  404448:	2300      	movs	r3, #0
  40444a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
	chrg_chargeMonitorConfig_t* chargeMonitorConfig = (chrg_chargeMonitorConfig_t*)pvParameters;  	
  40444e:	687b      	ldr	r3, [r7, #4]
  404450:	67fb      	str	r3, [r7, #124]	; 0x7c
	chrg_chargerState_t newChargerState = CHRG_CHARGER_STATE_INVALID_CODE; 
  404452:	2305      	movs	r3, #5
  404454:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
	mgr_eventMessage_t eventMessage; 
	uint16_t chargeLevel = 0, newChargeLevel = 0, batteryCharge = 0;
  404458:	2300      	movs	r3, #0
  40445a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
  40445e:	2300      	movs	r3, #0
  404460:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
  404464:	2300      	movs	r3, #0
  404466:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	drv_gpio_pin_state_t usbConnectedState = DRV_GPIO_PIN_STATE_PULLED_HIGH,
  40446a:	2302      	movs	r3, #2
  40446c:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
		 newUsbConnectedState = DRV_GPIO_PIN_STATE_LOW; 
  404470:	2300      	movs	r3, #0
  404472:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	drv_gpio_pin_state_t pwrButtonState = DRV_GPIO_PIN_STATE_PULLED_HIGH,
  404476:	2302      	movs	r3, #2
  404478:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		 newPwrButtonState = DRV_GPIO_PIN_STATE_LOW; 
  40447c:	2300      	movs	r3, #0
  40447e:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	drv_gpio_pin_state_t dbGpioPinState = DRV_GPIO_PIN_STATE_PULLED_HIGH,
  404482:	2302      	movs	r3, #2
  404484:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		 newDbGpioPinState = DRV_GPIO_PIN_STATE_PULLED_HIGH;
  404488:	2302      	movs	r3, #2
  40448a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	
	char tempString[100] = {0}; 	 
  40448e:	f107 0208 	add.w	r2, r7, #8
  404492:	2364      	movs	r3, #100	; 0x64
  404494:	4610      	mov	r0, r2
  404496:	2100      	movs	r1, #0
  404498:	461a      	mov	r2, r3
  40449a:	4bab      	ldr	r3, [pc, #684]	; (404748 <chrg_task_chargeMonitor+0x308>)
  40449c:	4798      	blx	r3
	while(1)
	{
		newChargerState = getChargerState(chargeMonitorConfig); 	
  40449e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
  4044a0:	4baa      	ldr	r3, [pc, #680]	; (40474c <chrg_task_chargeMonitor+0x30c>)
  4044a2:	4798      	blx	r3
  4044a4:	4603      	mov	r3, r0
  4044a6:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
		status = getCalculatedPercentage(&ltc2941Config, &newChargeLevel);
  4044aa:	f107 0372 	add.w	r3, r7, #114	; 0x72
  4044ae:	48a8      	ldr	r0, [pc, #672]	; (404750 <chrg_task_chargeMonitor+0x310>)
  4044b0:	4619      	mov	r1, r3
  4044b2:	4ba8      	ldr	r3, [pc, #672]	; (404754 <chrg_task_chargeMonitor+0x314>)
  4044b4:	4798      	blx	r3
  4044b6:	4603      	mov	r3, r0
  4044b8:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (status == STATUS_FAIL)
  4044bc:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
  4044c0:	2b01      	cmp	r3, #1
  4044c2:	d103      	bne.n	4044cc <chrg_task_chargeMonitor+0x8c>
		{
			newChargeLevel = chargeLevel;	// use the previous value.
  4044c4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
  4044c8:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		}
		drv_gpio_getPinState(DRV_GPIO_PIN_USB_DET, &newUsbConnectedState);
  4044cc:	f107 0371 	add.w	r3, r7, #113	; 0x71
  4044d0:	200b      	movs	r0, #11
  4044d2:	4619      	mov	r1, r3
  4044d4:	4ba0      	ldr	r3, [pc, #640]	; (404758 <chrg_task_chargeMonitor+0x318>)
  4044d6:	4798      	blx	r3
		if(newUsbConnectedState != usbConnectedState)
  4044d8:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
  4044dc:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
  4044e0:	429a      	cmp	r2, r3
  4044e2:	d01c      	beq.n	40451e <chrg_task_chargeMonitor+0xde>
		{
			if(newUsbConnectedState == DRV_GPIO_PIN_STATE_HIGH)
  4044e4:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
  4044e8:	2b01      	cmp	r3, #1
  4044ea:	d103      	bne.n	4044f4 <chrg_task_chargeMonitor+0xb4>
			{
				//send GPIO connected state
				eventMessage.sysEvent = SYS_EVENT_USB_CONNECTED;
  4044ec:	2304      	movs	r3, #4
  4044ee:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
  4044f2:	e002      	b.n	4044fa <chrg_task_chargeMonitor+0xba>
			}
			else
			{
				eventMessage.sysEvent = SYS_EVENT_USB_DISCONNECTED;
  4044f4:	2305      	movs	r3, #5
  4044f6:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
			}
			if(mgr_eventQueue != NULL)
  4044fa:	4b98      	ldr	r3, [pc, #608]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  4044fc:	681b      	ldr	r3, [r3, #0]
  4044fe:	2b00      	cmp	r3, #0
  404500:	d009      	beq.n	404516 <chrg_task_chargeMonitor+0xd6>
			{
				if(xQueueSendToBack(mgr_eventQueue,( void * ) &eventMessage,5) != TRUE)
  404502:	4b96      	ldr	r3, [pc, #600]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  404504:	681a      	ldr	r2, [r3, #0]
  404506:	f107 0374 	add.w	r3, r7, #116	; 0x74
  40450a:	4610      	mov	r0, r2
  40450c:	4619      	mov	r1, r3
  40450e:	2205      	movs	r2, #5
  404510:	2300      	movs	r3, #0
  404512:	4c93      	ldr	r4, [pc, #588]	; (404760 <chrg_task_chargeMonitor+0x320>)
  404514:	47a0      	blx	r4
				{
					//this is an error, we should log it.
				}
			}
			usbConnectedState = newUsbConnectedState; 			
  404516:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
  40451a:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
		}
		drv_gpio_getPinState(DRV_GPIO_PIN_PWR_BTN, &newPwrButtonState);
  40451e:	f107 0370 	add.w	r3, r7, #112	; 0x70
  404522:	200a      	movs	r0, #10
  404524:	4619      	mov	r1, r3
  404526:	4b8c      	ldr	r3, [pc, #560]	; (404758 <chrg_task_chargeMonitor+0x318>)
  404528:	4798      	blx	r3
		if(newPwrButtonState != pwrButtonState)
  40452a:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
  40452e:	f897 2084 	ldrb.w	r2, [r7, #132]	; 0x84
  404532:	429a      	cmp	r2, r3
  404534:	d011      	beq.n	40455a <chrg_task_chargeMonitor+0x11a>
		{
			if(newPwrButtonState == DRV_GPIO_PIN_STATE_HIGH)
  404536:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
  40453a:	2b01      	cmp	r3, #1
  40453c:	d106      	bne.n	40454c <chrg_task_chargeMonitor+0x10c>
			{
				powerButtonLowCount = 0;
  40453e:	4b89      	ldr	r3, [pc, #548]	; (404764 <chrg_task_chargeMonitor+0x324>)
  404540:	2200      	movs	r2, #0
  404542:	601a      	str	r2, [r3, #0]
				dat_sendDebugMsgToDataBoard("PwrBrdMsg:pwr Button high\r\n");
  404544:	4888      	ldr	r0, [pc, #544]	; (404768 <chrg_task_chargeMonitor+0x328>)
  404546:	4b89      	ldr	r3, [pc, #548]	; (40476c <chrg_task_chargeMonitor+0x32c>)
  404548:	4798      	blx	r3
  40454a:	e002      	b.n	404552 <chrg_task_chargeMonitor+0x112>
			}
			else
			{
				dat_sendDebugMsgToDataBoard("PwrBrdMsg:pwr Button low\r\n");
  40454c:	4888      	ldr	r0, [pc, #544]	; (404770 <chrg_task_chargeMonitor+0x330>)
  40454e:	4b87      	ldr	r3, [pc, #540]	; (40476c <chrg_task_chargeMonitor+0x32c>)
  404550:	4798      	blx	r3
			}
			pwrButtonState = newPwrButtonState;
  404552:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
  404556:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		}
		if(pwrButtonState == DRV_GPIO_PIN_STATE_LOW)
  40455a:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
  40455e:	2b00      	cmp	r3, #0
  404560:	d104      	bne.n	40456c <chrg_task_chargeMonitor+0x12c>
		{
			powerButtonLowCount++;
  404562:	4b80      	ldr	r3, [pc, #512]	; (404764 <chrg_task_chargeMonitor+0x324>)
  404564:	681b      	ldr	r3, [r3, #0]
  404566:	1c5a      	adds	r2, r3, #1
  404568:	4b7e      	ldr	r3, [pc, #504]	; (404764 <chrg_task_chargeMonitor+0x324>)
  40456a:	601a      	str	r2, [r3, #0]
		}
		if(powerButtonLowCount == 10) //approximately 3.5 seconds
  40456c:	4b7d      	ldr	r3, [pc, #500]	; (404764 <chrg_task_chargeMonitor+0x324>)
  40456e:	681b      	ldr	r3, [r3, #0]
  404570:	2b0a      	cmp	r3, #10
  404572:	d110      	bne.n	404596 <chrg_task_chargeMonitor+0x156>
		{			
			//should be we reset the power board? or just power off
			eventMessage.sysEvent = SYS_EVENT_POWER_SWITCH;
  404574:	2300      	movs	r3, #0
  404576:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
			if(mgr_eventQueue != NULL)
  40457a:	4b78      	ldr	r3, [pc, #480]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  40457c:	681b      	ldr	r3, [r3, #0]
  40457e:	2b00      	cmp	r3, #0
  404580:	d009      	beq.n	404596 <chrg_task_chargeMonitor+0x156>
			{
				if(xQueueSendToBack(mgr_eventQueue,( void * ) &eventMessage,5) != TRUE)
  404582:	4b76      	ldr	r3, [pc, #472]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  404584:	681a      	ldr	r2, [r3, #0]
  404586:	f107 0374 	add.w	r3, r7, #116	; 0x74
  40458a:	4610      	mov	r0, r2
  40458c:	4619      	mov	r1, r3
  40458e:	2205      	movs	r2, #5
  404590:	2300      	movs	r3, #0
  404592:	4c73      	ldr	r4, [pc, #460]	; (404760 <chrg_task_chargeMonitor+0x320>)
  404594:	47a0      	blx	r4
				}
			}				
		}
		
		// AUTO SHUTDOWN: check if the data board is ready to shutdown
		drv_gpio_getPinState(DRV_GPIO_PIN_GPIO, &newDbGpioPinState);
  404596:	f107 036f 	add.w	r3, r7, #111	; 0x6f
  40459a:	2009      	movs	r0, #9
  40459c:	4619      	mov	r1, r3
  40459e:	4b6e      	ldr	r3, [pc, #440]	; (404758 <chrg_task_chargeMonitor+0x318>)
  4045a0:	4798      	blx	r3
		if (newDbGpioPinState != dbGpioPinState)
  4045a2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
  4045a6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
  4045aa:	429a      	cmp	r2, r3
  4045ac:	d018      	beq.n	4045e0 <chrg_task_chargeMonitor+0x1a0>
		{
			dbGpioPinState = newDbGpioPinState;
  4045ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
  4045b2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			if (newDbGpioPinState == DRV_GPIO_PIN_STATE_LOW)
  4045b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
  4045ba:	2b00      	cmp	r3, #0
  4045bc:	d110      	bne.n	4045e0 <chrg_task_chargeMonitor+0x1a0>
			{
				// the brain pack is ready to shutdown
				eventMessage.sysEvent = SYS_EVENT_AUTO_POWER_DOWN;
  4045be:	2307      	movs	r3, #7
  4045c0:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
				if(mgr_eventQueue != NULL)
  4045c4:	4b65      	ldr	r3, [pc, #404]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  4045c6:	681b      	ldr	r3, [r3, #0]
  4045c8:	2b00      	cmp	r3, #0
  4045ca:	d009      	beq.n	4045e0 <chrg_task_chargeMonitor+0x1a0>
				{
					if(xQueueSendToBack(mgr_eventQueue,( void * ) &eventMessage,5) != TRUE)
  4045cc:	4b63      	ldr	r3, [pc, #396]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  4045ce:	681a      	ldr	r2, [r3, #0]
  4045d0:	f107 0374 	add.w	r3, r7, #116	; 0x74
  4045d4:	4610      	mov	r0, r2
  4045d6:	4619      	mov	r1, r3
  4045d8:	2205      	movs	r2, #5
  4045da:	2300      	movs	r3, #0
  4045dc:	4c60      	ldr	r4, [pc, #384]	; (404760 <chrg_task_chargeMonitor+0x320>)
  4045de:	47a0      	blx	r4
				}
			}
		}
				
		//check if the state is new
		if(newChargerState != chrg_currentChargerState)
  4045e0:	4b64      	ldr	r3, [pc, #400]	; (404774 <chrg_task_chargeMonitor+0x334>)
  4045e2:	781b      	ldrb	r3, [r3, #0]
  4045e4:	b2db      	uxtb	r3, r3
  4045e6:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
  4045ea:	429a      	cmp	r2, r3
  4045ec:	d077      	beq.n	4046de <chrg_task_chargeMonitor+0x29e>
		{
			switch(newChargerState)
  4045ee:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
  4045f2:	3b01      	subs	r3, #1
  4045f4:	2b06      	cmp	r3, #6
  4045f6:	d866      	bhi.n	4046c6 <chrg_task_chargeMonitor+0x286>
  4045f8:	a201      	add	r2, pc, #4	; (adr r2, 404600 <chrg_task_chargeMonitor+0x1c0>)
  4045fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4045fe:	bf00      	nop
  404600:	004046b7 	.word	0x004046b7
  404604:	0040462f 	.word	0x0040462f
  404608:	00404665 	.word	0x00404665
  40460c:	00404639 	.word	0x00404639
  404610:	004046c7 	.word	0x004046c7
  404614:	00404625 	.word	0x00404625
  404618:	0040461d 	.word	0x0040461d
			{
				case CHRG_CHARGER_STATE_SHUTDOWN_VBAT:
					//the charger is shutdown, this means that we're running on battery							
					chargeLevel = 0; //set the current charge level to zero so we update the LED color below. 				
  40461c:	2300      	movs	r3, #0
  40461e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
				break;
  404622:	e058      	b.n	4046d6 <chrg_task_chargeMonitor+0x296>
				case CHRG_CHARGER_STATE_SHUTDOWN_VIN:
					drv_led_set(DRV_LED_YELLOW,DRV_LED_SOLID); //TODO: maybe change this... since it's not actually charging. 
  404624:	2003      	movs	r0, #3
  404626:	2101      	movs	r1, #1
  404628:	4b53      	ldr	r3, [pc, #332]	; (404778 <chrg_task_chargeMonitor+0x338>)
  40462a:	4798      	blx	r3
				break;
  40462c:	e053      	b.n	4046d6 <chrg_task_chargeMonitor+0x296>
				case CHRG_CHARGER_STATE_CHARGING:
				{					
					drv_led_set(DRV_LED_YELLOW,DRV_LED_SOLID);	
  40462e:	2003      	movs	r0, #3
  404630:	2101      	movs	r1, #1
  404632:	4b51      	ldr	r3, [pc, #324]	; (404778 <chrg_task_chargeMonitor+0x338>)
  404634:	4798      	blx	r3
				}				
				break;
  404636:	e04e      	b.n	4046d6 <chrg_task_chargeMonitor+0x296>
				case CHRG_CHARGER_STATE_CHARGE_COMPLETE:
				{	
					sprintf(tempString,"PwrBrdMsg:Receive Battery Full indication at ?%d level\r\n", batteryCharge);
  404638:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
  40463c:	f107 0208 	add.w	r2, r7, #8
  404640:	4610      	mov	r0, r2
  404642:	494e      	ldr	r1, [pc, #312]	; (40477c <chrg_task_chargeMonitor+0x33c>)
  404644:	461a      	mov	r2, r3
  404646:	4b4e      	ldr	r3, [pc, #312]	; (404780 <chrg_task_chargeMonitor+0x340>)
  404648:	4798      	blx	r3
					dat_sendDebugMsgToDataBoard(tempString);
  40464a:	f107 0308 	add.w	r3, r7, #8
  40464e:	4618      	mov	r0, r3
  404650:	4b46      	ldr	r3, [pc, #280]	; (40476c <chrg_task_chargeMonitor+0x32c>)
  404652:	4798      	blx	r3
					ltc2941SetChargeComplete(&ltc2941Config);									
  404654:	483e      	ldr	r0, [pc, #248]	; (404750 <chrg_task_chargeMonitor+0x310>)
  404656:	4b4b      	ldr	r3, [pc, #300]	; (404784 <chrg_task_chargeMonitor+0x344>)
  404658:	4798      	blx	r3
					drv_led_set(DRV_LED_GREEN,DRV_LED_SOLID);
  40465a:	2002      	movs	r0, #2
  40465c:	2101      	movs	r1, #1
  40465e:	4b46      	ldr	r3, [pc, #280]	; (404778 <chrg_task_chargeMonitor+0x338>)
  404660:	4798      	blx	r3
				}
				break;
  404662:	e038      	b.n	4046d6 <chrg_task_chargeMonitor+0x296>
				case CHRG_CHARGER_STATE_LOW_BATTERY:
				{
					eventMessage.sysEvent = SYS_EVENT_LOW_BATTERY; 
  404664:	2302      	movs	r3, #2
  404666:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
					if(mgr_eventQueue != NULL)
  40466a:	4b3c      	ldr	r3, [pc, #240]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  40466c:	681b      	ldr	r3, [r3, #0]
  40466e:	2b00      	cmp	r3, #0
  404670:	d01c      	beq.n	4046ac <chrg_task_chargeMonitor+0x26c>
					{
						sprintf(tempString,"PwrBrdMsg:Receive Low Battery indication at ?%d level\r\n", batteryCharge);
  404672:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
  404676:	f107 0208 	add.w	r2, r7, #8
  40467a:	4610      	mov	r0, r2
  40467c:	4942      	ldr	r1, [pc, #264]	; (404788 <chrg_task_chargeMonitor+0x348>)
  40467e:	461a      	mov	r2, r3
  404680:	4b3f      	ldr	r3, [pc, #252]	; (404780 <chrg_task_chargeMonitor+0x340>)
  404682:	4798      	blx	r3
						dat_sendDebugMsgToDataBoard(tempString);
  404684:	f107 0308 	add.w	r3, r7, #8
  404688:	4618      	mov	r0, r3
  40468a:	4b38      	ldr	r3, [pc, #224]	; (40476c <chrg_task_chargeMonitor+0x32c>)
  40468c:	4798      	blx	r3
						ltc2941SetCharge(&ltc2941Config, CHARGE_EMPTY_VALUE); //set the gas gauge to zero. 						
  40468e:	4830      	ldr	r0, [pc, #192]	; (404750 <chrg_task_chargeMonitor+0x310>)
  404690:	f644 0198 	movw	r1, #18584	; 0x4898
  404694:	4b3d      	ldr	r3, [pc, #244]	; (40478c <chrg_task_chargeMonitor+0x34c>)
  404696:	4798      	blx	r3
						if(xQueueSendToBack(mgr_eventQueue,( void * ) &eventMessage,5) != TRUE)
  404698:	4b30      	ldr	r3, [pc, #192]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  40469a:	681a      	ldr	r2, [r3, #0]
  40469c:	f107 0374 	add.w	r3, r7, #116	; 0x74
  4046a0:	4610      	mov	r0, r2
  4046a2:	4619      	mov	r1, r3
  4046a4:	2205      	movs	r2, #5
  4046a6:	2300      	movs	r3, #0
  4046a8:	4c2d      	ldr	r4, [pc, #180]	; (404760 <chrg_task_chargeMonitor+0x320>)
  4046aa:	47a0      	blx	r4
						{
							//this is an error, we should log it.
						}				
					}
					drv_led_set(DRV_LED_RED,DRV_LED_SOLID);
  4046ac:	2000      	movs	r0, #0
  4046ae:	2101      	movs	r1, #1
  4046b0:	4b31      	ldr	r3, [pc, #196]	; (404778 <chrg_task_chargeMonitor+0x338>)
  4046b2:	4798      	blx	r3
				}
				break;
  4046b4:	e00f      	b.n	4046d6 <chrg_task_chargeMonitor+0x296>
				case CHRG_CHARGER_STATE_NO_BATTERY:
				{				
					drv_led_set(DRV_LED_PURPLE,DRV_LED_SOLID);
  4046b6:	2006      	movs	r0, #6
  4046b8:	2101      	movs	r1, #1
  4046ba:	4b2f      	ldr	r3, [pc, #188]	; (404778 <chrg_task_chargeMonitor+0x338>)
  4046bc:	4798      	blx	r3
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:No Battery\r\n");
  4046be:	4834      	ldr	r0, [pc, #208]	; (404790 <chrg_task_chargeMonitor+0x350>)
  4046c0:	4b2a      	ldr	r3, [pc, #168]	; (40476c <chrg_task_chargeMonitor+0x32c>)
  4046c2:	4798      	blx	r3
				}
				break;
  4046c4:	e007      	b.n	4046d6 <chrg_task_chargeMonitor+0x296>
				case CHRG_CHARGER_STATE_INVALID_CODE:
				default:
				{
					//drv_led_set(DRV_LED_TURQUOISE,DRV_LED_FLASH);	
					//turn off LED for now, figure out what to do with this state later
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:Battery Fault\r\n");
  4046c6:	4833      	ldr	r0, [pc, #204]	; (404794 <chrg_task_chargeMonitor+0x354>)
  4046c8:	4b28      	ldr	r3, [pc, #160]	; (40476c <chrg_task_chargeMonitor+0x32c>)
  4046ca:	4798      	blx	r3
					drv_led_set(DRV_LED_OFF,DRV_LED_SOLID);
  4046cc:	2007      	movs	r0, #7
  4046ce:	2101      	movs	r1, #1
  4046d0:	4b29      	ldr	r3, [pc, #164]	; (404778 <chrg_task_chargeMonitor+0x338>)
  4046d2:	4798      	blx	r3
				}				
				break;				
  4046d4:	bf00      	nop
			}		
			chrg_currentChargerState = newChargerState; 		
  4046d6:	4b27      	ldr	r3, [pc, #156]	; (404774 <chrg_task_chargeMonitor+0x334>)
  4046d8:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
  4046dc:	701a      	strb	r2, [r3, #0]
		}
		if(newChargeLevel != chargeLevel)
  4046de:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
  4046e2:	f8b7 2086 	ldrh.w	r2, [r7, #134]	; 0x86
  4046e6:	429a      	cmp	r2, r3
  4046e8:	d060      	beq.n	4047ac <chrg_task_chargeMonitor+0x36c>
		{			
			chargeLevel = newChargeLevel; 
  4046ea:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
  4046ee:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
			if(chrg_currentChargerState == CHRG_CHARGER_STATE_SHUTDOWN_VBAT)
  4046f2:	4b20      	ldr	r3, [pc, #128]	; (404774 <chrg_task_chargeMonitor+0x334>)
  4046f4:	781b      	ldrb	r3, [r3, #0]
  4046f6:	b2db      	uxtb	r3, r3
  4046f8:	2b07      	cmp	r3, #7
  4046fa:	d157      	bne.n	4047ac <chrg_task_chargeMonitor+0x36c>
			{
				//we are being powered by VBAT, determine what the battery level is. 
				if(chargeLevel <= BATTERY_PERCENT_FAULT)
  4046fc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
  404700:	2b05      	cmp	r3, #5
  404702:	d80e      	bhi.n	404722 <chrg_task_chargeMonitor+0x2e2>
				{
					//the battery is pretty much dead
					drv_led_set(DRV_LED_RED, DRV_LED_FLASH); 
  404704:	2000      	movs	r0, #0
  404706:	2100      	movs	r1, #0
  404708:	4b1b      	ldr	r3, [pc, #108]	; (404778 <chrg_task_chargeMonitor+0x338>)
  40470a:	4798      	blx	r3
					eventMessage.sysEvent = SYS_EVENT_LOW_BATTERY;
  40470c:	2302      	movs	r3, #2
  40470e:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
					if(mgr_eventQueue != NULL)
  404712:	4b12      	ldr	r3, [pc, #72]	; (40475c <chrg_task_chargeMonitor+0x31c>)
  404714:	681b      	ldr	r3, [r3, #0]
  404716:	2b00      	cmp	r3, #0
  404718:	d048      	beq.n	4047ac <chrg_task_chargeMonitor+0x36c>
					{
						dat_sendDebugMsgToDataBoard("PwrBrdMsg:Battery Level Empty\r\n");
  40471a:	481f      	ldr	r0, [pc, #124]	; (404798 <chrg_task_chargeMonitor+0x358>)
  40471c:	4b13      	ldr	r3, [pc, #76]	; (40476c <chrg_task_chargeMonitor+0x32c>)
  40471e:	4798      	blx	r3
  404720:	e044      	b.n	4047ac <chrg_task_chargeMonitor+0x36c>
						//{
							////this is an error, we should log it.
						//}
					}					
				}
				else if(chargeLevel <= BATTERY_PERCENT_CRITICAL)
  404722:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
  404726:	2b08      	cmp	r3, #8
  404728:	d804      	bhi.n	404734 <chrg_task_chargeMonitor+0x2f4>
				{
					drv_led_set(DRV_LED_RED, DRV_LED_FLASH); 
  40472a:	2000      	movs	r0, #0
  40472c:	2100      	movs	r1, #0
  40472e:	4b12      	ldr	r3, [pc, #72]	; (404778 <chrg_task_chargeMonitor+0x338>)
  404730:	4798      	blx	r3
  404732:	e03b      	b.n	4047ac <chrg_task_chargeMonitor+0x36c>
				}				
				else if(chargeLevel <= BATTERY_PERCENT_LOW)
  404734:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
  404738:	2b0f      	cmp	r3, #15
  40473a:	d82f      	bhi.n	40479c <chrg_task_chargeMonitor+0x35c>
				{
					//battery is low, we need to indicate that to the user
					
					drv_led_set(DRV_LED_RED, DRV_LED_SOLID);
  40473c:	2000      	movs	r0, #0
  40473e:	2101      	movs	r1, #1
  404740:	4b0d      	ldr	r3, [pc, #52]	; (404778 <chrg_task_chargeMonitor+0x338>)
  404742:	4798      	blx	r3
  404744:	e032      	b.n	4047ac <chrg_task_chargeMonitor+0x36c>
  404746:	bf00      	nop
  404748:	0040cc29 	.word	0x0040cc29
  40474c:	004047bd 	.word	0x004047bd
  404750:	200001d4 	.word	0x200001d4
  404754:	00405bd9 	.word	0x00405bd9
  404758:	00405645 	.word	0x00405645
  40475c:	20000f70 	.word	0x20000f70
  404760:	00408a45 	.word	0x00408a45
  404764:	20000e04 	.word	0x20000e04
  404768:	00415d14 	.word	0x00415d14
  40476c:	0040520d 	.word	0x0040520d
  404770:	00415d30 	.word	0x00415d30
  404774:	200001e0 	.word	0x200001e0
  404778:	00407435 	.word	0x00407435
  40477c:	00415d4c 	.word	0x00415d4c
  404780:	0040ce39 	.word	0x0040ce39
  404784:	00405c61 	.word	0x00405c61
  404788:	00415d88 	.word	0x00415d88
  40478c:	00405b31 	.word	0x00405b31
  404790:	00415dc0 	.word	0x00415dc0
  404794:	00415dd8 	.word	0x00415dd8
  404798:	00415df4 	.word	0x00415df4
				}
				else if(chargeLevel > BATTERY_PERCENT_LOW)
  40479c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
  4047a0:	2b0f      	cmp	r3, #15
  4047a2:	d903      	bls.n	4047ac <chrg_task_chargeMonitor+0x36c>
				{
					//battery level is good. no need to indicate anything. 
					//drv_led_set(DRV_LED_BLUE,DRV_LED_SOLID);					
					drv_led_set(DRV_LED_OFF,DRV_LED_SOLID);
  4047a4:	2007      	movs	r0, #7
  4047a6:	2101      	movs	r1, #1
  4047a8:	4b02      	ldr	r3, [pc, #8]	; (4047b4 <chrg_task_chargeMonitor+0x374>)
  4047aa:	4798      	blx	r3
				}				
			}
		}			
		vTaskDelay(250); 
  4047ac:	20fa      	movs	r0, #250	; 0xfa
  4047ae:	4b02      	ldr	r3, [pc, #8]	; (4047b8 <chrg_task_chargeMonitor+0x378>)
  4047b0:	4798      	blx	r3
	}	
  4047b2:	e674      	b.n	40449e <chrg_task_chargeMonitor+0x5e>
  4047b4:	00407435 	.word	0x00407435
  4047b8:	004092cd 	.word	0x004092cd

004047bc <getChargerState>:

//static functions

//get charge status
chrg_chargerState_t getChargerState(chrg_chargeMonitorConfig_t* chargerConfig)
{
  4047bc:	b580      	push	{r7, lr}
  4047be:	b084      	sub	sp, #16
  4047c0:	af00      	add	r7, sp, #0
  4047c2:	6078      	str	r0, [r7, #4]
	chrg_chargerState_t chargerState = 0x00; 
  4047c4:	2300      	movs	r3, #0
  4047c6:	73fb      	strb	r3, [r7, #15]
	drv_gpio_pin_state_t tempPinState = DRV_GPIO_PIN_STATE_LOW; 
  4047c8:	2300      	movs	r3, #0
  4047ca:	73bb      	strb	r3, [r7, #14]
	drv_gpio_getPinState(chargerConfig->pin_pg, &tempPinState); 
  4047cc:	687b      	ldr	r3, [r7, #4]
  4047ce:	789a      	ldrb	r2, [r3, #2]
  4047d0:	f107 030e 	add.w	r3, r7, #14
  4047d4:	4610      	mov	r0, r2
  4047d6:	4619      	mov	r1, r3
  4047d8:	4b19      	ldr	r3, [pc, #100]	; (404840 <getChargerState+0x84>)
  4047da:	4798      	blx	r3
	chargerState |= (tempPinState & 0x01); 
  4047dc:	7bbb      	ldrb	r3, [r7, #14]
  4047de:	b2db      	uxtb	r3, r3
  4047e0:	f003 0301 	and.w	r3, r3, #1
  4047e4:	b2da      	uxtb	r2, r3
  4047e6:	7bfb      	ldrb	r3, [r7, #15]
  4047e8:	4313      	orrs	r3, r2
  4047ea:	b2db      	uxtb	r3, r3
  4047ec:	73fb      	strb	r3, [r7, #15]
	drv_gpio_getPinState(chargerConfig->pin_stat2, &tempPinState);
  4047ee:	687b      	ldr	r3, [r7, #4]
  4047f0:	785a      	ldrb	r2, [r3, #1]
  4047f2:	f107 030e 	add.w	r3, r7, #14
  4047f6:	4610      	mov	r0, r2
  4047f8:	4619      	mov	r1, r3
  4047fa:	4b11      	ldr	r3, [pc, #68]	; (404840 <getChargerState+0x84>)
  4047fc:	4798      	blx	r3
	chargerState |= ((tempPinState<<1) & 0x02);
  4047fe:	7bbb      	ldrb	r3, [r7, #14]
  404800:	005b      	lsls	r3, r3, #1
  404802:	b2db      	uxtb	r3, r3
  404804:	f003 0302 	and.w	r3, r3, #2
  404808:	b2da      	uxtb	r2, r3
  40480a:	7bfb      	ldrb	r3, [r7, #15]
  40480c:	4313      	orrs	r3, r2
  40480e:	b2db      	uxtb	r3, r3
  404810:	73fb      	strb	r3, [r7, #15]
	drv_gpio_getPinState(chargerConfig->pin_stat1, &tempPinState);
  404812:	687b      	ldr	r3, [r7, #4]
  404814:	781a      	ldrb	r2, [r3, #0]
  404816:	f107 030e 	add.w	r3, r7, #14
  40481a:	4610      	mov	r0, r2
  40481c:	4619      	mov	r1, r3
  40481e:	4b08      	ldr	r3, [pc, #32]	; (404840 <getChargerState+0x84>)
  404820:	4798      	blx	r3
	chargerState |= ((tempPinState<<2) & 0x04);		
  404822:	7bbb      	ldrb	r3, [r7, #14]
  404824:	009b      	lsls	r3, r3, #2
  404826:	b2db      	uxtb	r3, r3
  404828:	f003 0304 	and.w	r3, r3, #4
  40482c:	b2da      	uxtb	r2, r3
  40482e:	7bfb      	ldrb	r3, [r7, #15]
  404830:	4313      	orrs	r3, r2
  404832:	b2db      	uxtb	r3, r3
  404834:	73fb      	strb	r3, [r7, #15]
	return chargerState; 		
  404836:	7bfb      	ldrb	r3, [r7, #15]
  404838:	4618      	mov	r0, r3
  40483a:	3710      	adds	r7, #16
  40483c:	46bd      	mov	sp, r7
  40483e:	bd80      	pop	{r7, pc}
  404840:	00405645 	.word	0x00405645

00404844 <cmd_task_commandProcesor>:
 * @brief This task receives all incoming commands to the brain pack, and responds to the ones it needs to.   
 * @param pvParameters, void pointer to structure containing configuration
 * @return void
 ***********************************************************************************************/
void cmd_task_commandProcesor(void *pvParameters)
{
  404844:	b590      	push	{r4, r7, lr}
  404846:	b0a1      	sub	sp, #132	; 0x84
  404848:	af00      	add	r7, sp, #0
  40484a:	6078      	str	r0, [r7, #4]
	status_t status = STATUS_PASS;
  40484c:	2300      	movs	r3, #0
  40484e:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	cmd_queue_commandQueue = xQueueCreate( 10, sizeof(cmd_commandPacket_t));
  404852:	200a      	movs	r0, #10
  404854:	2168      	movs	r1, #104	; 0x68
  404856:	2200      	movs	r2, #0
  404858:	4b96      	ldr	r3, [pc, #600]	; (404ab4 <cmd_task_commandProcesor+0x270>)
  40485a:	4798      	blx	r3
  40485c:	4602      	mov	r2, r0
  40485e:	4b96      	ldr	r3, [pc, #600]	; (404ab8 <cmd_task_commandProcesor+0x274>)
  404860:	601a      	str	r2, [r3, #0]
	cmd_commandPacket_t packet; 
	cmd_initPacketStructure(&packet);
  404862:	f107 0310 	add.w	r3, r7, #16
  404866:	4618      	mov	r0, r3
  404868:	4b94      	ldr	r3, [pc, #592]	; (404abc <cmd_task_commandProcesor+0x278>)
  40486a:	4798      	blx	r3
	uint16_t chargeLevel = 0; 
  40486c:	2300      	movs	r3, #0
  40486e:	81fb      	strh	r3, [r7, #14]
	uint32_t chargeRegValue = 0, chargePercent = 0; 
  404870:	2300      	movs	r3, #0
  404872:	67bb      	str	r3, [r7, #120]	; 0x78
  404874:	2300      	movs	r3, #0
  404876:	60bb      	str	r3, [r7, #8]
	bool forwardCommand = true; 
  404878:	2301      	movs	r3, #1
  40487a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	if(cmd_queue_commandQueue == 0)
  40487e:	4b8e      	ldr	r3, [pc, #568]	; (404ab8 <cmd_task_commandProcesor+0x274>)
  404880:	681b      	ldr	r3, [r3, #0]
  404882:	2b00      	cmp	r3, #0
  404884:	d100      	bne.n	404888 <cmd_task_commandProcesor+0x44>
	{
		// Queue was not created this is an error!		
		return;
  404886:	e280      	b.n	404d8a <cmd_task_commandProcesor+0x546>
	}
	while(1)
	{	
		if(xQueueReceive( cmd_queue_commandQueue, &(packet), 250) == TRUE)
  404888:	4b8b      	ldr	r3, [pc, #556]	; (404ab8 <cmd_task_commandProcesor+0x274>)
  40488a:	681a      	ldr	r2, [r3, #0]
  40488c:	f107 0310 	add.w	r3, r7, #16
  404890:	4610      	mov	r0, r2
  404892:	4619      	mov	r1, r3
  404894:	22fa      	movs	r2, #250	; 0xfa
  404896:	2300      	movs	r3, #0
  404898:	4c89      	ldr	r4, [pc, #548]	; (404ac0 <cmd_task_commandProcesor+0x27c>)
  40489a:	47a0      	blx	r4
  40489c:	4603      	mov	r3, r0
  40489e:	2b01      	cmp	r3, #1
  4048a0:	f040 8272 	bne.w	404d88 <cmd_task_commandProcesor+0x544>
		{
			//only a small subset of commands are handled on the power board
			//send the rest to the data board for processing.
			if(packet.packetSize > 0)
  4048a4:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
  4048a8:	2b00      	cmp	r3, #0
  4048aa:	f000 826d 	beq.w	404d88 <cmd_task_commandProcesor+0x544>
			{		
				forwardCommand = true; //by default always forward the command to the databoard
  4048ae:	2301      	movs	r3, #1
  4048b0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if(strncmp(packet.packetData,"setTime",7)==0)
  4048b4:	f107 0310 	add.w	r3, r7, #16
  4048b8:	3301      	adds	r3, #1
  4048ba:	4618      	mov	r0, r3
  4048bc:	4981      	ldr	r1, [pc, #516]	; (404ac4 <cmd_task_commandProcesor+0x280>)
  4048be:	2207      	movs	r2, #7
  4048c0:	4b81      	ldr	r3, [pc, #516]	; (404ac8 <cmd_task_commandProcesor+0x284>)
  4048c2:	4798      	blx	r3
  4048c4:	4603      	mov	r3, r0
  4048c6:	2b00      	cmp	r3, #0
  4048c8:	d114      	bne.n	4048f4 <cmd_task_commandProcesor+0xb0>
				{
					//handle the set time command. 
					if(packet.packetSource != CMD_COMMAND_SOURCE_LOCAL)
  4048ca:	7c3b      	ldrb	r3, [r7, #16]
  4048cc:	2b02      	cmp	r3, #2
  4048ce:	f000 8251 	beq.w	404d74 <cmd_task_commandProcesor+0x530>
					{					
						if(strlen(packet.packetData) >= 24)
  4048d2:	f107 0310 	add.w	r3, r7, #16
  4048d6:	3301      	adds	r3, #1
  4048d8:	4618      	mov	r0, r3
  4048da:	4b7c      	ldr	r3, [pc, #496]	; (404acc <cmd_task_commandProcesor+0x288>)
  4048dc:	4798      	blx	r3
  4048de:	4603      	mov	r3, r0
  4048e0:	2b17      	cmp	r3, #23
  4048e2:	f240 8247 	bls.w	404d74 <cmd_task_commandProcesor+0x530>
						{
							setTimeFromString(packet.packetData+7);
  4048e6:	f107 0310 	add.w	r3, r7, #16
  4048ea:	3308      	adds	r3, #8
  4048ec:	4618      	mov	r0, r3
  4048ee:	4b78      	ldr	r3, [pc, #480]	; (404ad0 <cmd_task_commandProcesor+0x28c>)
  4048f0:	4798      	blx	r3
  4048f2:	e23f      	b.n	404d74 <cmd_task_commandProcesor+0x530>
						}
					}
				}
				else if(strncmp(packet.packetData,"pbGetTime",9)==0)
  4048f4:	f107 0310 	add.w	r3, r7, #16
  4048f8:	3301      	adds	r3, #1
  4048fa:	4618      	mov	r0, r3
  4048fc:	4975      	ldr	r1, [pc, #468]	; (404ad4 <cmd_task_commandProcesor+0x290>)
  4048fe:	2209      	movs	r2, #9
  404900:	4b71      	ldr	r3, [pc, #452]	; (404ac8 <cmd_task_commandProcesor+0x284>)
  404902:	4798      	blx	r3
  404904:	4603      	mov	r3, r0
  404906:	2b00      	cmp	r3, #0
  404908:	d11c      	bne.n	404944 <cmd_task_commandProcesor+0x100>
				{
					forwardCommand = false; 
  40490a:	2300      	movs	r3, #0
  40490c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
					cmd_sendDateTimeCommand();
  404910:	4b71      	ldr	r3, [pc, #452]	; (404ad8 <cmd_task_commandProcesor+0x294>)
  404912:	4798      	blx	r3
					if(packet.packetSource == CMD_COMMAND_SOURCE_DAUGHTER)
  404914:	7c3b      	ldrb	r3, [r7, #16]
  404916:	2b00      	cmp	r3, #0
  404918:	d109      	bne.n	40492e <cmd_task_commandProcesor+0xea>
					{
						drv_uart_putString(dataRouterConfiguration.daughterBoard, getTimeString());
  40491a:	4b70      	ldr	r3, [pc, #448]	; (404adc <cmd_task_commandProcesor+0x298>)
  40491c:	685c      	ldr	r4, [r3, #4]
  40491e:	4b70      	ldr	r3, [pc, #448]	; (404ae0 <cmd_task_commandProcesor+0x29c>)
  404920:	4798      	blx	r3
  404922:	4603      	mov	r3, r0
  404924:	4620      	mov	r0, r4
  404926:	4619      	mov	r1, r3
  404928:	4b6e      	ldr	r3, [pc, #440]	; (404ae4 <cmd_task_commandProcesor+0x2a0>)
  40492a:	4798      	blx	r3
  40492c:	e222      	b.n	404d74 <cmd_task_commandProcesor+0x530>
					}
					else if(packet.packetSource == CMD_COMMAND_SOURCE_USB)
  40492e:	7c3b      	ldrb	r3, [r7, #16]
  404930:	2b01      	cmp	r3, #1
  404932:	f040 821f 	bne.w	404d74 <cmd_task_commandProcesor+0x530>
					{
						dat_sendStringToUsb(getTimeString());
  404936:	4b6a      	ldr	r3, [pc, #424]	; (404ae0 <cmd_task_commandProcesor+0x29c>)
  404938:	4798      	blx	r3
  40493a:	4603      	mov	r3, r0
  40493c:	4618      	mov	r0, r3
  40493e:	4b6a      	ldr	r3, [pc, #424]	; (404ae8 <cmd_task_commandProcesor+0x2a4>)
  404940:	4798      	blx	r3
  404942:	e217      	b.n	404d74 <cmd_task_commandProcesor+0x530>
					}
				}
				else if(strncmp(packet.packetData,"getRawCharge",12)==0)
  404944:	f107 0310 	add.w	r3, r7, #16
  404948:	3301      	adds	r3, #1
  40494a:	4618      	mov	r0, r3
  40494c:	4967      	ldr	r1, [pc, #412]	; (404aec <cmd_task_commandProcesor+0x2a8>)
  40494e:	220c      	movs	r2, #12
  404950:	4b5d      	ldr	r3, [pc, #372]	; (404ac8 <cmd_task_commandProcesor+0x284>)
  404952:	4798      	blx	r3
  404954:	4603      	mov	r3, r0
  404956:	2b00      	cmp	r3, #0
  404958:	d137      	bne.n	4049ca <cmd_task_commandProcesor+0x186>
				{
					//handle the set time command. 
					status = ltc2941GetCharge(&ltc2941Config, &chargeLevel);	
  40495a:	f107 030e 	add.w	r3, r7, #14
  40495e:	4864      	ldr	r0, [pc, #400]	; (404af0 <cmd_task_commandProcesor+0x2ac>)
  404960:	4619      	mov	r1, r3
  404962:	4b64      	ldr	r3, [pc, #400]	; (404af4 <cmd_task_commandProcesor+0x2b0>)
  404964:	4798      	blx	r3
  404966:	4603      	mov	r3, r0
  404968:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
					if (status == STATUS_PASS)
  40496c:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
  404970:	2b00      	cmp	r3, #0
  404972:	d116      	bne.n	4049a2 <cmd_task_commandProcesor+0x15e>
					{
						sprintf(tempString,"raw charge Level: %d\r\n",chargeLevel);
  404974:	89fb      	ldrh	r3, [r7, #14]
  404976:	4860      	ldr	r0, [pc, #384]	; (404af8 <cmd_task_commandProcesor+0x2b4>)
  404978:	4960      	ldr	r1, [pc, #384]	; (404afc <cmd_task_commandProcesor+0x2b8>)
  40497a:	461a      	mov	r2, r3
  40497c:	4b60      	ldr	r3, [pc, #384]	; (404b00 <cmd_task_commandProcesor+0x2bc>)
  40497e:	4798      	blx	r3
						if(packet.packetSource == CMD_COMMAND_SOURCE_DAUGHTER)
  404980:	7c3b      	ldrb	r3, [r7, #16]
  404982:	2b00      	cmp	r3, #0
  404984:	d106      	bne.n	404994 <cmd_task_commandProcesor+0x150>
						{
							drv_uart_putString(dataRouterConfiguration.daughterBoard, tempString);
  404986:	4b55      	ldr	r3, [pc, #340]	; (404adc <cmd_task_commandProcesor+0x298>)
  404988:	685b      	ldr	r3, [r3, #4]
  40498a:	4618      	mov	r0, r3
  40498c:	495a      	ldr	r1, [pc, #360]	; (404af8 <cmd_task_commandProcesor+0x2b4>)
  40498e:	4b55      	ldr	r3, [pc, #340]	; (404ae4 <cmd_task_commandProcesor+0x2a0>)
  404990:	4798      	blx	r3
  404992:	e016      	b.n	4049c2 <cmd_task_commandProcesor+0x17e>
						}
						else if(packet.packetSource == CMD_COMMAND_SOURCE_USB)
  404994:	7c3b      	ldrb	r3, [r7, #16]
  404996:	2b01      	cmp	r3, #1
  404998:	d113      	bne.n	4049c2 <cmd_task_commandProcesor+0x17e>
						{
							dat_sendStringToUsb(tempString);
  40499a:	4857      	ldr	r0, [pc, #348]	; (404af8 <cmd_task_commandProcesor+0x2b4>)
  40499c:	4b52      	ldr	r3, [pc, #328]	; (404ae8 <cmd_task_commandProcesor+0x2a4>)
  40499e:	4798      	blx	r3
  4049a0:	e00f      	b.n	4049c2 <cmd_task_commandProcesor+0x17e>
						}
					}	
					else
					{
						if(packet.packetSource == CMD_COMMAND_SOURCE_DAUGHTER)
  4049a2:	7c3b      	ldrb	r3, [r7, #16]
  4049a4:	2b00      	cmp	r3, #0
  4049a6:	d106      	bne.n	4049b6 <cmd_task_commandProcesor+0x172>
						{
							drv_uart_putString(dataRouterConfiguration.daughterBoard, "Failed to read charge\r\n");
  4049a8:	4b4c      	ldr	r3, [pc, #304]	; (404adc <cmd_task_commandProcesor+0x298>)
  4049aa:	685b      	ldr	r3, [r3, #4]
  4049ac:	4618      	mov	r0, r3
  4049ae:	4955      	ldr	r1, [pc, #340]	; (404b04 <cmd_task_commandProcesor+0x2c0>)
  4049b0:	4b4c      	ldr	r3, [pc, #304]	; (404ae4 <cmd_task_commandProcesor+0x2a0>)
  4049b2:	4798      	blx	r3
  4049b4:	e005      	b.n	4049c2 <cmd_task_commandProcesor+0x17e>
						}
						else if(packet.packetSource == CMD_COMMAND_SOURCE_USB)
  4049b6:	7c3b      	ldrb	r3, [r7, #16]
  4049b8:	2b01      	cmp	r3, #1
  4049ba:	d102      	bne.n	4049c2 <cmd_task_commandProcesor+0x17e>
						{
							dat_sendStringToUsb("Failed to read charge\r\n");
  4049bc:	4851      	ldr	r0, [pc, #324]	; (404b04 <cmd_task_commandProcesor+0x2c0>)
  4049be:	4b4a      	ldr	r3, [pc, #296]	; (404ae8 <cmd_task_commandProcesor+0x2a4>)
  4049c0:	4798      	blx	r3
						}
					}
					//don't forward this message on. 	
					forwardCommand = false; 						
  4049c2:	2300      	movs	r3, #0
  4049c4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4049c8:	e1d4      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}		
				else if(strncmp(packet.packetData,"getCharge",9)==0)
  4049ca:	f107 0310 	add.w	r3, r7, #16
  4049ce:	3301      	adds	r3, #1
  4049d0:	4618      	mov	r0, r3
  4049d2:	494d      	ldr	r1, [pc, #308]	; (404b08 <cmd_task_commandProcesor+0x2c4>)
  4049d4:	2209      	movs	r2, #9
  4049d6:	4b3c      	ldr	r3, [pc, #240]	; (404ac8 <cmd_task_commandProcesor+0x284>)
  4049d8:	4798      	blx	r3
  4049da:	4603      	mov	r3, r0
  4049dc:	2b00      	cmp	r3, #0
  4049de:	d137      	bne.n	404a50 <cmd_task_commandProcesor+0x20c>
				{
					//handle the set time command. 	
					status = getCalculatedPercentage(&ltc2941Config, &chargePercent);
  4049e0:	f107 0308 	add.w	r3, r7, #8
  4049e4:	4842      	ldr	r0, [pc, #264]	; (404af0 <cmd_task_commandProcesor+0x2ac>)
  4049e6:	4619      	mov	r1, r3
  4049e8:	4b48      	ldr	r3, [pc, #288]	; (404b0c <cmd_task_commandProcesor+0x2c8>)
  4049ea:	4798      	blx	r3
  4049ec:	4603      	mov	r3, r0
  4049ee:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
					if (status == STATUS_PASS)
  4049f2:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
  4049f6:	2b00      	cmp	r3, #0
  4049f8:	d116      	bne.n	404a28 <cmd_task_commandProcesor+0x1e4>
					{
						sprintf(tempString,"charge Level: %d\r\n",chargePercent);
  4049fa:	68bb      	ldr	r3, [r7, #8]
  4049fc:	483e      	ldr	r0, [pc, #248]	; (404af8 <cmd_task_commandProcesor+0x2b4>)
  4049fe:	4944      	ldr	r1, [pc, #272]	; (404b10 <cmd_task_commandProcesor+0x2cc>)
  404a00:	461a      	mov	r2, r3
  404a02:	4b3f      	ldr	r3, [pc, #252]	; (404b00 <cmd_task_commandProcesor+0x2bc>)
  404a04:	4798      	blx	r3
						if(packet.packetSource == CMD_COMMAND_SOURCE_DAUGHTER)
  404a06:	7c3b      	ldrb	r3, [r7, #16]
  404a08:	2b00      	cmp	r3, #0
  404a0a:	d106      	bne.n	404a1a <cmd_task_commandProcesor+0x1d6>
						{
							drv_uart_putString(dataRouterConfiguration.daughterBoard, tempString);
  404a0c:	4b33      	ldr	r3, [pc, #204]	; (404adc <cmd_task_commandProcesor+0x298>)
  404a0e:	685b      	ldr	r3, [r3, #4]
  404a10:	4618      	mov	r0, r3
  404a12:	4939      	ldr	r1, [pc, #228]	; (404af8 <cmd_task_commandProcesor+0x2b4>)
  404a14:	4b33      	ldr	r3, [pc, #204]	; (404ae4 <cmd_task_commandProcesor+0x2a0>)
  404a16:	4798      	blx	r3
  404a18:	e016      	b.n	404a48 <cmd_task_commandProcesor+0x204>
						}
						else if(packet.packetSource == CMD_COMMAND_SOURCE_USB)
  404a1a:	7c3b      	ldrb	r3, [r7, #16]
  404a1c:	2b01      	cmp	r3, #1
  404a1e:	d113      	bne.n	404a48 <cmd_task_commandProcesor+0x204>
						{
							dat_sendStringToUsb(tempString);
  404a20:	4835      	ldr	r0, [pc, #212]	; (404af8 <cmd_task_commandProcesor+0x2b4>)
  404a22:	4b31      	ldr	r3, [pc, #196]	; (404ae8 <cmd_task_commandProcesor+0x2a4>)
  404a24:	4798      	blx	r3
  404a26:	e00f      	b.n	404a48 <cmd_task_commandProcesor+0x204>
						}
					}	
					else
					{
						if(packet.packetSource == CMD_COMMAND_SOURCE_DAUGHTER)
  404a28:	7c3b      	ldrb	r3, [r7, #16]
  404a2a:	2b00      	cmp	r3, #0
  404a2c:	d106      	bne.n	404a3c <cmd_task_commandProcesor+0x1f8>
						{
							drv_uart_putString(dataRouterConfiguration.daughterBoard, "Failed to read battery percentage\r\n");
  404a2e:	4b2b      	ldr	r3, [pc, #172]	; (404adc <cmd_task_commandProcesor+0x298>)
  404a30:	685b      	ldr	r3, [r3, #4]
  404a32:	4618      	mov	r0, r3
  404a34:	4937      	ldr	r1, [pc, #220]	; (404b14 <cmd_task_commandProcesor+0x2d0>)
  404a36:	4b2b      	ldr	r3, [pc, #172]	; (404ae4 <cmd_task_commandProcesor+0x2a0>)
  404a38:	4798      	blx	r3
  404a3a:	e005      	b.n	404a48 <cmd_task_commandProcesor+0x204>
						}
						else if(packet.packetSource == CMD_COMMAND_SOURCE_USB)
  404a3c:	7c3b      	ldrb	r3, [r7, #16]
  404a3e:	2b01      	cmp	r3, #1
  404a40:	d102      	bne.n	404a48 <cmd_task_commandProcesor+0x204>
						{
							dat_sendStringToUsb("Failed to read battery percentage\r\n");
  404a42:	4834      	ldr	r0, [pc, #208]	; (404b14 <cmd_task_commandProcesor+0x2d0>)
  404a44:	4b28      	ldr	r3, [pc, #160]	; (404ae8 <cmd_task_commandProcesor+0x2a4>)
  404a46:	4798      	blx	r3
						}
					}
					//don't forward this message on. 	
					forwardCommand = false; 						
  404a48:	2300      	movs	r3, #0
  404a4a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404a4e:	e191      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}		
				else if(strncmp(packet.packetData,"setChargeLow",12)==0)
  404a50:	f107 0310 	add.w	r3, r7, #16
  404a54:	3301      	adds	r3, #1
  404a56:	4618      	mov	r0, r3
  404a58:	492f      	ldr	r1, [pc, #188]	; (404b18 <cmd_task_commandProcesor+0x2d4>)
  404a5a:	220c      	movs	r2, #12
  404a5c:	4b1a      	ldr	r3, [pc, #104]	; (404ac8 <cmd_task_commandProcesor+0x284>)
  404a5e:	4798      	blx	r3
  404a60:	4603      	mov	r3, r0
  404a62:	2b00      	cmp	r3, #0
  404a64:	d10d      	bne.n	404a82 <cmd_task_commandProcesor+0x23e>
				{					
					chargeRegValue = getRegValueForPercent(14);					
  404a66:	200e      	movs	r0, #14
  404a68:	4b2c      	ldr	r3, [pc, #176]	; (404b1c <cmd_task_commandProcesor+0x2d8>)
  404a6a:	4798      	blx	r3
  404a6c:	67b8      	str	r0, [r7, #120]	; 0x78
					ltc2941SetCharge(&ltc2941Config, chargeRegValue);
  404a6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  404a70:	b29b      	uxth	r3, r3
  404a72:	481f      	ldr	r0, [pc, #124]	; (404af0 <cmd_task_commandProcesor+0x2ac>)
  404a74:	4619      	mov	r1, r3
  404a76:	4b2a      	ldr	r3, [pc, #168]	; (404b20 <cmd_task_commandProcesor+0x2dc>)
  404a78:	4798      	blx	r3
					forwardCommand = false; 	 
  404a7a:	2300      	movs	r3, #0
  404a7c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404a80:	e178      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}						
				else if(strncmp(packet.packetData,"setChargeCritical",17)==0)
  404a82:	f107 0310 	add.w	r3, r7, #16
  404a86:	3301      	adds	r3, #1
  404a88:	4618      	mov	r0, r3
  404a8a:	4926      	ldr	r1, [pc, #152]	; (404b24 <cmd_task_commandProcesor+0x2e0>)
  404a8c:	2211      	movs	r2, #17
  404a8e:	4b0e      	ldr	r3, [pc, #56]	; (404ac8 <cmd_task_commandProcesor+0x284>)
  404a90:	4798      	blx	r3
  404a92:	4603      	mov	r3, r0
  404a94:	2b00      	cmp	r3, #0
  404a96:	d147      	bne.n	404b28 <cmd_task_commandProcesor+0x2e4>
				{
					chargeRegValue = getRegValueForPercent(7);					
  404a98:	2007      	movs	r0, #7
  404a9a:	4b20      	ldr	r3, [pc, #128]	; (404b1c <cmd_task_commandProcesor+0x2d8>)
  404a9c:	4798      	blx	r3
  404a9e:	67b8      	str	r0, [r7, #120]	; 0x78
					ltc2941SetCharge(&ltc2941Config,chargeRegValue);
  404aa0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  404aa2:	b29b      	uxth	r3, r3
  404aa4:	4812      	ldr	r0, [pc, #72]	; (404af0 <cmd_task_commandProcesor+0x2ac>)
  404aa6:	4619      	mov	r1, r3
  404aa8:	4b1d      	ldr	r3, [pc, #116]	; (404b20 <cmd_task_commandProcesor+0x2dc>)
  404aaa:	4798      	blx	r3
					forwardCommand = false; 	 
  404aac:	2300      	movs	r3, #0
  404aae:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404ab2:	e15f      	b.n	404d74 <cmd_task_commandProcesor+0x530>
  404ab4:	004089ad 	.word	0x004089ad
  404ab8:	20000e08 	.word	0x20000e08
  404abc:	00404e75 	.word	0x00404e75
  404ac0:	00408c71 	.word	0x00408c71
  404ac4:	00415e14 	.word	0x00415e14
  404ac8:	0040cfc5 	.word	0x0040cfc5
  404acc:	0040cf65 	.word	0x0040cf65
  404ad0:	00404f61 	.word	0x00404f61
  404ad4:	00415e1c 	.word	0x00415e1c
  404ad8:	00404e9d 	.word	0x00404e9d
  404adc:	200002d8 	.word	0x200002d8
  404ae0:	00404e31 	.word	0x00404e31
  404ae4:	00407ea9 	.word	0x00407ea9
  404ae8:	00405269 	.word	0x00405269
  404aec:	00415e28 	.word	0x00415e28
  404af0:	200001d4 	.word	0x200001d4
  404af4:	00405b89 	.word	0x00405b89
  404af8:	20000e0c 	.word	0x20000e0c
  404afc:	00415e38 	.word	0x00415e38
  404b00:	0040ce39 	.word	0x0040ce39
  404b04:	00415e50 	.word	0x00415e50
  404b08:	00415e68 	.word	0x00415e68
  404b0c:	00405bd9 	.word	0x00405bd9
  404b10:	00415e74 	.word	0x00415e74
  404b14:	00415e88 	.word	0x00415e88
  404b18:	00415eac 	.word	0x00415eac
  404b1c:	00405c31 	.word	0x00405c31
  404b20:	00405b31 	.word	0x00405b31
  404b24:	00415ebc 	.word	0x00415ebc
				}										
				else if(strncmp(packet.packetData,"setChargeFault",14)==0)
  404b28:	f107 0310 	add.w	r3, r7, #16
  404b2c:	3301      	adds	r3, #1
  404b2e:	4618      	mov	r0, r3
  404b30:	4997      	ldr	r1, [pc, #604]	; (404d90 <cmd_task_commandProcesor+0x54c>)
  404b32:	220e      	movs	r2, #14
  404b34:	4b97      	ldr	r3, [pc, #604]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404b36:	4798      	blx	r3
  404b38:	4603      	mov	r3, r0
  404b3a:	2b00      	cmp	r3, #0
  404b3c:	d10d      	bne.n	404b5a <cmd_task_commandProcesor+0x316>
				{
					chargeRegValue = getRegValueForPercent(4);					
  404b3e:	2004      	movs	r0, #4
  404b40:	4b95      	ldr	r3, [pc, #596]	; (404d98 <cmd_task_commandProcesor+0x554>)
  404b42:	4798      	blx	r3
  404b44:	67b8      	str	r0, [r7, #120]	; 0x78
					ltc2941SetCharge(&ltc2941Config, chargeRegValue);
  404b46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  404b48:	b29b      	uxth	r3, r3
  404b4a:	4894      	ldr	r0, [pc, #592]	; (404d9c <cmd_task_commandProcesor+0x558>)
  404b4c:	4619      	mov	r1, r3
  404b4e:	4b94      	ldr	r3, [pc, #592]	; (404da0 <cmd_task_commandProcesor+0x55c>)
  404b50:	4798      	blx	r3
					forwardCommand = false; 	 
  404b52:	2300      	movs	r3, #0
  404b54:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404b58:	e10c      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}
				else if(strncmp(packet.packetData,"setChargeFull",13)==0)
  404b5a:	f107 0310 	add.w	r3, r7, #16
  404b5e:	3301      	adds	r3, #1
  404b60:	4618      	mov	r0, r3
  404b62:	4990      	ldr	r1, [pc, #576]	; (404da4 <cmd_task_commandProcesor+0x560>)
  404b64:	220d      	movs	r2, #13
  404b66:	4b8b      	ldr	r3, [pc, #556]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404b68:	4798      	blx	r3
  404b6a:	4603      	mov	r3, r0
  404b6c:	2b00      	cmp	r3, #0
  404b6e:	d108      	bne.n	404b82 <cmd_task_commandProcesor+0x33e>
				{										
					ltc2941SetCharge(&ltc2941Config, 0xFFFF);
  404b70:	488a      	ldr	r0, [pc, #552]	; (404d9c <cmd_task_commandProcesor+0x558>)
  404b72:	f64f 71ff 	movw	r1, #65535	; 0xffff
  404b76:	4b8a      	ldr	r3, [pc, #552]	; (404da0 <cmd_task_commandProcesor+0x55c>)
  404b78:	4798      	blx	r3
					forwardCommand = false; 	 
  404b7a:	2300      	movs	r3, #0
  404b7c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404b80:	e0f8      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}									
				else if(strncmp(packet.packetData,"getChrgStatus",13)==0)
  404b82:	f107 0310 	add.w	r3, r7, #16
  404b86:	3301      	adds	r3, #1
  404b88:	4618      	mov	r0, r3
  404b8a:	4987      	ldr	r1, [pc, #540]	; (404da8 <cmd_task_commandProcesor+0x564>)
  404b8c:	220d      	movs	r2, #13
  404b8e:	4b81      	ldr	r3, [pc, #516]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404b90:	4798      	blx	r3
  404b92:	4603      	mov	r3, r0
  404b94:	2b00      	cmp	r3, #0
  404b96:	d11c      	bne.n	404bd2 <cmd_task_commandProcesor+0x38e>
				{
					//handle the set time command. 
					sprintf(tempString,"charger status: %x\r\n",ltc2941GetStatus(&ltc2941Config));
  404b98:	4880      	ldr	r0, [pc, #512]	; (404d9c <cmd_task_commandProcesor+0x558>)
  404b9a:	4b84      	ldr	r3, [pc, #528]	; (404dac <cmd_task_commandProcesor+0x568>)
  404b9c:	4798      	blx	r3
  404b9e:	4603      	mov	r3, r0
  404ba0:	4883      	ldr	r0, [pc, #524]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404ba2:	4984      	ldr	r1, [pc, #528]	; (404db4 <cmd_task_commandProcesor+0x570>)
  404ba4:	461a      	mov	r2, r3
  404ba6:	4b84      	ldr	r3, [pc, #528]	; (404db8 <cmd_task_commandProcesor+0x574>)
  404ba8:	4798      	blx	r3
					if(packet.packetSource == CMD_COMMAND_SOURCE_DAUGHTER)
  404baa:	7c3b      	ldrb	r3, [r7, #16]
  404bac:	2b00      	cmp	r3, #0
  404bae:	d106      	bne.n	404bbe <cmd_task_commandProcesor+0x37a>
					{
						drv_uart_putString(dataRouterConfiguration.daughterBoard, tempString);
  404bb0:	4b82      	ldr	r3, [pc, #520]	; (404dbc <cmd_task_commandProcesor+0x578>)
  404bb2:	685b      	ldr	r3, [r3, #4]
  404bb4:	4618      	mov	r0, r3
  404bb6:	497e      	ldr	r1, [pc, #504]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404bb8:	4b81      	ldr	r3, [pc, #516]	; (404dc0 <cmd_task_commandProcesor+0x57c>)
  404bba:	4798      	blx	r3
  404bbc:	e005      	b.n	404bca <cmd_task_commandProcesor+0x386>
					}
					else if(packet.packetSource == CMD_COMMAND_SOURCE_USB)
  404bbe:	7c3b      	ldrb	r3, [r7, #16]
  404bc0:	2b01      	cmp	r3, #1
  404bc2:	d102      	bne.n	404bca <cmd_task_commandProcesor+0x386>
					{
						dat_sendStringToUsb(tempString);
  404bc4:	487a      	ldr	r0, [pc, #488]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404bc6:	4b7f      	ldr	r3, [pc, #508]	; (404dc4 <cmd_task_commandProcesor+0x580>)
  404bc8:	4798      	blx	r3
					}						
					//don't forward this message on. 						
					forwardCommand = false; 						
  404bca:	2300      	movs	r3, #0
  404bcc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404bd0:	e0d0      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}	
				else if (strncmp(packet.packetData,"resetPb",7)==0)
  404bd2:	f107 0310 	add.w	r3, r7, #16
  404bd6:	3301      	adds	r3, #1
  404bd8:	4618      	mov	r0, r3
  404bda:	497b      	ldr	r1, [pc, #492]	; (404dc8 <cmd_task_commandProcesor+0x584>)
  404bdc:	2207      	movs	r2, #7
  404bde:	4b6d      	ldr	r3, [pc, #436]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404be0:	4798      	blx	r3
  404be2:	4603      	mov	r3, r0
  404be4:	2b00      	cmp	r3, #0
  404be6:	d103      	bne.n	404bf0 <cmd_task_commandProcesor+0x3ac>
				{
					rstc_start_software_reset(RSTC);											
  404be8:	4878      	ldr	r0, [pc, #480]	; (404dcc <cmd_task_commandProcesor+0x588>)
  404bea:	4b79      	ldr	r3, [pc, #484]	; (404dd0 <cmd_task_commandProcesor+0x58c>)
  404bec:	4798      	blx	r3
  404bee:	e0c1      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}	
				else if (strncmp(packet.packetData,"fastChrg1",9)==0)
  404bf0:	f107 0310 	add.w	r3, r7, #16
  404bf4:	3301      	adds	r3, #1
  404bf6:	4618      	mov	r0, r3
  404bf8:	4976      	ldr	r1, [pc, #472]	; (404dd4 <cmd_task_commandProcesor+0x590>)
  404bfa:	2209      	movs	r2, #9
  404bfc:	4b65      	ldr	r3, [pc, #404]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404bfe:	4798      	blx	r3
  404c00:	4603      	mov	r3, r0
  404c02:	2b00      	cmp	r3, #0
  404c04:	d10a      	bne.n	404c1c <cmd_task_commandProcesor+0x3d8>
				{
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:Fast Charge On\r\n");
  404c06:	4874      	ldr	r0, [pc, #464]	; (404dd8 <cmd_task_commandProcesor+0x594>)
  404c08:	4b74      	ldr	r3, [pc, #464]	; (404ddc <cmd_task_commandProcesor+0x598>)
  404c0a:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_CHRG_SEL, DRV_GPIO_PIN_STATE_HIGH);	
  404c0c:	2005      	movs	r0, #5
  404c0e:	2101      	movs	r1, #1
  404c10:	4b73      	ldr	r3, [pc, #460]	; (404de0 <cmd_task_commandProcesor+0x59c>)
  404c12:	4798      	blx	r3
					forwardCommand = false; 
  404c14:	2300      	movs	r3, #0
  404c16:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404c1a:	e0ab      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}
				else if (strncmp(packet.packetData,"fastChrg0",9)==0)
  404c1c:	f107 0310 	add.w	r3, r7, #16
  404c20:	3301      	adds	r3, #1
  404c22:	4618      	mov	r0, r3
  404c24:	496f      	ldr	r1, [pc, #444]	; (404de4 <cmd_task_commandProcesor+0x5a0>)
  404c26:	2209      	movs	r2, #9
  404c28:	4b5a      	ldr	r3, [pc, #360]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404c2a:	4798      	blx	r3
  404c2c:	4603      	mov	r3, r0
  404c2e:	2b00      	cmp	r3, #0
  404c30:	d10a      	bne.n	404c48 <cmd_task_commandProcesor+0x404>
				{
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:Fast Charge Off\r\n");
  404c32:	486d      	ldr	r0, [pc, #436]	; (404de8 <cmd_task_commandProcesor+0x5a4>)
  404c34:	4b69      	ldr	r3, [pc, #420]	; (404ddc <cmd_task_commandProcesor+0x598>)
  404c36:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_CHRG_SEL, DRV_GPIO_PIN_STATE_LOW);
  404c38:	2005      	movs	r0, #5
  404c3a:	2100      	movs	r1, #0
  404c3c:	4b68      	ldr	r3, [pc, #416]	; (404de0 <cmd_task_commandProcesor+0x59c>)
  404c3e:	4798      	blx	r3
					forwardCommand = false; 	
  404c40:	2300      	movs	r3, #0
  404c42:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404c46:	e095      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}
				else if (strncmp(packet.packetData,"jacksEn1",9)==0)
  404c48:	f107 0310 	add.w	r3, r7, #16
  404c4c:	3301      	adds	r3, #1
  404c4e:	4618      	mov	r0, r3
  404c50:	4966      	ldr	r1, [pc, #408]	; (404dec <cmd_task_commandProcesor+0x5a8>)
  404c52:	2209      	movs	r2, #9
  404c54:	4b4f      	ldr	r3, [pc, #316]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404c56:	4798      	blx	r3
  404c58:	4603      	mov	r3, r0
  404c5a:	2b00      	cmp	r3, #0
  404c5c:	d10e      	bne.n	404c7c <cmd_task_commandProcesor+0x438>
				{
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:Jacks Enabled\r\n");
  404c5e:	4864      	ldr	r0, [pc, #400]	; (404df0 <cmd_task_commandProcesor+0x5ac>)
  404c60:	4b5e      	ldr	r3, [pc, #376]	; (404ddc <cmd_task_commandProcesor+0x598>)
  404c62:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_LOW);
  404c64:	2001      	movs	r0, #1
  404c66:	2100      	movs	r1, #0
  404c68:	4b5d      	ldr	r3, [pc, #372]	; (404de0 <cmd_task_commandProcesor+0x59c>)
  404c6a:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_LOW);
  404c6c:	2000      	movs	r0, #0
  404c6e:	2100      	movs	r1, #0
  404c70:	4b5b      	ldr	r3, [pc, #364]	; (404de0 <cmd_task_commandProcesor+0x59c>)
  404c72:	4798      	blx	r3
					forwardCommand = false; 	
  404c74:	2300      	movs	r3, #0
  404c76:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404c7a:	e07b      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}
				else if (strncmp(packet.packetData,"jacksEn0",9)==0)
  404c7c:	f107 0310 	add.w	r3, r7, #16
  404c80:	3301      	adds	r3, #1
  404c82:	4618      	mov	r0, r3
  404c84:	495b      	ldr	r1, [pc, #364]	; (404df4 <cmd_task_commandProcesor+0x5b0>)
  404c86:	2209      	movs	r2, #9
  404c88:	4b42      	ldr	r3, [pc, #264]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404c8a:	4798      	blx	r3
  404c8c:	4603      	mov	r3, r0
  404c8e:	2b00      	cmp	r3, #0
  404c90:	d10e      	bne.n	404cb0 <cmd_task_commandProcesor+0x46c>
				{
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:Jacks Disabled\r\n");
  404c92:	4859      	ldr	r0, [pc, #356]	; (404df8 <cmd_task_commandProcesor+0x5b4>)
  404c94:	4b51      	ldr	r3, [pc, #324]	; (404ddc <cmd_task_commandProcesor+0x598>)
  404c96:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_HIGH);
  404c98:	2001      	movs	r0, #1
  404c9a:	2101      	movs	r1, #1
  404c9c:	4b50      	ldr	r3, [pc, #320]	; (404de0 <cmd_task_commandProcesor+0x59c>)
  404c9e:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_HIGH);
  404ca0:	2000      	movs	r0, #0
  404ca2:	2101      	movs	r1, #1
  404ca4:	4b4e      	ldr	r3, [pc, #312]	; (404de0 <cmd_task_commandProcesor+0x59c>)
  404ca6:	4798      	blx	r3
					forwardCommand = false; 	
  404ca8:	2300      	movs	r3, #0
  404caa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  404cae:	e061      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}				
				else if (strncmp(packet.packetData,"crashSystem",11)==0)
  404cb0:	f107 0310 	add.w	r3, r7, #16
  404cb4:	3301      	adds	r3, #1
  404cb6:	4618      	mov	r0, r3
  404cb8:	4950      	ldr	r1, [pc, #320]	; (404dfc <cmd_task_commandProcesor+0x5b8>)
  404cba:	220b      	movs	r2, #11
  404cbc:	4b35      	ldr	r3, [pc, #212]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404cbe:	4798      	blx	r3
  404cc0:	4603      	mov	r3, r0
  404cc2:	2b00      	cmp	r3, #0
  404cc4:	d109      	bne.n	404cda <cmd_task_commandProcesor+0x496>
					//sprintf(1234213,"crashity crash crash!%s\r\n",NULL);
					//assert(false);
					//*((unsigned int*)0) = 0xDEAD;
					//uint32_t* deadPointer = malloc(10000000000);
					//strncpy(deadPointer+4, deadPointer+6, 10000);
					memcpy(0x20000000, packet.packetData, 1000000);
  404cc6:	f107 0310 	add.w	r3, r7, #16
  404cca:	3301      	adds	r3, #1
  404ccc:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
  404cd0:	4619      	mov	r1, r3
  404cd2:	4a4b      	ldr	r2, [pc, #300]	; (404e00 <cmd_task_commandProcesor+0x5bc>)
  404cd4:	4b4b      	ldr	r3, [pc, #300]	; (404e04 <cmd_task_commandProcesor+0x5c0>)
  404cd6:	4798      	blx	r3
  404cd8:	e04c      	b.n	404d74 <cmd_task_commandProcesor+0x530>
										
				}
				else if (strncmp(packet.packetData,"enterBootloader",11)==0)
  404cda:	f107 0310 	add.w	r3, r7, #16
  404cde:	3301      	adds	r3, #1
  404ce0:	4618      	mov	r0, r3
  404ce2:	4949      	ldr	r1, [pc, #292]	; (404e08 <cmd_task_commandProcesor+0x5c4>)
  404ce4:	220b      	movs	r2, #11
  404ce6:	4b2b      	ldr	r3, [pc, #172]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404ce8:	4798      	blx	r3
  404cea:	4603      	mov	r3, r0
  404cec:	2b00      	cmp	r3, #0
  404cee:	d108      	bne.n	404d02 <cmd_task_commandProcesor+0x4be>
				{
					//clear GPNVM bit 1 to get the processor to boot from the ROM
					efc_perform_command(EFC0,EFC_FCMD_CGPB,1);
  404cf0:	4846      	ldr	r0, [pc, #280]	; (404e0c <cmd_task_commandProcesor+0x5c8>)
  404cf2:	210c      	movs	r1, #12
  404cf4:	2201      	movs	r2, #1
  404cf6:	4b46      	ldr	r3, [pc, #280]	; (404e10 <cmd_task_commandProcesor+0x5cc>)
  404cf8:	4798      	blx	r3
					//restart the processor, so we enter the ROM bootloader. 
					rstc_start_software_reset(RSTC);								
  404cfa:	4834      	ldr	r0, [pc, #208]	; (404dcc <cmd_task_commandProcesor+0x588>)
  404cfc:	4b34      	ldr	r3, [pc, #208]	; (404dd0 <cmd_task_commandProcesor+0x58c>)
  404cfe:	4798      	blx	r3
  404d00:	e038      	b.n	404d74 <cmd_task_commandProcesor+0x530>
				}
				else if(strncmp(packet.packetData,"pbVersion",9)==0)
  404d02:	f107 0310 	add.w	r3, r7, #16
  404d06:	3301      	adds	r3, #1
  404d08:	4618      	mov	r0, r3
  404d0a:	4942      	ldr	r1, [pc, #264]	; (404e14 <cmd_task_commandProcesor+0x5d0>)
  404d0c:	2209      	movs	r2, #9
  404d0e:	4b21      	ldr	r3, [pc, #132]	; (404d94 <cmd_task_commandProcesor+0x550>)
  404d10:	4798      	blx	r3
  404d12:	4603      	mov	r3, r0
  404d14:	2b00      	cmp	r3, #0
  404d16:	d12d      	bne.n	404d74 <cmd_task_commandProcesor+0x530>
				{
					sprintf(tempString," PB VERSION %s\r\n", VERSION);
  404d18:	4825      	ldr	r0, [pc, #148]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404d1a:	493f      	ldr	r1, [pc, #252]	; (404e18 <cmd_task_commandProcesor+0x5d4>)
  404d1c:	4a3f      	ldr	r2, [pc, #252]	; (404e1c <cmd_task_commandProcesor+0x5d8>)
  404d1e:	4b26      	ldr	r3, [pc, #152]	; (404db8 <cmd_task_commandProcesor+0x574>)
  404d20:	4798      	blx	r3
					if(packet.packetSource == CMD_COMMAND_SOURCE_DAUGHTER)
  404d22:	7c3b      	ldrb	r3, [r7, #16]
  404d24:	2b00      	cmp	r3, #0
  404d26:	d106      	bne.n	404d36 <cmd_task_commandProcesor+0x4f2>
					{
						drv_uart_putString(dataRouterConfiguration.daughterBoard, tempString);
  404d28:	4b24      	ldr	r3, [pc, #144]	; (404dbc <cmd_task_commandProcesor+0x578>)
  404d2a:	685b      	ldr	r3, [r3, #4]
  404d2c:	4618      	mov	r0, r3
  404d2e:	4920      	ldr	r1, [pc, #128]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404d30:	4b23      	ldr	r3, [pc, #140]	; (404dc0 <cmd_task_commandProcesor+0x57c>)
  404d32:	4798      	blx	r3
  404d34:	e005      	b.n	404d42 <cmd_task_commandProcesor+0x4fe>
					}
					else if(packet.packetSource == CMD_COMMAND_SOURCE_USB)
  404d36:	7c3b      	ldrb	r3, [r7, #16]
  404d38:	2b01      	cmp	r3, #1
  404d3a:	d102      	bne.n	404d42 <cmd_task_commandProcesor+0x4fe>
					{
						dat_sendStringToUsb(tempString);
  404d3c:	481c      	ldr	r0, [pc, #112]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404d3e:	4b21      	ldr	r3, [pc, #132]	; (404dc4 <cmd_task_commandProcesor+0x580>)
  404d40:	4798      	blx	r3
					}
					sprintf(tempString,"BUILD DATE: %s %s\r\n", __DATE__,__TIME__);
  404d42:	481b      	ldr	r0, [pc, #108]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404d44:	4936      	ldr	r1, [pc, #216]	; (404e20 <cmd_task_commandProcesor+0x5dc>)
  404d46:	4a37      	ldr	r2, [pc, #220]	; (404e24 <cmd_task_commandProcesor+0x5e0>)
  404d48:	4b37      	ldr	r3, [pc, #220]	; (404e28 <cmd_task_commandProcesor+0x5e4>)
  404d4a:	4c1b      	ldr	r4, [pc, #108]	; (404db8 <cmd_task_commandProcesor+0x574>)
  404d4c:	47a0      	blx	r4
					if(packet.packetSource == CMD_COMMAND_SOURCE_DAUGHTER)
  404d4e:	7c3b      	ldrb	r3, [r7, #16]
  404d50:	2b00      	cmp	r3, #0
  404d52:	d106      	bne.n	404d62 <cmd_task_commandProcesor+0x51e>
					{
						drv_uart_putString(dataRouterConfiguration.daughterBoard, tempString);
  404d54:	4b19      	ldr	r3, [pc, #100]	; (404dbc <cmd_task_commandProcesor+0x578>)
  404d56:	685b      	ldr	r3, [r3, #4]
  404d58:	4618      	mov	r0, r3
  404d5a:	4915      	ldr	r1, [pc, #84]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404d5c:	4b18      	ldr	r3, [pc, #96]	; (404dc0 <cmd_task_commandProcesor+0x57c>)
  404d5e:	4798      	blx	r3
  404d60:	e005      	b.n	404d6e <cmd_task_commandProcesor+0x52a>
					}
					else if(packet.packetSource == CMD_COMMAND_SOURCE_USB)
  404d62:	7c3b      	ldrb	r3, [r7, #16]
  404d64:	2b01      	cmp	r3, #1
  404d66:	d102      	bne.n	404d6e <cmd_task_commandProcesor+0x52a>
					{
						dat_sendStringToUsb(tempString);
  404d68:	4811      	ldr	r0, [pc, #68]	; (404db0 <cmd_task_commandProcesor+0x56c>)
  404d6a:	4b16      	ldr	r3, [pc, #88]	; (404dc4 <cmd_task_commandProcesor+0x580>)
  404d6c:	4798      	blx	r3
					}
					forwardCommand = false; 
  404d6e:	2300      	movs	r3, #0
  404d70:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				}				
				if(forwardCommand == true)
  404d74:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  404d78:	2b00      	cmp	r3, #0
  404d7a:	d005      	beq.n	404d88 <cmd_task_commandProcesor+0x544>
				{
					//forward the command to the data board. 
					dat_sendPacketToDataBoard(&packet); 	
  404d7c:	f107 0310 	add.w	r3, r7, #16
  404d80:	4618      	mov	r0, r3
  404d82:	4b2a      	ldr	r3, [pc, #168]	; (404e2c <cmd_task_commandProcesor+0x5e8>)
  404d84:	4798      	blx	r3
				}				
			}
		}
	}
  404d86:	e57f      	b.n	404888 <cmd_task_commandProcesor+0x44>
  404d88:	e57e      	b.n	404888 <cmd_task_commandProcesor+0x44>
		
}
  404d8a:	3784      	adds	r7, #132	; 0x84
  404d8c:	46bd      	mov	sp, r7
  404d8e:	bd90      	pop	{r4, r7, pc}
  404d90:	00415ed0 	.word	0x00415ed0
  404d94:	0040cfc5 	.word	0x0040cfc5
  404d98:	00405c31 	.word	0x00405c31
  404d9c:	200001d4 	.word	0x200001d4
  404da0:	00405b31 	.word	0x00405b31
  404da4:	00415ee0 	.word	0x00415ee0
  404da8:	00415ef0 	.word	0x00415ef0
  404dac:	00405c85 	.word	0x00405c85
  404db0:	20000e0c 	.word	0x20000e0c
  404db4:	00415f00 	.word	0x00415f00
  404db8:	0040ce39 	.word	0x0040ce39
  404dbc:	200002d8 	.word	0x200002d8
  404dc0:	00407ea9 	.word	0x00407ea9
  404dc4:	00405269 	.word	0x00405269
  404dc8:	00415f18 	.word	0x00415f18
  404dcc:	400e1400 	.word	0x400e1400
  404dd0:	0040aa55 	.word	0x0040aa55
  404dd4:	00415f20 	.word	0x00415f20
  404dd8:	00415f2c 	.word	0x00415f2c
  404ddc:	0040520d 	.word	0x0040520d
  404de0:	00405551 	.word	0x00405551
  404de4:	00415f48 	.word	0x00415f48
  404de8:	00415f54 	.word	0x00415f54
  404dec:	00415f70 	.word	0x00415f70
  404df0:	00415f7c 	.word	0x00415f7c
  404df4:	00415f98 	.word	0x00415f98
  404df8:	00415fa4 	.word	0x00415fa4
  404dfc:	00415fc0 	.word	0x00415fc0
  404e00:	000f4240 	.word	0x000f4240
  404e04:	0040caf5 	.word	0x0040caf5
  404e08:	00415fcc 	.word	0x00415fcc
  404e0c:	400e0a00 	.word	0x400e0a00
  404e10:	00401d61 	.word	0x00401d61
  404e14:	00415fdc 	.word	0x00415fdc
  404e18:	00415fe8 	.word	0x00415fe8
  404e1c:	00415ffc 	.word	0x00415ffc
  404e20:	00416004 	.word	0x00416004
  404e24:	00416018 	.word	0x00416018
  404e28:	00416024 	.word	0x00416024
  404e2c:	00405235 	.word	0x00405235

00404e30 <getTimeString>:
char timeString[100] = {0};
static char* getTimeString()
{
  404e30:	b590      	push	{r4, r7, lr}
  404e32:	b087      	sub	sp, #28
  404e34:	af02      	add	r7, sp, #8
	uint32_t hour, minute, second;
	rtc_get_time(RTC,&hour,&minute,&second);
  404e36:	f107 010c 	add.w	r1, r7, #12
  404e3a:	f107 0208 	add.w	r2, r7, #8
  404e3e:	1d3b      	adds	r3, r7, #4
  404e40:	4807      	ldr	r0, [pc, #28]	; (404e60 <getTimeString+0x30>)
  404e42:	4c08      	ldr	r4, [pc, #32]	; (404e64 <getTimeString+0x34>)
  404e44:	47a0      	blx	r4
	sprintf(timeString,"%02d:%02d:%02d\r\n",hour,minute,second);
  404e46:	68fa      	ldr	r2, [r7, #12]
  404e48:	68bb      	ldr	r3, [r7, #8]
  404e4a:	6879      	ldr	r1, [r7, #4]
  404e4c:	9100      	str	r1, [sp, #0]
  404e4e:	4806      	ldr	r0, [pc, #24]	; (404e68 <getTimeString+0x38>)
  404e50:	4906      	ldr	r1, [pc, #24]	; (404e6c <getTimeString+0x3c>)
  404e52:	4c07      	ldr	r4, [pc, #28]	; (404e70 <getTimeString+0x40>)
  404e54:	47a0      	blx	r4
	return timeString;
  404e56:	4b04      	ldr	r3, [pc, #16]	; (404e68 <getTimeString+0x38>)
}
  404e58:	4618      	mov	r0, r3
  404e5a:	3714      	adds	r7, #20
  404e5c:	46bd      	mov	sp, r7
  404e5e:	bd90      	pop	{r4, r7, pc}
  404e60:	400e1460 	.word	0x400e1460
  404e64:	0040a51d 	.word	0x0040a51d
  404e68:	20000f0c 	.word	0x20000f0c
  404e6c:	00416030 	.word	0x00416030
  404e70:	0040ce39 	.word	0x0040ce39

00404e74 <cmd_initPacketStructure>:


void cmd_initPacketStructure(cmd_commandPacket_t* packet)
{
  404e74:	b580      	push	{r7, lr}
  404e76:	b082      	sub	sp, #8
  404e78:	af00      	add	r7, sp, #0
  404e7a:	6078      	str	r0, [r7, #4]
	memset(packet->packetData,0,CMD_INCOMING_CMD_SIZE_MAX);
  404e7c:	687b      	ldr	r3, [r7, #4]
  404e7e:	3301      	adds	r3, #1
  404e80:	4618      	mov	r0, r3
  404e82:	2100      	movs	r1, #0
  404e84:	2264      	movs	r2, #100	; 0x64
  404e86:	4b04      	ldr	r3, [pc, #16]	; (404e98 <cmd_initPacketStructure+0x24>)
  404e88:	4798      	blx	r3
	packet->packetSize = 0;
  404e8a:	687b      	ldr	r3, [r7, #4]
  404e8c:	2200      	movs	r2, #0
  404e8e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
  404e92:	3708      	adds	r7, #8
  404e94:	46bd      	mov	sp, r7
  404e96:	bd80      	pop	{r7, pc}
  404e98:	0040cc29 	.word	0x0040cc29

00404e9c <cmd_sendDateTimeCommand>:
			//this is an error, we should log it.
		}	
	}
}
status_t cmd_sendDateTimeCommand()
{
  404e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e9e:	b0a9      	sub	sp, #164	; 0xa4
  404ea0:	af06      	add	r7, sp, #24
	cmd_commandPacket_t packet;
	packet.packetSource = CMD_COMMAND_SOURCE_LOCAL; 
  404ea2:	2302      	movs	r3, #2
  404ea4:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t hour, minute, second, year, month, day, dow; 
	rtc_get_date(RTC,&year,&month,&day, &dow); 
  404ea8:	f107 0110 	add.w	r1, r7, #16
  404eac:	f107 020c 	add.w	r2, r7, #12
  404eb0:	f107 0308 	add.w	r3, r7, #8
  404eb4:	1d38      	adds	r0, r7, #4
  404eb6:	9000      	str	r0, [sp, #0]
  404eb8:	4821      	ldr	r0, [pc, #132]	; (404f40 <cmd_sendDateTimeCommand+0xa4>)
  404eba:	4c22      	ldr	r4, [pc, #136]	; (404f44 <cmd_sendDateTimeCommand+0xa8>)
  404ebc:	47a0      	blx	r4
	rtc_get_time(RTC,&hour,&minute,&second); 
  404ebe:	f107 011c 	add.w	r1, r7, #28
  404ec2:	f107 0218 	add.w	r2, r7, #24
  404ec6:	f107 0314 	add.w	r3, r7, #20
  404eca:	481d      	ldr	r0, [pc, #116]	; (404f40 <cmd_sendDateTimeCommand+0xa4>)
  404ecc:	4c1e      	ldr	r4, [pc, #120]	; (404f48 <cmd_sendDateTimeCommand+0xac>)
  404ece:	47a0      	blx	r4
	sprintf(packet.packetData,"setTime%04d-%02d-%02d-%02d-%02d:%02d:%02d\r\n", year, month, day, dow, hour, minute, second ); 	
  404ed0:	693a      	ldr	r2, [r7, #16]
  404ed2:	68fb      	ldr	r3, [r7, #12]
  404ed4:	f8d7 e008 	ldr.w	lr, [r7, #8]
  404ed8:	687e      	ldr	r6, [r7, #4]
  404eda:	69fd      	ldr	r5, [r7, #28]
  404edc:	69bc      	ldr	r4, [r7, #24]
  404ede:	6978      	ldr	r0, [r7, #20]
  404ee0:	f107 0120 	add.w	r1, r7, #32
  404ee4:	3101      	adds	r1, #1
  404ee6:	f8cd e000 	str.w	lr, [sp]
  404eea:	9601      	str	r6, [sp, #4]
  404eec:	9502      	str	r5, [sp, #8]
  404eee:	9403      	str	r4, [sp, #12]
  404ef0:	9004      	str	r0, [sp, #16]
  404ef2:	4608      	mov	r0, r1
  404ef4:	4915      	ldr	r1, [pc, #84]	; (404f4c <cmd_sendDateTimeCommand+0xb0>)
  404ef6:	4c16      	ldr	r4, [pc, #88]	; (404f50 <cmd_sendDateTimeCommand+0xb4>)
  404ef8:	47a0      	blx	r4
	packet.packetSize = strlen(packet.packetData); 
  404efa:	f107 0320 	add.w	r3, r7, #32
  404efe:	3301      	adds	r3, #1
  404f00:	4618      	mov	r0, r3
  404f02:	4b14      	ldr	r3, [pc, #80]	; (404f54 <cmd_sendDateTimeCommand+0xb8>)
  404f04:	4798      	blx	r3
  404f06:	4603      	mov	r3, r0
  404f08:	b29b      	uxth	r3, r3
  404f0a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
	if(cmd_queue_commandQueue != NULL)
  404f0e:	4b12      	ldr	r3, [pc, #72]	; (404f58 <cmd_sendDateTimeCommand+0xbc>)
  404f10:	681b      	ldr	r3, [r3, #0]
  404f12:	2b00      	cmp	r3, #0
  404f14:	d00e      	beq.n	404f34 <cmd_sendDateTimeCommand+0x98>
	{
		if(xQueueSendToBack(cmd_queue_commandQueue,( void * ) &packet,5) != TRUE)
  404f16:	4b10      	ldr	r3, [pc, #64]	; (404f58 <cmd_sendDateTimeCommand+0xbc>)
  404f18:	681a      	ldr	r2, [r3, #0]
  404f1a:	f107 0320 	add.w	r3, r7, #32
  404f1e:	4610      	mov	r0, r2
  404f20:	4619      	mov	r1, r3
  404f22:	2205      	movs	r2, #5
  404f24:	2300      	movs	r3, #0
  404f26:	4c0d      	ldr	r4, [pc, #52]	; (404f5c <cmd_sendDateTimeCommand+0xc0>)
  404f28:	47a0      	blx	r4
  404f2a:	4603      	mov	r3, r0
  404f2c:	2b01      	cmp	r3, #1
  404f2e:	d001      	beq.n	404f34 <cmd_sendDateTimeCommand+0x98>
		{
			//this is an error, we should log it.
			return STATUS_FAIL;
  404f30:	2301      	movs	r3, #1
  404f32:	e000      	b.n	404f36 <cmd_sendDateTimeCommand+0x9a>
		}	
	}
	return STATUS_PASS;	
  404f34:	2300      	movs	r3, #0
	
} 
  404f36:	4618      	mov	r0, r3
  404f38:	378c      	adds	r7, #140	; 0x8c
  404f3a:	46bd      	mov	sp, r7
  404f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f3e:	bf00      	nop
  404f40:	400e1460 	.word	0x400e1460
  404f44:	0040a6e9 	.word	0x0040a6e9
  404f48:	0040a51d 	.word	0x0040a51d
  404f4c:	00416054 	.word	0x00416054
  404f50:	0040ce39 	.word	0x0040ce39
  404f54:	0040cf65 	.word	0x0040cf65
  404f58:	20000e08 	.word	0x20000e08
  404f5c:	00408a45 	.word	0x00408a45

00404f60 <setTimeFromString>:
//static functions


static void setTimeFromString(char* dateTime)
{
  404f60:	b590      	push	{r4, r7, lr}
  404f62:	b091      	sub	sp, #68	; 0x44
  404f64:	af06      	add	r7, sp, #24
  404f66:	6078      	str	r0, [r7, #4]
	uint32_t year, month, day, dow; //dow is day of week (1-7)
	uint32_t hour, minute, second;
	if(sscanf(dateTime,"%d-%d-%d-%d-%d:%d:%d\r\n", &year, &month, &day, &dow, &hour, &minute, &second ) == 7)
  404f68:	f107 0224 	add.w	r2, r7, #36	; 0x24
  404f6c:	f107 0320 	add.w	r3, r7, #32
  404f70:	f107 011c 	add.w	r1, r7, #28
  404f74:	9100      	str	r1, [sp, #0]
  404f76:	f107 0118 	add.w	r1, r7, #24
  404f7a:	9101      	str	r1, [sp, #4]
  404f7c:	f107 0114 	add.w	r1, r7, #20
  404f80:	9102      	str	r1, [sp, #8]
  404f82:	f107 0110 	add.w	r1, r7, #16
  404f86:	9103      	str	r1, [sp, #12]
  404f88:	f107 010c 	add.w	r1, r7, #12
  404f8c:	9104      	str	r1, [sp, #16]
  404f8e:	6878      	ldr	r0, [r7, #4]
  404f90:	490b      	ldr	r1, [pc, #44]	; (404fc0 <setTimeFromString+0x60>)
  404f92:	4c0c      	ldr	r4, [pc, #48]	; (404fc4 <setTimeFromString+0x64>)
  404f94:	47a0      	blx	r4
  404f96:	4603      	mov	r3, r0
  404f98:	2b07      	cmp	r3, #7
  404f9a:	d10d      	bne.n	404fb8 <setTimeFromString+0x58>
	{
		// we successfully parsed the data, set the time and date
		rtc_set_time(RTC,hour,minute,second);
  404f9c:	6979      	ldr	r1, [r7, #20]
  404f9e:	693a      	ldr	r2, [r7, #16]
  404fa0:	68fb      	ldr	r3, [r7, #12]
  404fa2:	4809      	ldr	r0, [pc, #36]	; (404fc8 <setTimeFromString+0x68>)
  404fa4:	4c09      	ldr	r4, [pc, #36]	; (404fcc <setTimeFromString+0x6c>)
  404fa6:	47a0      	blx	r4
		rtc_set_date(RTC,year,month,day,dow);
  404fa8:	6a79      	ldr	r1, [r7, #36]	; 0x24
  404faa:	6a3a      	ldr	r2, [r7, #32]
  404fac:	69fb      	ldr	r3, [r7, #28]
  404fae:	69b8      	ldr	r0, [r7, #24]
  404fb0:	9000      	str	r0, [sp, #0]
  404fb2:	4805      	ldr	r0, [pc, #20]	; (404fc8 <setTimeFromString+0x68>)
  404fb4:	4c06      	ldr	r4, [pc, #24]	; (404fd0 <setTimeFromString+0x70>)
  404fb6:	47a0      	blx	r4
	}
}
  404fb8:	372c      	adds	r7, #44	; 0x2c
  404fba:	46bd      	mov	sp, r7
  404fbc:	bd90      	pop	{r4, r7, pc}
  404fbe:	bf00      	nop
  404fc0:	00416080 	.word	0x00416080
  404fc4:	0040ce85 	.word	0x0040ce85
  404fc8:	400e1460 	.word	0x400e1460
  404fcc:	0040a5e1 	.word	0x0040a5e1
  404fd0:	0040a7d1 	.word	0x0040a7d1

00404fd4 <dat_task_dataRouter>:
 *	the daughter board UART 
 * @param pvParameters, void pointer to structure containing data router configuration. 
 * @return void
 ***********************************************************************************************/
void dat_task_dataRouter(void *pvParameters)
{
  404fd4:	b590      	push	{r4, r7, lr}
  404fd6:	b0b9      	sub	sp, #228	; 0xe4
  404fd8:	af00      	add	r7, sp, #0
  404fda:	6078      	str	r0, [r7, #4]
	dataRouterConfig = (dat_dataRouterConfig_t*)pvParameters; 
  404fdc:	4b7b      	ldr	r3, [pc, #492]	; (4051cc <dat_task_dataRouter+0x1f8>)
  404fde:	687a      	ldr	r2, [r7, #4]
  404fe0:	601a      	str	r2, [r3, #0]
	cmd_commandPacket_t daughterBoardPacket, usbPacket;
	//mgr_eventMessage_t eventMessage; 
	//initialize the packets
	cmd_initPacketStructure(&daughterBoardPacket);
  404fe2:	f107 0374 	add.w	r3, r7, #116	; 0x74
  404fe6:	4618      	mov	r0, r3
  404fe8:	4b79      	ldr	r3, [pc, #484]	; (4051d0 <dat_task_dataRouter+0x1fc>)
  404fea:	4798      	blx	r3
	daughterBoardPacket.packetSource = CMD_COMMAND_SOURCE_DAUGHTER; 
  404fec:	2300      	movs	r3, #0
  404fee:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	cmd_initPacketStructure(&usbPacket);
  404ff2:	f107 030c 	add.w	r3, r7, #12
  404ff6:	4618      	mov	r0, r3
  404ff8:	4b75      	ldr	r3, [pc, #468]	; (4051d0 <dat_task_dataRouter+0x1fc>)
  404ffa:	4798      	blx	r3
	usbPacket.packetSource = CMD_COMMAND_SOURCE_USB;
  404ffc:	2301      	movs	r3, #1
  404ffe:	733b      	strb	r3, [r7, #12]
		
	if(drv_uart_isInit(dataRouterConfig->daughterBoard) != STATUS_PASS)
  405000:	4b72      	ldr	r3, [pc, #456]	; (4051cc <dat_task_dataRouter+0x1f8>)
  405002:	681b      	ldr	r3, [r3, #0]
  405004:	685b      	ldr	r3, [r3, #4]
  405006:	4618      	mov	r0, r3
  405008:	4b72      	ldr	r3, [pc, #456]	; (4051d4 <dat_task_dataRouter+0x200>)
  40500a:	4798      	blx	r3
  40500c:	4603      	mov	r3, r0
  40500e:	2b00      	cmp	r3, #0
  405010:	d000      	beq.n	405014 <dat_task_dataRouter+0x40>
	{
		//fail!
		return; 
  405012:	e0d7      	b.n	4051c4 <dat_task_dataRouter+0x1f0>
	}
	
	if(drv_uart_isInit(dataRouterConfig->dataBoardUart) != STATUS_PASS)
  405014:	4b6d      	ldr	r3, [pc, #436]	; (4051cc <dat_task_dataRouter+0x1f8>)
  405016:	681b      	ldr	r3, [r3, #0]
  405018:	681b      	ldr	r3, [r3, #0]
  40501a:	4618      	mov	r0, r3
  40501c:	4b6d      	ldr	r3, [pc, #436]	; (4051d4 <dat_task_dataRouter+0x200>)
  40501e:	4798      	blx	r3
  405020:	4603      	mov	r3, r0
  405022:	2b00      	cmp	r3, #0
  405024:	d000      	beq.n	405028 <dat_task_dataRouter+0x54>
	{
		//fail!
		return;
  405026:	e0cd      	b.n	4051c4 <dat_task_dataRouter+0x1f0>
	}

	char receivedByte = 0x00; 
  405028:	2300      	movs	r3, #0
  40502a:	72fb      	strb	r3, [r7, #11]
	int receivedUsbData = 0x00; 
  40502c:	2300      	movs	r3, #0
  40502e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	while(1)
	{
		//try to read byte from databoard mcu
		if(drv_uart_getChar(dataRouterConfig->dataBoardUart, &receivedByte) == STATUS_PASS)
  405032:	4b66      	ldr	r3, [pc, #408]	; (4051cc <dat_task_dataRouter+0x1f8>)
  405034:	681b      	ldr	r3, [r3, #0]
  405036:	681a      	ldr	r2, [r3, #0]
  405038:	f107 030b 	add.w	r3, r7, #11
  40503c:	4610      	mov	r0, r2
  40503e:	4619      	mov	r1, r3
  405040:	4b65      	ldr	r3, [pc, #404]	; (4051d8 <dat_task_dataRouter+0x204>)
  405042:	4798      	blx	r3
  405044:	4603      	mov	r3, r0
  405046:	2b00      	cmp	r3, #0
  405048:	d134      	bne.n	4050b4 <dat_task_dataRouter+0xe0>
		{
			if((receivedByte & 0xA0) == 0xA0)
  40504a:	7afb      	ldrb	r3, [r7, #11]
  40504c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
  405050:	2ba0      	cmp	r3, #160	; 0xa0
  405052:	d11d      	bne.n	405090 <dat_task_dataRouter+0xbc>
			{
				if(receivedByte == POWER_BOARD_CMD_TOGGLE_JACKS)
  405054:	7afb      	ldrb	r3, [r7, #11]
  405056:	2baa      	cmp	r3, #170	; 0xaa
  405058:	d114      	bne.n	405084 <dat_task_dataRouter+0xb0>
				{
					drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_HIGH);
  40505a:	2001      	movs	r0, #1
  40505c:	2101      	movs	r1, #1
  40505e:	4b5f      	ldr	r3, [pc, #380]	; (4051dc <dat_task_dataRouter+0x208>)
  405060:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_HIGH);
  405062:	2000      	movs	r0, #0
  405064:	2101      	movs	r1, #1
  405066:	4b5d      	ldr	r3, [pc, #372]	; (4051dc <dat_task_dataRouter+0x208>)
  405068:	4798      	blx	r3
					vTaskDelay(500);
  40506a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40506e:	4b5c      	ldr	r3, [pc, #368]	; (4051e0 <dat_task_dataRouter+0x20c>)
  405070:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_LOW);
  405072:	2001      	movs	r0, #1
  405074:	2100      	movs	r1, #0
  405076:	4b59      	ldr	r3, [pc, #356]	; (4051dc <dat_task_dataRouter+0x208>)
  405078:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_LOW);
  40507a:	2000      	movs	r0, #0
  40507c:	2100      	movs	r1, #0
  40507e:	4b57      	ldr	r3, [pc, #348]	; (4051dc <dat_task_dataRouter+0x208>)
  405080:	4798      	blx	r3
  405082:	e01a      	b.n	4050ba <dat_task_dataRouter+0xe6>
				}
				else if(receivedByte == POWER_BOARD_CMD_GET_TIME)
  405084:	7afb      	ldrb	r3, [r7, #11]
  405086:	2bac      	cmp	r3, #172	; 0xac
  405088:	d117      	bne.n	4050ba <dat_task_dataRouter+0xe6>
				{
					cmd_sendDateTimeCommand();
  40508a:	4b56      	ldr	r3, [pc, #344]	; (4051e4 <dat_task_dataRouter+0x210>)
  40508c:	4798      	blx	r3
  40508e:	e014      	b.n	4050ba <dat_task_dataRouter+0xe6>
				}			
			}
			else
			{			
				//if byte exists, pass through to the daughter board and USB (if connected)
				drv_uart_putChar(dataRouterConfig->daughterBoard, receivedByte); 
  405090:	4b4e      	ldr	r3, [pc, #312]	; (4051cc <dat_task_dataRouter+0x1f8>)
  405092:	681b      	ldr	r3, [r3, #0]
  405094:	685a      	ldr	r2, [r3, #4]
  405096:	7afb      	ldrb	r3, [r7, #11]
  405098:	4610      	mov	r0, r2
  40509a:	4619      	mov	r1, r3
  40509c:	4b52      	ldr	r3, [pc, #328]	; (4051e8 <dat_task_dataRouter+0x214>)
  40509e:	4798      	blx	r3
				if(udi_cdc_is_tx_ready() == true)
  4050a0:	4b52      	ldr	r3, [pc, #328]	; (4051ec <dat_task_dataRouter+0x218>)
  4050a2:	4798      	blx	r3
  4050a4:	4603      	mov	r3, r0
  4050a6:	2b00      	cmp	r3, #0
  4050a8:	d007      	beq.n	4050ba <dat_task_dataRouter+0xe6>
				{
					udi_cdc_putc(receivedByte); 
  4050aa:	7afb      	ldrb	r3, [r7, #11]
  4050ac:	4618      	mov	r0, r3
  4050ae:	4b50      	ldr	r3, [pc, #320]	; (4051f0 <dat_task_dataRouter+0x21c>)
  4050b0:	4798      	blx	r3
  4050b2:	e002      	b.n	4050ba <dat_task_dataRouter+0xe6>
			}
			
		}
		else
		{
			vTaskDelay(1);
  4050b4:	2001      	movs	r0, #1
  4050b6:	4b4a      	ldr	r3, [pc, #296]	; (4051e0 <dat_task_dataRouter+0x20c>)
  4050b8:	4798      	blx	r3
		}

				
		//try to read byte from daughter board
		if(drv_uart_getChar(dataRouterConfig->daughterBoard, &receivedByte) == STATUS_PASS)
  4050ba:	4b44      	ldr	r3, [pc, #272]	; (4051cc <dat_task_dataRouter+0x1f8>)
  4050bc:	681b      	ldr	r3, [r3, #0]
  4050be:	685a      	ldr	r2, [r3, #4]
  4050c0:	f107 030b 	add.w	r3, r7, #11
  4050c4:	4610      	mov	r0, r2
  4050c6:	4619      	mov	r1, r3
  4050c8:	4b43      	ldr	r3, [pc, #268]	; (4051d8 <dat_task_dataRouter+0x204>)
  4050ca:	4798      	blx	r3
  4050cc:	4603      	mov	r3, r0
  4050ce:	2b00      	cmp	r3, #0
  4050d0:	d133      	bne.n	40513a <dat_task_dataRouter+0x166>
		{
			//if byte exists, pass through to the daughter board and USB (if connected)
			if(daughterBoardPacket.packetSize < CMD_INCOMING_CMD_SIZE_MAX -1) //check we have room for the command. 
  4050d2:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
  4050d6:	2b62      	cmp	r3, #98	; 0x62
  4050d8:	d82a      	bhi.n	405130 <dat_task_dataRouter+0x15c>
			{				
				daughterBoardPacket.packetData[daughterBoardPacket.packetSize++] = receivedByte;				
  4050da:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
  4050de:	1c5a      	adds	r2, r3, #1
  4050e0:	b292      	uxth	r2, r2
  4050e2:	f8a7 20da 	strh.w	r2, [r7, #218]	; 0xda
  4050e6:	7afa      	ldrb	r2, [r7, #11]
  4050e8:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
  4050ec:	440b      	add	r3, r1
  4050ee:	f803 2c6b 	strb.w	r2, [r3, #-107]
				if(receivedByte == '\n')
  4050f2:	7afb      	ldrb	r3, [r7, #11]
  4050f4:	2b0a      	cmp	r3, #10
  4050f6:	d120      	bne.n	40513a <dat_task_dataRouter+0x166>
				{
					//make sure the packet is null terminated
					daughterBoardPacket.packetData[daughterBoardPacket.packetSize] = 0x00;
  4050f8:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
  4050fc:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
  405100:	4413      	add	r3, r2
  405102:	2200      	movs	r2, #0
  405104:	f803 2c6b 	strb.w	r2, [r3, #-107]
					if(cmd_queue_commandQueue != NULL)
  405108:	4b3a      	ldr	r3, [pc, #232]	; (4051f4 <dat_task_dataRouter+0x220>)
  40510a:	681b      	ldr	r3, [r3, #0]
  40510c:	2b00      	cmp	r3, #0
  40510e:	d009      	beq.n	405124 <dat_task_dataRouter+0x150>
					{
						if(xQueueSendToBack(cmd_queue_commandQueue,( void * ) &daughterBoardPacket,5) != TRUE)
  405110:	4b38      	ldr	r3, [pc, #224]	; (4051f4 <dat_task_dataRouter+0x220>)
  405112:	681a      	ldr	r2, [r3, #0]
  405114:	f107 0374 	add.w	r3, r7, #116	; 0x74
  405118:	4610      	mov	r0, r2
  40511a:	4619      	mov	r1, r3
  40511c:	2205      	movs	r2, #5
  40511e:	2300      	movs	r3, #0
  405120:	4c35      	ldr	r4, [pc, #212]	; (4051f8 <dat_task_dataRouter+0x224>)
  405122:	47a0      	blx	r4
						{
							//this is an error, we should log it. 
						}						
					}
					//clear the packet for the next one. 
					cmd_initPacketStructure(&daughterBoardPacket);
  405124:	f107 0374 	add.w	r3, r7, #116	; 0x74
  405128:	4618      	mov	r0, r3
  40512a:	4b29      	ldr	r3, [pc, #164]	; (4051d0 <dat_task_dataRouter+0x1fc>)
  40512c:	4798      	blx	r3
  40512e:	e004      	b.n	40513a <dat_task_dataRouter+0x166>
				}
			}
			else
			{
				//the packet was too big, we should delete it, possibly log an error
				cmd_initPacketStructure(&daughterBoardPacket);
  405130:	f107 0374 	add.w	r3, r7, #116	; 0x74
  405134:	4618      	mov	r0, r3
  405136:	4b26      	ldr	r3, [pc, #152]	; (4051d0 <dat_task_dataRouter+0x1fc>)
  405138:	4798      	blx	r3
			}
		}
		//check if there's any data on the 
		if(udi_cdc_is_rx_ready() == true)
  40513a:	4b30      	ldr	r3, [pc, #192]	; (4051fc <dat_task_dataRouter+0x228>)
  40513c:	4798      	blx	r3
  40513e:	4603      	mov	r3, r0
  405140:	2b00      	cmp	r3, #0
  405142:	d03b      	beq.n	4051bc <dat_task_dataRouter+0x1e8>
		{
			receivedUsbData = udi_cdc_getc();
  405144:	4b2e      	ldr	r3, [pc, #184]	; (405200 <dat_task_dataRouter+0x22c>)
  405146:	4798      	blx	r3
  405148:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
			//if byte exists, pass through to the daughter board and USB (if connected)
			if(usbPacket.packetSize < CMD_INCOMING_CMD_SIZE_MAX -1) //check we have room for the command.
  40514c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
  405150:	2b62      	cmp	r3, #98	; 0x62
  405152:	d82e      	bhi.n	4051b2 <dat_task_dataRouter+0x1de>
			{
				usbPacket.packetData[usbPacket.packetSize++] = (char)receivedUsbData;
  405154:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
  405158:	1c5a      	adds	r2, r3, #1
  40515a:	b292      	uxth	r2, r2
  40515c:	f8a7 2072 	strh.w	r2, [r7, #114]	; 0x72
  405160:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
  405164:	b2d2      	uxtb	r2, r2
  405166:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
  40516a:	440b      	add	r3, r1
  40516c:	f803 2cd3 	strb.w	r2, [r3, #-211]
				if((char)receivedUsbData == '\n')
  405170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
  405174:	b2db      	uxtb	r3, r3
  405176:	2b0a      	cmp	r3, #10
  405178:	d120      	bne.n	4051bc <dat_task_dataRouter+0x1e8>
				{
					//make sure the packet is null terminated
					usbPacket.packetData[usbPacket.packetSize] = 0x00;
  40517a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
  40517e:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
  405182:	4413      	add	r3, r2
  405184:	2200      	movs	r2, #0
  405186:	f803 2cd3 	strb.w	r2, [r3, #-211]
					if(cmd_queue_commandQueue != NULL)
  40518a:	4b1a      	ldr	r3, [pc, #104]	; (4051f4 <dat_task_dataRouter+0x220>)
  40518c:	681b      	ldr	r3, [r3, #0]
  40518e:	2b00      	cmp	r3, #0
  405190:	d009      	beq.n	4051a6 <dat_task_dataRouter+0x1d2>
					{
						if(xQueueSendToBack(cmd_queue_commandQueue,( void * ) &usbPacket,5) != TRUE)
  405192:	4b18      	ldr	r3, [pc, #96]	; (4051f4 <dat_task_dataRouter+0x220>)
  405194:	681a      	ldr	r2, [r3, #0]
  405196:	f107 030c 	add.w	r3, r7, #12
  40519a:	4610      	mov	r0, r2
  40519c:	4619      	mov	r1, r3
  40519e:	2205      	movs	r2, #5
  4051a0:	2300      	movs	r3, #0
  4051a2:	4c15      	ldr	r4, [pc, #84]	; (4051f8 <dat_task_dataRouter+0x224>)
  4051a4:	47a0      	blx	r4
						{
							//this is an error, we should log it.
						}
					}
					//clear the packet for the next one.
					cmd_initPacketStructure(&usbPacket);
  4051a6:	f107 030c 	add.w	r3, r7, #12
  4051aa:	4618      	mov	r0, r3
  4051ac:	4b08      	ldr	r3, [pc, #32]	; (4051d0 <dat_task_dataRouter+0x1fc>)
  4051ae:	4798      	blx	r3
  4051b0:	e004      	b.n	4051bc <dat_task_dataRouter+0x1e8>
				}
			}
			else
			{
				//the packet was too big, we should delete it, possibly log an error
				cmd_initPacketStructure(&usbPacket);
  4051b2:	f107 030c 	add.w	r3, r7, #12
  4051b6:	4618      	mov	r0, r3
  4051b8:	4b05      	ldr	r3, [pc, #20]	; (4051d0 <dat_task_dataRouter+0x1fc>)
  4051ba:	4798      	blx	r3
			}
		}
		wdt_restart(WDT);
  4051bc:	4811      	ldr	r0, [pc, #68]	; (405204 <dat_task_dataRouter+0x230>)
  4051be:	4b12      	ldr	r3, [pc, #72]	; (405208 <dat_task_dataRouter+0x234>)
  4051c0:	4798      	blx	r3
		//taskYIELD();
		//vTaskDelay(1);
				
		
	}	
  4051c2:	e736      	b.n	405032 <dat_task_dataRouter+0x5e>
}
  4051c4:	37e4      	adds	r7, #228	; 0xe4
  4051c6:	46bd      	mov	sp, r7
  4051c8:	bd90      	pop	{r4, r7, pc}
  4051ca:	bf00      	nop
  4051cc:	2000896c 	.word	0x2000896c
  4051d0:	00404e75 	.word	0x00404e75
  4051d4:	00407e6d 	.word	0x00407e6d
  4051d8:	00407cd1 	.word	0x00407cd1
  4051dc:	00405551 	.word	0x00405551
  4051e0:	004092cd 	.word	0x004092cd
  4051e4:	00404e9d 	.word	0x00404e9d
  4051e8:	00407be9 	.word	0x00407be9
  4051ec:	00400efd 	.word	0x00400efd
  4051f0:	00400fe9 	.word	0x00400fe9
  4051f4:	20000e08 	.word	0x20000e08
  4051f8:	00408a45 	.word	0x00408a45
  4051fc:	00400cfd 	.word	0x00400cfd
  405200:	00400df5 	.word	0x00400df5
  405204:	400e1450 	.word	0x400e1450
  405208:	0040bf41 	.word	0x0040bf41

0040520c <dat_sendDebugMsgToDataBoard>:
//note... for now it must be prepended with "PwrBrdMsg:"
status_t dat_sendDebugMsgToDataBoard(char* debugString)
{
  40520c:	b580      	push	{r7, lr}
  40520e:	b082      	sub	sp, #8
  405210:	af00      	add	r7, sp, #0
  405212:	6078      	str	r0, [r7, #4]
	//possibly add some sort of error handling here.	
	drv_uart_putString(dataRouterConfig->dataBoardUart, debugString);
  405214:	4b05      	ldr	r3, [pc, #20]	; (40522c <dat_sendDebugMsgToDataBoard+0x20>)
  405216:	681b      	ldr	r3, [r3, #0]
  405218:	681b      	ldr	r3, [r3, #0]
  40521a:	4618      	mov	r0, r3
  40521c:	6879      	ldr	r1, [r7, #4]
  40521e:	4b04      	ldr	r3, [pc, #16]	; (405230 <dat_sendDebugMsgToDataBoard+0x24>)
  405220:	4798      	blx	r3
	return STATUS_PASS;
  405222:	2300      	movs	r3, #0
}
  405224:	4618      	mov	r0, r3
  405226:	3708      	adds	r7, #8
  405228:	46bd      	mov	sp, r7
  40522a:	bd80      	pop	{r7, pc}
  40522c:	2000896c 	.word	0x2000896c
  405230:	00407ea9 	.word	0x00407ea9

00405234 <dat_sendPacketToDataBoard>:

status_t dat_sendPacketToDataBoard(cmd_commandPacket_t* packet)
{ 
  405234:	b580      	push	{r7, lr}
  405236:	b082      	sub	sp, #8
  405238:	af00      	add	r7, sp, #0
  40523a:	6078      	str	r0, [r7, #4]
	//possibly add some sort of error handling here.
	drv_uart_putData(dataRouterConfig->dataBoardUart, packet->packetData, packet->packetSize);	
  40523c:	4b08      	ldr	r3, [pc, #32]	; (405260 <dat_sendPacketToDataBoard+0x2c>)
  40523e:	681b      	ldr	r3, [r3, #0]
  405240:	6819      	ldr	r1, [r3, #0]
  405242:	687b      	ldr	r3, [r7, #4]
  405244:	1c5a      	adds	r2, r3, #1
  405246:	687b      	ldr	r3, [r7, #4]
  405248:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
  40524c:	4608      	mov	r0, r1
  40524e:	4611      	mov	r1, r2
  405250:	461a      	mov	r2, r3
  405252:	4b04      	ldr	r3, [pc, #16]	; (405264 <dat_sendPacketToDataBoard+0x30>)
  405254:	4798      	blx	r3
	return STATUS_PASS;	
  405256:	2300      	movs	r3, #0
}
  405258:	4618      	mov	r0, r3
  40525a:	3708      	adds	r7, #8
  40525c:	46bd      	mov	sp, r7
  40525e:	bd80      	pop	{r7, pc}
  405260:	2000896c 	.word	0x2000896c
  405264:	00407ef9 	.word	0x00407ef9

00405268 <dat_sendStringToUsb>:

status_t dat_sendStringToUsb(char* str)
{	
  405268:	b580      	push	{r7, lr}
  40526a:	b084      	sub	sp, #16
  40526c:	af00      	add	r7, sp, #0
  40526e:	6078      	str	r0, [r7, #4]
	size_t length = strlen(str); 
  405270:	6878      	ldr	r0, [r7, #4]
  405272:	4b06      	ldr	r3, [pc, #24]	; (40528c <dat_sendStringToUsb+0x24>)
  405274:	4798      	blx	r3
  405276:	60f8      	str	r0, [r7, #12]
	udi_cdc_write_buf(str, length); 
  405278:	6878      	ldr	r0, [r7, #4]
  40527a:	68f9      	ldr	r1, [r7, #12]
  40527c:	4b04      	ldr	r3, [pc, #16]	; (405290 <dat_sendStringToUsb+0x28>)
  40527e:	4798      	blx	r3
	return STATUS_PASS;	
  405280:	2300      	movs	r3, #0
}
  405282:	4618      	mov	r0, r3
  405284:	3710      	adds	r7, #16
  405286:	46bd      	mov	sp, r7
  405288:	bd80      	pop	{r7, pc}
  40528a:	bf00      	nop
  40528c:	0040cf65 	.word	0x0040cf65
  405290:	00401115 	.word	0x00401115

00405294 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  405294:	b480      	push	{r7}
  405296:	b083      	sub	sp, #12
  405298:	af00      	add	r7, sp, #0
  40529a:	4603      	mov	r3, r0
  40529c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40529e:	4b08      	ldr	r3, [pc, #32]	; (4052c0 <NVIC_EnableIRQ+0x2c>)
  4052a0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4052a4:	0952      	lsrs	r2, r2, #5
  4052a6:	79f9      	ldrb	r1, [r7, #7]
  4052a8:	f001 011f 	and.w	r1, r1, #31
  4052ac:	2001      	movs	r0, #1
  4052ae:	fa00 f101 	lsl.w	r1, r0, r1
  4052b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4052b6:	370c      	adds	r7, #12
  4052b8:	46bd      	mov	sp, r7
  4052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052be:	4770      	bx	lr
  4052c0:	e000e100 	.word	0xe000e100

004052c4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4052c4:	b480      	push	{r7}
  4052c6:	b083      	sub	sp, #12
  4052c8:	af00      	add	r7, sp, #0
  4052ca:	4603      	mov	r3, r0
  4052cc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4052ce:	4b09      	ldr	r3, [pc, #36]	; (4052f4 <NVIC_DisableIRQ+0x30>)
  4052d0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4052d4:	0952      	lsrs	r2, r2, #5
  4052d6:	79f9      	ldrb	r1, [r7, #7]
  4052d8:	f001 011f 	and.w	r1, r1, #31
  4052dc:	2001      	movs	r0, #1
  4052de:	fa00 f101 	lsl.w	r1, r0, r1
  4052e2:	3220      	adds	r2, #32
  4052e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4052e8:	370c      	adds	r7, #12
  4052ea:	46bd      	mov	sp, r7
  4052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052f0:	4770      	bx	lr
  4052f2:	bf00      	nop
  4052f4:	e000e100 	.word	0xe000e100

004052f8 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  4052f8:	b480      	push	{r7}
  4052fa:	b089      	sub	sp, #36	; 0x24
  4052fc:	af00      	add	r7, sp, #0
  4052fe:	6078      	str	r0, [r7, #4]
  405300:	687b      	ldr	r3, [r7, #4]
  405302:	61fb      	str	r3, [r7, #28]
  405304:	69fb      	ldr	r3, [r7, #28]
  405306:	61bb      	str	r3, [r7, #24]
  405308:	69bb      	ldr	r3, [r7, #24]
  40530a:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40530c:	697b      	ldr	r3, [r7, #20]
  40530e:	095b      	lsrs	r3, r3, #5
  405310:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  405312:	693b      	ldr	r3, [r7, #16]
  405314:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  405318:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40531c:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40531e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  405320:	69fb      	ldr	r3, [r7, #28]
  405322:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  405324:	68fb      	ldr	r3, [r7, #12]
  405326:	f003 031f 	and.w	r3, r3, #31
  40532a:	2101      	movs	r1, #1
  40532c:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  405330:	4013      	ands	r3, r2
  405332:	2b00      	cmp	r3, #0
  405334:	bf0c      	ite	eq
  405336:	2300      	moveq	r3, #0
  405338:	2301      	movne	r3, #1
  40533a:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  40533c:	4618      	mov	r0, r3
  40533e:	3724      	adds	r7, #36	; 0x24
  405340:	46bd      	mov	sp, r7
  405342:	f85d 7b04 	ldr.w	r7, [sp], #4
  405346:	4770      	bx	lr

00405348 <drv_gpio_initializeAll>:
 * @brief initialize all GPIO
 * @param 
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/	
status_t drv_gpio_initializeAll(void)
{
  405348:	b580      	push	{r7, lr}
  40534a:	b084      	sub	sp, #16
  40534c:	af00      	add	r7, sp, #0
	status_t status = STATUS_PASS; 
  40534e:	2300      	movs	r3, #0
  405350:	73fb      	strb	r3, [r7, #15]
	int numGpio = sizeof(gpioConfig)/sizeof(drv_gpio_config_t); 
  405352:	230f      	movs	r3, #15
  405354:	607b      	str	r3, [r7, #4]
	int i = 0; 
  405356:	2300      	movs	r3, #0
  405358:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < numGpio ; i++)
  40535a:	2300      	movs	r3, #0
  40535c:	60bb      	str	r3, [r7, #8]
  40535e:	e010      	b.n	405382 <drv_gpio_initializeAll+0x3a>
	{
		if(drv_gpio_config(&gpioConfig[i]) != STATUS_PASS)
  405360:	68bb      	ldr	r3, [r7, #8]
  405362:	011a      	lsls	r2, r3, #4
  405364:	4b0b      	ldr	r3, [pc, #44]	; (405394 <drv_gpio_initializeAll+0x4c>)
  405366:	4413      	add	r3, r2
  405368:	4618      	mov	r0, r3
  40536a:	4b0b      	ldr	r3, [pc, #44]	; (405398 <drv_gpio_initializeAll+0x50>)
  40536c:	4798      	blx	r3
  40536e:	4603      	mov	r3, r0
  405370:	2b00      	cmp	r3, #0
  405372:	d003      	beq.n	40537c <drv_gpio_initializeAll+0x34>
		{
			status |= STATUS_FAIL;
  405374:	7bfb      	ldrb	r3, [r7, #15]
  405376:	f043 0301 	orr.w	r3, r3, #1
  40537a:	73fb      	strb	r3, [r7, #15]
status_t drv_gpio_initializeAll(void)
{
	status_t status = STATUS_PASS; 
	int numGpio = sizeof(gpioConfig)/sizeof(drv_gpio_config_t); 
	int i = 0; 
	for(i = 0; i < numGpio ; i++)
  40537c:	68bb      	ldr	r3, [r7, #8]
  40537e:	3301      	adds	r3, #1
  405380:	60bb      	str	r3, [r7, #8]
  405382:	68ba      	ldr	r2, [r7, #8]
  405384:	687b      	ldr	r3, [r7, #4]
  405386:	429a      	cmp	r2, r3
  405388:	dbea      	blt.n	405360 <drv_gpio_initializeAll+0x18>
		if(drv_gpio_config(&gpioConfig[i]) != STATUS_PASS)
		{
			status |= STATUS_FAIL;
		}
	}	
	return status; 
  40538a:	7bfb      	ldrb	r3, [r7, #15]
}
  40538c:	4618      	mov	r0, r3
  40538e:	3710      	adds	r7, #16
  405390:	46bd      	mov	sp, r7
  405392:	bd80      	pop	{r7, pc}
  405394:	200001e4 	.word	0x200001e4
  405398:	0040539d 	.word	0x0040539d

0040539c <drv_gpio_config>:
 * @brief Set and configure all GPIOs
 * @param drv_gpio_config_t* gpioConfig
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
status_t drv_gpio_config(drv_gpio_config_t* gpioConfig)
{
  40539c:	b590      	push	{r4, r7, lr}
  40539e:	b08d      	sub	sp, #52	; 0x34
  4053a0:	af02      	add	r7, sp, #8
  4053a2:	6078      	str	r0, [r7, #4]
	status_t status = STATUS_PASS;
  4053a4:	2300      	movs	r3, #0
  4053a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	unsigned long PinFlag = 0;	
  4053aa:	2300      	movs	r3, #0
  4053ac:	627b      	str	r3, [r7, #36]	; 0x24
	if(gpioConfig->pinMode == DRV_GPIO_PIN_MODE_INPUT)	//Check if input or output
  4053ae:	687b      	ldr	r3, [r7, #4]
  4053b0:	791b      	ldrb	r3, [r3, #4]
  4053b2:	2b01      	cmp	r3, #1
  4053b4:	f040 8093 	bne.w	4054de <drv_gpio_config+0x142>
	{
		PinFlag |= PIO_TYPE_PIO_INPUT;	//Set as input
  4053b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4053ba:	f043 5320 	orr.w	r3, r3, #671088640	; 0x28000000
  4053be:	627b      	str	r3, [r7, #36]	; 0x24
		if (gpioConfig->pullUpEnabled == TRUE)
  4053c0:	687b      	ldr	r3, [r7, #4]
  4053c2:	7b1b      	ldrb	r3, [r3, #12]
  4053c4:	2b01      	cmp	r3, #1
  4053c6:	d103      	bne.n	4053d0 <drv_gpio_config+0x34>
		{
			PinFlag |= PIO_PULLUP;	//enable the pull up
  4053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4053ca:	f043 0301 	orr.w	r3, r3, #1
  4053ce:	627b      	str	r3, [r7, #36]	; 0x24
		}
		
		if (gpioConfig->debounceEnabled == TRUE)
  4053d0:	687b      	ldr	r3, [r7, #4]
  4053d2:	7b5b      	ldrb	r3, [r3, #13]
  4053d4:	2b01      	cmp	r3, #1
  4053d6:	d110      	bne.n	4053fa <drv_gpio_config+0x5e>
		{
			//PinFlag |= PIO_DEBOUNCE;	//enable debounce filter
			Pio *p_pio = pio_get_pin_group(gpioConfig->pinId);
  4053d8:	687b      	ldr	r3, [r7, #4]
  4053da:	681b      	ldr	r3, [r3, #0]
  4053dc:	4618      	mov	r0, r3
  4053de:	4b51      	ldr	r3, [pc, #324]	; (405524 <drv_gpio_config+0x188>)
  4053e0:	4798      	blx	r3
  4053e2:	61f8      	str	r0, [r7, #28]
			uint32_t PinMask = pio_get_pin_group_mask(gpioConfig->pinId);	//PinMask
  4053e4:	687b      	ldr	r3, [r7, #4]
  4053e6:	681b      	ldr	r3, [r3, #0]
  4053e8:	4618      	mov	r0, r3
  4053ea:	4b4f      	ldr	r3, [pc, #316]	; (405528 <drv_gpio_config+0x18c>)
  4053ec:	4798      	blx	r3
  4053ee:	61b8      	str	r0, [r7, #24]
			pio_set_debounce_filter(p_pio, PinMask, DEBOUNCE_PERIOD);
  4053f0:	69f8      	ldr	r0, [r7, #28]
  4053f2:	69b9      	ldr	r1, [r7, #24]
  4053f4:	2205      	movs	r2, #5
  4053f6:	4b4d      	ldr	r3, [pc, #308]	; (40552c <drv_gpio_config+0x190>)
  4053f8:	4798      	blx	r3
		}
		
		pmc_enable_periph_clk(pio_get_pin_group_id(gpioConfig->pinId));	//pio_get_pin_group_id(gpioConfig->pinId
  4053fa:	687b      	ldr	r3, [r7, #4]
  4053fc:	681b      	ldr	r3, [r3, #0]
  4053fe:	4618      	mov	r0, r3
  405400:	4b4b      	ldr	r3, [pc, #300]	; (405530 <drv_gpio_config+0x194>)
  405402:	4798      	blx	r3
  405404:	4603      	mov	r3, r0
  405406:	4618      	mov	r0, r3
  405408:	4b4a      	ldr	r3, [pc, #296]	; (405534 <drv_gpio_config+0x198>)
  40540a:	4798      	blx	r3
		pio_configure_pin(gpioConfig->pinId, PinFlag);
  40540c:	687b      	ldr	r3, [r7, #4]
  40540e:	681b      	ldr	r3, [r3, #0]
  405410:	4618      	mov	r0, r3
  405412:	6a79      	ldr	r1, [r7, #36]	; 0x24
  405414:	4b48      	ldr	r3, [pc, #288]	; (405538 <drv_gpio_config+0x19c>)
  405416:	4798      	blx	r3
		 
		PinFlag = 0;	//Reset the PinFlag to use it to configure interrupt
  405418:	2300      	movs	r3, #0
  40541a:	627b      	str	r3, [r7, #36]	; 0x24
		switch(gpioConfig->interruptType)	//set interrupt configuration flag
  40541c:	687b      	ldr	r3, [r7, #4]
  40541e:	799b      	ldrb	r3, [r3, #6]
  405420:	2b03      	cmp	r3, #3
  405422:	d81f      	bhi.n	405464 <drv_gpio_config+0xc8>
  405424:	a201      	add	r2, pc, #4	; (adr r2, 40542c <drv_gpio_config+0x90>)
  405426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40542a:	bf00      	nop
  40542c:	0040543d 	.word	0x0040543d
  405430:	00405447 	.word	0x00405447
  405434:	00405451 	.word	0x00405451
  405438:	0040545b 	.word	0x0040545b
		{
			case DRV_GPIO_INTERRUPT_HIGH_EDGE :
				PinFlag |= PIO_IT_RISE_EDGE | PIO_IT_AIME;
  40543c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40543e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
  405442:	627b      	str	r3, [r7, #36]	; 0x24
				break;
  405444:	e00f      	b.n	405466 <drv_gpio_config+0xca>
			case DRV_GPIO_INTERRUPT_LOW_EDGE :
				PinFlag |= PIO_IT_FALL_EDGE | PIO_IT_AIME;
  405446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405448:	f043 0350 	orr.w	r3, r3, #80	; 0x50
  40544c:	627b      	str	r3, [r7, #36]	; 0x24
				break;
  40544e:	e00a      	b.n	405466 <drv_gpio_config+0xca>
			case DRV_GPIO_INTERRUPT_HIGH_LVL :
				PinFlag |= PIO_IT_HIGH_LEVEL | PIO_IT_AIME;
  405450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405452:	f043 0330 	orr.w	r3, r3, #48	; 0x30
  405456:	627b      	str	r3, [r7, #36]	; 0x24
				break;
  405458:	e005      	b.n	405466 <drv_gpio_config+0xca>
			case DRV_GPIO_INTERRUPT_LOW_LVL :
				PinFlag |= PIO_IT_LOW_LEVEL | PIO_IT_AIME;
  40545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40545c:	f043 0310 	orr.w	r3, r3, #16
  405460:	627b      	str	r3, [r7, #36]	; 0x24
				break;
  405462:	e000      	b.n	405466 <drv_gpio_config+0xca>
			case DRV_GPIO_INTERRUPT_NONE :
			default:
				break;
  405464:	bf00      	nop
		}
		Pio *p_pio = pio_get_pin_group(gpioConfig->pinId);	//peripheral ID
  405466:	687b      	ldr	r3, [r7, #4]
  405468:	681b      	ldr	r3, [r3, #0]
  40546a:	4618      	mov	r0, r3
  40546c:	4b2d      	ldr	r3, [pc, #180]	; (405524 <drv_gpio_config+0x188>)
  40546e:	4798      	blx	r3
  405470:	6178      	str	r0, [r7, #20]
		uint32_t PinMask = pio_get_pin_group_mask(gpioConfig->pinId);	//PinMask
  405472:	687b      	ldr	r3, [r7, #4]
  405474:	681b      	ldr	r3, [r3, #0]
  405476:	4618      	mov	r0, r3
  405478:	4b2b      	ldr	r3, [pc, #172]	; (405528 <drv_gpio_config+0x18c>)
  40547a:	4798      	blx	r3
  40547c:	6138      	str	r0, [r7, #16]
		if (PinFlag & (PIO_IT_RISE_EDGE | PIO_IT_FALL_EDGE | PIO_IT_HIGH_LEVEL | PIO_IT_LOW_LEVEL))	//if set as interrupt, enable and configure it
  40547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405480:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405484:	2b00      	cmp	r3, #0
  405486:	d021      	beq.n	4054cc <drv_gpio_config+0x130>
		{			
			uint32_t PinPio = pio_get_pin_group_id(gpioConfig->pinId);	//Pin ID
  405488:	687b      	ldr	r3, [r7, #4]
  40548a:	681b      	ldr	r3, [r3, #0]
  40548c:	4618      	mov	r0, r3
  40548e:	4b28      	ldr	r3, [pc, #160]	; (405530 <drv_gpio_config+0x194>)
  405490:	4798      	blx	r3
  405492:	60f8      	str	r0, [r7, #12]
			pio_handler_set(p_pio, PinPio, PinMask, PinFlag, gpioConfig->interruptHandler);
  405494:	687b      	ldr	r3, [r7, #4]
  405496:	689b      	ldr	r3, [r3, #8]
  405498:	9300      	str	r3, [sp, #0]
  40549a:	6978      	ldr	r0, [r7, #20]
  40549c:	68f9      	ldr	r1, [r7, #12]
  40549e:	693a      	ldr	r2, [r7, #16]
  4054a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4054a2:	4c26      	ldr	r4, [pc, #152]	; (40553c <drv_gpio_config+0x1a0>)
  4054a4:	47a0      	blx	r4
			pio_enable_interrupt(p_pio, PinMask);
  4054a6:	6978      	ldr	r0, [r7, #20]
  4054a8:	6939      	ldr	r1, [r7, #16]
  4054aa:	4b25      	ldr	r3, [pc, #148]	; (405540 <drv_gpio_config+0x1a4>)
  4054ac:	4798      	blx	r3
			if (p_pio == PIOA)
  4054ae:	697a      	ldr	r2, [r7, #20]
  4054b0:	4b24      	ldr	r3, [pc, #144]	; (405544 <drv_gpio_config+0x1a8>)
  4054b2:	429a      	cmp	r2, r3
  4054b4:	d103      	bne.n	4054be <drv_gpio_config+0x122>
			{
				NVIC_EnableIRQ(PIOA_IRQn);
  4054b6:	200b      	movs	r0, #11
  4054b8:	4b23      	ldr	r3, [pc, #140]	; (405548 <drv_gpio_config+0x1ac>)
  4054ba:	4798      	blx	r3
  4054bc:	e006      	b.n	4054cc <drv_gpio_config+0x130>
			}
			else if (p_pio == PIOB)
  4054be:	697a      	ldr	r2, [r7, #20]
  4054c0:	4b22      	ldr	r3, [pc, #136]	; (40554c <drv_gpio_config+0x1b0>)
  4054c2:	429a      	cmp	r2, r3
  4054c4:	d102      	bne.n	4054cc <drv_gpio_config+0x130>
			{
				NVIC_EnableIRQ(PIOB_IRQn);
  4054c6:	200c      	movs	r0, #12
  4054c8:	4b1f      	ldr	r3, [pc, #124]	; (405548 <drv_gpio_config+0x1ac>)
  4054ca:	4798      	blx	r3
			}
		}
		//turn off any pulldown resistors
		p_pio->PIO_PPDDR |= PinMask; 
  4054cc:	697b      	ldr	r3, [r7, #20]
  4054ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  4054d2:	693b      	ldr	r3, [r7, #16]
  4054d4:	431a      	orrs	r2, r3
  4054d6:	697b      	ldr	r3, [r7, #20]
  4054d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4054dc:	e01b      	b.n	405516 <drv_gpio_config+0x17a>
		
	}
	else	//The pin is output
	{
		if (gpioConfig->initialPinState == DRV_GPIO_PIN_STATE_HIGH)
  4054de:	687b      	ldr	r3, [r7, #4]
  4054e0:	795b      	ldrb	r3, [r3, #5]
  4054e2:	2b01      	cmp	r3, #1
  4054e4:	d104      	bne.n	4054f0 <drv_gpio_config+0x154>
		{
			PinFlag |= PIO_TYPE_PIO_OUTPUT_1;	//set default pin state
  4054e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4054e8:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
  4054ec:	627b      	str	r3, [r7, #36]	; 0x24
  4054ee:	e003      	b.n	4054f8 <drv_gpio_config+0x15c>
		} 
		else
		{
			PinFlag |= PIO_TYPE_PIO_OUTPUT_0;	//set default pin state
  4054f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4054f2:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
  4054f6:	627b      	str	r3, [r7, #36]	; 0x24
		}
		
		pmc_enable_periph_clk(pio_get_pin_group_id(gpioConfig->pinId)); //pio_get_pin_group_id(
  4054f8:	687b      	ldr	r3, [r7, #4]
  4054fa:	681b      	ldr	r3, [r3, #0]
  4054fc:	4618      	mov	r0, r3
  4054fe:	4b0c      	ldr	r3, [pc, #48]	; (405530 <drv_gpio_config+0x194>)
  405500:	4798      	blx	r3
  405502:	4603      	mov	r3, r0
  405504:	4618      	mov	r0, r3
  405506:	4b0b      	ldr	r3, [pc, #44]	; (405534 <drv_gpio_config+0x198>)
  405508:	4798      	blx	r3
		pio_configure_pin(gpioConfig->pinId, PinFlag);
  40550a:	687b      	ldr	r3, [r7, #4]
  40550c:	681b      	ldr	r3, [r3, #0]
  40550e:	4618      	mov	r0, r3
  405510:	6a79      	ldr	r1, [r7, #36]	; 0x24
  405512:	4b09      	ldr	r3, [pc, #36]	; (405538 <drv_gpio_config+0x19c>)
  405514:	4798      	blx	r3
	}
	
	return status;
  405516:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
  40551a:	4618      	mov	r0, r3
  40551c:	372c      	adds	r7, #44	; 0x2c
  40551e:	46bd      	mov	sp, r7
  405520:	bd90      	pop	{r4, r7, pc}
  405522:	bf00      	nop
  405524:	0040b415 	.word	0x0040b415
  405528:	0040b45d 	.word	0x0040b45d
  40552c:	0040ae81 	.word	0x0040ae81
  405530:	0040b43d 	.word	0x0040b43d
  405534:	0040b89d 	.word	0x0040b89d
  405538:	0040b261 	.word	0x0040b261
  40553c:	0040b54d 	.word	0x0040b54d
  405540:	0040b115 	.word	0x0040b115
  405544:	400e0e00 	.word	0x400e0e00
  405548:	00405295 	.word	0x00405295
  40554c:	400e1000 	.word	0x400e1000

00405550 <drv_gpio_setPinState>:
 * @brief Set a GPIO to HIGH or LOW
 * @param drv_gpio_pins_t pin, drv_gpio_pin_state_t state
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
status_t drv_gpio_setPinState(drv_gpio_pins_t pin, drv_gpio_pin_state_t state)
{
  405550:	b580      	push	{r7, lr}
  405552:	b084      	sub	sp, #16
  405554:	af00      	add	r7, sp, #0
  405556:	4602      	mov	r2, r0
  405558:	460b      	mov	r3, r1
  40555a:	71fa      	strb	r2, [r7, #7]
  40555c:	71bb      	strb	r3, [r7, #6]
	status_t status = STATUS_PASS;
  40555e:	2300      	movs	r3, #0
  405560:	72fb      	strb	r3, [r7, #11]
	uint32_t pinFlag = 0x00; 
  405562:	2300      	movs	r3, #0
  405564:	60fb      	str	r3, [r7, #12]
	if(gpioConfig[pin].pinMode != DRV_GPIO_PIN_MODE_OUTPUT)
  405566:	79fb      	ldrb	r3, [r7, #7]
  405568:	4a32      	ldr	r2, [pc, #200]	; (405634 <drv_gpio_setPinState+0xe4>)
  40556a:	011b      	lsls	r3, r3, #4
  40556c:	4413      	add	r3, r2
  40556e:	791b      	ldrb	r3, [r3, #4]
  405570:	2b00      	cmp	r3, #0
  405572:	d001      	beq.n	405578 <drv_gpio_setPinState+0x28>
	{
		return STATUS_FAIL;
  405574:	2301      	movs	r3, #1
  405576:	e059      	b.n	40562c <drv_gpio_setPinState+0xdc>
	}
	if(gpioConfig[pin].currentPinState == DRV_GPIO_PIN_STATE_PULLED_HIGH || gpioConfig[pin].currentPinState == DRV_GPIO_PIN_STATE_PULLED_LOW)
  405578:	79fb      	ldrb	r3, [r7, #7]
  40557a:	4a2e      	ldr	r2, [pc, #184]	; (405634 <drv_gpio_setPinState+0xe4>)
  40557c:	011b      	lsls	r3, r3, #4
  40557e:	4413      	add	r3, r2
  405580:	3308      	adds	r3, #8
  405582:	79db      	ldrb	r3, [r3, #7]
  405584:	2b02      	cmp	r3, #2
  405586:	d007      	beq.n	405598 <drv_gpio_setPinState+0x48>
  405588:	79fb      	ldrb	r3, [r7, #7]
  40558a:	4a2a      	ldr	r2, [pc, #168]	; (405634 <drv_gpio_setPinState+0xe4>)
  40558c:	011b      	lsls	r3, r3, #4
  40558e:	4413      	add	r3, r2
  405590:	3308      	adds	r3, #8
  405592:	79db      	ldrb	r3, [r3, #7]
  405594:	2b03      	cmp	r3, #3
  405596:	d11a      	bne.n	4055ce <drv_gpio_setPinState+0x7e>
	{
		if(state == DRV_GPIO_PIN_STATE_HIGH )
  405598:	79bb      	ldrb	r3, [r7, #6]
  40559a:	2b01      	cmp	r3, #1
  40559c:	d10a      	bne.n	4055b4 <drv_gpio_setPinState+0x64>
		{
			//we have to set the pin back to an output
			pinFlag |= PIO_TYPE_PIO_OUTPUT_1;
  40559e:	68fb      	ldr	r3, [r7, #12]
  4055a0:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
  4055a4:	60fb      	str	r3, [r7, #12]
			pio_configure_pin(gpioConfig->pinId, pinFlag);
  4055a6:	4b23      	ldr	r3, [pc, #140]	; (405634 <drv_gpio_setPinState+0xe4>)
  4055a8:	681b      	ldr	r3, [r3, #0]
  4055aa:	4618      	mov	r0, r3
  4055ac:	68f9      	ldr	r1, [r7, #12]
  4055ae:	4b22      	ldr	r3, [pc, #136]	; (405638 <drv_gpio_setPinState+0xe8>)
  4055b0:	4798      	blx	r3
  4055b2:	e00c      	b.n	4055ce <drv_gpio_setPinState+0x7e>
		}
		else if(state == DRV_GPIO_PIN_STATE_LOW)
  4055b4:	79bb      	ldrb	r3, [r7, #6]
  4055b6:	2b00      	cmp	r3, #0
  4055b8:	d109      	bne.n	4055ce <drv_gpio_setPinState+0x7e>
		{
			pinFlag |= PIO_TYPE_PIO_OUTPUT_0;
  4055ba:	68fb      	ldr	r3, [r7, #12]
  4055bc:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
  4055c0:	60fb      	str	r3, [r7, #12]
			pio_configure_pin(gpioConfig->pinId, pinFlag);			
  4055c2:	4b1c      	ldr	r3, [pc, #112]	; (405634 <drv_gpio_setPinState+0xe4>)
  4055c4:	681b      	ldr	r3, [r3, #0]
  4055c6:	4618      	mov	r0, r3
  4055c8:	68f9      	ldr	r1, [r7, #12]
  4055ca:	4b1b      	ldr	r3, [pc, #108]	; (405638 <drv_gpio_setPinState+0xe8>)
  4055cc:	4798      	blx	r3
		}
	}
	//the output should be in the right state. 
	
	switch(state)
  4055ce:	79bb      	ldrb	r3, [r7, #6]
  4055d0:	2b03      	cmp	r3, #3
  4055d2:	d82a      	bhi.n	40562a <drv_gpio_setPinState+0xda>
  4055d4:	a201      	add	r2, pc, #4	; (adr r2, 4055dc <drv_gpio_setPinState+0x8c>)
  4055d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4055da:	bf00      	nop
  4055dc:	004055ff 	.word	0x004055ff
  4055e0:	004055ed 	.word	0x004055ed
  4055e4:	00405611 	.word	0x00405611
  4055e8:	0040562b 	.word	0x0040562b
	{
		case DRV_GPIO_PIN_STATE_HIGH:
			pio_set_pin_high(gpioConfig[pin].pinId);
  4055ec:	79fb      	ldrb	r3, [r7, #7]
  4055ee:	4a11      	ldr	r2, [pc, #68]	; (405634 <drv_gpio_setPinState+0xe4>)
  4055f0:	011b      	lsls	r3, r3, #4
  4055f2:	4413      	add	r3, r2
  4055f4:	681b      	ldr	r3, [r3, #0]
  4055f6:	4618      	mov	r0, r3
  4055f8:	4b10      	ldr	r3, [pc, #64]	; (40563c <drv_gpio_setPinState+0xec>)
  4055fa:	4798      	blx	r3
		break;
  4055fc:	e015      	b.n	40562a <drv_gpio_setPinState+0xda>
		case DRV_GPIO_PIN_STATE_LOW:
			pio_set_pin_low(gpioConfig[pin].pinId);
  4055fe:	79fb      	ldrb	r3, [r7, #7]
  405600:	4a0c      	ldr	r2, [pc, #48]	; (405634 <drv_gpio_setPinState+0xe4>)
  405602:	011b      	lsls	r3, r3, #4
  405604:	4413      	add	r3, r2
  405606:	681b      	ldr	r3, [r3, #0]
  405608:	4618      	mov	r0, r3
  40560a:	4b0d      	ldr	r3, [pc, #52]	; (405640 <drv_gpio_setPinState+0xf0>)
  40560c:	4798      	blx	r3
		break;
  40560e:	e00c      	b.n	40562a <drv_gpio_setPinState+0xda>
		case DRV_GPIO_PIN_STATE_PULLED_HIGH:
			pinFlag |= PIO_TYPE_PIO_INPUT | PIO_PULLUP;	//Set as input with pull up. 
  405610:	68fb      	ldr	r3, [r7, #12]
  405612:	f043 5320 	orr.w	r3, r3, #671088640	; 0x28000000
  405616:	f043 0301 	orr.w	r3, r3, #1
  40561a:	60fb      	str	r3, [r7, #12]
			pio_configure_pin(gpioConfig->pinId, pinFlag);
  40561c:	4b05      	ldr	r3, [pc, #20]	; (405634 <drv_gpio_setPinState+0xe4>)
  40561e:	681b      	ldr	r3, [r3, #0]
  405620:	4618      	mov	r0, r3
  405622:	68f9      	ldr	r1, [r7, #12]
  405624:	4b04      	ldr	r3, [pc, #16]	; (405638 <drv_gpio_setPinState+0xe8>)
  405626:	4798      	blx	r3
		break;
  405628:	bf00      	nop
		case DRV_GPIO_PIN_STATE_PULLED_LOW:
		break; 
	}
	return status;
  40562a:	7afb      	ldrb	r3, [r7, #11]
}
  40562c:	4618      	mov	r0, r3
  40562e:	3710      	adds	r7, #16
  405630:	46bd      	mov	sp, r7
  405632:	bd80      	pop	{r7, pc}
  405634:	200001e4 	.word	0x200001e4
  405638:	0040b261 	.word	0x0040b261
  40563c:	0040b1b1 	.word	0x0040b1b1
  405640:	0040b1dd 	.word	0x0040b1dd

00405644 <drv_gpio_getPinState>:
 * @brief Get a GPIO level
 * @param drv_gpio_pins_t pin, drv_gpio_pin_state_t state
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
status_t drv_gpio_getPinState(drv_gpio_pins_t pin, drv_gpio_pin_state_t* state)
{
  405644:	b580      	push	{r7, lr}
  405646:	b084      	sub	sp, #16
  405648:	af00      	add	r7, sp, #0
  40564a:	4603      	mov	r3, r0
  40564c:	6039      	str	r1, [r7, #0]
  40564e:	71fb      	strb	r3, [r7, #7]
	status_t status = STATUS_PASS;
  405650:	2300      	movs	r3, #0
  405652:	73fb      	strb	r3, [r7, #15]
	bool value = ioport_get_pin_level(gpioConfig[pin].pinId);
  405654:	79fb      	ldrb	r3, [r7, #7]
  405656:	4a0d      	ldr	r2, [pc, #52]	; (40568c <drv_gpio_getPinState+0x48>)
  405658:	011b      	lsls	r3, r3, #4
  40565a:	4413      	add	r3, r2
  40565c:	681b      	ldr	r3, [r3, #0]
  40565e:	4618      	mov	r0, r3
  405660:	4b0b      	ldr	r3, [pc, #44]	; (405690 <drv_gpio_getPinState+0x4c>)
  405662:	4798      	blx	r3
  405664:	4603      	mov	r3, r0
  405666:	73bb      	strb	r3, [r7, #14]
	if (value == false)
  405668:	7bbb      	ldrb	r3, [r7, #14]
  40566a:	f083 0301 	eor.w	r3, r3, #1
  40566e:	b2db      	uxtb	r3, r3
  405670:	2b00      	cmp	r3, #0
  405672:	d003      	beq.n	40567c <drv_gpio_getPinState+0x38>
	{
		*state = DRV_GPIO_PIN_STATE_LOW;
  405674:	683b      	ldr	r3, [r7, #0]
  405676:	2200      	movs	r2, #0
  405678:	701a      	strb	r2, [r3, #0]
  40567a:	e002      	b.n	405682 <drv_gpio_getPinState+0x3e>
	}
	else
	{
		*state = DRV_GPIO_PIN_STATE_HIGH;
  40567c:	683b      	ldr	r3, [r7, #0]
  40567e:	2201      	movs	r2, #1
  405680:	701a      	strb	r2, [r3, #0]
	}
	return status;
  405682:	7bfb      	ldrb	r3, [r7, #15]
}
  405684:	4618      	mov	r0, r3
  405686:	3710      	adds	r7, #16
  405688:	46bd      	mov	sp, r7
  40568a:	bd80      	pop	{r7, pc}
  40568c:	200001e4 	.word	0x200001e4
  405690:	004052f9 	.word	0x004052f9

00405694 <drv_gpio_togglePin>:
 * @brief Toggle a GPIO level
 * @param drv_gpio_pins_t pin
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
status_t drv_gpio_togglePin(drv_gpio_pins_t pin)
{
  405694:	b580      	push	{r7, lr}
  405696:	b084      	sub	sp, #16
  405698:	af00      	add	r7, sp, #0
  40569a:	4603      	mov	r3, r0
  40569c:	71fb      	strb	r3, [r7, #7]
	status_t status = STATUS_PASS;
  40569e:	2300      	movs	r3, #0
  4056a0:	73fb      	strb	r3, [r7, #15]
	pio_toggle_pin(gpioConfig[pin].pinId);
  4056a2:	79fb      	ldrb	r3, [r7, #7]
  4056a4:	4a05      	ldr	r2, [pc, #20]	; (4056bc <drv_gpio_togglePin+0x28>)
  4056a6:	011b      	lsls	r3, r3, #4
  4056a8:	4413      	add	r3, r2
  4056aa:	681b      	ldr	r3, [r3, #0]
  4056ac:	4618      	mov	r0, r3
  4056ae:	4b04      	ldr	r3, [pc, #16]	; (4056c0 <drv_gpio_togglePin+0x2c>)
  4056b0:	4798      	blx	r3
	return status;
  4056b2:	7bfb      	ldrb	r3, [r7, #15]
}
  4056b4:	4618      	mov	r0, r3
  4056b6:	3710      	adds	r7, #16
  4056b8:	46bd      	mov	sp, r7
  4056ba:	bd80      	pop	{r7, pc}
  4056bc:	200001e4 	.word	0x200001e4
  4056c0:	0040b209 	.word	0x0040b209

004056c4 <drv_gpio_config_interrupt>:
 * @brief Set Interrupt Configuration for the requested pin
 * @param drv_gpio_pins_t pinId, unsigned long pinFlag
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
status_t drv_gpio_config_interrupt(drv_gpio_pins_t pin, drv_gpio_interrupt_t pinInt)
{
  4056c4:	b580      	push	{r7, lr}
  4056c6:	b086      	sub	sp, #24
  4056c8:	af00      	add	r7, sp, #0
  4056ca:	4602      	mov	r2, r0
  4056cc:	460b      	mov	r3, r1
  4056ce:	71fa      	strb	r2, [r7, #7]
  4056d0:	71bb      	strb	r3, [r7, #6]
	status_t status = STATUS_FAIL;
  4056d2:	2301      	movs	r3, #1
  4056d4:	75fb      	strb	r3, [r7, #23]
	unsigned long PinFlag = 0;
  4056d6:	2300      	movs	r3, #0
  4056d8:	613b      	str	r3, [r7, #16]
	Pio *p_pio = pio_get_pin_group(gpioConfig[pin].pinId);	//peripheral ID
  4056da:	79fb      	ldrb	r3, [r7, #7]
  4056dc:	4a1c      	ldr	r2, [pc, #112]	; (405750 <drv_gpio_config_interrupt+0x8c>)
  4056de:	011b      	lsls	r3, r3, #4
  4056e0:	4413      	add	r3, r2
  4056e2:	681b      	ldr	r3, [r3, #0]
  4056e4:	4618      	mov	r0, r3
  4056e6:	4b1b      	ldr	r3, [pc, #108]	; (405754 <drv_gpio_config_interrupt+0x90>)
  4056e8:	4798      	blx	r3
  4056ea:	60f8      	str	r0, [r7, #12]
	uint32_t PinMask = pio_get_pin_group_mask(gpioConfig[pin].pinId);	//PinMask
  4056ec:	79fb      	ldrb	r3, [r7, #7]
  4056ee:	4a18      	ldr	r2, [pc, #96]	; (405750 <drv_gpio_config_interrupt+0x8c>)
  4056f0:	011b      	lsls	r3, r3, #4
  4056f2:	4413      	add	r3, r2
  4056f4:	681b      	ldr	r3, [r3, #0]
  4056f6:	4618      	mov	r0, r3
  4056f8:	4b17      	ldr	r3, [pc, #92]	; (405758 <drv_gpio_config_interrupt+0x94>)
  4056fa:	4798      	blx	r3
  4056fc:	60b8      	str	r0, [r7, #8]
	if (pinInt == DRV_GPIO_INTERRUPT_HIGH_EDGE)
  4056fe:	79bb      	ldrb	r3, [r7, #6]
  405700:	2b00      	cmp	r3, #0
  405702:	d104      	bne.n	40570e <drv_gpio_config_interrupt+0x4a>
	{
		PinFlag = PIO_IT_RISE_EDGE | PIO_IT_AIME;
  405704:	2370      	movs	r3, #112	; 0x70
  405706:	613b      	str	r3, [r7, #16]
		status = STATUS_PASS;
  405708:	2300      	movs	r3, #0
  40570a:	75fb      	strb	r3, [r7, #23]
  40570c:	e016      	b.n	40573c <drv_gpio_config_interrupt+0x78>
	} 
	else if(pinInt == DRV_GPIO_INTERRUPT_LOW_EDGE)
  40570e:	79bb      	ldrb	r3, [r7, #6]
  405710:	2b01      	cmp	r3, #1
  405712:	d104      	bne.n	40571e <drv_gpio_config_interrupt+0x5a>
	{
		PinFlag = PIO_IT_FALL_EDGE | PIO_IT_AIME;
  405714:	2350      	movs	r3, #80	; 0x50
  405716:	613b      	str	r3, [r7, #16]
		status = STATUS_PASS;
  405718:	2300      	movs	r3, #0
  40571a:	75fb      	strb	r3, [r7, #23]
  40571c:	e00e      	b.n	40573c <drv_gpio_config_interrupt+0x78>
	}
	else if (pinInt == DRV_GPIO_INTERRUPT_HIGH_LVL)
  40571e:	79bb      	ldrb	r3, [r7, #6]
  405720:	2b02      	cmp	r3, #2
  405722:	d104      	bne.n	40572e <drv_gpio_config_interrupt+0x6a>
	{
		PinFlag = PIO_IT_HIGH_LEVEL | PIO_IT_AIME;
  405724:	2330      	movs	r3, #48	; 0x30
  405726:	613b      	str	r3, [r7, #16]
		status = STATUS_PASS;
  405728:	2300      	movs	r3, #0
  40572a:	75fb      	strb	r3, [r7, #23]
  40572c:	e006      	b.n	40573c <drv_gpio_config_interrupt+0x78>
	}
	else if (pinInt == DRV_GPIO_INTERRUPT_LOW_LVL)
  40572e:	79bb      	ldrb	r3, [r7, #6]
  405730:	2b03      	cmp	r3, #3
  405732:	d103      	bne.n	40573c <drv_gpio_config_interrupt+0x78>
	{
		PinFlag = PIO_IT_LOW_LEVEL | PIO_IT_AIME;
  405734:	2310      	movs	r3, #16
  405736:	613b      	str	r3, [r7, #16]
		status = STATUS_PASS;
  405738:	2300      	movs	r3, #0
  40573a:	75fb      	strb	r3, [r7, #23]
	}
	pio_configure_interrupt(p_pio, PinMask, PinFlag);
  40573c:	68f8      	ldr	r0, [r7, #12]
  40573e:	68b9      	ldr	r1, [r7, #8]
  405740:	693a      	ldr	r2, [r7, #16]
  405742:	4b06      	ldr	r3, [pc, #24]	; (40575c <drv_gpio_config_interrupt+0x98>)
  405744:	4798      	blx	r3
	return status;
  405746:	7dfb      	ldrb	r3, [r7, #23]
}
  405748:	4618      	mov	r0, r3
  40574a:	3718      	adds	r7, #24
  40574c:	46bd      	mov	sp, r7
  40574e:	bd80      	pop	{r7, pc}
  405750:	200001e4 	.word	0x200001e4
  405754:	0040b415 	.word	0x0040b415
  405758:	0040b45d 	.word	0x0040b45d
  40575c:	0040b0a9 	.word	0x0040b0a9

00405760 <drv_gpio_config_interrupt_handler>:
 * @brief Set Interrupt Configuration for the requested pin, and also what handler to use
 * @param drv_gpio_pins_t pinId, unsigned long pinFlag, void* handler 
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
status_t drv_gpio_config_interrupt_handler(drv_gpio_pins_t pin, drv_gpio_interrupt_t pinInt, void* handler)
{
  405760:	b590      	push	{r4, r7, lr}
  405762:	b08b      	sub	sp, #44	; 0x2c
  405764:	af02      	add	r7, sp, #8
  405766:	460b      	mov	r3, r1
  405768:	603a      	str	r2, [r7, #0]
  40576a:	4602      	mov	r2, r0
  40576c:	71fa      	strb	r2, [r7, #7]
  40576e:	71bb      	strb	r3, [r7, #6]
	status_t status = STATUS_FAIL;
  405770:	2301      	movs	r3, #1
  405772:	77fb      	strb	r3, [r7, #31]
	unsigned long PinFlag = 0;
  405774:	2300      	movs	r3, #0
  405776:	61bb      	str	r3, [r7, #24]
	Pio *p_pio = pio_get_pin_group(gpioConfig[pin].pinId);	//peripheral ID
  405778:	79fb      	ldrb	r3, [r7, #7]
  40577a:	4a2a      	ldr	r2, [pc, #168]	; (405824 <drv_gpio_config_interrupt_handler+0xc4>)
  40577c:	011b      	lsls	r3, r3, #4
  40577e:	4413      	add	r3, r2
  405780:	681b      	ldr	r3, [r3, #0]
  405782:	4618      	mov	r0, r3
  405784:	4b28      	ldr	r3, [pc, #160]	; (405828 <drv_gpio_config_interrupt_handler+0xc8>)
  405786:	4798      	blx	r3
  405788:	6178      	str	r0, [r7, #20]
	uint32_t PinMask = pio_get_pin_group_mask(gpioConfig[pin].pinId);	//PinMask
  40578a:	79fb      	ldrb	r3, [r7, #7]
  40578c:	4a25      	ldr	r2, [pc, #148]	; (405824 <drv_gpio_config_interrupt_handler+0xc4>)
  40578e:	011b      	lsls	r3, r3, #4
  405790:	4413      	add	r3, r2
  405792:	681b      	ldr	r3, [r3, #0]
  405794:	4618      	mov	r0, r3
  405796:	4b25      	ldr	r3, [pc, #148]	; (40582c <drv_gpio_config_interrupt_handler+0xcc>)
  405798:	4798      	blx	r3
  40579a:	6138      	str	r0, [r7, #16]
	uint32_t PinPio = pio_get_pin_group_id(gpioConfig[pin].pinId);	//Pin ID
  40579c:	79fb      	ldrb	r3, [r7, #7]
  40579e:	4a21      	ldr	r2, [pc, #132]	; (405824 <drv_gpio_config_interrupt_handler+0xc4>)
  4057a0:	011b      	lsls	r3, r3, #4
  4057a2:	4413      	add	r3, r2
  4057a4:	681b      	ldr	r3, [r3, #0]
  4057a6:	4618      	mov	r0, r3
  4057a8:	4b21      	ldr	r3, [pc, #132]	; (405830 <drv_gpio_config_interrupt_handler+0xd0>)
  4057aa:	4798      	blx	r3
  4057ac:	60f8      	str	r0, [r7, #12]
	pio_disable_interrupt(PinPio, PinMask);
  4057ae:	68fb      	ldr	r3, [r7, #12]
  4057b0:	4618      	mov	r0, r3
  4057b2:	6939      	ldr	r1, [r7, #16]
  4057b4:	4b1f      	ldr	r3, [pc, #124]	; (405834 <drv_gpio_config_interrupt_handler+0xd4>)
  4057b6:	4798      	blx	r3
	if (pinInt == DRV_GPIO_INTERRUPT_HIGH_EDGE)
  4057b8:	79bb      	ldrb	r3, [r7, #6]
  4057ba:	2b00      	cmp	r3, #0
  4057bc:	d104      	bne.n	4057c8 <drv_gpio_config_interrupt_handler+0x68>
	{
		PinFlag = PIO_IT_RISE_EDGE | PIO_IT_AIME;
  4057be:	2370      	movs	r3, #112	; 0x70
  4057c0:	61bb      	str	r3, [r7, #24]
		status = STATUS_PASS;
  4057c2:	2300      	movs	r3, #0
  4057c4:	77fb      	strb	r3, [r7, #31]
  4057c6:	e016      	b.n	4057f6 <drv_gpio_config_interrupt_handler+0x96>
	} 
	else if(pinInt == DRV_GPIO_INTERRUPT_LOW_EDGE)
  4057c8:	79bb      	ldrb	r3, [r7, #6]
  4057ca:	2b01      	cmp	r3, #1
  4057cc:	d104      	bne.n	4057d8 <drv_gpio_config_interrupt_handler+0x78>
	{
		PinFlag = PIO_IT_FALL_EDGE | PIO_IT_AIME;
  4057ce:	2350      	movs	r3, #80	; 0x50
  4057d0:	61bb      	str	r3, [r7, #24]
		status = STATUS_PASS;
  4057d2:	2300      	movs	r3, #0
  4057d4:	77fb      	strb	r3, [r7, #31]
  4057d6:	e00e      	b.n	4057f6 <drv_gpio_config_interrupt_handler+0x96>
	}
	else if (pinInt == DRV_GPIO_INTERRUPT_HIGH_LVL)
  4057d8:	79bb      	ldrb	r3, [r7, #6]
  4057da:	2b02      	cmp	r3, #2
  4057dc:	d104      	bne.n	4057e8 <drv_gpio_config_interrupt_handler+0x88>
	{
		PinFlag = PIO_IT_HIGH_LEVEL | PIO_IT_AIME;
  4057de:	2330      	movs	r3, #48	; 0x30
  4057e0:	61bb      	str	r3, [r7, #24]
		status = STATUS_PASS;
  4057e2:	2300      	movs	r3, #0
  4057e4:	77fb      	strb	r3, [r7, #31]
  4057e6:	e006      	b.n	4057f6 <drv_gpio_config_interrupt_handler+0x96>
	}
	else if (pinInt == DRV_GPIO_INTERRUPT_LOW_LVL)
  4057e8:	79bb      	ldrb	r3, [r7, #6]
  4057ea:	2b03      	cmp	r3, #3
  4057ec:	d103      	bne.n	4057f6 <drv_gpio_config_interrupt_handler+0x96>
	{
		PinFlag = PIO_IT_LOW_LEVEL | PIO_IT_AIME;
  4057ee:	2310      	movs	r3, #16
  4057f0:	61bb      	str	r3, [r7, #24]
		status = STATUS_PASS;
  4057f2:	2300      	movs	r3, #0
  4057f4:	77fb      	strb	r3, [r7, #31]
	}
	pio_handler_set(p_pio, PinPio, PinMask, PinFlag, handler);
  4057f6:	683b      	ldr	r3, [r7, #0]
  4057f8:	9300      	str	r3, [sp, #0]
  4057fa:	6978      	ldr	r0, [r7, #20]
  4057fc:	68f9      	ldr	r1, [r7, #12]
  4057fe:	693a      	ldr	r2, [r7, #16]
  405800:	69bb      	ldr	r3, [r7, #24]
  405802:	4c0d      	ldr	r4, [pc, #52]	; (405838 <drv_gpio_config_interrupt_handler+0xd8>)
  405804:	47a0      	blx	r4
	pio_configure_interrupt(p_pio, PinMask, PinFlag);
  405806:	6978      	ldr	r0, [r7, #20]
  405808:	6939      	ldr	r1, [r7, #16]
  40580a:	69ba      	ldr	r2, [r7, #24]
  40580c:	4b0b      	ldr	r3, [pc, #44]	; (40583c <drv_gpio_config_interrupt_handler+0xdc>)
  40580e:	4798      	blx	r3
	pio_enable_interrupt(PinPio, PinMask);
  405810:	68fb      	ldr	r3, [r7, #12]
  405812:	4618      	mov	r0, r3
  405814:	6939      	ldr	r1, [r7, #16]
  405816:	4b0a      	ldr	r3, [pc, #40]	; (405840 <drv_gpio_config_interrupt_handler+0xe0>)
  405818:	4798      	blx	r3
	return status;
  40581a:	7ffb      	ldrb	r3, [r7, #31]
}
  40581c:	4618      	mov	r0, r3
  40581e:	3724      	adds	r7, #36	; 0x24
  405820:	46bd      	mov	sp, r7
  405822:	bd90      	pop	{r4, r7, pc}
  405824:	200001e4 	.word	0x200001e4
  405828:	0040b415 	.word	0x0040b415
  40582c:	0040b45d 	.word	0x0040b45d
  405830:	0040b43d 	.word	0x0040b43d
  405834:	0040b135 	.word	0x0040b135
  405838:	0040b54d 	.word	0x0040b54d
  40583c:	0040b0a9 	.word	0x0040b0a9
  405840:	0040b115 	.word	0x0040b115

00405844 <drv_gpio_clear_Int>:
 * @brief Clear the interrupt on a particular pin
 * @param drv_gpio_pins_t pin
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
bool drv_gpio_clear_Int(drv_gpio_pins_t pin)
{
  405844:	b480      	push	{r7}
  405846:	b085      	sub	sp, #20
  405848:	af00      	add	r7, sp, #0
  40584a:	4603      	mov	r3, r0
  40584c:	71fb      	strb	r3, [r7, #7]
	status_t status = STATUS_PASS;
  40584e:	2300      	movs	r3, #0
  405850:	73fb      	strb	r3, [r7, #15]
	gpioConfig[pin].gpioSetFlag = 0;
  405852:	79fb      	ldrb	r3, [r7, #7]
  405854:	4a08      	ldr	r2, [pc, #32]	; (405878 <drv_gpio_clear_Int+0x34>)
  405856:	011b      	lsls	r3, r3, #4
  405858:	4413      	add	r3, r2
  40585a:	3308      	adds	r3, #8
  40585c:	2200      	movs	r2, #0
  40585e:	719a      	strb	r2, [r3, #6]
	return status;
  405860:	7bfb      	ldrb	r3, [r7, #15]
  405862:	2b00      	cmp	r3, #0
  405864:	bf0c      	ite	eq
  405866:	2300      	moveq	r3, #0
  405868:	2301      	movne	r3, #1
  40586a:	b2db      	uxtb	r3, r3
}
  40586c:	4618      	mov	r0, r3
  40586e:	3714      	adds	r7, #20
  405870:	46bd      	mov	sp, r7
  405872:	f85d 7b04 	ldr.w	r7, [sp], #4
  405876:	4770      	bx	lr
  405878:	200001e4 	.word	0x200001e4

0040587c <drv_gpio_enable_interrupt>:
 * @brief Enable the interrupt on a particular pin
 * @param drv_gpio_pins_t pin
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
status_t drv_gpio_enable_interrupt(drv_gpio_pins_t pin)
{
  40587c:	b580      	push	{r7, lr}
  40587e:	b086      	sub	sp, #24
  405880:	af00      	add	r7, sp, #0
  405882:	4603      	mov	r3, r0
  405884:	71fb      	strb	r3, [r7, #7]
	status_t status = STATUS_PASS;
  405886:	2300      	movs	r3, #0
  405888:	75fb      	strb	r3, [r7, #23]
	uint32_t PinMask = pio_get_pin_group_mask(gpioConfig[pin].pinId);
  40588a:	79fb      	ldrb	r3, [r7, #7]
  40588c:	4a14      	ldr	r2, [pc, #80]	; (4058e0 <drv_gpio_enable_interrupt+0x64>)
  40588e:	011b      	lsls	r3, r3, #4
  405890:	4413      	add	r3, r2
  405892:	681b      	ldr	r3, [r3, #0]
  405894:	4618      	mov	r0, r3
  405896:	4b13      	ldr	r3, [pc, #76]	; (4058e4 <drv_gpio_enable_interrupt+0x68>)
  405898:	4798      	blx	r3
  40589a:	6138      	str	r0, [r7, #16]
	Pio *p_pio = pio_get_pin_group(gpioConfig[pin].pinId);
  40589c:	79fb      	ldrb	r3, [r7, #7]
  40589e:	4a10      	ldr	r2, [pc, #64]	; (4058e0 <drv_gpio_enable_interrupt+0x64>)
  4058a0:	011b      	lsls	r3, r3, #4
  4058a2:	4413      	add	r3, r2
  4058a4:	681b      	ldr	r3, [r3, #0]
  4058a6:	4618      	mov	r0, r3
  4058a8:	4b0f      	ldr	r3, [pc, #60]	; (4058e8 <drv_gpio_enable_interrupt+0x6c>)
  4058aa:	4798      	blx	r3
  4058ac:	60f8      	str	r0, [r7, #12]
	pio_enable_interrupt(p_pio, PinMask);
  4058ae:	68f8      	ldr	r0, [r7, #12]
  4058b0:	6939      	ldr	r1, [r7, #16]
  4058b2:	4b0e      	ldr	r3, [pc, #56]	; (4058ec <drv_gpio_enable_interrupt+0x70>)
  4058b4:	4798      	blx	r3
	if (p_pio == PIOA)
  4058b6:	68fa      	ldr	r2, [r7, #12]
  4058b8:	4b0d      	ldr	r3, [pc, #52]	; (4058f0 <drv_gpio_enable_interrupt+0x74>)
  4058ba:	429a      	cmp	r2, r3
  4058bc:	d103      	bne.n	4058c6 <drv_gpio_enable_interrupt+0x4a>
	{
		NVIC_EnableIRQ(PIOA_IRQn);
  4058be:	200b      	movs	r0, #11
  4058c0:	4b0c      	ldr	r3, [pc, #48]	; (4058f4 <drv_gpio_enable_interrupt+0x78>)
  4058c2:	4798      	blx	r3
  4058c4:	e006      	b.n	4058d4 <drv_gpio_enable_interrupt+0x58>
	}
	else if (p_pio == PIOB)
  4058c6:	68fa      	ldr	r2, [r7, #12]
  4058c8:	4b0b      	ldr	r3, [pc, #44]	; (4058f8 <drv_gpio_enable_interrupt+0x7c>)
  4058ca:	429a      	cmp	r2, r3
  4058cc:	d102      	bne.n	4058d4 <drv_gpio_enable_interrupt+0x58>
	{
		NVIC_EnableIRQ(PIOB_IRQn);
  4058ce:	200c      	movs	r0, #12
  4058d0:	4b08      	ldr	r3, [pc, #32]	; (4058f4 <drv_gpio_enable_interrupt+0x78>)
  4058d2:	4798      	blx	r3
	}
	return status;
  4058d4:	7dfb      	ldrb	r3, [r7, #23]
}
  4058d6:	4618      	mov	r0, r3
  4058d8:	3718      	adds	r7, #24
  4058da:	46bd      	mov	sp, r7
  4058dc:	bd80      	pop	{r7, pc}
  4058de:	bf00      	nop
  4058e0:	200001e4 	.word	0x200001e4
  4058e4:	0040b45d 	.word	0x0040b45d
  4058e8:	0040b415 	.word	0x0040b415
  4058ec:	0040b115 	.word	0x0040b115
  4058f0:	400e0e00 	.word	0x400e0e00
  4058f4:	00405295 	.word	0x00405295
  4058f8:	400e1000 	.word	0x400e1000

004058fc <drv_gpio_disable_interrupt_all>:
 * @brief Disable interrupts on every gpio pin of every port
 * @param drv_gpio_pins_t pin
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/
status_t drv_gpio_disable_interrupt_all(void)
{
  4058fc:	b580      	push	{r7, lr}
  4058fe:	b082      	sub	sp, #8
  405900:	af00      	add	r7, sp, #0
	status_t status = STATUS_PASS;
  405902:	2300      	movs	r3, #0
  405904:	71fb      	strb	r3, [r7, #7]
	pio_disable_interrupt(PIOA, ALL_INTERRUPT_MASK);
  405906:	480a      	ldr	r0, [pc, #40]	; (405930 <drv_gpio_disable_interrupt_all+0x34>)
  405908:	f04f 31ff 	mov.w	r1, #4294967295
  40590c:	4b09      	ldr	r3, [pc, #36]	; (405934 <drv_gpio_disable_interrupt_all+0x38>)
  40590e:	4798      	blx	r3
	NVIC_DisableIRQ(PIOA_IRQn);
  405910:	200b      	movs	r0, #11
  405912:	4b09      	ldr	r3, [pc, #36]	; (405938 <drv_gpio_disable_interrupt_all+0x3c>)
  405914:	4798      	blx	r3
	pio_disable_interrupt(PIOB, ALL_INTERRUPT_MASK);
  405916:	4809      	ldr	r0, [pc, #36]	; (40593c <drv_gpio_disable_interrupt_all+0x40>)
  405918:	f04f 31ff 	mov.w	r1, #4294967295
  40591c:	4b05      	ldr	r3, [pc, #20]	; (405934 <drv_gpio_disable_interrupt_all+0x38>)
  40591e:	4798      	blx	r3
	NVIC_DisableIRQ(PIOB_IRQn);
  405920:	200c      	movs	r0, #12
  405922:	4b05      	ldr	r3, [pc, #20]	; (405938 <drv_gpio_disable_interrupt_all+0x3c>)
  405924:	4798      	blx	r3
	return status;
  405926:	79fb      	ldrb	r3, [r7, #7]
}
  405928:	4618      	mov	r0, r3
  40592a:	3708      	adds	r7, #8
  40592c:	46bd      	mov	sp, r7
  40592e:	bd80      	pop	{r7, pc}
  405930:	400e0e00 	.word	0x400e0e00
  405934:	0040b135 	.word	0x0040b135
  405938:	004052c5 	.word	0x004052c5
  40593c:	400e1000 	.word	0x400e1000

00405940 <drv_gpio_int_pw>:
 * @brief Interrupt routine for Power Switch
 * @param uint32_t ul_id, uint32_t ul_mask
 * @return 
 ***********************************************************************************************/
static void drv_gpio_int_pw(uint32_t ul_id, uint32_t ul_mask)
{
  405940:	b580      	push	{r7, lr}
  405942:	b084      	sub	sp, #16
  405944:	af00      	add	r7, sp, #0
  405946:	6078      	str	r0, [r7, #4]
  405948:	6039      	str	r1, [r7, #0]
	uint32_t PinMask = pio_get_pin_group_mask(gpioConfig[DRV_GPIO_PIN_PWR_BTN].pinId);
  40594a:	4b0e      	ldr	r3, [pc, #56]	; (405984 <drv_gpio_int_pw+0x44>)
  40594c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
  405950:	4618      	mov	r0, r3
  405952:	4b0d      	ldr	r3, [pc, #52]	; (405988 <drv_gpio_int_pw+0x48>)
  405954:	4798      	blx	r3
  405956:	60f8      	str	r0, [r7, #12]
	pio_disable_interrupt(PIOA, PinMask);
  405958:	480c      	ldr	r0, [pc, #48]	; (40598c <drv_gpio_int_pw+0x4c>)
  40595a:	68f9      	ldr	r1, [r7, #12]
  40595c:	4b0c      	ldr	r3, [pc, #48]	; (405990 <drv_gpio_int_pw+0x50>)
  40595e:	4798      	blx	r3
	uint32_t ReadIsr = PIOA->PIO_ISR;
  405960:	4b0a      	ldr	r3, [pc, #40]	; (40598c <drv_gpio_int_pw+0x4c>)
  405962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  405964:	60bb      	str	r3, [r7, #8]
	if (PinMask == ul_mask)
  405966:	68fa      	ldr	r2, [r7, #12]
  405968:	683b      	ldr	r3, [r7, #0]
  40596a:	429a      	cmp	r2, r3
  40596c:	d103      	bne.n	405976 <drv_gpio_int_pw+0x36>
	{
		gpioConfig[DRV_GPIO_PIN_PWR_BTN].gpioSetFlag = 1;
  40596e:	4b05      	ldr	r3, [pc, #20]	; (405984 <drv_gpio_int_pw+0x44>)
  405970:	2201      	movs	r2, #1
  405972:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
	}
	pio_enable_interrupt(PIOA, PinMask);
  405976:	4805      	ldr	r0, [pc, #20]	; (40598c <drv_gpio_int_pw+0x4c>)
  405978:	68f9      	ldr	r1, [r7, #12]
  40597a:	4b06      	ldr	r3, [pc, #24]	; (405994 <drv_gpio_int_pw+0x54>)
  40597c:	4798      	blx	r3
}
  40597e:	3710      	adds	r7, #16
  405980:	46bd      	mov	sp, r7
  405982:	bd80      	pop	{r7, pc}
  405984:	200001e4 	.word	0x200001e4
  405988:	0040b45d 	.word	0x0040b45d
  40598c:	400e0e00 	.word	0x400e0e00
  405990:	0040b135 	.word	0x0040b135
  405994:	0040b115 	.word	0x0040b115

00405998 <drv_gpio_int_dc1>:
 * @brief Interrupt routine for Jack-1 Detect
 * @param uint32_t ul_id, uint32_t ul_mask
 * @return 
 ***********************************************************************************************/
static void drv_gpio_int_dc1(uint32_t ul_id, uint32_t ul_mask)
{
  405998:	b580      	push	{r7, lr}
  40599a:	b084      	sub	sp, #16
  40599c:	af00      	add	r7, sp, #0
  40599e:	6078      	str	r0, [r7, #4]
  4059a0:	6039      	str	r1, [r7, #0]
	uint32_t PinMask = pio_get_pin_group_mask(gpioConfig[DRV_GPIO_PIN_JC1_DET].pinId);
  4059a2:	4b0e      	ldr	r3, [pc, #56]	; (4059dc <drv_gpio_int_dc1+0x44>)
  4059a4:	6a1b      	ldr	r3, [r3, #32]
  4059a6:	4618      	mov	r0, r3
  4059a8:	4b0d      	ldr	r3, [pc, #52]	; (4059e0 <drv_gpio_int_dc1+0x48>)
  4059aa:	4798      	blx	r3
  4059ac:	60f8      	str	r0, [r7, #12]
	pio_disable_interrupt(PIOA, PinMask);
  4059ae:	480d      	ldr	r0, [pc, #52]	; (4059e4 <drv_gpio_int_dc1+0x4c>)
  4059b0:	68f9      	ldr	r1, [r7, #12]
  4059b2:	4b0d      	ldr	r3, [pc, #52]	; (4059e8 <drv_gpio_int_dc1+0x50>)
  4059b4:	4798      	blx	r3
	uint32_t ReadIsr = PIOA->PIO_ISR;
  4059b6:	4b0b      	ldr	r3, [pc, #44]	; (4059e4 <drv_gpio_int_dc1+0x4c>)
  4059b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  4059ba:	60bb      	str	r3, [r7, #8]
	if (PinMask == ul_mask)
  4059bc:	68fa      	ldr	r2, [r7, #12]
  4059be:	683b      	ldr	r3, [r7, #0]
  4059c0:	429a      	cmp	r2, r3
  4059c2:	d103      	bne.n	4059cc <drv_gpio_int_dc1+0x34>
	{
		gpioConfig[DRV_GPIO_PIN_JC1_DET].gpioSetFlag = 1;
  4059c4:	4b05      	ldr	r3, [pc, #20]	; (4059dc <drv_gpio_int_dc1+0x44>)
  4059c6:	2201      	movs	r2, #1
  4059c8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	}
	pio_enable_interrupt(PIOA, PinMask);
  4059cc:	4805      	ldr	r0, [pc, #20]	; (4059e4 <drv_gpio_int_dc1+0x4c>)
  4059ce:	68f9      	ldr	r1, [r7, #12]
  4059d0:	4b06      	ldr	r3, [pc, #24]	; (4059ec <drv_gpio_int_dc1+0x54>)
  4059d2:	4798      	blx	r3
}
  4059d4:	3710      	adds	r7, #16
  4059d6:	46bd      	mov	sp, r7
  4059d8:	bd80      	pop	{r7, pc}
  4059da:	bf00      	nop
  4059dc:	200001e4 	.word	0x200001e4
  4059e0:	0040b45d 	.word	0x0040b45d
  4059e4:	400e0e00 	.word	0x400e0e00
  4059e8:	0040b135 	.word	0x0040b135
  4059ec:	0040b115 	.word	0x0040b115

004059f0 <drv_gpio_int_dc2>:
 * @brief Interrupt routine for Jack-2 Detect
 * @param uint32_t ul_id, uint32_t ul_mask
 * @return 
 ***********************************************************************************************/
static void drv_gpio_int_dc2(uint32_t ul_id, uint32_t ul_mask)
{
  4059f0:	b580      	push	{r7, lr}
  4059f2:	b084      	sub	sp, #16
  4059f4:	af00      	add	r7, sp, #0
  4059f6:	6078      	str	r0, [r7, #4]
  4059f8:	6039      	str	r1, [r7, #0]
	uint32_t PinMask = pio_get_pin_group_mask(gpioConfig[DRV_GPIO_PIN_JC2_DET].pinId);
  4059fa:	4b0e      	ldr	r3, [pc, #56]	; (405a34 <drv_gpio_int_dc2+0x44>)
  4059fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4059fe:	4618      	mov	r0, r3
  405a00:	4b0d      	ldr	r3, [pc, #52]	; (405a38 <drv_gpio_int_dc2+0x48>)
  405a02:	4798      	blx	r3
  405a04:	60f8      	str	r0, [r7, #12]
	pio_disable_interrupt(PIOA, PinMask);
  405a06:	480d      	ldr	r0, [pc, #52]	; (405a3c <drv_gpio_int_dc2+0x4c>)
  405a08:	68f9      	ldr	r1, [r7, #12]
  405a0a:	4b0d      	ldr	r3, [pc, #52]	; (405a40 <drv_gpio_int_dc2+0x50>)
  405a0c:	4798      	blx	r3
	uint32_t ReadIsr = PIOA->PIO_ISR;
  405a0e:	4b0b      	ldr	r3, [pc, #44]	; (405a3c <drv_gpio_int_dc2+0x4c>)
  405a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  405a12:	60bb      	str	r3, [r7, #8]
	if (PinMask == ul_mask)
  405a14:	68fa      	ldr	r2, [r7, #12]
  405a16:	683b      	ldr	r3, [r7, #0]
  405a18:	429a      	cmp	r2, r3
  405a1a:	d103      	bne.n	405a24 <drv_gpio_int_dc2+0x34>
	{
		gpioConfig[DRV_GPIO_PIN_JC2_DET].gpioSetFlag = 1;
  405a1c:	4b05      	ldr	r3, [pc, #20]	; (405a34 <drv_gpio_int_dc2+0x44>)
  405a1e:	2201      	movs	r2, #1
  405a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	}
	pio_enable_interrupt(PIOA, PinMask);
  405a24:	4805      	ldr	r0, [pc, #20]	; (405a3c <drv_gpio_int_dc2+0x4c>)
  405a26:	68f9      	ldr	r1, [r7, #12]
  405a28:	4b06      	ldr	r3, [pc, #24]	; (405a44 <drv_gpio_int_dc2+0x54>)
  405a2a:	4798      	blx	r3
}
  405a2c:	3710      	adds	r7, #16
  405a2e:	46bd      	mov	sp, r7
  405a30:	bd80      	pop	{r7, pc}
  405a32:	bf00      	nop
  405a34:	200001e4 	.word	0x200001e4
  405a38:	0040b45d 	.word	0x0040b45d
  405a3c:	400e0e00 	.word	0x400e0e00
  405a40:	0040b135 	.word	0x0040b135
  405a44:	0040b115 	.word	0x0040b115

00405a48 <drv_gpio_int_usb>:
 * @brief Interrupt routine for Jack-2 Detect
 * @param uint32_t ul_id, uint32_t ul_mask
 * @return 
 ***********************************************************************************************/
static void drv_gpio_int_usb(uint32_t ul_id, uint32_t ul_mask)
{
  405a48:	b580      	push	{r7, lr}
  405a4a:	b084      	sub	sp, #16
  405a4c:	af00      	add	r7, sp, #0
  405a4e:	6078      	str	r0, [r7, #4]
  405a50:	6039      	str	r1, [r7, #0]
	uint32_t PinMask = pio_get_pin_group_mask(gpioConfig[DRV_GPIO_PIN_USB_DET].pinId);
  405a52:	4b0e      	ldr	r3, [pc, #56]	; (405a8c <drv_gpio_int_usb+0x44>)
  405a54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
  405a58:	4618      	mov	r0, r3
  405a5a:	4b0d      	ldr	r3, [pc, #52]	; (405a90 <drv_gpio_int_usb+0x48>)
  405a5c:	4798      	blx	r3
  405a5e:	60f8      	str	r0, [r7, #12]
	pio_disable_interrupt(PIOA, PinMask);
  405a60:	480c      	ldr	r0, [pc, #48]	; (405a94 <drv_gpio_int_usb+0x4c>)
  405a62:	68f9      	ldr	r1, [r7, #12]
  405a64:	4b0c      	ldr	r3, [pc, #48]	; (405a98 <drv_gpio_int_usb+0x50>)
  405a66:	4798      	blx	r3
	uint32_t ReadIsr = PIOA->PIO_ISR;
  405a68:	4b0a      	ldr	r3, [pc, #40]	; (405a94 <drv_gpio_int_usb+0x4c>)
  405a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  405a6c:	60bb      	str	r3, [r7, #8]
	if (PinMask == ul_mask)
  405a6e:	68fa      	ldr	r2, [r7, #12]
  405a70:	683b      	ldr	r3, [r7, #0]
  405a72:	429a      	cmp	r2, r3
  405a74:	d103      	bne.n	405a7e <drv_gpio_int_usb+0x36>
	{
		gpioConfig[DRV_GPIO_PIN_USB_DET].gpioSetFlag = 1;
  405a76:	4b05      	ldr	r3, [pc, #20]	; (405a8c <drv_gpio_int_usb+0x44>)
  405a78:	2201      	movs	r2, #1
  405a7a:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
	}
	pio_enable_interrupt(PIOA, PinMask);
  405a7e:	4805      	ldr	r0, [pc, #20]	; (405a94 <drv_gpio_int_usb+0x4c>)
  405a80:	68f9      	ldr	r1, [r7, #12]
  405a82:	4b06      	ldr	r3, [pc, #24]	; (405a9c <drv_gpio_int_usb+0x54>)
  405a84:	4798      	blx	r3
  405a86:	3710      	adds	r7, #16
  405a88:	46bd      	mov	sp, r7
  405a8a:	bd80      	pop	{r7, pc}
  405a8c:	200001e4 	.word	0x200001e4
  405a90:	0040b45d 	.word	0x0040b45d
  405a94:	400e0e00 	.word	0x400e0e00
  405a98:	0040b135 	.word	0x0040b135
  405a9c:	0040b115 	.word	0x0040b115

00405aa0 <ltc2941Init>:
#include "LTC2941-1.h"
#include "common.h"


status_t ltc2941Init(slave_twi_config_t* slaveConfig)
{
  405aa0:	b580      	push	{r7, lr}
  405aa2:	b084      	sub	sp, #16
  405aa4:	af00      	add	r7, sp, #0
  405aa6:	6078      	str	r0, [r7, #4]
	status_t status = STATUS_FAIL;
  405aa8:	2301      	movs	r3, #1
  405aaa:	73fb      	strb	r3, [r7, #15]
	
	//Set configuration for charger 0xFC 	
	status = drv_i2c_write(slaveConfig, LTC_2941_CONTROL_REG_ADDR, 0xf0);
  405aac:	6878      	ldr	r0, [r7, #4]
  405aae:	2101      	movs	r1, #1
  405ab0:	22f0      	movs	r2, #240	; 0xf0
  405ab2:	4b1e      	ldr	r3, [pc, #120]	; (405b2c <ltc2941Init+0x8c>)
  405ab4:	4798      	blx	r3
  405ab6:	4603      	mov	r3, r0
  405ab8:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_PASS)
  405aba:	7bfb      	ldrb	r3, [r7, #15]
  405abc:	2b00      	cmp	r3, #0
  405abe:	d001      	beq.n	405ac4 <ltc2941Init+0x24>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Write to Control register failed\r\n");
		#endif
		return STATUS_FAIL;
  405ac0:	2301      	movs	r3, #1
  405ac2:	e02f      	b.n	405b24 <ltc2941Init+0x84>
	}
	
	//Write the high threshold registers
	status = drv_i2c_write(slaveConfig, LTC_2941_CHRG_THRESHOLD_HIGH_REG_ADDR, 0xff);
  405ac4:	6878      	ldr	r0, [r7, #4]
  405ac6:	2104      	movs	r1, #4
  405ac8:	22ff      	movs	r2, #255	; 0xff
  405aca:	4b18      	ldr	r3, [pc, #96]	; (405b2c <ltc2941Init+0x8c>)
  405acc:	4798      	blx	r3
  405ace:	4603      	mov	r3, r0
  405ad0:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_PASS)
  405ad2:	7bfb      	ldrb	r3, [r7, #15]
  405ad4:	2b00      	cmp	r3, #0
  405ad6:	d001      	beq.n	405adc <ltc2941Init+0x3c>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Write to Control register failed\r\n");
		#endif
		return STATUS_FAIL;
  405ad8:	2301      	movs	r3, #1
  405ada:	e023      	b.n	405b24 <ltc2941Init+0x84>
	}
	status = drv_i2c_write(slaveConfig, LTC_2941_CHRG_THRESHOLD_HIGH_REG_ADDR + 1, 0xff);
  405adc:	6878      	ldr	r0, [r7, #4]
  405ade:	2105      	movs	r1, #5
  405ae0:	22ff      	movs	r2, #255	; 0xff
  405ae2:	4b12      	ldr	r3, [pc, #72]	; (405b2c <ltc2941Init+0x8c>)
  405ae4:	4798      	blx	r3
  405ae6:	4603      	mov	r3, r0
  405ae8:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_PASS)
  405aea:	7bfb      	ldrb	r3, [r7, #15]
  405aec:	2b00      	cmp	r3, #0
  405aee:	d001      	beq.n	405af4 <ltc2941Init+0x54>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Write to Control register failed\r\n");
		#endif
		return STATUS_FAIL;
  405af0:	2301      	movs	r3, #1
  405af2:	e017      	b.n	405b24 <ltc2941Init+0x84>
	}
	
	//Write the low threshold values
	status = drv_i2c_write(slaveConfig, LTC_2941_CHRG_THRESHOLD_LOW_REG_ADDR, 0x48);
  405af4:	6878      	ldr	r0, [r7, #4]
  405af6:	2106      	movs	r1, #6
  405af8:	2248      	movs	r2, #72	; 0x48
  405afa:	4b0c      	ldr	r3, [pc, #48]	; (405b2c <ltc2941Init+0x8c>)
  405afc:	4798      	blx	r3
  405afe:	4603      	mov	r3, r0
  405b00:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_PASS)
  405b02:	7bfb      	ldrb	r3, [r7, #15]
  405b04:	2b00      	cmp	r3, #0
  405b06:	d001      	beq.n	405b0c <ltc2941Init+0x6c>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Write to Control register failed\r\n");
		#endif
		return STATUS_FAIL;
  405b08:	2301      	movs	r3, #1
  405b0a:	e00b      	b.n	405b24 <ltc2941Init+0x84>
	}
	status = drv_i2c_write(slaveConfig, LTC_2941_CHRG_THRESHOLD_LOW_REG_ADDR + 1, 0x2c);
  405b0c:	6878      	ldr	r0, [r7, #4]
  405b0e:	2107      	movs	r1, #7
  405b10:	222c      	movs	r2, #44	; 0x2c
  405b12:	4b06      	ldr	r3, [pc, #24]	; (405b2c <ltc2941Init+0x8c>)
  405b14:	4798      	blx	r3
  405b16:	4603      	mov	r3, r0
  405b18:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_PASS)
  405b1a:	7bfb      	ldrb	r3, [r7, #15]
  405b1c:	2b00      	cmp	r3, #0
  405b1e:	d001      	beq.n	405b24 <ltc2941Init+0x84>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Write to Control register failed\r\n");
		#endif
		return STATUS_FAIL;
  405b20:	2301      	movs	r3, #1
  405b22:	e7ff      	b.n	405b24 <ltc2941Init+0x84>
	}
}
  405b24:	4618      	mov	r0, r3
  405b26:	3710      	adds	r7, #16
  405b28:	46bd      	mov	sp, r7
  405b2a:	bd80      	pop	{r7, pc}
  405b2c:	00406cc9 	.word	0x00406cc9

00405b30 <ltc2941SetCharge>:
status_t ltc2941SetCharge(slave_twi_config_t* slaveConfig, uint16_t chargeLevel)
{
  405b30:	b580      	push	{r7, lr}
  405b32:	b084      	sub	sp, #16
  405b34:	af00      	add	r7, sp, #0
  405b36:	6078      	str	r0, [r7, #4]
  405b38:	460b      	mov	r3, r1
  405b3a:	807b      	strh	r3, [r7, #2]
	status_t status = STATUS_FAIL;
  405b3c:	2301      	movs	r3, #1
  405b3e:	73fb      	strb	r3, [r7, #15]
	
	//Set the Accumulated charge register to indicate battery full
	status = drv_i2c_write(slaveConfig, 0x03, chargeLevel&0xFF);
  405b40:	887b      	ldrh	r3, [r7, #2]
  405b42:	b2db      	uxtb	r3, r3
  405b44:	6878      	ldr	r0, [r7, #4]
  405b46:	2103      	movs	r1, #3
  405b48:	461a      	mov	r2, r3
  405b4a:	4b0e      	ldr	r3, [pc, #56]	; (405b84 <ltc2941SetCharge+0x54>)
  405b4c:	4798      	blx	r3
  405b4e:	4603      	mov	r3, r0
  405b50:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_PASS)
  405b52:	7bfb      	ldrb	r3, [r7, #15]
  405b54:	2b00      	cmp	r3, #0
  405b56:	d001      	beq.n	405b5c <ltc2941SetCharge+0x2c>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Write to Control register failed\r\n");
		#endif
		return STATUS_FAIL;
  405b58:	2301      	movs	r3, #1
  405b5a:	e00f      	b.n	405b7c <ltc2941SetCharge+0x4c>
	}
	status = drv_i2c_write(slaveConfig, 0x02, (chargeLevel>>8)&0xFF);
  405b5c:	887b      	ldrh	r3, [r7, #2]
  405b5e:	0a1b      	lsrs	r3, r3, #8
  405b60:	b29b      	uxth	r3, r3
  405b62:	b2db      	uxtb	r3, r3
  405b64:	6878      	ldr	r0, [r7, #4]
  405b66:	2102      	movs	r1, #2
  405b68:	461a      	mov	r2, r3
  405b6a:	4b06      	ldr	r3, [pc, #24]	; (405b84 <ltc2941SetCharge+0x54>)
  405b6c:	4798      	blx	r3
  405b6e:	4603      	mov	r3, r0
  405b70:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_PASS)
  405b72:	7bfb      	ldrb	r3, [r7, #15]
  405b74:	2b00      	cmp	r3, #0
  405b76:	d001      	beq.n	405b7c <ltc2941SetCharge+0x4c>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Write to Control register failed\r\n");
		#endif
		return STATUS_FAIL;
  405b78:	2301      	movs	r3, #1
  405b7a:	e7ff      	b.n	405b7c <ltc2941SetCharge+0x4c>
	}	
};
  405b7c:	4618      	mov	r0, r3
  405b7e:	3710      	adds	r7, #16
  405b80:	46bd      	mov	sp, r7
  405b82:	bd80      	pop	{r7, pc}
  405b84:	00406cc9 	.word	0x00406cc9

00405b88 <ltc2941GetCharge>:
status_t ltc2941GetCharge(slave_twi_config_t* slaveConfig, uint16_t *charge)
{
  405b88:	b590      	push	{r4, r7, lr}
  405b8a:	b085      	sub	sp, #20
  405b8c:	af00      	add	r7, sp, #0
  405b8e:	6078      	str	r0, [r7, #4]
  405b90:	6039      	str	r1, [r7, #0]
	status_t status = STATUS_FAIL;
  405b92:	2301      	movs	r3, #1
  405b94:	73fb      	strb	r3, [r7, #15]
	uint8_t chargeBytes[2] = {0};
  405b96:	2300      	movs	r3, #0
  405b98:	81bb      	strh	r3, [r7, #12]
	//Read two bytes of Accumulated charge
	status = drv_i2c_read(slaveConfig, 0x02, chargeBytes, 2);
  405b9a:	f107 030c 	add.w	r3, r7, #12
  405b9e:	6878      	ldr	r0, [r7, #4]
  405ba0:	2102      	movs	r1, #2
  405ba2:	461a      	mov	r2, r3
  405ba4:	2302      	movs	r3, #2
  405ba6:	4c0b      	ldr	r4, [pc, #44]	; (405bd4 <ltc2941GetCharge+0x4c>)
  405ba8:	47a0      	blx	r4
  405baa:	4603      	mov	r3, r0
  405bac:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_PASS)
  405bae:	7bfb      	ldrb	r3, [r7, #15]
  405bb0:	2b00      	cmp	r3, #0
  405bb2:	d001      	beq.n	405bb8 <ltc2941GetCharge+0x30>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Read from register failed\r\n");
		#endif
		return STATUS_FAIL;
  405bb4:	2301      	movs	r3, #1
  405bb6:	e008      	b.n	405bca <ltc2941GetCharge+0x42>
	}
	*charge = (((chargeBytes[0]&0xFF)<<8) + (chargeBytes[1]&0xFF));	
  405bb8:	7b3b      	ldrb	r3, [r7, #12]
  405bba:	021b      	lsls	r3, r3, #8
  405bbc:	b29a      	uxth	r2, r3
  405bbe:	7b7b      	ldrb	r3, [r7, #13]
  405bc0:	4413      	add	r3, r2
  405bc2:	b29a      	uxth	r2, r3
  405bc4:	683b      	ldr	r3, [r7, #0]
  405bc6:	801a      	strh	r2, [r3, #0]
	return STATUS_PASS;
  405bc8:	2300      	movs	r3, #0
}
  405bca:	4618      	mov	r0, r3
  405bcc:	3714      	adds	r7, #20
  405bce:	46bd      	mov	sp, r7
  405bd0:	bd90      	pop	{r4, r7, pc}
  405bd2:	bf00      	nop
  405bd4:	00406d55 	.word	0x00406d55

00405bd8 <getCalculatedPercentage>:
//[?3/?25/?2016 2:19 PM] Hriday Mehta: 
status_t getCalculatedPercentage(slave_twi_config_t* slaveConfig, uint32_t *percent)
{	
  405bd8:	b580      	push	{r7, lr}
  405bda:	b084      	sub	sp, #16
  405bdc:	af00      	add	r7, sp, #0
  405bde:	6078      	str	r0, [r7, #4]
  405be0:	6039      	str	r1, [r7, #0]
	uint16_t charge = 0;
  405be2:	2300      	movs	r3, #0
  405be4:	81fb      	strh	r3, [r7, #14]
	if (ltc2941GetCharge(slaveConfig, &charge) == STATUS_PASS)
  405be6:	f107 030e 	add.w	r3, r7, #14
  405bea:	6878      	ldr	r0, [r7, #4]
  405bec:	4619      	mov	r1, r3
  405bee:	4b0e      	ldr	r3, [pc, #56]	; (405c28 <getCalculatedPercentage+0x50>)
  405bf0:	4798      	blx	r3
  405bf2:	4603      	mov	r3, r0
  405bf4:	2b00      	cmp	r3, #0
  405bf6:	d111      	bne.n	405c1c <getCalculatedPercentage+0x44>
	{
		*percent = (((charge - CHARGE_EMPTY_VALUE)*100) / (CHARGE_FULL_VALUE - CHARGE_EMPTY_VALUE));
  405bf8:	89fb      	ldrh	r3, [r7, #14]
  405bfa:	f5a3 4391 	sub.w	r3, r3, #18560	; 0x4880
  405bfe:	3b18      	subs	r3, #24
  405c00:	2264      	movs	r2, #100	; 0x64
  405c02:	fb02 f303 	mul.w	r3, r2, r3
  405c06:	4a09      	ldr	r2, [pc, #36]	; (405c2c <getCalculatedPercentage+0x54>)
  405c08:	fb82 1203 	smull	r1, r2, r2, r3
  405c0c:	1312      	asrs	r2, r2, #12
  405c0e:	17db      	asrs	r3, r3, #31
  405c10:	1ad3      	subs	r3, r2, r3
  405c12:	461a      	mov	r2, r3
  405c14:	683b      	ldr	r3, [r7, #0]
  405c16:	601a      	str	r2, [r3, #0]
		return STATUS_PASS;
  405c18:	2300      	movs	r3, #0
  405c1a:	e000      	b.n	405c1e <getCalculatedPercentage+0x46>
	}
	return STATUS_FAIL;
  405c1c:	2301      	movs	r3, #1
} 
  405c1e:	4618      	mov	r0, r3
  405c20:	3710      	adds	r7, #16
  405c22:	46bd      	mov	sp, r7
  405c24:	bd80      	pop	{r7, pc}
  405c26:	bf00      	nop
  405c28:	00405b89 	.word	0x00405b89
  405c2c:	18877c59 	.word	0x18877c59

00405c30 <getRegValueForPercent>:
uint32_t getRegValueForPercent(uint32_t percent)
{
  405c30:	b480      	push	{r7}
  405c32:	b083      	sub	sp, #12
  405c34:	af00      	add	r7, sp, #0
  405c36:	6078      	str	r0, [r7, #4]
	return (percent*(CHARGE_FULL_VALUE-CHARGE_EMPTY_VALUE)/100 + CHARGE_EMPTY_VALUE); 
  405c38:	687b      	ldr	r3, [r7, #4]
  405c3a:	f24a 62fc 	movw	r2, #42748	; 0xa6fc
  405c3e:	fb02 f203 	mul.w	r2, r2, r3
  405c42:	4b06      	ldr	r3, [pc, #24]	; (405c5c <getRegValueForPercent+0x2c>)
  405c44:	fba3 1302 	umull	r1, r3, r3, r2
  405c48:	095b      	lsrs	r3, r3, #5
  405c4a:	f503 4391 	add.w	r3, r3, #18560	; 0x4880
  405c4e:	3318      	adds	r3, #24
}
  405c50:	4618      	mov	r0, r3
  405c52:	370c      	adds	r7, #12
  405c54:	46bd      	mov	sp, r7
  405c56:	f85d 7b04 	ldr.w	r7, [sp], #4
  405c5a:	4770      	bx	lr
  405c5c:	51eb851f 	.word	0x51eb851f

00405c60 <ltc2941SetChargeComplete>:
status_t ltc2941SetChargeComplete(slave_twi_config_t* slaveConfig)
{
  405c60:	b580      	push	{r7, lr}
  405c62:	b084      	sub	sp, #16
  405c64:	af00      	add	r7, sp, #0
  405c66:	6078      	str	r0, [r7, #4]
	status_t status = STATUS_FAIL;	
  405c68:	2301      	movs	r3, #1
  405c6a:	73fb      	strb	r3, [r7, #15]
	ltc2941SetCharge(slaveConfig, CHARGE_FULL_VALUE);
  405c6c:	6878      	ldr	r0, [r7, #4]
  405c6e:	f64e 7194 	movw	r1, #61332	; 0xef94
  405c72:	4b03      	ldr	r3, [pc, #12]	; (405c80 <ltc2941SetChargeComplete+0x20>)
  405c74:	4798      	blx	r3
}
  405c76:	4618      	mov	r0, r3
  405c78:	3710      	adds	r7, #16
  405c7a:	46bd      	mov	sp, r7
  405c7c:	bd80      	pop	{r7, pc}
  405c7e:	bf00      	nop
  405c80:	00405b31 	.word	0x00405b31

00405c84 <ltc2941GetStatus>:

uint8_t ltc2941GetStatus(slave_twi_config_t* slaveConfig)
{
  405c84:	b590      	push	{r4, r7, lr}
  405c86:	b085      	sub	sp, #20
  405c88:	af00      	add	r7, sp, #0
  405c8a:	6078      	str	r0, [r7, #4]
	status_t status = STATUS_FAIL;
  405c8c:	2301      	movs	r3, #1
  405c8e:	73fb      	strb	r3, [r7, #15]
	uint8_t readData = 0;
  405c90:	2300      	movs	r3, #0
  405c92:	73bb      	strb	r3, [r7, #14]
	
	//uint8_t fullRead[10]; 
	
	//Read the status register
	status = drv_i2c_read(slaveConfig, 0x00, &readData, 1);
  405c94:	f107 030e 	add.w	r3, r7, #14
  405c98:	6878      	ldr	r0, [r7, #4]
  405c9a:	2100      	movs	r1, #0
  405c9c:	461a      	mov	r2, r3
  405c9e:	2301      	movs	r3, #1
  405ca0:	4c06      	ldr	r4, [pc, #24]	; (405cbc <ltc2941GetStatus+0x38>)
  405ca2:	47a0      	blx	r4
  405ca4:	4603      	mov	r3, r0
  405ca6:	73fb      	strb	r3, [r7, #15]
	//for(i=0;i<8;i++)
	//{
		//printf("%02x:",fullRead[i]);
	//}
	//printf("\r\n");
	if (status != STATUS_PASS)
  405ca8:	7bfb      	ldrb	r3, [r7, #15]
  405caa:	2b00      	cmp	r3, #0
  405cac:	d001      	beq.n	405cb2 <ltc2941GetStatus+0x2e>
	{
		#ifdef ENABLE_DEBUG_PRINTS
		puts("Read from status register failed\r\n");
		#endif
		return 0;
  405cae:	2300      	movs	r3, #0
  405cb0:	e000      	b.n	405cb4 <ltc2941GetStatus+0x30>
	}	
	return readData;
  405cb2:	7bbb      	ldrb	r3, [r7, #14]
}
  405cb4:	4618      	mov	r0, r3
  405cb6:	3714      	adds	r7, #20
  405cb8:	46bd      	mov	sp, r7
  405cba:	bd90      	pop	{r4, r7, pc}
  405cbc:	00406d55 	.word	0x00406d55

00405cc0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  405cc0:	b480      	push	{r7}
  405cc2:	b083      	sub	sp, #12
  405cc4:	af00      	add	r7, sp, #0
  405cc6:	4603      	mov	r3, r0
  405cc8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  405cca:	4b08      	ldr	r3, [pc, #32]	; (405cec <NVIC_EnableIRQ+0x2c>)
  405ccc:	f997 2007 	ldrsb.w	r2, [r7, #7]
  405cd0:	0952      	lsrs	r2, r2, #5
  405cd2:	79f9      	ldrb	r1, [r7, #7]
  405cd4:	f001 011f 	and.w	r1, r1, #31
  405cd8:	2001      	movs	r0, #1
  405cda:	fa00 f101 	lsl.w	r1, r0, r1
  405cde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405ce2:	370c      	adds	r7, #12
  405ce4:	46bd      	mov	sp, r7
  405ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
  405cea:	4770      	bx	lr
  405cec:	e000e100 	.word	0xe000e100

00405cf0 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  405cf0:	b480      	push	{r7}
  405cf2:	b083      	sub	sp, #12
  405cf4:	af00      	add	r7, sp, #0
  405cf6:	4603      	mov	r3, r0
  405cf8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  405cfa:	4b09      	ldr	r3, [pc, #36]	; (405d20 <NVIC_DisableIRQ+0x30>)
  405cfc:	f997 2007 	ldrsb.w	r2, [r7, #7]
  405d00:	0952      	lsrs	r2, r2, #5
  405d02:	79f9      	ldrb	r1, [r7, #7]
  405d04:	f001 011f 	and.w	r1, r1, #31
  405d08:	2001      	movs	r0, #1
  405d0a:	fa00 f101 	lsl.w	r1, r0, r1
  405d0e:	3220      	adds	r2, #32
  405d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405d14:	370c      	adds	r7, #12
  405d16:	46bd      	mov	sp, r7
  405d18:	f85d 7b04 	ldr.w	r7, [sp], #4
  405d1c:	4770      	bx	lr
  405d1e:	bf00      	nop
  405d20:	e000e100 	.word	0xe000e100

00405d24 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  405d24:	b480      	push	{r7}
  405d26:	b083      	sub	sp, #12
  405d28:	af00      	add	r7, sp, #0
  405d2a:	4603      	mov	r3, r0
  405d2c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  405d2e:	4b09      	ldr	r3, [pc, #36]	; (405d54 <NVIC_ClearPendingIRQ+0x30>)
  405d30:	f997 2007 	ldrsb.w	r2, [r7, #7]
  405d34:	0952      	lsrs	r2, r2, #5
  405d36:	79f9      	ldrb	r1, [r7, #7]
  405d38:	f001 011f 	and.w	r1, r1, #31
  405d3c:	2001      	movs	r0, #1
  405d3e:	fa00 f101 	lsl.w	r1, r0, r1
  405d42:	3260      	adds	r2, #96	; 0x60
  405d44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  405d48:	370c      	adds	r7, #12
  405d4a:	46bd      	mov	sp, r7
  405d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405d50:	4770      	bx	lr
  405d52:	bf00      	nop
  405d54:	e000e100 	.word	0xe000e100

00405d58 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  405d58:	b480      	push	{r7}
  405d5a:	b083      	sub	sp, #12
  405d5c:	af00      	add	r7, sp, #0
  405d5e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  405d60:	687b      	ldr	r3, [r7, #4]
  405d62:	2b07      	cmp	r3, #7
  405d64:	d825      	bhi.n	405db2 <osc_get_rate+0x5a>
  405d66:	a201      	add	r2, pc, #4	; (adr r2, 405d6c <osc_get_rate+0x14>)
  405d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405d6c:	00405d8d 	.word	0x00405d8d
  405d70:	00405d93 	.word	0x00405d93
  405d74:	00405d99 	.word	0x00405d99
  405d78:	00405d9f 	.word	0x00405d9f
  405d7c:	00405da3 	.word	0x00405da3
  405d80:	00405da7 	.word	0x00405da7
  405d84:	00405dab 	.word	0x00405dab
  405d88:	00405daf 	.word	0x00405daf
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  405d8c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  405d90:	e010      	b.n	405db4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  405d92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  405d96:	e00d      	b.n	405db4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  405d98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  405d9c:	e00a      	b.n	405db4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  405d9e:	4b08      	ldr	r3, [pc, #32]	; (405dc0 <osc_get_rate+0x68>)
  405da0:	e008      	b.n	405db4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  405da2:	4b08      	ldr	r3, [pc, #32]	; (405dc4 <osc_get_rate+0x6c>)
  405da4:	e006      	b.n	405db4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  405da6:	4b08      	ldr	r3, [pc, #32]	; (405dc8 <osc_get_rate+0x70>)
  405da8:	e004      	b.n	405db4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  405daa:	4b08      	ldr	r3, [pc, #32]	; (405dcc <osc_get_rate+0x74>)
  405dac:	e002      	b.n	405db4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  405dae:	4b07      	ldr	r3, [pc, #28]	; (405dcc <osc_get_rate+0x74>)
  405db0:	e000      	b.n	405db4 <osc_get_rate+0x5c>
	}

	return 0;
  405db2:	2300      	movs	r3, #0
}
  405db4:	4618      	mov	r0, r3
  405db6:	370c      	adds	r7, #12
  405db8:	46bd      	mov	sp, r7
  405dba:	f85d 7b04 	ldr.w	r7, [sp], #4
  405dbe:	4770      	bx	lr
  405dc0:	003d0900 	.word	0x003d0900
  405dc4:	007a1200 	.word	0x007a1200
  405dc8:	00b71b00 	.word	0x00b71b00
  405dcc:	00f42400 	.word	0x00f42400

00405dd0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  405dd0:	b580      	push	{r7, lr}
  405dd2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  405dd4:	2006      	movs	r0, #6
  405dd6:	4b04      	ldr	r3, [pc, #16]	; (405de8 <sysclk_get_main_hz+0x18>)
  405dd8:	4798      	blx	r3
  405dda:	4602      	mov	r2, r0
  405ddc:	4613      	mov	r3, r2
  405dde:	011b      	lsls	r3, r3, #4
  405de0:	1a9b      	subs	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  405de2:	4618      	mov	r0, r3
  405de4:	bd80      	pop	{r7, pc}
  405de6:	bf00      	nop
  405de8:	00405d59 	.word	0x00405d59

00405dec <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  405dec:	b580      	push	{r7, lr}
  405dee:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  405df0:	4b02      	ldr	r3, [pc, #8]	; (405dfc <sysclk_get_cpu_hz+0x10>)
  405df2:	4798      	blx	r3
  405df4:	4603      	mov	r3, r0
  405df6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  405df8:	4618      	mov	r0, r3
  405dfa:	bd80      	pop	{r7, pc}
  405dfc:	00405dd1 	.word	0x00405dd1

00405e00 <mgr_managerTask>:
 * @brief Handles queued events for the power board.  
 * @param pvParameters, void pointer to structure containing data router configuration. 
 * @return void
 ***********************************************************************************************/
void mgr_managerTask(void *pvParameters)
{
  405e00:	b590      	push	{r4, r7, lr}
  405e02:	b08b      	sub	sp, #44	; 0x2c
  405e04:	af04      	add	r7, sp, #16
  405e06:	6078      	str	r0, [r7, #4]
	mgr_eventMessage_t msgEvent; 
	//initialize the board
	
	brd_board_init(); 
  405e08:	4b7c      	ldr	r3, [pc, #496]	; (405ffc <mgr_managerTask+0x1fc>)
  405e0a:	4798      	blx	r3
	printf("startApplication!\r\n");
  405e0c:	487c      	ldr	r0, [pc, #496]	; (406000 <mgr_managerTask+0x200>)
  405e0e:	4b7d      	ldr	r3, [pc, #500]	; (406004 <mgr_managerTask+0x204>)
  405e10:	4798      	blx	r3
	//initialize power button listener. 	
	drv_gpio_config_interrupt_handler(DRV_GPIO_PIN_PWR_BTN, DRV_GPIO_INTERRUPT_LOW_EDGE,powerButtonHandler_LowEdge);
  405e12:	200a      	movs	r0, #10
  405e14:	2101      	movs	r1, #1
  405e16:	4a7c      	ldr	r2, [pc, #496]	; (406008 <mgr_managerTask+0x208>)
  405e18:	4b7c      	ldr	r3, [pc, #496]	; (40600c <mgr_managerTask+0x20c>)
  405e1a:	4798      	blx	r3
	mgr_eventQueue = xQueueCreate( 10, sizeof(mgr_eventMessage_t));
  405e1c:	200a      	movs	r0, #10
  405e1e:	2104      	movs	r1, #4
  405e20:	2200      	movs	r2, #0
  405e22:	4b7b      	ldr	r3, [pc, #492]	; (406010 <mgr_managerTask+0x210>)
  405e24:	4798      	blx	r3
  405e26:	4602      	mov	r2, r0
  405e28:	4b7a      	ldr	r3, [pc, #488]	; (406014 <mgr_managerTask+0x214>)
  405e2a:	601a      	str	r2, [r3, #0]
	pwrButtonTimer = xTimerCreate("PowerBnt timer", (SLEEP_ENTRY_WAIT_TIME/portTICK_RATE_MS), pdFALSE, NULL, powerButtonTimerCallback);
  405e2c:	4b7a      	ldr	r3, [pc, #488]	; (406018 <mgr_managerTask+0x218>)
  405e2e:	9300      	str	r3, [sp, #0]
  405e30:	487a      	ldr	r0, [pc, #488]	; (40601c <mgr_managerTask+0x21c>)
  405e32:	f240 51dc 	movw	r1, #1500	; 0x5dc
  405e36:	2200      	movs	r2, #0
  405e38:	2300      	movs	r3, #0
  405e3a:	4c79      	ldr	r4, [pc, #484]	; (406020 <mgr_managerTask+0x220>)
  405e3c:	47a0      	blx	r4
  405e3e:	4602      	mov	r2, r0
  405e40:	4b78      	ldr	r3, [pc, #480]	; (406024 <mgr_managerTask+0x224>)
  405e42:	601a      	str	r2, [r3, #0]
	//start all the other tasks
	int retCode = 0;
  405e44:	2300      	movs	r3, #0
  405e46:	617b      	str	r3, [r7, #20]
	retCode = xTaskCreate(chrg_task_chargeMonitor, "CHRG", TASK_CHRG_MON_STACK_SIZE, &chargeMonitorConfiguration, TASK_CHRG_MON_STACK_PRIORITY, NULL);
  405e48:	2302      	movs	r3, #2
  405e4a:	9300      	str	r3, [sp, #0]
  405e4c:	2300      	movs	r3, #0
  405e4e:	9301      	str	r3, [sp, #4]
  405e50:	2300      	movs	r3, #0
  405e52:	9302      	str	r3, [sp, #8]
  405e54:	2300      	movs	r3, #0
  405e56:	9303      	str	r3, [sp, #12]
  405e58:	4873      	ldr	r0, [pc, #460]	; (406028 <mgr_managerTask+0x228>)
  405e5a:	4974      	ldr	r1, [pc, #464]	; (40602c <mgr_managerTask+0x22c>)
  405e5c:	f44f 7240 	mov.w	r2, #768	; 0x300
  405e60:	4b73      	ldr	r3, [pc, #460]	; (406030 <mgr_managerTask+0x230>)
  405e62:	4c74      	ldr	r4, [pc, #464]	; (406034 <mgr_managerTask+0x234>)
  405e64:	47a0      	blx	r4
  405e66:	6178      	str	r0, [r7, #20]
	if (retCode != pdPASS)
  405e68:	697b      	ldr	r3, [r7, #20]
  405e6a:	2b01      	cmp	r3, #1
  405e6c:	d003      	beq.n	405e76 <mgr_managerTask+0x76>
	{
		printf("Failed to create CHRG task code %d\r\n", retCode);
  405e6e:	4872      	ldr	r0, [pc, #456]	; (406038 <mgr_managerTask+0x238>)
  405e70:	6979      	ldr	r1, [r7, #20]
  405e72:	4b64      	ldr	r3, [pc, #400]	; (406004 <mgr_managerTask+0x204>)
  405e74:	4798      	blx	r3
	}
	retCode = xTaskCreate(cmd_task_commandProcesor, "CMD", TASK_COMMAND_PROC_STACK_SIZE, NULL, TASK_COMMAND_PROC_PRIORITY, NULL);
  405e76:	2305      	movs	r3, #5
  405e78:	9300      	str	r3, [sp, #0]
  405e7a:	2300      	movs	r3, #0
  405e7c:	9301      	str	r3, [sp, #4]
  405e7e:	2300      	movs	r3, #0
  405e80:	9302      	str	r3, [sp, #8]
  405e82:	2300      	movs	r3, #0
  405e84:	9303      	str	r3, [sp, #12]
  405e86:	486d      	ldr	r0, [pc, #436]	; (40603c <mgr_managerTask+0x23c>)
  405e88:	496d      	ldr	r1, [pc, #436]	; (406040 <mgr_managerTask+0x240>)
  405e8a:	f44f 7200 	mov.w	r2, #512	; 0x200
  405e8e:	2300      	movs	r3, #0
  405e90:	4c68      	ldr	r4, [pc, #416]	; (406034 <mgr_managerTask+0x234>)
  405e92:	47a0      	blx	r4
  405e94:	6178      	str	r0, [r7, #20]
	if (retCode != pdPASS)
  405e96:	697b      	ldr	r3, [r7, #20]
  405e98:	2b01      	cmp	r3, #1
  405e9a:	d003      	beq.n	405ea4 <mgr_managerTask+0xa4>
	{
		printf("Failed to create CMD task code %d\r\n", retCode);
  405e9c:	4869      	ldr	r0, [pc, #420]	; (406044 <mgr_managerTask+0x244>)
  405e9e:	6979      	ldr	r1, [r7, #20]
  405ea0:	4b58      	ldr	r3, [pc, #352]	; (406004 <mgr_managerTask+0x204>)
  405ea2:	4798      	blx	r3
	}
	retCode = xTaskCreate(dat_task_dataRouter, "DAT", TASK_DATA_ROUTER_STACK_SIZE, &dataRouterConfiguration, TASK_DATA_ROUTER_PRIORITY, NULL);
  405ea4:	2306      	movs	r3, #6
  405ea6:	9300      	str	r3, [sp, #0]
  405ea8:	2300      	movs	r3, #0
  405eaa:	9301      	str	r3, [sp, #4]
  405eac:	2300      	movs	r3, #0
  405eae:	9302      	str	r3, [sp, #8]
  405eb0:	2300      	movs	r3, #0
  405eb2:	9303      	str	r3, [sp, #12]
  405eb4:	4864      	ldr	r0, [pc, #400]	; (406048 <mgr_managerTask+0x248>)
  405eb6:	4965      	ldr	r1, [pc, #404]	; (40604c <mgr_managerTask+0x24c>)
  405eb8:	f44f 7240 	mov.w	r2, #768	; 0x300
  405ebc:	4b64      	ldr	r3, [pc, #400]	; (406050 <mgr_managerTask+0x250>)
  405ebe:	4c5d      	ldr	r4, [pc, #372]	; (406034 <mgr_managerTask+0x234>)
  405ec0:	47a0      	blx	r4
  405ec2:	6178      	str	r0, [r7, #20]
	if (retCode != pdPASS)
  405ec4:	697b      	ldr	r3, [r7, #20]
  405ec6:	2b01      	cmp	r3, #1
  405ec8:	d003      	beq.n	405ed2 <mgr_managerTask+0xd2>
	{
		printf("Failed to create CMD task code %d\r\n", retCode);
  405eca:	485e      	ldr	r0, [pc, #376]	; (406044 <mgr_managerTask+0x244>)
  405ecc:	6979      	ldr	r1, [r7, #20]
  405ece:	4b4d      	ldr	r3, [pc, #308]	; (406004 <mgr_managerTask+0x204>)
  405ed0:	4798      	blx	r3
	}
	drv_led_set(DRV_LED_GREEN, DRV_LED_FLASH);
  405ed2:	2002      	movs	r0, #2
  405ed4:	2100      	movs	r1, #0
  405ed6:	4b5f      	ldr	r3, [pc, #380]	; (406054 <mgr_managerTask+0x254>)
  405ed8:	4798      	blx	r3
	//enable power to the data board
	drv_gpio_setPinState(DRV_GPIO_PIN_PWR_EN, DRV_GPIO_PIN_STATE_HIGH);
  405eda:	2004      	movs	r0, #4
  405edc:	2101      	movs	r1, #1
  405ede:	4b5e      	ldr	r3, [pc, #376]	; (406058 <mgr_managerTask+0x258>)
  405ee0:	4798      	blx	r3
	drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_LOW);
  405ee2:	2001      	movs	r0, #1
  405ee4:	2100      	movs	r1, #0
  405ee6:	4b5c      	ldr	r3, [pc, #368]	; (406058 <mgr_managerTask+0x258>)
  405ee8:	4798      	blx	r3
	drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_LOW);	
  405eea:	2000      	movs	r0, #0
  405eec:	2100      	movs	r1, #0
  405eee:	4b5a      	ldr	r3, [pc, #360]	; (406058 <mgr_managerTask+0x258>)
  405ef0:	4798      	blx	r3
	currentSystemState = SYS_STATE_POWER_ON;
  405ef2:	4b5a      	ldr	r3, [pc, #360]	; (40605c <mgr_managerTask+0x25c>)
  405ef4:	2200      	movs	r2, #0
  405ef6:	701a      	strb	r2, [r3, #0]
	//by default enable fast charging
	drv_gpio_setPinState(DRV_GPIO_PIN_CHRG_SEL, DRV_GPIO_PIN_STATE_HIGH);	
  405ef8:	2005      	movs	r0, #5
  405efa:	2101      	movs	r1, #1
  405efc:	4b56      	ldr	r3, [pc, #344]	; (406058 <mgr_managerTask+0x258>)
  405efe:	4798      	blx	r3
	uint32_t pwrButtonHeldLowCount = 0;
  405f00:	2300      	movs	r3, #0
  405f02:	613b      	str	r3, [r7, #16]
	drv_gpio_pin_state_t pwrButtonState = DRV_GPIO_PIN_STATE_HIGH; 
  405f04:	2301      	movs	r3, #1
  405f06:	73fb      	strb	r3, [r7, #15]
	while(1)
	{
		//test code for the power board. 
		if(xQueueReceive( mgr_eventQueue, &(msgEvent), 50) == TRUE)
  405f08:	4b42      	ldr	r3, [pc, #264]	; (406014 <mgr_managerTask+0x214>)
  405f0a:	681a      	ldr	r2, [r3, #0]
  405f0c:	f107 0308 	add.w	r3, r7, #8
  405f10:	4610      	mov	r0, r2
  405f12:	4619      	mov	r1, r3
  405f14:	2232      	movs	r2, #50	; 0x32
  405f16:	2300      	movs	r3, #0
  405f18:	4c51      	ldr	r4, [pc, #324]	; (406060 <mgr_managerTask+0x260>)
  405f1a:	47a0      	blx	r4
  405f1c:	4603      	mov	r3, r0
  405f1e:	2b01      	cmp	r3, #1
  405f20:	d167      	bne.n	405ff2 <mgr_managerTask+0x1f2>
		{	
			switch(msgEvent.sysEvent)
  405f22:	7a3b      	ldrb	r3, [r7, #8]
  405f24:	2b07      	cmp	r3, #7
  405f26:	d863      	bhi.n	405ff0 <mgr_managerTask+0x1f0>
  405f28:	a201      	add	r2, pc, #4	; (adr r2, 405f30 <mgr_managerTask+0x130>)
  405f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405f2e:	bf00      	nop
  405f30:	00405f51 	.word	0x00405f51
  405f34:	00405ff1 	.word	0x00405ff1
  405f38:	00405fb1 	.word	0x00405fb1
  405f3c:	00405ff1 	.word	0x00405ff1
  405f40:	00405fbd 	.word	0x00405fbd
  405f44:	00405fdb 	.word	0x00405fdb
  405f48:	00405ff1 	.word	0x00405ff1
  405f4c:	00405f89 	.word	0x00405f89
			{
				case SYS_EVENT_POWER_SWITCH:
				{
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:Received PwrSwitch Event\r\n");
  405f50:	4844      	ldr	r0, [pc, #272]	; (406064 <mgr_managerTask+0x264>)
  405f52:	4b45      	ldr	r3, [pc, #276]	; (406068 <mgr_managerTask+0x268>)
  405f54:	4798      	blx	r3
					if(currentSystemState == SYS_STATE_POWER_ON)
  405f56:	4b41      	ldr	r3, [pc, #260]	; (40605c <mgr_managerTask+0x25c>)
  405f58:	781b      	ldrb	r3, [r3, #0]
  405f5a:	b2db      	uxtb	r3, r3
  405f5c:	2b00      	cmp	r3, #0
  405f5e:	d10a      	bne.n	405f76 <mgr_managerTask+0x176>
					{						
						if(UsbConnected() == true)
  405f60:	4b42      	ldr	r3, [pc, #264]	; (40606c <mgr_managerTask+0x26c>)
  405f62:	4798      	blx	r3
  405f64:	4603      	mov	r3, r0
  405f66:	2b00      	cmp	r3, #0
  405f68:	d002      	beq.n	405f70 <mgr_managerTask+0x170>
						{
							//go to power down charge state
							enterPowerDownChargeState();
  405f6a:	4b41      	ldr	r3, [pc, #260]	; (406070 <mgr_managerTask+0x270>)
  405f6c:	4798      	blx	r3
  405f6e:	e00a      	b.n	405f86 <mgr_managerTask+0x186>
						}
						else
						{
							//go to power down state.
							enterSleepMode();
  405f70:	4b40      	ldr	r3, [pc, #256]	; (406074 <mgr_managerTask+0x274>)
  405f72:	4798      	blx	r3
					{ 
						//we need to power everything back on
						exitPowerDownChargeState();
					}						
				}
				break;
  405f74:	e03d      	b.n	405ff2 <mgr_managerTask+0x1f2>
						{
							//go to power down state.
							enterSleepMode();
						}						
					}
					else if(currentSystemState == SYS_STATE_POWER_OFF_CHARGING)
  405f76:	4b39      	ldr	r3, [pc, #228]	; (40605c <mgr_managerTask+0x25c>)
  405f78:	781b      	ldrb	r3, [r3, #0]
  405f7a:	b2db      	uxtb	r3, r3
  405f7c:	2b01      	cmp	r3, #1
  405f7e:	d102      	bne.n	405f86 <mgr_managerTask+0x186>
					{ 
						//we need to power everything back on
						exitPowerDownChargeState();
  405f80:	4b3d      	ldr	r3, [pc, #244]	; (406078 <mgr_managerTask+0x278>)
  405f82:	4798      	blx	r3
					}						
				}
				break;
  405f84:	e035      	b.n	405ff2 <mgr_managerTask+0x1f2>
  405f86:	e034      	b.n	405ff2 <mgr_managerTask+0x1f2>
				case SYS_EVENT_AUTO_POWER_DOWN:
				{
					// process the auto power down indication from data board
					if(currentSystemState == SYS_STATE_POWER_ON)
  405f88:	4b34      	ldr	r3, [pc, #208]	; (40605c <mgr_managerTask+0x25c>)
  405f8a:	781b      	ldrb	r3, [r3, #0]
  405f8c:	b2db      	uxtb	r3, r3
  405f8e:	2b00      	cmp	r3, #0
  405f90:	d10d      	bne.n	405fae <mgr_managerTask+0x1ae>
					{
						dat_sendDebugMsgToDataBoard("PwrBrdMsg:Received auto power down indication\r\n");
  405f92:	483a      	ldr	r0, [pc, #232]	; (40607c <mgr_managerTask+0x27c>)
  405f94:	4b34      	ldr	r3, [pc, #208]	; (406068 <mgr_managerTask+0x268>)
  405f96:	4798      	blx	r3
						if(UsbConnected() == true)
  405f98:	4b34      	ldr	r3, [pc, #208]	; (40606c <mgr_managerTask+0x26c>)
  405f9a:	4798      	blx	r3
  405f9c:	4603      	mov	r3, r0
  405f9e:	2b00      	cmp	r3, #0
  405fa0:	d002      	beq.n	405fa8 <mgr_managerTask+0x1a8>
						{
							//go to power down charge state
							enterPowerDownChargeState();
  405fa2:	4b33      	ldr	r3, [pc, #204]	; (406070 <mgr_managerTask+0x270>)
  405fa4:	4798      	blx	r3
  405fa6:	e002      	b.n	405fae <mgr_managerTask+0x1ae>
						}
						else
						{
							//go to power down state.
							enterSleepMode();
  405fa8:	4b32      	ldr	r3, [pc, #200]	; (406074 <mgr_managerTask+0x274>)
  405faa:	4798      	blx	r3
						}
					}
				}
				break;
  405fac:	e021      	b.n	405ff2 <mgr_managerTask+0x1f2>
  405fae:	e020      	b.n	405ff2 <mgr_managerTask+0x1f2>
					
				}
				break;
				case SYS_EVENT_LOW_BATTERY:
				{
					vTaskDelay(200);
  405fb0:	20c8      	movs	r0, #200	; 0xc8
  405fb2:	4b33      	ldr	r3, [pc, #204]	; (406080 <mgr_managerTask+0x280>)
  405fb4:	4798      	blx	r3
					enterSleepMode();
  405fb6:	4b2f      	ldr	r3, [pc, #188]	; (406074 <mgr_managerTask+0x274>)
  405fb8:	4798      	blx	r3
				}
				break; 
  405fba:	e01a      	b.n	405ff2 <mgr_managerTask+0x1f2>
					
				}
				break;
				case SYS_EVENT_USB_CONNECTED:
				{
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:USB Connected\r\n");
  405fbc:	4831      	ldr	r0, [pc, #196]	; (406084 <mgr_managerTask+0x284>)
  405fbe:	4b2a      	ldr	r3, [pc, #168]	; (406068 <mgr_managerTask+0x268>)
  405fc0:	4798      	blx	r3
					//toggle fast Charge
					drv_gpio_setPinState(DRV_GPIO_PIN_CHRG_SEL, DRV_GPIO_PIN_STATE_LOW);
  405fc2:	2005      	movs	r0, #5
  405fc4:	2100      	movs	r1, #0
  405fc6:	4b24      	ldr	r3, [pc, #144]	; (406058 <mgr_managerTask+0x258>)
  405fc8:	4798      	blx	r3
					vTaskDelay(200);
  405fca:	20c8      	movs	r0, #200	; 0xc8
  405fcc:	4b2c      	ldr	r3, [pc, #176]	; (406080 <mgr_managerTask+0x280>)
  405fce:	4798      	blx	r3
					drv_gpio_setPinState(DRV_GPIO_PIN_CHRG_SEL, DRV_GPIO_PIN_STATE_HIGH);
  405fd0:	2005      	movs	r0, #5
  405fd2:	2101      	movs	r1, #1
  405fd4:	4b20      	ldr	r3, [pc, #128]	; (406058 <mgr_managerTask+0x258>)
  405fd6:	4798      	blx	r3
					
				}
				break;
  405fd8:	e00b      	b.n	405ff2 <mgr_managerTask+0x1f2>
				case SYS_EVENT_USB_DISCONNECTED:
				{
					//if we're currently charging with the power off, then go to sleep mode
					if(currentSystemState == SYS_STATE_POWER_OFF_CHARGING)
  405fda:	4b20      	ldr	r3, [pc, #128]	; (40605c <mgr_managerTask+0x25c>)
  405fdc:	781b      	ldrb	r3, [r3, #0]
  405fde:	b2db      	uxtb	r3, r3
  405fe0:	2b01      	cmp	r3, #1
  405fe2:	d101      	bne.n	405fe8 <mgr_managerTask+0x1e8>
					{
						enterSleep();
  405fe4:	4b28      	ldr	r3, [pc, #160]	; (406088 <mgr_managerTask+0x288>)
  405fe6:	4798      	blx	r3
					}
					dat_sendDebugMsgToDataBoard("PwrBrdMsg:USB Disconnected\r\n");
  405fe8:	4828      	ldr	r0, [pc, #160]	; (40608c <mgr_managerTask+0x28c>)
  405fea:	4b1f      	ldr	r3, [pc, #124]	; (406068 <mgr_managerTask+0x268>)
  405fec:	4798      	blx	r3
				}
				break;
  405fee:	e000      	b.n	405ff2 <mgr_managerTask+0x1f2>
				default:
				{
					
				}
				break;
  405ff0:	bf00      	nop
				
			}
		}
		vTaskDelay(150);
  405ff2:	2096      	movs	r0, #150	; 0x96
  405ff4:	4b22      	ldr	r3, [pc, #136]	; (406080 <mgr_managerTask+0x280>)
  405ff6:	4798      	blx	r3
		//if(pwrButtonHeldLowCount == 75)
		//{
			////reset the board.
			//rstc_start_software_reset(RSTC);
		//}
	}
  405ff8:	e786      	b.n	405f08 <mgr_managerTask+0x108>
  405ffa:	bf00      	nop
  405ffc:	00404299 	.word	0x00404299
  406000:	00416098 	.word	0x00416098
  406004:	0040cacd 	.word	0x0040cacd
  406008:	004060b9 	.word	0x004060b9
  40600c:	00405761 	.word	0x00405761
  406010:	004089ad 	.word	0x004089ad
  406014:	20000f70 	.word	0x20000f70
  406018:	00406091 	.word	0x00406091
  40601c:	004160ac 	.word	0x004160ac
  406020:	00409e79 	.word	0x00409e79
  406024:	20000f74 	.word	0x20000f74
  406028:	00404441 	.word	0x00404441
  40602c:	004160bc 	.word	0x004160bc
  406030:	200002e0 	.word	0x200002e0
  406034:	0040910d 	.word	0x0040910d
  406038:	004160c4 	.word	0x004160c4
  40603c:	00404845 	.word	0x00404845
  406040:	004160ec 	.word	0x004160ec
  406044:	004160f0 	.word	0x004160f0
  406048:	00404fd5 	.word	0x00404fd5
  40604c:	00416114 	.word	0x00416114
  406050:	200002d8 	.word	0x200002d8
  406054:	00407435 	.word	0x00407435
  406058:	00405551 	.word	0x00405551
  40605c:	200002d4 	.word	0x200002d4
  406060:	00408c71 	.word	0x00408c71
  406064:	00416118 	.word	0x00416118
  406068:	0040520d 	.word	0x0040520d
  40606c:	004064a9 	.word	0x004064a9
  406070:	004064d5 	.word	0x004064d5
  406074:	00406139 	.word	0x00406139
  406078:	004065a5 	.word	0x004065a5
  40607c:	00416140 	.word	0x00416140
  406080:	004092cd 	.word	0x004092cd
  406084:	00416170 	.word	0x00416170
  406088:	00406249 	.word	0x00406249
  40608c:	0041618c 	.word	0x0041618c

00406090 <powerButtonTimerCallback>:
}


//static functions
void powerButtonTimerCallback()
{
  406090:	b580      	push	{r7, lr}
  406092:	b082      	sub	sp, #8
  406094:	af00      	add	r7, sp, #0
	drv_gpio_pin_state_t pwSwState = DRV_GPIO_PIN_STATE_HIGH; 
  406096:	2301      	movs	r3, #1
  406098:	71fb      	strb	r3, [r7, #7]
	mgr_eventMessage_t pwrDownEvent = 
  40609a:	2300      	movs	r3, #0
  40609c:	703b      	strb	r3, [r7, #0]
  40609e:	2300      	movs	r3, #0
  4060a0:	807b      	strh	r3, [r7, #2]
	{
		.sysEvent = SYS_EVENT_POWER_SWITCH,
		.data = 0		
	};
	//check if the button is still low
	drv_gpio_getPinState(DRV_GPIO_PIN_PWR_BTN, &pwSwState);	//poll the power switch
  4060a2:	1dfb      	adds	r3, r7, #7
  4060a4:	200a      	movs	r0, #10
  4060a6:	4619      	mov	r1, r3
  4060a8:	4b02      	ldr	r3, [pc, #8]	; (4060b4 <powerButtonTimerCallback+0x24>)
  4060aa:	4798      	blx	r3
			////this is an error, we should log it.
			//
		//}	
	}
	
}
  4060ac:	3708      	adds	r7, #8
  4060ae:	46bd      	mov	sp, r7
  4060b0:	bd80      	pop	{r7, pc}
  4060b2:	bf00      	nop
  4060b4:	00405645 	.word	0x00405645

004060b8 <powerButtonHandler_LowEdge>:
	pio_enable_interrupt(PIOA, PinMask);	

}
volatile uint32_t hasWoken = pdFALSE; 
static void powerButtonHandler_LowEdge(uint32_t ul_id, uint32_t ul_mask)
{
  4060b8:	b590      	push	{r4, r7, lr}
  4060ba:	b087      	sub	sp, #28
  4060bc:	af02      	add	r7, sp, #8
  4060be:	6078      	str	r0, [r7, #4]
  4060c0:	6039      	str	r1, [r7, #0]
	uint32_t PinMask = pio_get_pin_group_mask(DRV_GPIO_ID_PIN_PWR_BTN);
  4060c2:	2005      	movs	r0, #5
  4060c4:	4b13      	ldr	r3, [pc, #76]	; (406114 <powerButtonHandler_LowEdge+0x5c>)
  4060c6:	4798      	blx	r3
  4060c8:	60f8      	str	r0, [r7, #12]
	pio_disable_interrupt(PIOA, PinMask);
  4060ca:	4813      	ldr	r0, [pc, #76]	; (406118 <powerButtonHandler_LowEdge+0x60>)
  4060cc:	68f9      	ldr	r1, [r7, #12]
  4060ce:	4b13      	ldr	r3, [pc, #76]	; (40611c <powerButtonHandler_LowEdge+0x64>)
  4060d0:	4798      	blx	r3
	uint32_t ReadIsr = PIOA->PIO_ISR;
  4060d2:	4b11      	ldr	r3, [pc, #68]	; (406118 <powerButtonHandler_LowEdge+0x60>)
  4060d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  4060d6:	60bb      	str	r3, [r7, #8]
	
	if (PinMask == ul_mask)
  4060d8:	68fa      	ldr	r2, [r7, #12]
  4060da:	683b      	ldr	r3, [r7, #0]
  4060dc:	429a      	cmp	r2, r3
  4060de:	d10c      	bne.n	4060fa <powerButtonHandler_LowEdge+0x42>
	{
		//drv_gpio_config_interrupt_handler(DRV_GPIO_PIN_PWR_BTN, DRV_GPIO_INTERRUPT_HIGH_EDGE,powerButtonHandler_HighEdge);
		xTimerResetFromISR(pwrButtonTimer,&hasWoken);
  4060e0:	4b0f      	ldr	r3, [pc, #60]	; (406120 <powerButtonHandler_LowEdge+0x68>)
  4060e2:	681c      	ldr	r4, [r3, #0]
  4060e4:	4b0f      	ldr	r3, [pc, #60]	; (406124 <powerButtonHandler_LowEdge+0x6c>)
  4060e6:	4798      	blx	r3
  4060e8:	4603      	mov	r3, r0
  4060ea:	2200      	movs	r2, #0
  4060ec:	9200      	str	r2, [sp, #0]
  4060ee:	4620      	mov	r0, r4
  4060f0:	2100      	movs	r1, #0
  4060f2:	461a      	mov	r2, r3
  4060f4:	4b0c      	ldr	r3, [pc, #48]	; (406128 <powerButtonHandler_LowEdge+0x70>)
  4060f6:	4c0d      	ldr	r4, [pc, #52]	; (40612c <powerButtonHandler_LowEdge+0x74>)
  4060f8:	47a0      	blx	r4
	}
	pio_enable_interrupt(PIOA, PinMask);	
  4060fa:	4807      	ldr	r0, [pc, #28]	; (406118 <powerButtonHandler_LowEdge+0x60>)
  4060fc:	68f9      	ldr	r1, [r7, #12]
  4060fe:	4b0c      	ldr	r3, [pc, #48]	; (406130 <powerButtonHandler_LowEdge+0x78>)
  406100:	4798      	blx	r3
	if( hasWoken != pdFALSE )
  406102:	4b09      	ldr	r3, [pc, #36]	; (406128 <powerButtonHandler_LowEdge+0x70>)
  406104:	681b      	ldr	r3, [r3, #0]
  406106:	2b00      	cmp	r3, #0
  406108:	d001      	beq.n	40610e <powerButtonHandler_LowEdge+0x56>
    {
        /* Call the interrupt safe yield function here (actual function
        depends on the FreeRTOS port being used). */
		taskYIELD();
  40610a:	4b0a      	ldr	r3, [pc, #40]	; (406134 <powerButtonHandler_LowEdge+0x7c>)
  40610c:	4798      	blx	r3
    }
	
}
  40610e:	3714      	adds	r7, #20
  406110:	46bd      	mov	sp, r7
  406112:	bd90      	pop	{r4, r7, pc}
  406114:	0040b45d 	.word	0x0040b45d
  406118:	400e0e00 	.word	0x400e0e00
  40611c:	0040b135 	.word	0x0040b135
  406120:	20000f74 	.word	0x20000f74
  406124:	00409519 	.word	0x00409519
  406128:	20000f78 	.word	0x20000f78
  40612c:	00409ef5 	.word	0x00409ef5
  406130:	0040b115 	.word	0x0040b115
  406134:	00408539 	.word	0x00408539

00406138 <enterSleepMode>:

static void enterSleepMode()
{
  406138:	b590      	push	{r4, r7, lr}
  40613a:	b0a1      	sub	sp, #132	; 0x84
  40613c:	af00      	add	r7, sp, #0
	cmd_commandPacket_t packet;
	uint32_t powerOnFlag = FALSE, chargeFlag = FALSE;
  40613e:	2300      	movs	r3, #0
  406140:	67bb      	str	r3, [r7, #120]	; 0x78
  406142:	2300      	movs	r3, #0
  406144:	677b      	str	r3, [r7, #116]	; 0x74
	drv_gpio_pin_state_t pwSwState = DRV_GPIO_PIN_STATE_HIGH;  
  406146:	2301      	movs	r3, #1
  406148:	70fb      	strb	r3, [r7, #3]
	drv_gpio_pin_state_t chargingDetect = DRV_GPIO_PIN_STATE_HIGH; 
  40614a:	2301      	movs	r3, #1
  40614c:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
	strncpy(packet.packetData,"Power\r\n",CMD_INCOMING_CMD_SIZE_MAX); 
  406150:	1d3b      	adds	r3, r7, #4
  406152:	3301      	adds	r3, #1
  406154:	4618      	mov	r0, r3
  406156:	4932      	ldr	r1, [pc, #200]	; (406220 <enterSleepMode+0xe8>)
  406158:	2264      	movs	r2, #100	; 0x64
  40615a:	4b32      	ldr	r3, [pc, #200]	; (406224 <enterSleepMode+0xec>)
  40615c:	4798      	blx	r3
	uint32_t loopCount = 0;
  40615e:	2300      	movs	r3, #0
  406160:	67fb      	str	r3, [r7, #124]	; 0x7c
	packet.packetSize = strlen(packet.packetData); 
  406162:	1d3b      	adds	r3, r7, #4
  406164:	3301      	adds	r3, #1
  406166:	4618      	mov	r0, r3
  406168:	4b2f      	ldr	r3, [pc, #188]	; (406228 <enterSleepMode+0xf0>)
  40616a:	4798      	blx	r3
  40616c:	4603      	mov	r3, r0
  40616e:	b29b      	uxth	r3, r3
  406170:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
	//Send power down message to data board
	if(cmd_queue_commandQueue != NULL)
  406174:	4b2d      	ldr	r3, [pc, #180]	; (40622c <enterSleepMode+0xf4>)
  406176:	681b      	ldr	r3, [r3, #0]
  406178:	2b00      	cmp	r3, #0
  40617a:	d008      	beq.n	40618e <enterSleepMode+0x56>
	{
		if(xQueueSendToBack(cmd_queue_commandQueue,( void * ) &packet,5) != TRUE)
  40617c:	4b2b      	ldr	r3, [pc, #172]	; (40622c <enterSleepMode+0xf4>)
  40617e:	681a      	ldr	r2, [r3, #0]
  406180:	1d3b      	adds	r3, r7, #4
  406182:	4610      	mov	r0, r2
  406184:	4619      	mov	r1, r3
  406186:	2205      	movs	r2, #5
  406188:	2300      	movs	r3, #0
  40618a:	4c29      	ldr	r4, [pc, #164]	; (406230 <enterSleepMode+0xf8>)
  40618c:	47a0      	blx	r4
		{
			//this is an error, we should log it.
		}
	}	
	//turn off power to both Jacks
	drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_HIGH);
  40618e:	2001      	movs	r0, #1
  406190:	2101      	movs	r1, #1
  406192:	4b28      	ldr	r3, [pc, #160]	; (406234 <enterSleepMode+0xfc>)
  406194:	4798      	blx	r3
	drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_HIGH);
  406196:	2000      	movs	r0, #0
  406198:	2101      	movs	r1, #1
  40619a:	4b26      	ldr	r3, [pc, #152]	; (406234 <enterSleepMode+0xfc>)
  40619c:	4798      	blx	r3
	//wait for GPIO to go low (indication that data board is ready to sleep)
	loopCount = 0;
  40619e:	2300      	movs	r3, #0
  4061a0:	67fb      	str	r3, [r7, #124]	; 0x7c
	uint32_t startTime = xTaskGetTickCount(); 
  4061a2:	4b25      	ldr	r3, [pc, #148]	; (406238 <enterSleepMode+0x100>)
  4061a4:	4798      	blx	r3
  4061a6:	66f8      	str	r0, [r7, #108]	; 0x6c
	drv_gpio_pin_state_t gpioPinState = DRV_GPIO_PIN_STATE_HIGH;  
  4061a8:	2301      	movs	r3, #1
  4061aa:	70bb      	strb	r3, [r7, #2]
	vTaskDelay(2000);
  4061ac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  4061b0:	4b22      	ldr	r3, [pc, #136]	; (40623c <enterSleepMode+0x104>)
  4061b2:	4798      	blx	r3
	while(loopCount < 30)
  4061b4:	e00e      	b.n	4061d4 <enterSleepMode+0x9c>
	{		
		drv_gpio_getPinState(DRV_GPIO_PIN_GPIO,&gpioPinState);
  4061b6:	1cbb      	adds	r3, r7, #2
  4061b8:	2009      	movs	r0, #9
  4061ba:	4619      	mov	r1, r3
  4061bc:	4b20      	ldr	r3, [pc, #128]	; (406240 <enterSleepMode+0x108>)
  4061be:	4798      	blx	r3
		if(gpioPinState == DRV_GPIO_PIN_STATE_LOW)
  4061c0:	78bb      	ldrb	r3, [r7, #2]
  4061c2:	2b00      	cmp	r3, #0
  4061c4:	d100      	bne.n	4061c8 <enterSleepMode+0x90>
		{
			//the data board is ready to shutdown, leave the loop. 
			break;
  4061c6:	e008      	b.n	4061da <enterSleepMode+0xa2>
		}
		vTaskDelay(10);
  4061c8:	200a      	movs	r0, #10
  4061ca:	4b1c      	ldr	r3, [pc, #112]	; (40623c <enterSleepMode+0x104>)
  4061cc:	4798      	blx	r3
		loopCount++;
  4061ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  4061d0:	3301      	adds	r3, #1
  4061d2:	67fb      	str	r3, [r7, #124]	; 0x7c
	//wait for GPIO to go low (indication that data board is ready to sleep)
	loopCount = 0;
	uint32_t startTime = xTaskGetTickCount(); 
	drv_gpio_pin_state_t gpioPinState = DRV_GPIO_PIN_STATE_HIGH;  
	vTaskDelay(2000);
	while(loopCount < 30)
  4061d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  4061d6:	2b1d      	cmp	r3, #29
  4061d8:	d9ed      	bls.n	4061b6 <enterSleepMode+0x7e>
		vTaskDelay(10);
		loopCount++;
	}
	
	//turn off power to the data board
	drv_gpio_setPinState(DRV_GPIO_PIN_PWR_EN, DRV_GPIO_PIN_STATE_LOW);
  4061da:	2004      	movs	r0, #4
  4061dc:	2100      	movs	r1, #0
  4061de:	4b15      	ldr	r3, [pc, #84]	; (406234 <enterSleepMode+0xfc>)
  4061e0:	4798      	blx	r3
	//wait for the button to go high
	drv_gpio_getPinState(DRV_GPIO_PIN_PWR_BTN, &pwSwState);	//poll the power switch
  4061e2:	1cfb      	adds	r3, r7, #3
  4061e4:	200a      	movs	r0, #10
  4061e6:	4619      	mov	r1, r3
  4061e8:	4b15      	ldr	r3, [pc, #84]	; (406240 <enterSleepMode+0x108>)
  4061ea:	4798      	blx	r3
	loopCount = 0;
  4061ec:	2300      	movs	r3, #0
  4061ee:	67fb      	str	r3, [r7, #124]	; 0x7c
	//wait up to 5 seconds for the button to go high before going to sleep. 
	while(loopCount < 50)
  4061f0:	e00e      	b.n	406210 <enterSleepMode+0xd8>
	{		
		vTaskDelay(100); 
  4061f2:	2064      	movs	r0, #100	; 0x64
  4061f4:	4b11      	ldr	r3, [pc, #68]	; (40623c <enterSleepMode+0x104>)
  4061f6:	4798      	blx	r3
		drv_gpio_getPinState(DRV_GPIO_PIN_PWR_BTN, &pwSwState);	//poll the power switch
  4061f8:	1cfb      	adds	r3, r7, #3
  4061fa:	200a      	movs	r0, #10
  4061fc:	4619      	mov	r1, r3
  4061fe:	4b10      	ldr	r3, [pc, #64]	; (406240 <enterSleepMode+0x108>)
  406200:	4798      	blx	r3
		if(pwSwState == DRV_GPIO_PIN_STATE_HIGH)
  406202:	78fb      	ldrb	r3, [r7, #3]
  406204:	2b01      	cmp	r3, #1
  406206:	d100      	bne.n	40620a <enterSleepMode+0xd2>
		{
			break;
  406208:	e005      	b.n	406216 <enterSleepMode+0xde>
		}
		loopCount++;
  40620a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  40620c:	3301      	adds	r3, #1
  40620e:	67fb      	str	r3, [r7, #124]	; 0x7c
	drv_gpio_setPinState(DRV_GPIO_PIN_PWR_EN, DRV_GPIO_PIN_STATE_LOW);
	//wait for the button to go high
	drv_gpio_getPinState(DRV_GPIO_PIN_PWR_BTN, &pwSwState);	//poll the power switch
	loopCount = 0;
	//wait up to 5 seconds for the button to go high before going to sleep. 
	while(loopCount < 50)
  406210:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
  406212:	2b31      	cmp	r3, #49	; 0x31
  406214:	d9ed      	bls.n	4061f2 <enterSleepMode+0xba>
			break;
		}
		loopCount++;
	}	
	//go to sleep, and wait for power button press again. 
	enterSleep();
  406216:	4b0b      	ldr	r3, [pc, #44]	; (406244 <enterSleepMode+0x10c>)
  406218:	4798      	blx	r3
}
  40621a:	3784      	adds	r7, #132	; 0x84
  40621c:	46bd      	mov	sp, r7
  40621e:	bd90      	pop	{r4, r7, pc}
  406220:	004161ac 	.word	0x004161ac
  406224:	0040d079 	.word	0x0040d079
  406228:	0040cf65 	.word	0x0040cf65
  40622c:	20000e08 	.word	0x20000e08
  406230:	00408a45 	.word	0x00408a45
  406234:	00405551 	.word	0x00405551
  406238:	004094ed 	.word	0x004094ed
  40623c:	004092cd 	.word	0x004092cd
  406240:	00405645 	.word	0x00405645
  406244:	00406249 	.word	0x00406249

00406248 <enterSleep>:

static void enterSleep()
{
  406248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40624c:	b087      	sub	sp, #28
  40624e:	af00      	add	r7, sp, #0
	uint32_t powerOnFlag = FALSE, chargeFlag = FALSE;
  406250:	2300      	movs	r3, #0
  406252:	617b      	str	r3, [r7, #20]
  406254:	2300      	movs	r3, #0
  406256:	613b      	str	r3, [r7, #16]
	drv_gpio_pin_state_t pwSwState = DRV_GPIO_PIN_STATE_HIGH;
  406258:	2301      	movs	r3, #1
  40625a:	71fb      	strb	r3, [r7, #7]
	drv_gpio_pin_state_t chargingDetect = DRV_GPIO_PIN_STATE_HIGH;
  40625c:	2301      	movs	r3, #1
  40625e:	71bb      	strb	r3, [r7, #6]
	drv_gpio_pin_state_t gpioPinState = DRV_GPIO_PIN_STATE_LOW;  
  406260:	2300      	movs	r3, #0
  406262:	717b      	strb	r3, [r7, #5]
	uint32_t loopCount = 0;
  406264:	2300      	movs	r3, #0
  406266:	60fb      	str	r3, [r7, #12]
	
	PreSleepProcess();
  406268:	4b58      	ldr	r3, [pc, #352]	; (4063cc <enterSleep+0x184>)
  40626a:	4798      	blx	r3
	while ((powerOnFlag == FALSE) && (chargeFlag == FALSE))	//Stay in sleep mode until wakeup
  40626c:	e05b      	b.n	406326 <enterSleep+0xde>
	{
		//cpu_irq_disable();
		//pmc_enable_sleepmode(0);
		uint32_t startupInput = (1<<4 | 1<<14); //WKUP14 and WKUP4 (power button and USB detect) 
  40626e:	f244 0310 	movw	r3, #16400	; 0x4010
  406272:	60bb      	str	r3, [r7, #8]
		pmc_set_fast_startup_input(startupInput);
  406274:	68b8      	ldr	r0, [r7, #8]
  406276:	4b56      	ldr	r3, [pc, #344]	; (4063d0 <enterSleep+0x188>)
  406278:	4798      	blx	r3
		//uint32_t regVal = SUPC->SUPC_SR;  
		pmc_sleep(SAM_PM_SMODE_WAIT);
  40627a:	2004      	movs	r0, #4
  40627c:	4b55      	ldr	r3, [pc, #340]	; (4063d4 <enterSleep+0x18c>)
  40627e:	4798      	blx	r3
		//drv_gpio_togglePin(DRV_GPIO_PIN_LED_BLUE);
		//Processor wakes up from sleep
		delay_ms(WAKEUP_DELAY);
  406280:	4b55      	ldr	r3, [pc, #340]	; (4063d8 <enterSleep+0x190>)
  406282:	4798      	blx	r3
  406284:	4603      	mov	r3, r0
  406286:	4618      	mov	r0, r3
  406288:	f04f 0100 	mov.w	r1, #0
  40628c:	4602      	mov	r2, r0
  40628e:	460b      	mov	r3, r1
  406290:	ea4f 0983 	mov.w	r9, r3, lsl #2
  406294:	ea49 7992 	orr.w	r9, r9, r2, lsr #30
  406298:	ea4f 0882 	mov.w	r8, r2, lsl #2
  40629c:	4642      	mov	r2, r8
  40629e:	464b      	mov	r3, r9
  4062a0:	015d      	lsls	r5, r3, #5
  4062a2:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  4062a6:	0154      	lsls	r4, r2, #5
  4062a8:	1aa4      	subs	r4, r4, r2
  4062aa:	eb65 0503 	sbc.w	r5, r5, r3
  4062ae:	1824      	adds	r4, r4, r0
  4062b0:	eb45 0501 	adc.w	r5, r5, r1
  4062b4:	ea4f 0bc5 	mov.w	fp, r5, lsl #3
  4062b8:	ea4b 7b54 	orr.w	fp, fp, r4, lsr #29
  4062bc:	ea4f 0ac4 	mov.w	sl, r4, lsl #3
  4062c0:	4654      	mov	r4, sl
  4062c2:	465d      	mov	r5, fp
  4062c4:	4620      	mov	r0, r4
  4062c6:	4629      	mov	r1, r5
  4062c8:	f243 62af 	movw	r2, #13999	; 0x36af
  4062cc:	f04f 0300 	mov.w	r3, #0
  4062d0:	1812      	adds	r2, r2, r0
  4062d2:	eb43 0301 	adc.w	r3, r3, r1
  4062d6:	4e41      	ldr	r6, [pc, #260]	; (4063dc <enterSleep+0x194>)
  4062d8:	4610      	mov	r0, r2
  4062da:	4619      	mov	r1, r3
  4062dc:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4062e0:	f04f 0300 	mov.w	r3, #0
  4062e4:	47b0      	blx	r6
  4062e6:	4602      	mov	r2, r0
  4062e8:	460b      	mov	r3, r1
  4062ea:	4613      	mov	r3, r2
  4062ec:	4618      	mov	r0, r3
  4062ee:	4b3c      	ldr	r3, [pc, #240]	; (4063e0 <enterSleep+0x198>)
  4062f0:	4798      	blx	r3
		drv_gpio_getPinState(DRV_GPIO_PIN_PWR_BTN, &pwSwState);	//poll the power switch
  4062f2:	1dfb      	adds	r3, r7, #7
  4062f4:	200a      	movs	r0, #10
  4062f6:	4619      	mov	r1, r3
  4062f8:	4b3a      	ldr	r3, [pc, #232]	; (4063e4 <enterSleep+0x19c>)
  4062fa:	4798      	blx	r3
		drv_gpio_getPinState(DRV_GPIO_PIN_CHRG_PG, &chargingDetect); //
  4062fc:	1dbb      	adds	r3, r7, #6
  4062fe:	2006      	movs	r0, #6
  406300:	4619      	mov	r1, r3
  406302:	4b38      	ldr	r3, [pc, #224]	; (4063e4 <enterSleep+0x19c>)
  406304:	4798      	blx	r3
		if(pwSwState == DRV_GPIO_PIN_STATE_LOW)	//check if it is a false wakeup
  406306:	79fb      	ldrb	r3, [r7, #7]
  406308:	2b00      	cmp	r3, #0
  40630a:	d102      	bne.n	406312 <enterSleep+0xca>
		{
			//The power button has been held long enough, break the loop and power on. 
			powerOnFlag = TRUE; 
  40630c:	2301      	movs	r3, #1
  40630e:	617b      	str	r3, [r7, #20]
  406310:	e001      	b.n	406316 <enterSleep+0xce>
		}
		else
		{
			powerOnFlag = FALSE;
  406312:	2300      	movs	r3, #0
  406314:	617b      	str	r3, [r7, #20]
		}
		if(chargingDetect == DRV_GPIO_PIN_STATE_LOW)
  406316:	79bb      	ldrb	r3, [r7, #6]
  406318:	2b00      	cmp	r3, #0
  40631a:	d102      	bne.n	406322 <enterSleep+0xda>
		{
			chargeFlag = TRUE; 
  40631c:	2301      	movs	r3, #1
  40631e:	613b      	str	r3, [r7, #16]
  406320:	e001      	b.n	406326 <enterSleep+0xde>
		}
		else
		{
			chargeFlag = FALSE; 
  406322:	2300      	movs	r3, #0
  406324:	613b      	str	r3, [r7, #16]
	drv_gpio_pin_state_t chargingDetect = DRV_GPIO_PIN_STATE_HIGH;
	drv_gpio_pin_state_t gpioPinState = DRV_GPIO_PIN_STATE_LOW;  
	uint32_t loopCount = 0;
	
	PreSleepProcess();
	while ((powerOnFlag == FALSE) && (chargeFlag == FALSE))	//Stay in sleep mode until wakeup
  406326:	697b      	ldr	r3, [r7, #20]
  406328:	2b00      	cmp	r3, #0
  40632a:	d102      	bne.n	406332 <enterSleep+0xea>
  40632c:	693b      	ldr	r3, [r7, #16]
  40632e:	2b00      	cmp	r3, #0
  406330:	d09d      	beq.n	40626e <enterSleep+0x26>
		else
		{
			chargeFlag = FALSE; 
		}
	}
	PostSleepProcess();
  406332:	4b2d      	ldr	r3, [pc, #180]	; (4063e8 <enterSleep+0x1a0>)
  406334:	4798      	blx	r3
	if(powerOnFlag == TRUE)
  406336:	697b      	ldr	r3, [r7, #20]
  406338:	2b01      	cmp	r3, #1
  40633a:	d137      	bne.n	4063ac <enterSleep+0x164>
	{	
		drv_gpio_setPinState(DRV_GPIO_PIN_PWR_EN, DRV_GPIO_PIN_STATE_HIGH);
  40633c:	2004      	movs	r0, #4
  40633e:	2101      	movs	r1, #1
  406340:	4b2a      	ldr	r3, [pc, #168]	; (4063ec <enterSleep+0x1a4>)
  406342:	4798      	blx	r3
		//wait for brain mcu to start up
		gpioPinState = DRV_GPIO_PIN_STATE_LOW; 
  406344:	2300      	movs	r3, #0
  406346:	717b      	strb	r3, [r7, #5]
		loopCount = 0;
  406348:	2300      	movs	r3, #0
  40634a:	60fb      	str	r3, [r7, #12]
		//set the count over the threshold so it needs to be reset by it going high again. 
		powerButtonLowCount = 16;
  40634c:	4b28      	ldr	r3, [pc, #160]	; (4063f0 <enterSleep+0x1a8>)
  40634e:	2210      	movs	r2, #16
  406350:	601a      	str	r2, [r3, #0]
		while(loopCount < 30)
  406352:	e00e      	b.n	406372 <enterSleep+0x12a>
		{
			drv_gpio_getPinState(DRV_GPIO_PIN_GPIO,&gpioPinState);
  406354:	1d7b      	adds	r3, r7, #5
  406356:	2009      	movs	r0, #9
  406358:	4619      	mov	r1, r3
  40635a:	4b22      	ldr	r3, [pc, #136]	; (4063e4 <enterSleep+0x19c>)
  40635c:	4798      	blx	r3
			if(gpioPinState == DRV_GPIO_PIN_STATE_HIGH)
  40635e:	797b      	ldrb	r3, [r7, #5]
  406360:	2b01      	cmp	r3, #1
  406362:	d100      	bne.n	406366 <enterSleep+0x11e>
			{
				//the data board is powered up, break loop
				break;
  406364:	e008      	b.n	406378 <enterSleep+0x130>
			}
			vTaskDelay(50);
  406366:	2032      	movs	r0, #50	; 0x32
  406368:	4b22      	ldr	r3, [pc, #136]	; (4063f4 <enterSleep+0x1ac>)
  40636a:	4798      	blx	r3
			loopCount++;
  40636c:	68fb      	ldr	r3, [r7, #12]
  40636e:	3301      	adds	r3, #1
  406370:	60fb      	str	r3, [r7, #12]
		//wait for brain mcu to start up
		gpioPinState = DRV_GPIO_PIN_STATE_LOW; 
		loopCount = 0;
		//set the count over the threshold so it needs to be reset by it going high again. 
		powerButtonLowCount = 16;
		while(loopCount < 30)
  406372:	68fb      	ldr	r3, [r7, #12]
  406374:	2b1d      	cmp	r3, #29
  406376:	d9ed      	bls.n	406354 <enterSleep+0x10c>
			}
			vTaskDelay(50);
			loopCount++;
		}
		//invalidate the current charger state so that it is re-evaluated
		chrg_currentChargerState = CHRG_CHARGER_STATE_INVALID_CODE; 
  406378:	4b1f      	ldr	r3, [pc, #124]	; (4063f8 <enterSleep+0x1b0>)
  40637a:	2205      	movs	r2, #5
  40637c:	701a      	strb	r2, [r3, #0]
		//send the date time command to the brain MCU. 	
		vTaskDelay(2000);
  40637e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  406382:	4b1c      	ldr	r3, [pc, #112]	; (4063f4 <enterSleep+0x1ac>)
  406384:	4798      	blx	r3
		cmd_sendDateTimeCommand(); 
  406386:	4b1d      	ldr	r3, [pc, #116]	; (4063fc <enterSleep+0x1b4>)
  406388:	4798      	blx	r3
		//enable power to both Jacks
		vTaskDelay(100);
  40638a:	2064      	movs	r0, #100	; 0x64
  40638c:	4b19      	ldr	r3, [pc, #100]	; (4063f4 <enterSleep+0x1ac>)
  40638e:	4798      	blx	r3
		//TODO add switching auto-enabling to this code. 
		drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_LOW);
  406390:	2001      	movs	r0, #1
  406392:	2100      	movs	r1, #0
  406394:	4b15      	ldr	r3, [pc, #84]	; (4063ec <enterSleep+0x1a4>)
  406396:	4798      	blx	r3
		drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_LOW);	
  406398:	2000      	movs	r0, #0
  40639a:	2100      	movs	r1, #0
  40639c:	4b13      	ldr	r3, [pc, #76]	; (4063ec <enterSleep+0x1a4>)
  40639e:	4798      	blx	r3
	
		//clear the events
		clearAllEvents();
  4063a0:	4b17      	ldr	r3, [pc, #92]	; (406400 <enterSleep+0x1b8>)
  4063a2:	4798      	blx	r3
		currentSystemState = SYS_STATE_POWER_ON; 
  4063a4:	4b17      	ldr	r3, [pc, #92]	; (406404 <enterSleep+0x1bc>)
  4063a6:	2200      	movs	r2, #0
  4063a8:	701a      	strb	r2, [r3, #0]
  4063aa:	e00a      	b.n	4063c2 <enterSleep+0x17a>
	}
	else if(chargeFlag == TRUE)
  4063ac:	693b      	ldr	r3, [r7, #16]
  4063ae:	2b01      	cmp	r3, #1
  4063b0:	d107      	bne.n	4063c2 <enterSleep+0x17a>
	{
		//invalidate the current charger state so that it is re-evaluated
		chrg_currentChargerState = CHRG_CHARGER_STATE_INVALID_CODE;
  4063b2:	4b11      	ldr	r3, [pc, #68]	; (4063f8 <enterSleep+0x1b0>)
  4063b4:	2205      	movs	r2, #5
  4063b6:	701a      	strb	r2, [r3, #0]
		//clear the events
		clearAllEvents();
  4063b8:	4b11      	ldr	r3, [pc, #68]	; (406400 <enterSleep+0x1b8>)
  4063ba:	4798      	blx	r3
		currentSystemState = SYS_STATE_POWER_OFF_CHARGING;		
  4063bc:	4b11      	ldr	r3, [pc, #68]	; (406404 <enterSleep+0x1bc>)
  4063be:	2201      	movs	r2, #1
  4063c0:	701a      	strb	r2, [r3, #0]
	}
}
  4063c2:	371c      	adds	r7, #28
  4063c4:	46bd      	mov	sp, r7
  4063c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063ca:	bf00      	nop
  4063cc:	00406409 	.word	0x00406409
  4063d0:	0040b9e5 	.word	0x0040b9e5
  4063d4:	0040bac1 	.word	0x0040bac1
  4063d8:	00405ded 	.word	0x00405ded
  4063dc:	0040c4d1 	.word	0x0040c4d1
  4063e0:	20000001 	.word	0x20000001
  4063e4:	00405645 	.word	0x00405645
  4063e8:	00406461 	.word	0x00406461
  4063ec:	00405551 	.word	0x00405551
  4063f0:	20000e04 	.word	0x20000e04
  4063f4:	004092cd 	.word	0x004092cd
  4063f8:	200001e0 	.word	0x200001e0
  4063fc:	00404e9d 	.word	0x00404e9d
  406400:	0040662d 	.word	0x0040662d
  406404:	200002d4 	.word	0x200002d4

00406408 <PreSleepProcess>:
 * @brief This does the necessary processing before putting the processor to sleep
 * @param void
 * @return void
 ***********************************************************************************************/
static void PreSleepProcess()
{
  406408:	b580      	push	{r7, lr}
  40640a:	af00      	add	r7, sp, #0
	drv_led_set(DRV_LED_OFF,DRV_LED_SOLID);	
  40640c:	2007      	movs	r0, #7
  40640e:	2101      	movs	r1, #1
  406410:	4b0b      	ldr	r3, [pc, #44]	; (406440 <PreSleepProcess+0x38>)
  406412:	4798      	blx	r3
	//supc_disable_brownout_detector(SUPC);	
	SysTick->CTRL = SysTick_CTRL_ENABLE_Msk | SysTick_CTRL_CLKSOURCE_Msk;	//disable the systick timer
  406414:	4b0b      	ldr	r3, [pc, #44]	; (406444 <PreSleepProcess+0x3c>)
  406416:	2205      	movs	r2, #5
  406418:	601a      	str	r2, [r3, #0]
	brd_deInitAllUarts();
  40641a:	4b0b      	ldr	r3, [pc, #44]	; (406448 <PreSleepProcess+0x40>)
  40641c:	4798      	blx	r3
	drv_gpio_disable_interrupt_all();
  40641e:	4b0b      	ldr	r3, [pc, #44]	; (40644c <PreSleepProcess+0x44>)
  406420:	4798      	blx	r3
	//disable the watchdog
	drv_gpio_config_interrupt(DRV_GPIO_PIN_PWR_BTN, DRV_GPIO_INTERRUPT_LOW_EDGE);
  406422:	200a      	movs	r0, #10
  406424:	2101      	movs	r1, #1
  406426:	4b0a      	ldr	r3, [pc, #40]	; (406450 <PreSleepProcess+0x48>)
  406428:	4798      	blx	r3
	drv_gpio_enable_interrupt(DRV_GPIO_PIN_PWR_BTN);
  40642a:	200a      	movs	r0, #10
  40642c:	4b09      	ldr	r3, [pc, #36]	; (406454 <PreSleepProcess+0x4c>)
  40642e:	4798      	blx	r3
	//drv_gpio_config_interrupt(DRV_GPIO_PIN_USB_DET, DRV_GPIO_INTERRUPT_HIGH_EDGE);
	//drv_gpio_enable_interrupt(DRV_GPIO_PIN_USB_DET);
	NVIC_DisableIRQ(WDT_IRQn);
  406430:	2004      	movs	r0, #4
  406432:	4b09      	ldr	r3, [pc, #36]	; (406458 <PreSleepProcess+0x50>)
  406434:	4798      	blx	r3
	NVIC_ClearPendingIRQ(WDT_IRQn);
  406436:	2004      	movs	r0, #4
  406438:	4b08      	ldr	r3, [pc, #32]	; (40645c <PreSleepProcess+0x54>)
  40643a:	4798      	blx	r3
	
}
  40643c:	bd80      	pop	{r7, pc}
  40643e:	bf00      	nop
  406440:	00407435 	.word	0x00407435
  406444:	e000e010 	.word	0xe000e010
  406448:	0040437d 	.word	0x0040437d
  40644c:	004058fd 	.word	0x004058fd
  406450:	004056c5 	.word	0x004056c5
  406454:	0040587d 	.word	0x0040587d
  406458:	00405cf1 	.word	0x00405cf1
  40645c:	00405d25 	.word	0x00405d25

00406460 <PostSleepProcess>:
 * @brief This does the necessary processing required after waking up the processor from sleep
 * @param void
 * @return void
 ***********************************************************************************************/
static void PostSleepProcess()
{
  406460:	b580      	push	{r7, lr}
  406462:	af00      	add	r7, sp, #0
	drv_gpio_clear_Int(DRV_GPIO_PIN_PWR_BTN);	//Clear the interrupt generated by power switch flag
  406464:	200a      	movs	r0, #10
  406466:	4b09      	ldr	r3, [pc, #36]	; (40648c <PostSleepProcess+0x2c>)
  406468:	4798      	blx	r3
	drv_gpio_initializeAll();
  40646a:	4b09      	ldr	r3, [pc, #36]	; (406490 <PostSleepProcess+0x30>)
  40646c:	4798      	blx	r3
	drv_gpio_config_interrupt_handler(DRV_GPIO_PIN_PWR_BTN, DRV_GPIO_INTERRUPT_LOW_EDGE,powerButtonHandler_LowEdge);
  40646e:	200a      	movs	r0, #10
  406470:	2101      	movs	r1, #1
  406472:	4a08      	ldr	r2, [pc, #32]	; (406494 <PostSleepProcess+0x34>)
  406474:	4b08      	ldr	r3, [pc, #32]	; (406498 <PostSleepProcess+0x38>)
  406476:	4798      	blx	r3
	brd_initAllUarts();
  406478:	4b08      	ldr	r3, [pc, #32]	; (40649c <PostSleepProcess+0x3c>)
  40647a:	4798      	blx	r3
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;	//enable the systick timer
  40647c:	4b08      	ldr	r3, [pc, #32]	; (4064a0 <PostSleepProcess+0x40>)
  40647e:	2207      	movs	r2, #7
  406480:	601a      	str	r2, [r3, #0]
	
	//pmc_disable_periph_clk(ID_WDT);
	NVIC_EnableIRQ(WDT_IRQn);		
  406482:	2004      	movs	r0, #4
  406484:	4b07      	ldr	r3, [pc, #28]	; (4064a4 <PostSleepProcess+0x44>)
  406486:	4798      	blx	r3
}
  406488:	bd80      	pop	{r7, pc}
  40648a:	bf00      	nop
  40648c:	00405845 	.word	0x00405845
  406490:	00405349 	.word	0x00405349
  406494:	004060b9 	.word	0x004060b9
  406498:	00405761 	.word	0x00405761
  40649c:	0040434d 	.word	0x0040434d
  4064a0:	e000e010 	.word	0xe000e010
  4064a4:	00405cc1 	.word	0x00405cc1

004064a8 <UsbConnected>:

static bool UsbConnected()
{
  4064a8:	b580      	push	{r7, lr}
  4064aa:	b082      	sub	sp, #8
  4064ac:	af00      	add	r7, sp, #0
	drv_gpio_pin_state_t usbConnectedState = DRV_GPIO_PIN_STATE_LOW; 
  4064ae:	2300      	movs	r3, #0
  4064b0:	71fb      	strb	r3, [r7, #7]
	drv_gpio_getPinState(DRV_GPIO_PIN_USB_DET, &usbConnectedState);
  4064b2:	1dfb      	adds	r3, r7, #7
  4064b4:	200b      	movs	r0, #11
  4064b6:	4619      	mov	r1, r3
  4064b8:	4b05      	ldr	r3, [pc, #20]	; (4064d0 <UsbConnected+0x28>)
  4064ba:	4798      	blx	r3
	if(usbConnectedState == DRV_GPIO_PIN_STATE_HIGH)
  4064bc:	79fb      	ldrb	r3, [r7, #7]
  4064be:	2b01      	cmp	r3, #1
  4064c0:	d101      	bne.n	4064c6 <UsbConnected+0x1e>
	{
		return true;
  4064c2:	2301      	movs	r3, #1
  4064c4:	e000      	b.n	4064c8 <UsbConnected+0x20>
	}
	else
	{
		return false;
  4064c6:	2300      	movs	r3, #0
	}	
}
  4064c8:	4618      	mov	r0, r3
  4064ca:	3708      	adds	r7, #8
  4064cc:	46bd      	mov	sp, r7
  4064ce:	bd80      	pop	{r7, pc}
  4064d0:	00405645 	.word	0x00405645

004064d4 <enterPowerDownChargeState>:

static void enterPowerDownChargeState()
{
  4064d4:	b590      	push	{r4, r7, lr}
  4064d6:	b09f      	sub	sp, #124	; 0x7c
  4064d8:	af00      	add	r7, sp, #0
	cmd_commandPacket_t packet;
	currentSystemState = SYS_STATE_POWER_OFF_CHARGING; 
  4064da:	4b28      	ldr	r3, [pc, #160]	; (40657c <enterPowerDownChargeState+0xa8>)
  4064dc:	2201      	movs	r2, #1
  4064de:	701a      	strb	r2, [r3, #0]
	drv_gpio_pin_state_t pwSwState = DRV_GPIO_PIN_STATE_HIGH;
  4064e0:	2301      	movs	r3, #1
  4064e2:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
	strncpy(packet.packetData,"Power\r\n",CMD_INCOMING_CMD_SIZE_MAX);
  4064e6:	1d3b      	adds	r3, r7, #4
  4064e8:	3301      	adds	r3, #1
  4064ea:	4618      	mov	r0, r3
  4064ec:	4924      	ldr	r1, [pc, #144]	; (406580 <enterPowerDownChargeState+0xac>)
  4064ee:	2264      	movs	r2, #100	; 0x64
  4064f0:	4b24      	ldr	r3, [pc, #144]	; (406584 <enterPowerDownChargeState+0xb0>)
  4064f2:	4798      	blx	r3
	packet.packetSize = strlen(packet.packetData);
  4064f4:	1d3b      	adds	r3, r7, #4
  4064f6:	3301      	adds	r3, #1
  4064f8:	4618      	mov	r0, r3
  4064fa:	4b23      	ldr	r3, [pc, #140]	; (406588 <enterPowerDownChargeState+0xb4>)
  4064fc:	4798      	blx	r3
  4064fe:	4603      	mov	r3, r0
  406500:	b29b      	uxth	r3, r3
  406502:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
	//Send power down message to data board
	if(cmd_queue_commandQueue != NULL)
  406506:	4b21      	ldr	r3, [pc, #132]	; (40658c <enterPowerDownChargeState+0xb8>)
  406508:	681b      	ldr	r3, [r3, #0]
  40650a:	2b00      	cmp	r3, #0
  40650c:	d008      	beq.n	406520 <enterPowerDownChargeState+0x4c>
	{
		if(xQueueSendToBack(cmd_queue_commandQueue,( void * ) &packet,5) != TRUE)
  40650e:	4b1f      	ldr	r3, [pc, #124]	; (40658c <enterPowerDownChargeState+0xb8>)
  406510:	681a      	ldr	r2, [r3, #0]
  406512:	1d3b      	adds	r3, r7, #4
  406514:	4610      	mov	r0, r2
  406516:	4619      	mov	r1, r3
  406518:	2205      	movs	r2, #5
  40651a:	2300      	movs	r3, #0
  40651c:	4c1c      	ldr	r4, [pc, #112]	; (406590 <enterPowerDownChargeState+0xbc>)
  40651e:	47a0      	blx	r4
		{
			//this is an error, we should log it.
		}
	}
	//turn off power to both Jacks
	drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_HIGH);
  406520:	2001      	movs	r0, #1
  406522:	2101      	movs	r1, #1
  406524:	4b1b      	ldr	r3, [pc, #108]	; (406594 <enterPowerDownChargeState+0xc0>)
  406526:	4798      	blx	r3
	drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_HIGH);
  406528:	2000      	movs	r0, #0
  40652a:	2101      	movs	r1, #1
  40652c:	4b19      	ldr	r3, [pc, #100]	; (406594 <enterPowerDownChargeState+0xc0>)
  40652e:	4798      	blx	r3
	//wait for GPIO to go low (indication that data board is ready to sleep)
	uint32_t startTime = xTaskGetTickCount();
  406530:	4b19      	ldr	r3, [pc, #100]	; (406598 <enterPowerDownChargeState+0xc4>)
  406532:	4798      	blx	r3
  406534:	66f8      	str	r0, [r7, #108]	; 0x6c
	drv_gpio_pin_state_t gpioPinState = DRV_GPIO_PIN_STATE_HIGH;
  406536:	2301      	movs	r3, #1
  406538:	70fb      	strb	r3, [r7, #3]
	uint32_t loopCount = 0;	
  40653a:	2300      	movs	r3, #0
  40653c:	677b      	str	r3, [r7, #116]	; 0x74
	vTaskDelay(2000);
  40653e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  406542:	4b16      	ldr	r3, [pc, #88]	; (40659c <enterPowerDownChargeState+0xc8>)
  406544:	4798      	blx	r3
	while(loopCount < 30)
  406546:	e00e      	b.n	406566 <enterPowerDownChargeState+0x92>
	{
		drv_gpio_getPinState(DRV_GPIO_PIN_GPIO,&gpioPinState);
  406548:	1cfb      	adds	r3, r7, #3
  40654a:	2009      	movs	r0, #9
  40654c:	4619      	mov	r1, r3
  40654e:	4b14      	ldr	r3, [pc, #80]	; (4065a0 <enterPowerDownChargeState+0xcc>)
  406550:	4798      	blx	r3
		if(gpioPinState == DRV_GPIO_PIN_STATE_LOW)
  406552:	78fb      	ldrb	r3, [r7, #3]
  406554:	2b00      	cmp	r3, #0
  406556:	d100      	bne.n	40655a <enterPowerDownChargeState+0x86>
		{
			//the data board is ready to shutdown, leave the loop.
			break;
  406558:	e008      	b.n	40656c <enterPowerDownChargeState+0x98>
		}
		vTaskDelay(100);
  40655a:	2064      	movs	r0, #100	; 0x64
  40655c:	4b0f      	ldr	r3, [pc, #60]	; (40659c <enterPowerDownChargeState+0xc8>)
  40655e:	4798      	blx	r3
		loopCount++;
  406560:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  406562:	3301      	adds	r3, #1
  406564:	677b      	str	r3, [r7, #116]	; 0x74
	//wait for GPIO to go low (indication that data board is ready to sleep)
	uint32_t startTime = xTaskGetTickCount();
	drv_gpio_pin_state_t gpioPinState = DRV_GPIO_PIN_STATE_HIGH;
	uint32_t loopCount = 0;	
	vTaskDelay(2000);
	while(loopCount < 30)
  406566:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  406568:	2b1d      	cmp	r3, #29
  40656a:	d9ed      	bls.n	406548 <enterPowerDownChargeState+0x74>
		}
		vTaskDelay(100);
		loopCount++;
	}
	//turn off power to the data board
	drv_gpio_setPinState(DRV_GPIO_PIN_PWR_EN, DRV_GPIO_PIN_STATE_LOW);
  40656c:	2004      	movs	r0, #4
  40656e:	2100      	movs	r1, #0
  406570:	4b08      	ldr	r3, [pc, #32]	; (406594 <enterPowerDownChargeState+0xc0>)
  406572:	4798      	blx	r3
		
}
  406574:	377c      	adds	r7, #124	; 0x7c
  406576:	46bd      	mov	sp, r7
  406578:	bd90      	pop	{r4, r7, pc}
  40657a:	bf00      	nop
  40657c:	200002d4 	.word	0x200002d4
  406580:	004161ac 	.word	0x004161ac
  406584:	0040d079 	.word	0x0040d079
  406588:	0040cf65 	.word	0x0040cf65
  40658c:	20000e08 	.word	0x20000e08
  406590:	00408a45 	.word	0x00408a45
  406594:	00405551 	.word	0x00405551
  406598:	004094ed 	.word	0x004094ed
  40659c:	004092cd 	.word	0x004092cd
  4065a0:	00405645 	.word	0x00405645

004065a4 <exitPowerDownChargeState>:
static void exitPowerDownChargeState()
{
  4065a4:	b580      	push	{r7, lr}
  4065a6:	b082      	sub	sp, #8
  4065a8:	af00      	add	r7, sp, #0
	//enable power to the data board
	drv_gpio_setPinState(DRV_GPIO_PIN_PWR_EN, DRV_GPIO_PIN_STATE_HIGH);
  4065aa:	2004      	movs	r0, #4
  4065ac:	2101      	movs	r1, #1
  4065ae:	4b18      	ldr	r3, [pc, #96]	; (406610 <exitPowerDownChargeState+0x6c>)
  4065b0:	4798      	blx	r3
	//wait for brain mcu to start up
	drv_gpio_pin_state_t gpioPinState = DRV_GPIO_PIN_STATE_LOW;
  4065b2:	2300      	movs	r3, #0
  4065b4:	70fb      	strb	r3, [r7, #3]
	uint32_t loopCount = 0;
  4065b6:	2300      	movs	r3, #0
  4065b8:	607b      	str	r3, [r7, #4]
	while(loopCount < 30)
  4065ba:	e00e      	b.n	4065da <exitPowerDownChargeState+0x36>
	{
		drv_gpio_getPinState(DRV_GPIO_PIN_GPIO,&gpioPinState);
  4065bc:	1cfb      	adds	r3, r7, #3
  4065be:	2009      	movs	r0, #9
  4065c0:	4619      	mov	r1, r3
  4065c2:	4b14      	ldr	r3, [pc, #80]	; (406614 <exitPowerDownChargeState+0x70>)
  4065c4:	4798      	blx	r3
		if(gpioPinState == DRV_GPIO_PIN_STATE_HIGH)
  4065c6:	78fb      	ldrb	r3, [r7, #3]
  4065c8:	2b01      	cmp	r3, #1
  4065ca:	d100      	bne.n	4065ce <exitPowerDownChargeState+0x2a>
		{
			//the data board is ready to power up, leave the loop.
			break;
  4065cc:	e008      	b.n	4065e0 <exitPowerDownChargeState+0x3c>
		}
		vTaskDelay(100);
  4065ce:	2064      	movs	r0, #100	; 0x64
  4065d0:	4b11      	ldr	r3, [pc, #68]	; (406618 <exitPowerDownChargeState+0x74>)
  4065d2:	4798      	blx	r3
		loopCount++;
  4065d4:	687b      	ldr	r3, [r7, #4]
  4065d6:	3301      	adds	r3, #1
  4065d8:	607b      	str	r3, [r7, #4]
	//enable power to the data board
	drv_gpio_setPinState(DRV_GPIO_PIN_PWR_EN, DRV_GPIO_PIN_STATE_HIGH);
	//wait for brain mcu to start up
	drv_gpio_pin_state_t gpioPinState = DRV_GPIO_PIN_STATE_LOW;
	uint32_t loopCount = 0;
	while(loopCount < 30)
  4065da:	687b      	ldr	r3, [r7, #4]
  4065dc:	2b1d      	cmp	r3, #29
  4065de:	d9ed      	bls.n	4065bc <exitPowerDownChargeState+0x18>
		}
		vTaskDelay(100);
		loopCount++;
	}	
	//invalidate the current charger state so that it is re-evaluated
	chrg_currentChargerState = CHRG_CHARGER_STATE_INVALID_CODE;
  4065e0:	4b0e      	ldr	r3, [pc, #56]	; (40661c <exitPowerDownChargeState+0x78>)
  4065e2:	2205      	movs	r2, #5
  4065e4:	701a      	strb	r2, [r3, #0]
	//send the date time command to the brain MCU.
	cmd_sendDateTimeCommand();
  4065e6:	4b0e      	ldr	r3, [pc, #56]	; (406620 <exitPowerDownChargeState+0x7c>)
  4065e8:	4798      	blx	r3
	//enable power to both Jacks
	vTaskDelay(100);
  4065ea:	2064      	movs	r0, #100	; 0x64
  4065ec:	4b0a      	ldr	r3, [pc, #40]	; (406618 <exitPowerDownChargeState+0x74>)
  4065ee:	4798      	blx	r3
	//TODO add switching auto-enabling to this code.
	drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN1, DRV_GPIO_PIN_STATE_LOW);
  4065f0:	2001      	movs	r0, #1
  4065f2:	2100      	movs	r1, #0
  4065f4:	4b06      	ldr	r3, [pc, #24]	; (406610 <exitPowerDownChargeState+0x6c>)
  4065f6:	4798      	blx	r3
	drv_gpio_setPinState(DRV_GPIO_PIN_JC_EN2, DRV_GPIO_PIN_STATE_LOW);
  4065f8:	2000      	movs	r0, #0
  4065fa:	2100      	movs	r1, #0
  4065fc:	4b04      	ldr	r3, [pc, #16]	; (406610 <exitPowerDownChargeState+0x6c>)
  4065fe:	4798      	blx	r3
	currentSystemState = SYS_STATE_POWER_ON; 
  406600:	4b08      	ldr	r3, [pc, #32]	; (406624 <exitPowerDownChargeState+0x80>)
  406602:	2200      	movs	r2, #0
  406604:	701a      	strb	r2, [r3, #0]
	clearAllEvents();
  406606:	4b08      	ldr	r3, [pc, #32]	; (406628 <exitPowerDownChargeState+0x84>)
  406608:	4798      	blx	r3
}
  40660a:	3708      	adds	r7, #8
  40660c:	46bd      	mov	sp, r7
  40660e:	bd80      	pop	{r7, pc}
  406610:	00405551 	.word	0x00405551
  406614:	00405645 	.word	0x00405645
  406618:	004092cd 	.word	0x004092cd
  40661c:	200001e0 	.word	0x200001e0
  406620:	00404e9d 	.word	0x00404e9d
  406624:	200002d4 	.word	0x200002d4
  406628:	0040662d 	.word	0x0040662d

0040662c <clearAllEvents>:

void clearAllEvents()
{
  40662c:	b590      	push	{r4, r7, lr}
  40662e:	b085      	sub	sp, #20
  406630:	af00      	add	r7, sp, #0
	uint32_t numberOfMessages = 0; 
  406632:	2300      	movs	r3, #0
  406634:	60fb      	str	r3, [r7, #12]
	if(mgr_eventQueue != NULL)
  406636:	4b12      	ldr	r3, [pc, #72]	; (406680 <clearAllEvents+0x54>)
  406638:	681b      	ldr	r3, [r3, #0]
  40663a:	2b00      	cmp	r3, #0
  40663c:	d005      	beq.n	40664a <clearAllEvents+0x1e>
	{
		numberOfMessages = uxQueueMessagesWaiting(mgr_eventQueue); 
  40663e:	4b10      	ldr	r3, [pc, #64]	; (406680 <clearAllEvents+0x54>)
  406640:	681b      	ldr	r3, [r3, #0]
  406642:	4618      	mov	r0, r3
  406644:	4b0f      	ldr	r3, [pc, #60]	; (406684 <clearAllEvents+0x58>)
  406646:	4798      	blx	r3
  406648:	60f8      	str	r0, [r7, #12]
	}	
	int i = 0; 
  40664a:	2300      	movs	r3, #0
  40664c:	60bb      	str	r3, [r7, #8]
	mgr_eventMessage_t eventMessage;
	if(numberOfMessages > 0)
  40664e:	68fb      	ldr	r3, [r7, #12]
  406650:	2b00      	cmp	r3, #0
  406652:	d012      	beq.n	40667a <clearAllEvents+0x4e>
	{
		for(i=0;i<numberOfMessages;i++)
  406654:	2300      	movs	r3, #0
  406656:	60bb      	str	r3, [r7, #8]
  406658:	e00b      	b.n	406672 <clearAllEvents+0x46>
		{
			xQueueReceive(mgr_eventQueue, &(eventMessage), 10); 						
  40665a:	4b09      	ldr	r3, [pc, #36]	; (406680 <clearAllEvents+0x54>)
  40665c:	681a      	ldr	r2, [r3, #0]
  40665e:	1d3b      	adds	r3, r7, #4
  406660:	4610      	mov	r0, r2
  406662:	4619      	mov	r1, r3
  406664:	220a      	movs	r2, #10
  406666:	2300      	movs	r3, #0
  406668:	4c07      	ldr	r4, [pc, #28]	; (406688 <clearAllEvents+0x5c>)
  40666a:	47a0      	blx	r4
	}	
	int i = 0; 
	mgr_eventMessage_t eventMessage;
	if(numberOfMessages > 0)
	{
		for(i=0;i<numberOfMessages;i++)
  40666c:	68bb      	ldr	r3, [r7, #8]
  40666e:	3301      	adds	r3, #1
  406670:	60bb      	str	r3, [r7, #8]
  406672:	68ba      	ldr	r2, [r7, #8]
  406674:	68fb      	ldr	r3, [r7, #12]
  406676:	429a      	cmp	r2, r3
  406678:	d3ef      	bcc.n	40665a <clearAllEvents+0x2e>
		{
			xQueueReceive(mgr_eventQueue, &(eventMessage), 10); 						
		}
	}		
}
  40667a:	3714      	adds	r7, #20
  40667c:	46bd      	mov	sp, r7
  40667e:	bd90      	pop	{r4, r7, pc}
  406680:	20000f70 	.word	0x20000f70
  406684:	00408e49 	.word	0x00408e49
  406688:	00408c71 	.word	0x00408c71

0040668c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40668c:	b580      	push	{r7, lr}
  40668e:	b086      	sub	sp, #24
  406690:	af00      	add	r7, sp, #0
  406692:	60f8      	str	r0, [r7, #12]
  406694:	60b9      	str	r1, [r7, #8]
  406696:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  406698:	2300      	movs	r3, #0
  40669a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  40669c:	68fb      	ldr	r3, [r7, #12]
  40669e:	2b00      	cmp	r3, #0
  4066a0:	d002      	beq.n	4066a8 <_read+0x1c>
		return -1;
  4066a2:	f04f 33ff 	mov.w	r3, #4294967295
  4066a6:	e014      	b.n	4066d2 <_read+0x46>
	}

	for (; len > 0; --len) {
  4066a8:	e00f      	b.n	4066ca <_read+0x3e>
		ptr_get(stdio_base, ptr);
  4066aa:	4b0c      	ldr	r3, [pc, #48]	; (4066dc <_read+0x50>)
  4066ac:	681b      	ldr	r3, [r3, #0]
  4066ae:	4a0c      	ldr	r2, [pc, #48]	; (4066e0 <_read+0x54>)
  4066b0:	6812      	ldr	r2, [r2, #0]
  4066b2:	4610      	mov	r0, r2
  4066b4:	68b9      	ldr	r1, [r7, #8]
  4066b6:	4798      	blx	r3
		ptr++;
  4066b8:	68bb      	ldr	r3, [r7, #8]
  4066ba:	3301      	adds	r3, #1
  4066bc:	60bb      	str	r3, [r7, #8]
		nChars++;
  4066be:	697b      	ldr	r3, [r7, #20]
  4066c0:	3301      	adds	r3, #1
  4066c2:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4066c4:	687b      	ldr	r3, [r7, #4]
  4066c6:	3b01      	subs	r3, #1
  4066c8:	607b      	str	r3, [r7, #4]
  4066ca:	687b      	ldr	r3, [r7, #4]
  4066cc:	2b00      	cmp	r3, #0
  4066ce:	dcec      	bgt.n	4066aa <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4066d0:	697b      	ldr	r3, [r7, #20]
}
  4066d2:	4618      	mov	r0, r3
  4066d4:	3718      	adds	r7, #24
  4066d6:	46bd      	mov	sp, r7
  4066d8:	bd80      	pop	{r7, pc}
  4066da:	bf00      	nop
  4066dc:	20008970 	.word	0x20008970
  4066e0:	200099c8 	.word	0x200099c8

004066e4 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4066e4:	b480      	push	{r7}
  4066e6:	b083      	sub	sp, #12
  4066e8:	af00      	add	r7, sp, #0
  4066ea:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4066ec:	687b      	ldr	r3, [r7, #4]
  4066ee:	2208      	movs	r2, #8
  4066f0:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4066f2:	687b      	ldr	r3, [r7, #4]
  4066f4:	2220      	movs	r2, #32
  4066f6:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4066f8:	687b      	ldr	r3, [r7, #4]
  4066fa:	2204      	movs	r2, #4
  4066fc:	601a      	str	r2, [r3, #0]
}
  4066fe:	370c      	adds	r7, #12
  406700:	46bd      	mov	sp, r7
  406702:	f85d 7b04 	ldr.w	r7, [sp], #4
  406706:	4770      	bx	lr

00406708 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  406708:	b580      	push	{r7, lr}
  40670a:	b084      	sub	sp, #16
  40670c:	af00      	add	r7, sp, #0
  40670e:	6078      	str	r0, [r7, #4]
  406710:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  406712:	2300      	movs	r3, #0
  406714:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  406716:	687b      	ldr	r3, [r7, #4]
  406718:	f04f 32ff 	mov.w	r2, #4294967295
  40671c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40671e:	687b      	ldr	r3, [r7, #4]
  406720:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  406722:	6878      	ldr	r0, [r7, #4]
  406724:	4b0f      	ldr	r3, [pc, #60]	; (406764 <twi_master_init+0x5c>)
  406726:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  406728:	6878      	ldr	r0, [r7, #4]
  40672a:	4b0f      	ldr	r3, [pc, #60]	; (406768 <twi_master_init+0x60>)
  40672c:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40672e:	683b      	ldr	r3, [r7, #0]
  406730:	685a      	ldr	r2, [r3, #4]
  406732:	683b      	ldr	r3, [r7, #0]
  406734:	681b      	ldr	r3, [r3, #0]
  406736:	6878      	ldr	r0, [r7, #4]
  406738:	4611      	mov	r1, r2
  40673a:	461a      	mov	r2, r3
  40673c:	4b0b      	ldr	r3, [pc, #44]	; (40676c <twi_master_init+0x64>)
  40673e:	4798      	blx	r3
  406740:	4603      	mov	r3, r0
  406742:	2b01      	cmp	r3, #1
  406744:	d101      	bne.n	40674a <twi_master_init+0x42>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  406746:	2301      	movs	r3, #1
  406748:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  40674a:	683b      	ldr	r3, [r7, #0]
  40674c:	7a5b      	ldrb	r3, [r3, #9]
  40674e:	2b01      	cmp	r3, #1
  406750:	d102      	bne.n	406758 <twi_master_init+0x50>
		p_twi->TWI_CR = TWI_CR_QUICK;
  406752:	687b      	ldr	r3, [r7, #4]
  406754:	2240      	movs	r2, #64	; 0x40
  406756:	601a      	str	r2, [r3, #0]
	}

	return status;
  406758:	68fb      	ldr	r3, [r7, #12]
}
  40675a:	4618      	mov	r0, r3
  40675c:	3710      	adds	r7, #16
  40675e:	46bd      	mov	sp, r7
  406760:	bd80      	pop	{r7, pc}
  406762:	bf00      	nop
  406764:	00406831 	.word	0x00406831
  406768:	004066e5 	.word	0x004066e5
  40676c:	00406771 	.word	0x00406771

00406770 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  406770:	b480      	push	{r7}
  406772:	b087      	sub	sp, #28
  406774:	af00      	add	r7, sp, #0
  406776:	60f8      	str	r0, [r7, #12]
  406778:	60b9      	str	r1, [r7, #8]
  40677a:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  40677c:	2300      	movs	r3, #0
  40677e:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  406780:	68ba      	ldr	r2, [r7, #8]
  406782:	4b16      	ldr	r3, [pc, #88]	; (4067dc <twi_set_speed+0x6c>)
  406784:	429a      	cmp	r2, r3
  406786:	d901      	bls.n	40678c <twi_set_speed+0x1c>
		return FAIL;
  406788:	2301      	movs	r3, #1
  40678a:	e021      	b.n	4067d0 <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40678c:	68bb      	ldr	r3, [r7, #8]
  40678e:	005b      	lsls	r3, r3, #1
  406790:	687a      	ldr	r2, [r7, #4]
  406792:	fbb2 f3f3 	udiv	r3, r2, r3
  406796:	3b04      	subs	r3, #4
  406798:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40679a:	e005      	b.n	4067a8 <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  40679c:	697b      	ldr	r3, [r7, #20]
  40679e:	3301      	adds	r3, #1
  4067a0:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4067a2:	693b      	ldr	r3, [r7, #16]
  4067a4:	085b      	lsrs	r3, r3, #1
  4067a6:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4067a8:	693b      	ldr	r3, [r7, #16]
  4067aa:	2bff      	cmp	r3, #255	; 0xff
  4067ac:	d902      	bls.n	4067b4 <twi_set_speed+0x44>
  4067ae:	697b      	ldr	r3, [r7, #20]
  4067b0:	2b06      	cmp	r3, #6
  4067b2:	d9f3      	bls.n	40679c <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4067b4:	693b      	ldr	r3, [r7, #16]
  4067b6:	b2da      	uxtb	r2, r3
  4067b8:	693b      	ldr	r3, [r7, #16]
  4067ba:	021b      	lsls	r3, r3, #8
  4067bc:	b29b      	uxth	r3, r3
  4067be:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  4067c0:	697b      	ldr	r3, [r7, #20]
  4067c2:	041b      	lsls	r3, r3, #16
  4067c4:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4067c8:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  4067ca:	68fb      	ldr	r3, [r7, #12]
  4067cc:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  4067ce:	2300      	movs	r3, #0
}
  4067d0:	4618      	mov	r0, r3
  4067d2:	371c      	adds	r7, #28
  4067d4:	46bd      	mov	sp, r7
  4067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4067da:	4770      	bx	lr
  4067dc:	00061a80 	.word	0x00061a80

004067e0 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  4067e0:	b480      	push	{r7}
  4067e2:	b083      	sub	sp, #12
  4067e4:	af00      	add	r7, sp, #0
  4067e6:	6078      	str	r0, [r7, #4]
  4067e8:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  4067ea:	687b      	ldr	r3, [r7, #4]
  4067ec:	683a      	ldr	r2, [r7, #0]
  4067ee:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  4067f0:	687b      	ldr	r3, [r7, #4]
  4067f2:	6a1b      	ldr	r3, [r3, #32]
}
  4067f4:	370c      	adds	r7, #12
  4067f6:	46bd      	mov	sp, r7
  4067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4067fc:	4770      	bx	lr
  4067fe:	bf00      	nop

00406800 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  406800:	b480      	push	{r7}
  406802:	b083      	sub	sp, #12
  406804:	af00      	add	r7, sp, #0
  406806:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  406808:	687b      	ldr	r3, [r7, #4]
  40680a:	6a1b      	ldr	r3, [r3, #32]
}
  40680c:	4618      	mov	r0, r3
  40680e:	370c      	adds	r7, #12
  406810:	46bd      	mov	sp, r7
  406812:	f85d 7b04 	ldr.w	r7, [sp], #4
  406816:	4770      	bx	lr

00406818 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  406818:	b480      	push	{r7}
  40681a:	b083      	sub	sp, #12
  40681c:	af00      	add	r7, sp, #0
  40681e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  406820:	687b      	ldr	r3, [r7, #4]
  406822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  406824:	4618      	mov	r0, r3
  406826:	370c      	adds	r7, #12
  406828:	46bd      	mov	sp, r7
  40682a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40682e:	4770      	bx	lr

00406830 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  406830:	b480      	push	{r7}
  406832:	b083      	sub	sp, #12
  406834:	af00      	add	r7, sp, #0
  406836:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  406838:	687b      	ldr	r3, [r7, #4]
  40683a:	2280      	movs	r2, #128	; 0x80
  40683c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  40683e:	687b      	ldr	r3, [r7, #4]
  406840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  406842:	370c      	adds	r7, #12
  406844:	46bd      	mov	sp, r7
  406846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40684a:	4770      	bx	lr

0040684c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40684c:	b480      	push	{r7}
  40684e:	b089      	sub	sp, #36	; 0x24
  406850:	af00      	add	r7, sp, #0
  406852:	60f8      	str	r0, [r7, #12]
  406854:	60b9      	str	r1, [r7, #8]
  406856:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  406858:	68bb      	ldr	r3, [r7, #8]
  40685a:	011a      	lsls	r2, r3, #4
  40685c:	687b      	ldr	r3, [r7, #4]
  40685e:	429a      	cmp	r2, r3
  406860:	d802      	bhi.n	406868 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  406862:	2310      	movs	r3, #16
  406864:	61fb      	str	r3, [r7, #28]
  406866:	e001      	b.n	40686c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  406868:	2308      	movs	r3, #8
  40686a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40686c:	687b      	ldr	r3, [r7, #4]
  40686e:	00da      	lsls	r2, r3, #3
  406870:	69fb      	ldr	r3, [r7, #28]
  406872:	68b9      	ldr	r1, [r7, #8]
  406874:	fb01 f303 	mul.w	r3, r1, r3
  406878:	085b      	lsrs	r3, r3, #1
  40687a:	441a      	add	r2, r3
  40687c:	69fb      	ldr	r3, [r7, #28]
  40687e:	68b9      	ldr	r1, [r7, #8]
  406880:	fb01 f303 	mul.w	r3, r1, r3
  406884:	fbb2 f3f3 	udiv	r3, r2, r3
  406888:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40688a:	69bb      	ldr	r3, [r7, #24]
  40688c:	08db      	lsrs	r3, r3, #3
  40688e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  406890:	69bb      	ldr	r3, [r7, #24]
  406892:	f003 0307 	and.w	r3, r3, #7
  406896:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  406898:	697b      	ldr	r3, [r7, #20]
  40689a:	2b00      	cmp	r3, #0
  40689c:	d003      	beq.n	4068a6 <usart_set_async_baudrate+0x5a>
  40689e:	697b      	ldr	r3, [r7, #20]
  4068a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4068a4:	d301      	bcc.n	4068aa <usart_set_async_baudrate+0x5e>
		return 1;
  4068a6:	2301      	movs	r3, #1
  4068a8:	e00f      	b.n	4068ca <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4068aa:	69fb      	ldr	r3, [r7, #28]
  4068ac:	2b08      	cmp	r3, #8
  4068ae:	d105      	bne.n	4068bc <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4068b0:	68fb      	ldr	r3, [r7, #12]
  4068b2:	685b      	ldr	r3, [r3, #4]
  4068b4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4068b8:	68fb      	ldr	r3, [r7, #12]
  4068ba:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4068bc:	693b      	ldr	r3, [r7, #16]
  4068be:	041a      	lsls	r2, r3, #16
  4068c0:	697b      	ldr	r3, [r7, #20]
  4068c2:	431a      	orrs	r2, r3
  4068c4:	68fb      	ldr	r3, [r7, #12]
  4068c6:	621a      	str	r2, [r3, #32]

	return 0;
  4068c8:	2300      	movs	r3, #0
}
  4068ca:	4618      	mov	r0, r3
  4068cc:	3724      	adds	r7, #36	; 0x24
  4068ce:	46bd      	mov	sp, r7
  4068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4068d4:	4770      	bx	lr
  4068d6:	bf00      	nop

004068d8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4068d8:	b580      	push	{r7, lr}
  4068da:	b082      	sub	sp, #8
  4068dc:	af00      	add	r7, sp, #0
  4068de:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4068e0:	6878      	ldr	r0, [r7, #4]
  4068e2:	4b0e      	ldr	r3, [pc, #56]	; (40691c <usart_reset+0x44>)
  4068e4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4068e6:	687b      	ldr	r3, [r7, #4]
  4068e8:	2200      	movs	r2, #0
  4068ea:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4068ec:	687b      	ldr	r3, [r7, #4]
  4068ee:	2200      	movs	r2, #0
  4068f0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4068f2:	687b      	ldr	r3, [r7, #4]
  4068f4:	2200      	movs	r2, #0
  4068f6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4068f8:	6878      	ldr	r0, [r7, #4]
  4068fa:	4b09      	ldr	r3, [pc, #36]	; (406920 <usart_reset+0x48>)
  4068fc:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4068fe:	6878      	ldr	r0, [r7, #4]
  406900:	4b08      	ldr	r3, [pc, #32]	; (406924 <usart_reset+0x4c>)
  406902:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  406904:	6878      	ldr	r0, [r7, #4]
  406906:	4b08      	ldr	r3, [pc, #32]	; (406928 <usart_reset+0x50>)
  406908:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40690a:	6878      	ldr	r0, [r7, #4]
  40690c:	4b07      	ldr	r3, [pc, #28]	; (40692c <usart_reset+0x54>)
  40690e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  406910:	6878      	ldr	r0, [r7, #4]
  406912:	4b07      	ldr	r3, [pc, #28]	; (406930 <usart_reset+0x58>)
  406914:	4798      	blx	r3
#endif
}
  406916:	3708      	adds	r7, #8
  406918:	46bd      	mov	sp, r7
  40691a:	bd80      	pop	{r7, pc}
  40691c:	00406b41 	.word	0x00406b41
  406920:	004069d1 	.word	0x004069d1
  406924:	00406a01 	.word	0x00406a01
  406928:	00406a51 	.word	0x00406a51
  40692c:	00406a89 	.word	0x00406a89
  406930:	00406a6d 	.word	0x00406a6d

00406934 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  406934:	b580      	push	{r7, lr}
  406936:	b084      	sub	sp, #16
  406938:	af00      	add	r7, sp, #0
  40693a:	60f8      	str	r0, [r7, #12]
  40693c:	60b9      	str	r1, [r7, #8]
  40693e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  406940:	68f8      	ldr	r0, [r7, #12]
  406942:	4b1a      	ldr	r3, [pc, #104]	; (4069ac <usart_init_rs232+0x78>)
  406944:	4798      	blx	r3

	ul_reg_val = 0;
  406946:	4b1a      	ldr	r3, [pc, #104]	; (4069b0 <usart_init_rs232+0x7c>)
  406948:	2200      	movs	r2, #0
  40694a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40694c:	68bb      	ldr	r3, [r7, #8]
  40694e:	2b00      	cmp	r3, #0
  406950:	d009      	beq.n	406966 <usart_init_rs232+0x32>
  406952:	68bb      	ldr	r3, [r7, #8]
  406954:	681b      	ldr	r3, [r3, #0]
  406956:	68f8      	ldr	r0, [r7, #12]
  406958:	4619      	mov	r1, r3
  40695a:	687a      	ldr	r2, [r7, #4]
  40695c:	4b15      	ldr	r3, [pc, #84]	; (4069b4 <usart_init_rs232+0x80>)
  40695e:	4798      	blx	r3
  406960:	4603      	mov	r3, r0
  406962:	2b00      	cmp	r3, #0
  406964:	d001      	beq.n	40696a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  406966:	2301      	movs	r3, #1
  406968:	e01b      	b.n	4069a2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40696a:	68bb      	ldr	r3, [r7, #8]
  40696c:	685a      	ldr	r2, [r3, #4]
  40696e:	68bb      	ldr	r3, [r7, #8]
  406970:	689b      	ldr	r3, [r3, #8]
  406972:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  406974:	68bb      	ldr	r3, [r7, #8]
  406976:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  406978:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40697a:	68bb      	ldr	r3, [r7, #8]
  40697c:	68db      	ldr	r3, [r3, #12]
  40697e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  406980:	4b0b      	ldr	r3, [pc, #44]	; (4069b0 <usart_init_rs232+0x7c>)
  406982:	681b      	ldr	r3, [r3, #0]
  406984:	431a      	orrs	r2, r3
  406986:	4b0a      	ldr	r3, [pc, #40]	; (4069b0 <usart_init_rs232+0x7c>)
  406988:	601a      	str	r2, [r3, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40698a:	4b09      	ldr	r3, [pc, #36]	; (4069b0 <usart_init_rs232+0x7c>)
  40698c:	681a      	ldr	r2, [r3, #0]
  40698e:	4b08      	ldr	r3, [pc, #32]	; (4069b0 <usart_init_rs232+0x7c>)
  406990:	601a      	str	r2, [r3, #0]

	p_usart->US_MR |= ul_reg_val;
  406992:	68fb      	ldr	r3, [r7, #12]
  406994:	685a      	ldr	r2, [r3, #4]
  406996:	4b06      	ldr	r3, [pc, #24]	; (4069b0 <usart_init_rs232+0x7c>)
  406998:	681b      	ldr	r3, [r3, #0]
  40699a:	431a      	orrs	r2, r3
  40699c:	68fb      	ldr	r3, [r7, #12]
  40699e:	605a      	str	r2, [r3, #4]

	return 0;
  4069a0:	2300      	movs	r3, #0
}
  4069a2:	4618      	mov	r0, r3
  4069a4:	3710      	adds	r7, #16
  4069a6:	46bd      	mov	sp, r7
  4069a8:	bd80      	pop	{r7, pc}
  4069aa:	bf00      	nop
  4069ac:	004068d9 	.word	0x004068d9
  4069b0:	20000f7c 	.word	0x20000f7c
  4069b4:	0040684d 	.word	0x0040684d

004069b8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4069b8:	b480      	push	{r7}
  4069ba:	b083      	sub	sp, #12
  4069bc:	af00      	add	r7, sp, #0
  4069be:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4069c0:	687b      	ldr	r3, [r7, #4]
  4069c2:	2240      	movs	r2, #64	; 0x40
  4069c4:	601a      	str	r2, [r3, #0]
}
  4069c6:	370c      	adds	r7, #12
  4069c8:	46bd      	mov	sp, r7
  4069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4069ce:	4770      	bx	lr

004069d0 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4069d0:	b480      	push	{r7}
  4069d2:	b083      	sub	sp, #12
  4069d4:	af00      	add	r7, sp, #0
  4069d6:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4069d8:	687b      	ldr	r3, [r7, #4]
  4069da:	2288      	movs	r2, #136	; 0x88
  4069dc:	601a      	str	r2, [r3, #0]
}
  4069de:	370c      	adds	r7, #12
  4069e0:	46bd      	mov	sp, r7
  4069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4069e6:	4770      	bx	lr

004069e8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4069e8:	b480      	push	{r7}
  4069ea:	b083      	sub	sp, #12
  4069ec:	af00      	add	r7, sp, #0
  4069ee:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4069f0:	687b      	ldr	r3, [r7, #4]
  4069f2:	2210      	movs	r2, #16
  4069f4:	601a      	str	r2, [r3, #0]
}
  4069f6:	370c      	adds	r7, #12
  4069f8:	46bd      	mov	sp, r7
  4069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4069fe:	4770      	bx	lr

00406a00 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  406a00:	b480      	push	{r7}
  406a02:	b083      	sub	sp, #12
  406a04:	af00      	add	r7, sp, #0
  406a06:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  406a08:	687b      	ldr	r3, [r7, #4]
  406a0a:	2224      	movs	r2, #36	; 0x24
  406a0c:	601a      	str	r2, [r3, #0]
}
  406a0e:	370c      	adds	r7, #12
  406a10:	46bd      	mov	sp, r7
  406a12:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a16:	4770      	bx	lr

00406a18 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  406a18:	b480      	push	{r7}
  406a1a:	b083      	sub	sp, #12
  406a1c:	af00      	add	r7, sp, #0
  406a1e:	6078      	str	r0, [r7, #4]
  406a20:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  406a22:	687b      	ldr	r3, [r7, #4]
  406a24:	683a      	ldr	r2, [r7, #0]
  406a26:	609a      	str	r2, [r3, #8]
}
  406a28:	370c      	adds	r7, #12
  406a2a:	46bd      	mov	sp, r7
  406a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a30:	4770      	bx	lr
  406a32:	bf00      	nop

00406a34 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  406a34:	b480      	push	{r7}
  406a36:	b083      	sub	sp, #12
  406a38:	af00      	add	r7, sp, #0
  406a3a:	6078      	str	r0, [r7, #4]
  406a3c:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  406a3e:	687b      	ldr	r3, [r7, #4]
  406a40:	683a      	ldr	r2, [r7, #0]
  406a42:	60da      	str	r2, [r3, #12]
}
  406a44:	370c      	adds	r7, #12
  406a46:	46bd      	mov	sp, r7
  406a48:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a4c:	4770      	bx	lr
  406a4e:	bf00      	nop

00406a50 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  406a50:	b480      	push	{r7}
  406a52:	b083      	sub	sp, #12
  406a54:	af00      	add	r7, sp, #0
  406a56:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  406a58:	687b      	ldr	r3, [r7, #4]
  406a5a:	f44f 7280 	mov.w	r2, #256	; 0x100
  406a5e:	601a      	str	r2, [r3, #0]
}
  406a60:	370c      	adds	r7, #12
  406a62:	46bd      	mov	sp, r7
  406a64:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a68:	4770      	bx	lr
  406a6a:	bf00      	nop

00406a6c <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  406a6c:	b480      	push	{r7}
  406a6e:	b083      	sub	sp, #12
  406a70:	af00      	add	r7, sp, #0
  406a72:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  406a74:	687b      	ldr	r3, [r7, #4]
  406a76:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  406a7a:	601a      	str	r2, [r3, #0]
}
  406a7c:	370c      	adds	r7, #12
  406a7e:	46bd      	mov	sp, r7
  406a80:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a84:	4770      	bx	lr
  406a86:	bf00      	nop

00406a88 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  406a88:	b480      	push	{r7}
  406a8a:	b083      	sub	sp, #12
  406a8c:	af00      	add	r7, sp, #0
  406a8e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  406a90:	687b      	ldr	r3, [r7, #4]
  406a92:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  406a96:	601a      	str	r2, [r3, #0]
}
  406a98:	370c      	adds	r7, #12
  406a9a:	46bd      	mov	sp, r7
  406a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  406aa0:	4770      	bx	lr
  406aa2:	bf00      	nop

00406aa4 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  406aa4:	b480      	push	{r7}
  406aa6:	b083      	sub	sp, #12
  406aa8:	af00      	add	r7, sp, #0
  406aaa:	6078      	str	r0, [r7, #4]
  406aac:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  406aae:	687b      	ldr	r3, [r7, #4]
  406ab0:	695b      	ldr	r3, [r3, #20]
  406ab2:	f003 0302 	and.w	r3, r3, #2
  406ab6:	2b00      	cmp	r3, #0
  406ab8:	d101      	bne.n	406abe <usart_write+0x1a>
		return 1;
  406aba:	2301      	movs	r3, #1
  406abc:	e005      	b.n	406aca <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  406abe:	683b      	ldr	r3, [r7, #0]
  406ac0:	f3c3 0208 	ubfx	r2, r3, #0, #9
  406ac4:	687b      	ldr	r3, [r7, #4]
  406ac6:	61da      	str	r2, [r3, #28]
	return 0;
  406ac8:	2300      	movs	r3, #0
}
  406aca:	4618      	mov	r0, r3
  406acc:	370c      	adds	r7, #12
  406ace:	46bd      	mov	sp, r7
  406ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
  406ad4:	4770      	bx	lr
  406ad6:	bf00      	nop

00406ad8 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  406ad8:	b480      	push	{r7}
  406ada:	b083      	sub	sp, #12
  406adc:	af00      	add	r7, sp, #0
  406ade:	6078      	str	r0, [r7, #4]
  406ae0:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  406ae2:	687b      	ldr	r3, [r7, #4]
  406ae4:	695b      	ldr	r3, [r3, #20]
  406ae6:	f003 0301 	and.w	r3, r3, #1
  406aea:	2b00      	cmp	r3, #0
  406aec:	d101      	bne.n	406af2 <usart_read+0x1a>
		return 1;
  406aee:	2301      	movs	r3, #1
  406af0:	e006      	b.n	406b00 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  406af2:	687b      	ldr	r3, [r7, #4]
  406af4:	699b      	ldr	r3, [r3, #24]
  406af6:	f3c3 0208 	ubfx	r2, r3, #0, #9
  406afa:	683b      	ldr	r3, [r7, #0]
  406afc:	601a      	str	r2, [r3, #0]

	return 0;
  406afe:	2300      	movs	r3, #0
}
  406b00:	4618      	mov	r0, r3
  406b02:	370c      	adds	r7, #12
  406b04:	46bd      	mov	sp, r7
  406b06:	f85d 7b04 	ldr.w	r7, [sp], #4
  406b0a:	4770      	bx	lr

00406b0c <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
  406b0c:	b480      	push	{r7}
  406b0e:	b083      	sub	sp, #12
  406b10:	af00      	add	r7, sp, #0
  406b12:	6078      	str	r0, [r7, #4]
  406b14:	6039      	str	r1, [r7, #0]
	/* Wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  406b16:	bf00      	nop
  406b18:	687b      	ldr	r3, [r7, #4]
  406b1a:	695b      	ldr	r3, [r3, #20]
  406b1c:	f003 0301 	and.w	r3, r3, #1
  406b20:	2b00      	cmp	r3, #0
  406b22:	d0f9      	beq.n	406b18 <usart_getchar+0xc>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  406b24:	687b      	ldr	r3, [r7, #4]
  406b26:	699b      	ldr	r3, [r3, #24]
  406b28:	f3c3 0208 	ubfx	r2, r3, #0, #9
  406b2c:	683b      	ldr	r3, [r7, #0]
  406b2e:	601a      	str	r2, [r3, #0]

	return 0;
  406b30:	2300      	movs	r3, #0
}
  406b32:	4618      	mov	r0, r3
  406b34:	370c      	adds	r7, #12
  406b36:	46bd      	mov	sp, r7
  406b38:	f85d 7b04 	ldr.w	r7, [sp], #4
  406b3c:	4770      	bx	lr
  406b3e:	bf00      	nop

00406b40 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  406b40:	b480      	push	{r7}
  406b42:	b083      	sub	sp, #12
  406b44:	af00      	add	r7, sp, #0
  406b46:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  406b48:	687b      	ldr	r3, [r7, #4]
  406b4a:	4a04      	ldr	r2, [pc, #16]	; (406b5c <usart_disable_writeprotect+0x1c>)
  406b4c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  406b50:	370c      	adds	r7, #12
  406b52:	46bd      	mov	sp, r7
  406b54:	f85d 7b04 	ldr.w	r7, [sp], #4
  406b58:	4770      	bx	lr
  406b5a:	bf00      	nop
  406b5c:	55534100 	.word	0x55534100

00406b60 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  406b60:	b480      	push	{r7}
  406b62:	b083      	sub	sp, #12
  406b64:	af00      	add	r7, sp, #0
  406b66:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  406b68:	687b      	ldr	r3, [r7, #4]
  406b6a:	2b07      	cmp	r3, #7
  406b6c:	d825      	bhi.n	406bba <osc_get_rate+0x5a>
  406b6e:	a201      	add	r2, pc, #4	; (adr r2, 406b74 <osc_get_rate+0x14>)
  406b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406b74:	00406b95 	.word	0x00406b95
  406b78:	00406b9b 	.word	0x00406b9b
  406b7c:	00406ba1 	.word	0x00406ba1
  406b80:	00406ba7 	.word	0x00406ba7
  406b84:	00406bab 	.word	0x00406bab
  406b88:	00406baf 	.word	0x00406baf
  406b8c:	00406bb3 	.word	0x00406bb3
  406b90:	00406bb7 	.word	0x00406bb7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  406b94:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  406b98:	e010      	b.n	406bbc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  406b9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406b9e:	e00d      	b.n	406bbc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  406ba0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406ba4:	e00a      	b.n	406bbc <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  406ba6:	4b08      	ldr	r3, [pc, #32]	; (406bc8 <osc_get_rate+0x68>)
  406ba8:	e008      	b.n	406bbc <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  406baa:	4b08      	ldr	r3, [pc, #32]	; (406bcc <osc_get_rate+0x6c>)
  406bac:	e006      	b.n	406bbc <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  406bae:	4b08      	ldr	r3, [pc, #32]	; (406bd0 <osc_get_rate+0x70>)
  406bb0:	e004      	b.n	406bbc <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  406bb2:	4b08      	ldr	r3, [pc, #32]	; (406bd4 <osc_get_rate+0x74>)
  406bb4:	e002      	b.n	406bbc <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  406bb6:	4b07      	ldr	r3, [pc, #28]	; (406bd4 <osc_get_rate+0x74>)
  406bb8:	e000      	b.n	406bbc <osc_get_rate+0x5c>
	}

	return 0;
  406bba:	2300      	movs	r3, #0
}
  406bbc:	4618      	mov	r0, r3
  406bbe:	370c      	adds	r7, #12
  406bc0:	46bd      	mov	sp, r7
  406bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  406bc6:	4770      	bx	lr
  406bc8:	003d0900 	.word	0x003d0900
  406bcc:	007a1200 	.word	0x007a1200
  406bd0:	00b71b00 	.word	0x00b71b00
  406bd4:	00f42400 	.word	0x00f42400

00406bd8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  406bd8:	b580      	push	{r7, lr}
  406bda:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  406bdc:	2006      	movs	r0, #6
  406bde:	4b04      	ldr	r3, [pc, #16]	; (406bf0 <sysclk_get_main_hz+0x18>)
  406be0:	4798      	blx	r3
  406be2:	4602      	mov	r2, r0
  406be4:	4613      	mov	r3, r2
  406be6:	011b      	lsls	r3, r3, #4
  406be8:	1a9b      	subs	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  406bea:	4618      	mov	r0, r3
  406bec:	bd80      	pop	{r7, pc}
  406bee:	bf00      	nop
  406bf0:	00406b61 	.word	0x00406b61

00406bf4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  406bf4:	b580      	push	{r7, lr}
  406bf6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406bf8:	4b02      	ldr	r3, [pc, #8]	; (406c04 <sysclk_get_cpu_hz+0x10>)
  406bfa:	4798      	blx	r3
  406bfc:	4603      	mov	r3, r0
  406bfe:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  406c00:	4618      	mov	r0, r3
  406c02:	bd80      	pop	{r7, pc}
  406c04:	00406bd9 	.word	0x00406bd9

00406c08 <drv_i2c_init>:
//global variables
volatile drv_i2c_memory_buf_t twiMemBuf[2]; //2 TWIs, 2 buffers
 
/*	Function definitions	*/
int drv_i2c_init(drv_twi_config_t* twi_config)
{
  406c08:	b580      	push	{r7, lr}
  406c0a:	b084      	sub	sp, #16
  406c0c:	af00      	add	r7, sp, #0
  406c0e:	6078      	str	r0, [r7, #4]
	int status = STATUS_PASS;
  406c10:	2300      	movs	r3, #0
  406c12:	60fb      	str	r3, [r7, #12]
	
	if (twi_config->p_i2c == TWI0)
  406c14:	687b      	ldr	r3, [r7, #4]
  406c16:	681a      	ldr	r2, [r3, #0]
  406c18:	4b23      	ldr	r3, [pc, #140]	; (406ca8 <drv_i2c_init+0xa0>)
  406c1a:	429a      	cmp	r2, r3
  406c1c:	d10d      	bne.n	406c3a <drv_i2c_init+0x32>
	{
		twi_config->mem_index = 0;
  406c1e:	687b      	ldr	r3, [r7, #4]
  406c20:	2200      	movs	r2, #0
  406c22:	615a      	str	r2, [r3, #20]
 		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);	//TODO: use drv_gpio to do this.
  406c24:	2003      	movs	r0, #3
  406c26:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  406c2a:	4b20      	ldr	r3, [pc, #128]	; (406cac <drv_i2c_init+0xa4>)
  406c2c:	4798      	blx	r3
 		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  406c2e:	2004      	movs	r0, #4
  406c30:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  406c34:	4b1d      	ldr	r3, [pc, #116]	; (406cac <drv_i2c_init+0xa4>)
  406c36:	4798      	blx	r3
  406c38:	e014      	b.n	406c64 <drv_i2c_init+0x5c>
	}
	else if (twi_config->p_i2c == TWI1)
  406c3a:	687b      	ldr	r3, [r7, #4]
  406c3c:	681a      	ldr	r2, [r3, #0]
  406c3e:	4b1c      	ldr	r3, [pc, #112]	; (406cb0 <drv_i2c_init+0xa8>)
  406c40:	429a      	cmp	r2, r3
  406c42:	d10d      	bne.n	406c60 <drv_i2c_init+0x58>
	{
		twi_config->mem_index = 1;
  406c44:	687b      	ldr	r3, [r7, #4]
  406c46:	2201      	movs	r2, #1
  406c48:	615a      	str	r2, [r3, #20]
 		gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);
  406c4a:	2024      	movs	r0, #36	; 0x24
  406c4c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  406c50:	4b16      	ldr	r3, [pc, #88]	; (406cac <drv_i2c_init+0xa4>)
  406c52:	4798      	blx	r3
 		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
  406c54:	2025      	movs	r0, #37	; 0x25
  406c56:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  406c5a:	4b14      	ldr	r3, [pc, #80]	; (406cac <drv_i2c_init+0xa4>)
  406c5c:	4798      	blx	r3
  406c5e:	e001      	b.n	406c64 <drv_i2c_init+0x5c>
	}
	else
	{
		return STATUS_FAIL;	//return error
  406c60:	2301      	movs	r3, #1
  406c62:	e01c      	b.n	406c9e <drv_i2c_init+0x96>
	}
	
	//update the master clock value to current cpu_hz before initializing
	twi_config->twi_options.master_clk = sysclk_get_cpu_hz();
  406c64:	4b13      	ldr	r3, [pc, #76]	; (406cb4 <drv_i2c_init+0xac>)
  406c66:	4798      	blx	r3
  406c68:	4602      	mov	r2, r0
  406c6a:	687b      	ldr	r3, [r7, #4]
  406c6c:	605a      	str	r2, [r3, #4]
	}
	/* Configure the TWI bus parameters.  Do this after calling freertos_twi_master_init(). */
	twi_set_speed(twi_config->p_i2c, twi_config->twi_options.speed, twi_config->twi_options.master_clk);
	
	#else
	pmc_enable_periph_clk(twi_config->peripheral_Id);	//enable clock for I2C
  406c6e:	687b      	ldr	r3, [r7, #4]
  406c70:	699b      	ldr	r3, [r3, #24]
  406c72:	4618      	mov	r0, r3
  406c74:	4b10      	ldr	r3, [pc, #64]	; (406cb8 <drv_i2c_init+0xb0>)
  406c76:	4798      	blx	r3
	status = twi_master_init(twi_config->p_i2c, &twi_config->twi_options);	//can also use twi_master_setup
  406c78:	687b      	ldr	r3, [r7, #4]
  406c7a:	681a      	ldr	r2, [r3, #0]
  406c7c:	687b      	ldr	r3, [r7, #4]
  406c7e:	3304      	adds	r3, #4
  406c80:	4610      	mov	r0, r2
  406c82:	4619      	mov	r1, r3
  406c84:	4b0d      	ldr	r3, [pc, #52]	; (406cbc <drv_i2c_init+0xb4>)
  406c86:	4798      	blx	r3
  406c88:	4603      	mov	r3, r0
  406c8a:	60fb      	str	r3, [r7, #12]
	if (status != TWI_SUCCESS)
  406c8c:	68fb      	ldr	r3, [r7, #12]
  406c8e:	2b00      	cmp	r3, #0
  406c90:	d004      	beq.n	406c9c <drv_i2c_init+0x94>
	{
		puts("Failed to initialize as master.\r\n");
  406c92:	480b      	ldr	r0, [pc, #44]	; (406cc0 <drv_i2c_init+0xb8>)
  406c94:	4b0b      	ldr	r3, [pc, #44]	; (406cc4 <drv_i2c_init+0xbc>)
  406c96:	4798      	blx	r3
		return STATUS_FAIL;	//return error
  406c98:	2301      	movs	r3, #1
  406c9a:	e000      	b.n	406c9e <drv_i2c_init+0x96>
	}
	#endif
	
	return STATUS_PASS;
  406c9c:	2300      	movs	r3, #0
}
  406c9e:	4618      	mov	r0, r3
  406ca0:	3710      	adds	r7, #16
  406ca2:	46bd      	mov	sp, r7
  406ca4:	bd80      	pop	{r7, pc}
  406ca6:	bf00      	nop
  406ca8:	40018000 	.word	0x40018000
  406cac:	0040b261 	.word	0x0040b261
  406cb0:	4001c000 	.word	0x4001c000
  406cb4:	00406bf5 	.word	0x00406bf5
  406cb8:	0040b89d 	.word	0x0040b89d
  406cbc:	00406709 	.word	0x00406709
  406cc0:	004161b4 	.word	0x004161b4
  406cc4:	0040cd19 	.word	0x0040cd19

00406cc8 <drv_i2c_write>:

int drv_i2c_write(slave_twi_config_t* slave_twi_config, uint8_t reg, uint8_t data)
{
  406cc8:	b580      	push	{r7, lr}
  406cca:	b088      	sub	sp, #32
  406ccc:	af00      	add	r7, sp, #0
  406cce:	6078      	str	r0, [r7, #4]
  406cd0:	4613      	mov	r3, r2
  406cd2:	460a      	mov	r2, r1
  406cd4:	70fa      	strb	r2, [r7, #3]
  406cd6:	70bb      	strb	r3, [r7, #2]
	status_t status = STATUS_FAIL;
  406cd8:	2301      	movs	r3, #1
  406cda:	77fb      	strb	r3, [r7, #31]
	//Write one byte to desired register
	uint8_t dataPacket[2] = {0};
  406cdc:	2300      	movs	r3, #0
  406cde:	83bb      	strh	r3, [r7, #28]
	twi_packet_t packet;
	dataPacket[0] = reg;
  406ce0:	78fb      	ldrb	r3, [r7, #3]
  406ce2:	773b      	strb	r3, [r7, #28]
	#ifdef ENABLE_TWO_BYTE_WRITE
	dataPacket[1] = data;
  406ce4:	78bb      	ldrb	r3, [r7, #2]
  406ce6:	777b      	strb	r3, [r7, #29]
	packet.length = 2;
  406ce8:	2302      	movs	r3, #2
  406cea:	617b      	str	r3, [r7, #20]
	#else
	packet.length = 1;
	#endif
	packet.buffer = &dataPacket[0];
  406cec:	f107 031c 	add.w	r3, r7, #28
  406cf0:	613b      	str	r3, [r7, #16]
	packet.chip = (uint32_t) slave_twi_config->address;
  406cf2:	687b      	ldr	r3, [r7, #4]
  406cf4:	685b      	ldr	r3, [r3, #4]
  406cf6:	b2db      	uxtb	r3, r3
  406cf8:	763b      	strb	r3, [r7, #24]
	packet.addr[0] = 0x00;	//no internal register should be assigned
  406cfa:	2300      	movs	r3, #0
  406cfc:	723b      	strb	r3, [r7, #8]
	packet.addr[1] = 0x00;
  406cfe:	2300      	movs	r3, #0
  406d00:	727b      	strb	r3, [r7, #9]
	packet.addr[2] = 0x00;
  406d02:	2300      	movs	r3, #0
  406d04:	72bb      	strb	r3, [r7, #10]
	packet.addr_length = 0;	
  406d06:	2300      	movs	r3, #0
  406d08:	60fb      	str	r3, [r7, #12]
	//status = twi_master_write(slave_twi_config->drv_twi_options->p_i2c, &packet);
	//if (status != TWI_SUCCESS)
	//{
		//return STATUS_FAIL;
	//}
	status = twi_write(slave_twi_config->drv_twi_options->p_i2c, &packet);
  406d0a:	687b      	ldr	r3, [r7, #4]
  406d0c:	689b      	ldr	r3, [r3, #8]
  406d0e:	681a      	ldr	r2, [r3, #0]
  406d10:	f107 0308 	add.w	r3, r7, #8
  406d14:	4610      	mov	r0, r2
  406d16:	4619      	mov	r1, r3
  406d18:	4b0b      	ldr	r3, [pc, #44]	; (406d48 <drv_i2c_write+0x80>)
  406d1a:	4798      	blx	r3
  406d1c:	4603      	mov	r3, r0
  406d1e:	77fb      	strb	r3, [r7, #31]
	if (status != TWI_SUCCESS)
  406d20:	7ffb      	ldrb	r3, [r7, #31]
  406d22:	2b00      	cmp	r3, #0
  406d24:	d006      	beq.n	406d34 <drv_i2c_write+0x6c>
	{
		assertBusError(slave_twi_config->drv_twi_options);
  406d26:	687b      	ldr	r3, [r7, #4]
  406d28:	689b      	ldr	r3, [r3, #8]
  406d2a:	4618      	mov	r0, r3
  406d2c:	4b07      	ldr	r3, [pc, #28]	; (406d4c <drv_i2c_write+0x84>)
  406d2e:	4798      	blx	r3
		return STATUS_FAIL;
  406d30:	2301      	movs	r3, #1
  406d32:	e005      	b.n	406d40 <drv_i2c_write+0x78>
	}
	#endif
	assertBusHealthy(slave_twi_config->drv_twi_options);
  406d34:	687b      	ldr	r3, [r7, #4]
  406d36:	689b      	ldr	r3, [r3, #8]
  406d38:	4618      	mov	r0, r3
  406d3a:	4b05      	ldr	r3, [pc, #20]	; (406d50 <drv_i2c_write+0x88>)
  406d3c:	4798      	blx	r3
	return STATUS_PASS;
  406d3e:	2300      	movs	r3, #0
}
  406d40:	4618      	mov	r0, r3
  406d42:	3720      	adds	r7, #32
  406d44:	46bd      	mov	sp, r7
  406d46:	bd80      	pop	{r7, pc}
  406d48:	00406e59 	.word	0x00406e59
  406d4c:	004070b1 	.word	0x004070b1
  406d50:	004072c9 	.word	0x004072c9

00406d54 <drv_i2c_read>:

int drv_i2c_read(slave_twi_config_t* slave_twi_config, uint8_t reg, uint8_t* data, uint8_t length)
{
  406d54:	b580      	push	{r7, lr}
  406d56:	b08a      	sub	sp, #40	; 0x28
  406d58:	af00      	add	r7, sp, #0
  406d5a:	60f8      	str	r0, [r7, #12]
  406d5c:	607a      	str	r2, [r7, #4]
  406d5e:	460a      	mov	r2, r1
  406d60:	72fa      	strb	r2, [r7, #11]
  406d62:	72bb      	strb	r3, [r7, #10]
	uint8_t status = STATUS_FAIL;
  406d64:	2301      	movs	r3, #1
  406d66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	//Write the address of register to read from
	uint8_t dataPacket[2] = {0};
  406d6a:	2300      	movs	r3, #0
  406d6c:	84bb      	strh	r3, [r7, #36]	; 0x24
	twi_packet_t packet;
	dataPacket[0] = reg;
  406d6e:	7afb      	ldrb	r3, [r7, #11]
  406d70:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet.buffer = dataPacket;
  406d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
  406d78:	61bb      	str	r3, [r7, #24]
	packet.length = 1;
  406d7a:	2301      	movs	r3, #1
  406d7c:	61fb      	str	r3, [r7, #28]
	packet.chip = (uint32_t) slave_twi_config->address;
  406d7e:	68fb      	ldr	r3, [r7, #12]
  406d80:	685b      	ldr	r3, [r3, #4]
  406d82:	b2db      	uxtb	r3, r3
  406d84:	f887 3020 	strb.w	r3, [r7, #32]
	packet.addr[0] = 0x00;
  406d88:	2300      	movs	r3, #0
  406d8a:	743b      	strb	r3, [r7, #16]
	packet.addr[1] = 0x00;
  406d8c:	2300      	movs	r3, #0
  406d8e:	747b      	strb	r3, [r7, #17]
	packet.addr[2] = 0x00;
  406d90:	2300      	movs	r3, #0
  406d92:	74bb      	strb	r3, [r7, #18]
	packet.addr_length = 0;
  406d94:	2300      	movs	r3, #0
  406d96:	617b      	str	r3, [r7, #20]
	//}
	//#endif
	
	//delay_ms(1);
	//initialize the read sequence
	packet.buffer = data;
  406d98:	687b      	ldr	r3, [r7, #4]
  406d9a:	61bb      	str	r3, [r7, #24]
	packet.length = length;
  406d9c:	7abb      	ldrb	r3, [r7, #10]
  406d9e:	61fb      	str	r3, [r7, #28]
	packet.addr[0] = reg;
  406da0:	7afb      	ldrb	r3, [r7, #11]
  406da2:	743b      	strb	r3, [r7, #16]
	packet.addr[1] = 0x00;
  406da4:	2300      	movs	r3, #0
  406da6:	747b      	strb	r3, [r7, #17]
	packet.addr[2] = 0x00;
  406da8:	2300      	movs	r3, #0
  406daa:	74bb      	strb	r3, [r7, #18]
	packet.addr_length = 1;
  406dac:	2301      	movs	r3, #1
  406dae:	617b      	str	r3, [r7, #20]
		return STATUS_FAIL;
	}
	
	#else
	#ifdef ENABLE_MULTI_BYTE_READ 
	status = twi_read(slave_twi_config->drv_twi_options->p_i2c, &packet);
  406db0:	68fb      	ldr	r3, [r7, #12]
  406db2:	689b      	ldr	r3, [r3, #8]
  406db4:	681a      	ldr	r2, [r3, #0]
  406db6:	f107 0310 	add.w	r3, r7, #16
  406dba:	4610      	mov	r0, r2
  406dbc:	4619      	mov	r1, r3
  406dbe:	4b0d      	ldr	r3, [pc, #52]	; (406df4 <drv_i2c_read+0xa0>)
  406dc0:	4798      	blx	r3
  406dc2:	4603      	mov	r3, r0
  406dc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (status != TWI_SUCCESS)
  406dc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  406dcc:	2b00      	cmp	r3, #0
  406dce:	d006      	beq.n	406dde <drv_i2c_read+0x8a>
	{
		assertBusError(slave_twi_config->drv_twi_options);
  406dd0:	68fb      	ldr	r3, [r7, #12]
  406dd2:	689b      	ldr	r3, [r3, #8]
  406dd4:	4618      	mov	r0, r3
  406dd6:	4b08      	ldr	r3, [pc, #32]	; (406df8 <drv_i2c_read+0xa4>)
  406dd8:	4798      	blx	r3
		return STATUS_FAIL;
  406dda:	2301      	movs	r3, #1
  406ddc:	e005      	b.n	406dea <drv_i2c_read+0x96>
			return STATUS_FAIL;
		}
	}
	#endif
	#endif
	assertBusHealthy(slave_twi_config->drv_twi_options);
  406dde:	68fb      	ldr	r3, [r7, #12]
  406de0:	689b      	ldr	r3, [r3, #8]
  406de2:	4618      	mov	r0, r3
  406de4:	4b05      	ldr	r3, [pc, #20]	; (406dfc <drv_i2c_read+0xa8>)
  406de6:	4798      	blx	r3
	return STATUS_PASS;
  406de8:	2300      	movs	r3, #0
}
  406dea:	4618      	mov	r0, r3
  406dec:	3728      	adds	r7, #40	; 0x28
  406dee:	46bd      	mov	sp, r7
  406df0:	bd80      	pop	{r7, pc}
  406df2:	bf00      	nop
  406df4:	00406f85 	.word	0x00406f85
  406df8:	004070b1 	.word	0x004070b1
  406dfc:	004072c9 	.word	0x004072c9

00406e00 <twi_mk_addr>:
	twi_disable_interrupt(twi_config->p_i2c, ul_sources);
	return STATUS_PASS;
}

static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  406e00:	b480      	push	{r7}
  406e02:	b085      	sub	sp, #20
  406e04:	af00      	add	r7, sp, #0
  406e06:	6078      	str	r0, [r7, #4]
  406e08:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  406e0a:	683b      	ldr	r3, [r7, #0]
  406e0c:	2b00      	cmp	r3, #0
  406e0e:	d101      	bne.n	406e14 <twi_mk_addr+0x14>
	return 0;
  406e10:	2300      	movs	r3, #0
  406e12:	e01b      	b.n	406e4c <twi_mk_addr+0x4c>

	val = addr[0];
  406e14:	687b      	ldr	r3, [r7, #4]
  406e16:	781b      	ldrb	r3, [r3, #0]
  406e18:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  406e1a:	683b      	ldr	r3, [r7, #0]
  406e1c:	2b01      	cmp	r3, #1
  406e1e:	dd08      	ble.n	406e32 <twi_mk_addr+0x32>
		val <<= 8;
  406e20:	68fb      	ldr	r3, [r7, #12]
  406e22:	021b      	lsls	r3, r3, #8
  406e24:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  406e26:	687b      	ldr	r3, [r7, #4]
  406e28:	3301      	adds	r3, #1
  406e2a:	781b      	ldrb	r3, [r3, #0]
  406e2c:	68fa      	ldr	r2, [r7, #12]
  406e2e:	4313      	orrs	r3, r2
  406e30:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  406e32:	683b      	ldr	r3, [r7, #0]
  406e34:	2b02      	cmp	r3, #2
  406e36:	dd08      	ble.n	406e4a <twi_mk_addr+0x4a>
		val <<= 8;
  406e38:	68fb      	ldr	r3, [r7, #12]
  406e3a:	021b      	lsls	r3, r3, #8
  406e3c:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  406e3e:	687b      	ldr	r3, [r7, #4]
  406e40:	3302      	adds	r3, #2
  406e42:	781b      	ldrb	r3, [r3, #0]
  406e44:	68fa      	ldr	r2, [r7, #12]
  406e46:	4313      	orrs	r3, r2
  406e48:	60fb      	str	r3, [r7, #12]
	}
	return val;
  406e4a:	68fb      	ldr	r3, [r7, #12]
}
  406e4c:	4618      	mov	r0, r3
  406e4e:	3714      	adds	r7, #20
  406e50:	46bd      	mov	sp, r7
  406e52:	f85d 7b04 	ldr.w	r7, [sp], #4
  406e56:	4770      	bx	lr

00406e58 <twi_write>:

uint32_t twi_write(Twi *p_twi, twi_packet_t *p_packet)
{
  406e58:	b580      	push	{r7, lr}
  406e5a:	b086      	sub	sp, #24
  406e5c:	af00      	add	r7, sp, #0
  406e5e:	6078      	str	r0, [r7, #4]
  406e60:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  406e62:	683b      	ldr	r3, [r7, #0]
  406e64:	68db      	ldr	r3, [r3, #12]
  406e66:	613b      	str	r3, [r7, #16]
	uint8_t *buffer = p_packet->buffer;
  406e68:	683b      	ldr	r3, [r7, #0]
  406e6a:	689b      	ldr	r3, [r3, #8]
  406e6c:	60fb      	str	r3, [r7, #12]
	uint32_t timeout = TWI_TIMEOUT;
  406e6e:	f643 2398 	movw	r3, #15000	; 0x3a98
  406e72:	617b      	str	r3, [r7, #20]

	/* Check argument */
	if (cnt == 0) {
  406e74:	693b      	ldr	r3, [r7, #16]
  406e76:	2b00      	cmp	r3, #0
  406e78:	d101      	bne.n	406e7e <twi_write+0x26>
		return TWI_INVALID_ARGUMENT;
  406e7a:	2301      	movs	r3, #1
  406e7c:	e07c      	b.n	406f78 <twi_write+0x120>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  406e7e:	687b      	ldr	r3, [r7, #4]
  406e80:	2200      	movs	r2, #0
  406e82:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  406e84:	683b      	ldr	r3, [r7, #0]
  406e86:	7c1b      	ldrb	r3, [r3, #16]
  406e88:	041b      	lsls	r3, r3, #16
  406e8a:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  406e8e:	683b      	ldr	r3, [r7, #0]
  406e90:	685b      	ldr	r3, [r3, #4]
  406e92:	021b      	lsls	r3, r3, #8
  406e94:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  406e98:	431a      	orrs	r2, r3
  406e9a:	687b      	ldr	r3, [r7, #4]
  406e9c:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  406e9e:	687b      	ldr	r3, [r7, #4]
  406ea0:	2200      	movs	r2, #0
  406ea2:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  406ea4:	683a      	ldr	r2, [r7, #0]
  406ea6:	683b      	ldr	r3, [r7, #0]
  406ea8:	685b      	ldr	r3, [r3, #4]
  406eaa:	4610      	mov	r0, r2
  406eac:	4619      	mov	r1, r3
  406eae:	4b34      	ldr	r3, [pc, #208]	; (406f80 <twi_write+0x128>)
  406eb0:	4798      	blx	r3
  406eb2:	4602      	mov	r2, r0
  406eb4:	687b      	ldr	r3, [r7, #4]
  406eb6:	60da      	str	r2, [r3, #12]

	/* Send one bytes */
		status = p_twi->TWI_SR;
  406eb8:	687b      	ldr	r3, [r7, #4]
  406eba:	6a1b      	ldr	r3, [r3, #32]
  406ebc:	60bb      	str	r3, [r7, #8]
		if (status & TWI_SR_NACK) {
  406ebe:	68bb      	ldr	r3, [r7, #8]
  406ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  406ec4:	2b00      	cmp	r3, #0
  406ec6:	d001      	beq.n	406ecc <twi_write+0x74>
			return TWI_RECEIVE_NACK;
  406ec8:	2305      	movs	r3, #5
  406eca:	e055      	b.n	406f78 <twi_write+0x120>
		}
		p_twi->TWI_THR = *buffer++;
  406ecc:	68fb      	ldr	r3, [r7, #12]
  406ece:	1c5a      	adds	r2, r3, #1
  406ed0:	60fa      	str	r2, [r7, #12]
  406ed2:	781b      	ldrb	r3, [r3, #0]
  406ed4:	461a      	mov	r2, r3
  406ed6:	687b      	ldr	r3, [r7, #4]
  406ed8:	635a      	str	r2, [r3, #52]	; 0x34
		while (!(p_twi->TWI_SR & TWI_SR_TXRDY))
  406eda:	e005      	b.n	406ee8 <twi_write+0x90>
		{
			if (!(timeout--))
  406edc:	697b      	ldr	r3, [r7, #20]
  406ede:	1e5a      	subs	r2, r3, #1
  406ee0:	617a      	str	r2, [r7, #20]
  406ee2:	2b00      	cmp	r3, #0
  406ee4:	d100      	bne.n	406ee8 <twi_write+0x90>
			{
				break;
  406ee6:	e005      	b.n	406ef4 <twi_write+0x9c>
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
		}
		p_twi->TWI_THR = *buffer++;
		while (!(p_twi->TWI_SR & TWI_SR_TXRDY))
  406ee8:	687b      	ldr	r3, [r7, #4]
  406eea:	6a1b      	ldr	r3, [r3, #32]
  406eec:	f003 0304 	and.w	r3, r3, #4
  406ef0:	2b00      	cmp	r3, #0
  406ef2:	d0f3      	beq.n	406edc <twi_write+0x84>
			if (!(timeout--))
			{
				break;
			}
		}
		if (cnt>1)
  406ef4:	693b      	ldr	r3, [r7, #16]
  406ef6:	2b01      	cmp	r3, #1
  406ef8:	d910      	bls.n	406f1c <twi_write+0xc4>
		{
			status = p_twi->TWI_SR;
  406efa:	687b      	ldr	r3, [r7, #4]
  406efc:	6a1b      	ldr	r3, [r3, #32]
  406efe:	60bb      	str	r3, [r7, #8]
			if (status & TWI_SR_NACK) {
  406f00:	68bb      	ldr	r3, [r7, #8]
  406f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
  406f06:	2b00      	cmp	r3, #0
  406f08:	d001      	beq.n	406f0e <twi_write+0xb6>
				return TWI_RECEIVE_NACK;
  406f0a:	2305      	movs	r3, #5
  406f0c:	e034      	b.n	406f78 <twi_write+0x120>
			}
			p_twi->TWI_THR = *buffer++;		
  406f0e:	68fb      	ldr	r3, [r7, #12]
  406f10:	1c5a      	adds	r2, r3, #1
  406f12:	60fa      	str	r2, [r7, #12]
  406f14:	781b      	ldrb	r3, [r3, #0]
  406f16:	461a      	mov	r2, r3
  406f18:	687b      	ldr	r3, [r7, #4]
  406f1a:	635a      	str	r2, [r3, #52]	; 0x34
		}
		p_twi->TWI_CR = TWI_CR_STOP;
  406f1c:	687b      	ldr	r3, [r7, #4]
  406f1e:	2202      	movs	r2, #2
  406f20:	601a      	str	r2, [r3, #0]
		
	timeout = TWI_TIMEOUT;
  406f22:	f643 2398 	movw	r3, #15000	; 0x3a98
  406f26:	617b      	str	r3, [r7, #20]
	while (1) {
		status = p_twi->TWI_SR;
  406f28:	687b      	ldr	r3, [r7, #4]
  406f2a:	6a1b      	ldr	r3, [r3, #32]
  406f2c:	60bb      	str	r3, [r7, #8]
		if (status & TWI_SR_NACK) {
  406f2e:	68bb      	ldr	r3, [r7, #8]
  406f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
  406f34:	2b00      	cmp	r3, #0
  406f36:	d001      	beq.n	406f3c <twi_write+0xe4>
			return TWI_RECEIVE_NACK;
  406f38:	2305      	movs	r3, #5
  406f3a:	e01d      	b.n	406f78 <twi_write+0x120>
		}

		if (status & TWI_SR_TXRDY) {
  406f3c:	68bb      	ldr	r3, [r7, #8]
  406f3e:	f003 0304 	and.w	r3, r3, #4
  406f42:	2b00      	cmp	r3, #0
  406f44:	d000      	beq.n	406f48 <twi_write+0xf0>
			break;
  406f46:	e006      	b.n	406f56 <twi_write+0xfe>
		}
		if (!(timeout--))
  406f48:	697b      	ldr	r3, [r7, #20]
  406f4a:	1e5a      	subs	r2, r3, #1
  406f4c:	617a      	str	r2, [r7, #20]
  406f4e:	2b00      	cmp	r3, #0
  406f50:	d100      	bne.n	406f54 <twi_write+0xfc>
		{
			break;
  406f52:	e000      	b.n	406f56 <twi_write+0xfe>
		}
	}
  406f54:	e7e8      	b.n	406f28 <twi_write+0xd0>
	
	timeout = TWI_TIMEOUT;
  406f56:	f643 2398 	movw	r3, #15000	; 0x3a98
  406f5a:	617b      	str	r3, [r7, #20]
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  406f5c:	e005      	b.n	406f6a <twi_write+0x112>
		if (!(timeout--))
  406f5e:	697b      	ldr	r3, [r7, #20]
  406f60:	1e5a      	subs	r2, r3, #1
  406f62:	617a      	str	r2, [r7, #20]
  406f64:	2b00      	cmp	r3, #0
  406f66:	d100      	bne.n	406f6a <twi_write+0x112>
		{
			break;
  406f68:	e005      	b.n	406f76 <twi_write+0x11e>
			break;
		}
	}
	
	timeout = TWI_TIMEOUT;
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  406f6a:	687b      	ldr	r3, [r7, #4]
  406f6c:	6a1b      	ldr	r3, [r3, #32]
  406f6e:	f003 0301 	and.w	r3, r3, #1
  406f72:	2b00      	cmp	r3, #0
  406f74:	d0f3      	beq.n	406f5e <twi_write+0x106>
		{
			break;
		}
	}

	return TWI_SUCCESS;
  406f76:	2300      	movs	r3, #0
}
  406f78:	4618      	mov	r0, r3
  406f7a:	3718      	adds	r7, #24
  406f7c:	46bd      	mov	sp, r7
  406f7e:	bd80      	pop	{r7, pc}
  406f80:	00406e01 	.word	0x00406e01

00406f84 <twi_read>:

uint32_t twi_read(Twi *p_twi, twi_packet_t *p_packet)
{
  406f84:	b580      	push	{r7, lr}
  406f86:	b088      	sub	sp, #32
  406f88:	af00      	add	r7, sp, #0
  406f8a:	6078      	str	r0, [r7, #4]
  406f8c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  406f8e:	683b      	ldr	r3, [r7, #0]
  406f90:	68db      	ldr	r3, [r3, #12]
  406f92:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  406f94:	683b      	ldr	r3, [r7, #0]
  406f96:	689b      	ldr	r3, [r3, #8]
  406f98:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  406f9a:	2300      	movs	r3, #0
  406f9c:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;
  406f9e:	f643 2398 	movw	r3, #15000	; 0x3a98
  406fa2:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  406fa4:	69fb      	ldr	r3, [r7, #28]
  406fa6:	2b00      	cmp	r3, #0
  406fa8:	d101      	bne.n	406fae <twi_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  406faa:	2301      	movs	r3, #1
  406fac:	e078      	b.n	4070a0 <twi_read+0x11c>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  406fae:	687b      	ldr	r3, [r7, #4]
  406fb0:	2200      	movs	r2, #0
  406fb2:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  406fb4:	683b      	ldr	r3, [r7, #0]
  406fb6:	7c1b      	ldrb	r3, [r3, #16]
  406fb8:	041b      	lsls	r3, r3, #16
  406fba:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  406fbe:	683b      	ldr	r3, [r7, #0]
  406fc0:	685b      	ldr	r3, [r3, #4]
  406fc2:	021b      	lsls	r3, r3, #8
  406fc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  406fc8:	4313      	orrs	r3, r2
  406fca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  406fce:	687b      	ldr	r3, [r7, #4]
  406fd0:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  406fd2:	687b      	ldr	r3, [r7, #4]
  406fd4:	2200      	movs	r2, #0
  406fd6:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  406fd8:	683a      	ldr	r2, [r7, #0]
  406fda:	683b      	ldr	r3, [r7, #0]
  406fdc:	685b      	ldr	r3, [r3, #4]
  406fde:	4610      	mov	r0, r2
  406fe0:	4619      	mov	r1, r3
  406fe2:	4b31      	ldr	r3, [pc, #196]	; (4070a8 <twi_read+0x124>)
  406fe4:	4798      	blx	r3
  406fe6:	4602      	mov	r2, r0
  406fe8:	687b      	ldr	r3, [r7, #4]
  406fea:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  406fec:	69fb      	ldr	r3, [r7, #28]
  406fee:	2b01      	cmp	r3, #1
  406ff0:	d105      	bne.n	406ffe <twi_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  406ff2:	687b      	ldr	r3, [r7, #4]
  406ff4:	2203      	movs	r2, #3
  406ff6:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  406ff8:	2301      	movs	r3, #1
  406ffa:	75fb      	strb	r3, [r7, #23]
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  406ffc:	e03a      	b.n	407074 <twi_read+0xf0>
	/* Send a START condition */
	if (cnt == 1) {
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
		stop_sent = 1;
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  406ffe:	687b      	ldr	r3, [r7, #4]
  407000:	2201      	movs	r2, #1
  407002:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  407004:	2300      	movs	r3, #0
  407006:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  407008:	e034      	b.n	407074 <twi_read+0xf0>
		status = p_twi->TWI_SR;
  40700a:	687b      	ldr	r3, [r7, #4]
  40700c:	6a1b      	ldr	r3, [r3, #32]
  40700e:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  407010:	68fb      	ldr	r3, [r7, #12]
  407012:	f403 7380 	and.w	r3, r3, #256	; 0x100
  407016:	2b00      	cmp	r3, #0
  407018:	d001      	beq.n	40701e <twi_read+0x9a>
			return TWI_RECEIVE_NACK;
  40701a:	2305      	movs	r3, #5
  40701c:	e040      	b.n	4070a0 <twi_read+0x11c>
		}

		if (!timeout--) {
  40701e:	693b      	ldr	r3, [r7, #16]
  407020:	1e5a      	subs	r2, r3, #1
  407022:	613a      	str	r2, [r7, #16]
  407024:	2b00      	cmp	r3, #0
  407026:	d101      	bne.n	40702c <twi_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  407028:	2309      	movs	r3, #9
  40702a:	e039      	b.n	4070a0 <twi_read+0x11c>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  40702c:	69fb      	ldr	r3, [r7, #28]
  40702e:	2b01      	cmp	r3, #1
  407030:	d107      	bne.n	407042 <twi_read+0xbe>
  407032:	7dfb      	ldrb	r3, [r7, #23]
  407034:	2b00      	cmp	r3, #0
  407036:	d104      	bne.n	407042 <twi_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  407038:	687b      	ldr	r3, [r7, #4]
  40703a:	2202      	movs	r2, #2
  40703c:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  40703e:	2301      	movs	r3, #1
  407040:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  407042:	68fb      	ldr	r3, [r7, #12]
  407044:	f003 0302 	and.w	r3, r3, #2
  407048:	2b00      	cmp	r3, #0
  40704a:	d106      	bne.n	40705a <twi_read+0xd6>
			if (!(timeout--))
  40704c:	693b      	ldr	r3, [r7, #16]
  40704e:	1e5a      	subs	r2, r3, #1
  407050:	613a      	str	r2, [r7, #16]
  407052:	2b00      	cmp	r3, #0
  407054:	d100      	bne.n	407058 <twi_read+0xd4>
			{
				break;
  407056:	e010      	b.n	40707a <twi_read+0xf6>
			}
			continue;
  407058:	e00c      	b.n	407074 <twi_read+0xf0>
		}
		timeout = TWI_TIMEOUT;
  40705a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40705e:	613b      	str	r3, [r7, #16]
		*buffer++ = p_twi->TWI_RHR;
  407060:	69bb      	ldr	r3, [r7, #24]
  407062:	1c5a      	adds	r2, r3, #1
  407064:	61ba      	str	r2, [r7, #24]
  407066:	687a      	ldr	r2, [r7, #4]
  407068:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40706a:	b2d2      	uxtb	r2, r2
  40706c:	701a      	strb	r2, [r3, #0]

		cnt--;
  40706e:	69fb      	ldr	r3, [r7, #28]
  407070:	3b01      	subs	r3, #1
  407072:	61fb      	str	r3, [r7, #28]
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  407074:	69fb      	ldr	r3, [r7, #28]
  407076:	2b00      	cmp	r3, #0
  407078:	d1c7      	bne.n	40700a <twi_read+0x86>
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
	}

	timeout = TWI_TIMEOUT;
  40707a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40707e:	613b      	str	r3, [r7, #16]
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  407080:	e005      	b.n	40708e <twi_read+0x10a>
		if (!(timeout--))
  407082:	693b      	ldr	r3, [r7, #16]
  407084:	1e5a      	subs	r2, r3, #1
  407086:	613a      	str	r2, [r7, #16]
  407088:	2b00      	cmp	r3, #0
  40708a:	d100      	bne.n	40708e <twi_read+0x10a>
		{
			break;
  40708c:	e005      	b.n	40709a <twi_read+0x116>

		cnt--;
	}

	timeout = TWI_TIMEOUT;
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  40708e:	687b      	ldr	r3, [r7, #4]
  407090:	6a1b      	ldr	r3, [r3, #32]
  407092:	f003 0301 	and.w	r3, r3, #1
  407096:	2b00      	cmp	r3, #0
  407098:	d0f3      	beq.n	407082 <twi_read+0xfe>
		{
			break;
		}
	}

	p_twi->TWI_SR;
  40709a:	687b      	ldr	r3, [r7, #4]
  40709c:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  40709e:	2300      	movs	r3, #0
}
  4070a0:	4618      	mov	r0, r3
  4070a2:	3720      	adds	r7, #32
  4070a4:	46bd      	mov	sp, r7
  4070a6:	bd80      	pop	{r7, pc}
  4070a8:	00406e01 	.word	0x00406e01
  4070ac:	00000000 	.word	0x00000000

004070b0 <assertBusError>:

static void assertBusError(drv_twi_config_t* twi_config)
{	
  4070b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4070b4:	b087      	sub	sp, #28
  4070b6:	af00      	add	r7, sp, #0
  4070b8:	6078      	str	r0, [r7, #4]
	int breakCount = 10;
  4070ba:	230a      	movs	r3, #10
  4070bc:	617b      	str	r3, [r7, #20]
	if (twi_config->mem_index > 2)
  4070be:	687b      	ldr	r3, [r7, #4]
  4070c0:	695b      	ldr	r3, [r3, #20]
  4070c2:	2b02      	cmp	r3, #2
  4070c4:	dd00      	ble.n	4070c8 <assertBusError+0x18>
	{
		return;	// a safety check to make sure incorrect drv_config is not passed
  4070c6:	e0df      	b.n	407288 <assertBusError+0x1d8>
	}
	
	busErrorCount[twi_config->mem_index]++;
  4070c8:	687b      	ldr	r3, [r7, #4]
  4070ca:	695b      	ldr	r3, [r3, #20]
  4070cc:	4a72      	ldr	r2, [pc, #456]	; (407298 <assertBusError+0x1e8>)
  4070ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4070d2:	1c51      	adds	r1, r2, #1
  4070d4:	4a70      	ldr	r2, [pc, #448]	; (407298 <assertBusError+0x1e8>)
  4070d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	
	if (busErrorCount[twi_config->mem_index] > DRV_I2C_MAX_BUS_ERR_CNT)
  4070da:	687b      	ldr	r3, [r7, #4]
  4070dc:	695a      	ldr	r2, [r3, #20]
  4070de:	4b6e      	ldr	r3, [pc, #440]	; (407298 <assertBusError+0x1e8>)
  4070e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4070e4:	2b64      	cmp	r3, #100	; 0x64
  4070e6:	f240 80cf 	bls.w	407288 <assertBusError+0x1d8>
			2. Master still sees logic 0 on SDA, master generates a clock pulse.
			3. Master examines SDA. If SDA = 0, go to step 2; if SDA = 1, go to step 4.
			4. Generate STOP conditions.
		*/
		
		if (twi_config->p_i2c == TWI0)
  4070ea:	687b      	ldr	r3, [r7, #4]
  4070ec:	681a      	ldr	r2, [r3, #0]
  4070ee:	4b6b      	ldr	r3, [pc, #428]	; (40729c <assertBusError+0x1ec>)
  4070f0:	429a      	cmp	r2, r3
  4070f2:	d166      	bne.n	4071c2 <assertBusError+0x112>
		{
			gpio_configure_pin(TWI0_CLK_GPIO, (PIO_PERIPH_A | PIO_OUTPUT_0));	// set the pins as output first
  4070f4:	2004      	movs	r0, #4
  4070f6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4070fa:	4b69      	ldr	r3, [pc, #420]	; (4072a0 <assertBusError+0x1f0>)
  4070fc:	4798      	blx	r3
			gpio_configure_pin(TWI0_DATA_GPIO, (PIO_PERIPH_A | PIO_OUTPUT_0));
  4070fe:	2003      	movs	r0, #3
  407100:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  407104:	4b66      	ldr	r3, [pc, #408]	; (4072a0 <assertBusError+0x1f0>)
  407106:	4798      	blx	r3
			
			gpio_set_pin_high(TWI0_DATA_GPIO);	// step 1
  407108:	2003      	movs	r0, #3
  40710a:	4b66      	ldr	r3, [pc, #408]	; (4072a4 <assertBusError+0x1f4>)
  40710c:	4798      	blx	r3
			gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);	// set the pin as input again to monitor it
  40710e:	2003      	movs	r0, #3
  407110:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  407114:	4b62      	ldr	r3, [pc, #392]	; (4072a0 <assertBusError+0x1f0>)
  407116:	4798      	blx	r3
			
			while (gpio_pin_is_low(TWI0_DATA_GPIO))	//step 2
  407118:	e03e      	b.n	407198 <assertBusError+0xe8>
			{
				for (int i = 0; i < 10; i++)	//step 3
  40711a:	2300      	movs	r3, #0
  40711c:	613b      	str	r3, [r7, #16]
  40711e:	e02e      	b.n	40717e <assertBusError+0xce>
				{
					gpio_set_pin_high(TWI0_CLK_GPIO);
  407120:	2004      	movs	r0, #4
  407122:	4b60      	ldr	r3, [pc, #384]	; (4072a4 <assertBusError+0x1f4>)
  407124:	4798      	blx	r3
					delay_us(10);
  407126:	4b60      	ldr	r3, [pc, #384]	; (4072a8 <assertBusError+0x1f8>)
  407128:	4798      	blx	r3
  40712a:	4603      	mov	r3, r0
  40712c:	461a      	mov	r2, r3
  40712e:	f04f 0300 	mov.w	r3, #0
  407132:	1892      	adds	r2, r2, r2
  407134:	eb43 0303 	adc.w	r3, r3, r3
  407138:	ea4f 0983 	mov.w	r9, r3, lsl #2
  40713c:	ea49 7992 	orr.w	r9, r9, r2, lsr #30
  407140:	ea4f 0882 	mov.w	r8, r2, lsl #2
  407144:	eb12 0008 	adds.w	r0, r2, r8
  407148:	eb43 0109 	adc.w	r1, r3, r9
  40714c:	a350      	add	r3, pc, #320	; (adr r3, 407290 <assertBusError+0x1e0>)
  40714e:	e9d3 2300 	ldrd	r2, r3, [r3]
  407152:	1812      	adds	r2, r2, r0
  407154:	eb43 0301 	adc.w	r3, r3, r1
  407158:	4c54      	ldr	r4, [pc, #336]	; (4072ac <assertBusError+0x1fc>)
  40715a:	4610      	mov	r0, r2
  40715c:	4619      	mov	r1, r3
  40715e:	4a54      	ldr	r2, [pc, #336]	; (4072b0 <assertBusError+0x200>)
  407160:	f04f 0300 	mov.w	r3, #0
  407164:	47a0      	blx	r4
  407166:	4602      	mov	r2, r0
  407168:	460b      	mov	r3, r1
  40716a:	4613      	mov	r3, r2
  40716c:	4618      	mov	r0, r3
  40716e:	4b51      	ldr	r3, [pc, #324]	; (4072b4 <assertBusError+0x204>)
  407170:	4798      	blx	r3
					gpio_set_pin_low(TWI0_CLK_GPIO);
  407172:	2004      	movs	r0, #4
  407174:	4b50      	ldr	r3, [pc, #320]	; (4072b8 <assertBusError+0x208>)
  407176:	4798      	blx	r3
			gpio_set_pin_high(TWI0_DATA_GPIO);	// step 1
			gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);	// set the pin as input again to monitor it
			
			while (gpio_pin_is_low(TWI0_DATA_GPIO))	//step 2
			{
				for (int i = 0; i < 10; i++)	//step 3
  407178:	693b      	ldr	r3, [r7, #16]
  40717a:	3301      	adds	r3, #1
  40717c:	613b      	str	r3, [r7, #16]
  40717e:	693b      	ldr	r3, [r7, #16]
  407180:	2b09      	cmp	r3, #9
  407182:	ddcd      	ble.n	407120 <assertBusError+0x70>
				{
					gpio_set_pin_high(TWI0_CLK_GPIO);
					delay_us(10);
					gpio_set_pin_low(TWI0_CLK_GPIO);
				}
				vTaskDelay(10);
  407184:	200a      	movs	r0, #10
  407186:	4b4d      	ldr	r3, [pc, #308]	; (4072bc <assertBusError+0x20c>)
  407188:	4798      	blx	r3
				if (--breakCount == 0)
  40718a:	697b      	ldr	r3, [r7, #20]
  40718c:	3b01      	subs	r3, #1
  40718e:	617b      	str	r3, [r7, #20]
  407190:	697b      	ldr	r3, [r7, #20]
  407192:	2b00      	cmp	r3, #0
  407194:	d100      	bne.n	407198 <assertBusError+0xe8>
				{
					break;
  407196:	e005      	b.n	4071a4 <assertBusError+0xf4>
			gpio_configure_pin(TWI0_DATA_GPIO, (PIO_PERIPH_A | PIO_OUTPUT_0));
			
			gpio_set_pin_high(TWI0_DATA_GPIO);	// step 1
			gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);	// set the pin as input again to monitor it
			
			while (gpio_pin_is_low(TWI0_DATA_GPIO))	//step 2
  407198:	2003      	movs	r0, #3
  40719a:	4b49      	ldr	r3, [pc, #292]	; (4072c0 <assertBusError+0x210>)
  40719c:	4798      	blx	r3
  40719e:	4603      	mov	r3, r0
  4071a0:	2b00      	cmp	r3, #0
  4071a2:	d0ba      	beq.n	40711a <assertBusError+0x6a>
				if (--breakCount == 0)
				{
					break;
				}
			}
			gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);	// set the pins back to their original configuration
  4071a4:	2003      	movs	r0, #3
  4071a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4071aa:	4b3d      	ldr	r3, [pc, #244]	; (4072a0 <assertBusError+0x1f0>)
  4071ac:	4798      	blx	r3
			gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4071ae:	2004      	movs	r0, #4
  4071b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4071b4:	4b3a      	ldr	r3, [pc, #232]	; (4072a0 <assertBusError+0x1f0>)
  4071b6:	4798      	blx	r3
			twi_config->p_i2c->TWI_CR = TWI_CR_START | TWI_CR_STOP;	// generate stop condition
  4071b8:	687b      	ldr	r3, [r7, #4]
  4071ba:	681b      	ldr	r3, [r3, #0]
  4071bc:	2203      	movs	r2, #3
  4071be:	601a      	str	r2, [r3, #0]
  4071c0:	e062      	b.n	407288 <assertBusError+0x1d8>
		}
		else
		{
			gpio_configure_pin(TWI1_CLK_GPIO, (PIO_PERIPH_B | PIO_OUTPUT_0));	// set the pins as output first
  4071c2:	2025      	movs	r0, #37	; 0x25
  4071c4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4071c8:	4b35      	ldr	r3, [pc, #212]	; (4072a0 <assertBusError+0x1f0>)
  4071ca:	4798      	blx	r3
			gpio_configure_pin(TWI1_DATA_GPIO, (PIO_PERIPH_B | PIO_OUTPUT_0));
  4071cc:	2024      	movs	r0, #36	; 0x24
  4071ce:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4071d2:	4b33      	ldr	r3, [pc, #204]	; (4072a0 <assertBusError+0x1f0>)
  4071d4:	4798      	blx	r3
			
			gpio_set_pin_high(TWI1_DATA_GPIO);	// step 1
  4071d6:	2024      	movs	r0, #36	; 0x24
  4071d8:	4b32      	ldr	r3, [pc, #200]	; (4072a4 <assertBusError+0x1f4>)
  4071da:	4798      	blx	r3
			gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);	// set the pin as input again to monitor it
  4071dc:	2024      	movs	r0, #36	; 0x24
  4071de:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4071e2:	4b2f      	ldr	r3, [pc, #188]	; (4072a0 <assertBusError+0x1f0>)
  4071e4:	4798      	blx	r3
			
			while (gpio_pin_is_low(TWI1_DATA_GPIO))	//step 2
  4071e6:	e03b      	b.n	407260 <assertBusError+0x1b0>
			{
				for (int i = 0; i < 10; i++)	//step 3
  4071e8:	2300      	movs	r3, #0
  4071ea:	60fb      	str	r3, [r7, #12]
  4071ec:	e02b      	b.n	407246 <assertBusError+0x196>
				{
					gpio_set_pin_high(TWI1_CLK_GPIO);
  4071ee:	2025      	movs	r0, #37	; 0x25
  4071f0:	4b2c      	ldr	r3, [pc, #176]	; (4072a4 <assertBusError+0x1f4>)
  4071f2:	4798      	blx	r3
					delay_us(10);
  4071f4:	4b2c      	ldr	r3, [pc, #176]	; (4072a8 <assertBusError+0x1f8>)
  4071f6:	4798      	blx	r3
  4071f8:	4603      	mov	r3, r0
  4071fa:	461a      	mov	r2, r3
  4071fc:	f04f 0300 	mov.w	r3, #0
  407200:	1892      	adds	r2, r2, r2
  407202:	eb43 0303 	adc.w	r3, r3, r3
  407206:	009d      	lsls	r5, r3, #2
  407208:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
  40720c:	0094      	lsls	r4, r2, #2
  40720e:	1910      	adds	r0, r2, r4
  407210:	eb43 0105 	adc.w	r1, r3, r5
  407214:	a31e      	add	r3, pc, #120	; (adr r3, 407290 <assertBusError+0x1e0>)
  407216:	e9d3 2300 	ldrd	r2, r3, [r3]
  40721a:	1812      	adds	r2, r2, r0
  40721c:	eb43 0301 	adc.w	r3, r3, r1
  407220:	4e22      	ldr	r6, [pc, #136]	; (4072ac <assertBusError+0x1fc>)
  407222:	4610      	mov	r0, r2
  407224:	4619      	mov	r1, r3
  407226:	4a22      	ldr	r2, [pc, #136]	; (4072b0 <assertBusError+0x200>)
  407228:	f04f 0300 	mov.w	r3, #0
  40722c:	47b0      	blx	r6
  40722e:	4602      	mov	r2, r0
  407230:	460b      	mov	r3, r1
  407232:	4613      	mov	r3, r2
  407234:	4618      	mov	r0, r3
  407236:	4b1f      	ldr	r3, [pc, #124]	; (4072b4 <assertBusError+0x204>)
  407238:	4798      	blx	r3
					gpio_set_pin_low(TWI1_CLK_GPIO);
  40723a:	2025      	movs	r0, #37	; 0x25
  40723c:	4b1e      	ldr	r3, [pc, #120]	; (4072b8 <assertBusError+0x208>)
  40723e:	4798      	blx	r3
			gpio_set_pin_high(TWI1_DATA_GPIO);	// step 1
			gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);	// set the pin as input again to monitor it
			
			while (gpio_pin_is_low(TWI1_DATA_GPIO))	//step 2
			{
				for (int i = 0; i < 10; i++)	//step 3
  407240:	68fb      	ldr	r3, [r7, #12]
  407242:	3301      	adds	r3, #1
  407244:	60fb      	str	r3, [r7, #12]
  407246:	68fb      	ldr	r3, [r7, #12]
  407248:	2b09      	cmp	r3, #9
  40724a:	ddd0      	ble.n	4071ee <assertBusError+0x13e>
				{
					gpio_set_pin_high(TWI1_CLK_GPIO);
					delay_us(10);
					gpio_set_pin_low(TWI1_CLK_GPIO);
				}
				vTaskDelay(10);
  40724c:	200a      	movs	r0, #10
  40724e:	4b1b      	ldr	r3, [pc, #108]	; (4072bc <assertBusError+0x20c>)
  407250:	4798      	blx	r3
				if (--breakCount == 0)
  407252:	697b      	ldr	r3, [r7, #20]
  407254:	3b01      	subs	r3, #1
  407256:	617b      	str	r3, [r7, #20]
  407258:	697b      	ldr	r3, [r7, #20]
  40725a:	2b00      	cmp	r3, #0
  40725c:	d100      	bne.n	407260 <assertBusError+0x1b0>
				{
					break;
  40725e:	e005      	b.n	40726c <assertBusError+0x1bc>
			gpio_configure_pin(TWI1_DATA_GPIO, (PIO_PERIPH_B | PIO_OUTPUT_0));
			
			gpio_set_pin_high(TWI1_DATA_GPIO);	// step 1
			gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);	// set the pin as input again to monitor it
			
			while (gpio_pin_is_low(TWI1_DATA_GPIO))	//step 2
  407260:	2024      	movs	r0, #36	; 0x24
  407262:	4b17      	ldr	r3, [pc, #92]	; (4072c0 <assertBusError+0x210>)
  407264:	4798      	blx	r3
  407266:	4603      	mov	r3, r0
  407268:	2b00      	cmp	r3, #0
  40726a:	d0bd      	beq.n	4071e8 <assertBusError+0x138>
				if (--breakCount == 0)
				{
					break;
				}
			}
			gpio_configure_pin(TWI1_DATA_GPIO, TWI1_DATA_FLAGS);	// set the pins back to their original configuration
  40726c:	2024      	movs	r0, #36	; 0x24
  40726e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  407272:	4b0b      	ldr	r3, [pc, #44]	; (4072a0 <assertBusError+0x1f0>)
  407274:	4798      	blx	r3
			gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
  407276:	2025      	movs	r0, #37	; 0x25
  407278:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40727c:	4b08      	ldr	r3, [pc, #32]	; (4072a0 <assertBusError+0x1f0>)
  40727e:	4798      	blx	r3
			twi_config->p_i2c->TWI_CR = TWI_CR_START | TWI_CR_STOP;	// generate stop condition
  407280:	687b      	ldr	r3, [r7, #4]
  407282:	681b      	ldr	r3, [r3, #0]
  407284:	2203      	movs	r2, #3
  407286:	601a      	str	r2, [r3, #0]
		}
	}
}
  407288:	371c      	adds	r7, #28
  40728a:	46bd      	mov	sp, r7
  40728c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407290:	00d59f7f 	.word	0x00d59f7f
  407294:	00000000 	.word	0x00000000
  407298:	20000f80 	.word	0x20000f80
  40729c:	40018000 	.word	0x40018000
  4072a0:	0040b261 	.word	0x0040b261
  4072a4:	0040b1b1 	.word	0x0040b1b1
  4072a8:	00406bf5 	.word	0x00406bf5
  4072ac:	0040c4d1 	.word	0x0040c4d1
  4072b0:	00d59f80 	.word	0x00d59f80
  4072b4:	20000001 	.word	0x20000001
  4072b8:	0040b1dd 	.word	0x0040b1dd
  4072bc:	004092cd 	.word	0x004092cd
  4072c0:	0040b181 	.word	0x0040b181
  4072c4:	f3af 8000 	nop.w

004072c8 <assertBusHealthy>:

static void assertBusHealthy(drv_twi_config_t* twi_config)
{
  4072c8:	b480      	push	{r7}
  4072ca:	b083      	sub	sp, #12
  4072cc:	af00      	add	r7, sp, #0
  4072ce:	6078      	str	r0, [r7, #4]
	// the bus has returned to healthy state, reset the error count
	busErrorCount[twi_config->mem_index] = 0;
  4072d0:	687b      	ldr	r3, [r7, #4]
  4072d2:	695a      	ldr	r2, [r3, #20]
  4072d4:	4b04      	ldr	r3, [pc, #16]	; (4072e8 <assertBusHealthy+0x20>)
  4072d6:	2100      	movs	r1, #0
  4072d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4072dc:	370c      	adds	r7, #12
  4072de:	46bd      	mov	sp, r7
  4072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4072e4:	4770      	bx	lr
  4072e6:	bf00      	nop
  4072e8:	20000f80 	.word	0x20000f80

004072ec <vLedTimerCallback>:
volatile drv_led_color_type_t vledColor;	//global variable to store led color, used in timer callback
volatile drv_led_state_type_t vledState; //global variable to store led state, used in timer callback

//Led Timer callback function
void vLedTimerCallback( xTimerHandle xTimer )
{
  4072ec:	b580      	push	{r7, lr}
  4072ee:	b082      	sub	sp, #8
  4072f0:	af00      	add	r7, sp, #0
  4072f2:	6078      	str	r0, [r7, #4]
	if(vledState == DRV_LED_FLASH)	//perform the action only if state is flashing
  4072f4:	4b31      	ldr	r3, [pc, #196]	; (4073bc <vLedTimerCallback+0xd0>)
  4072f6:	781b      	ldrb	r3, [r3, #0]
  4072f8:	b2db      	uxtb	r3, r3
  4072fa:	2b00      	cmp	r3, #0
  4072fc:	d15a      	bne.n	4073b4 <vLedTimerCallback+0xc8>
	{
		//check which led color is set and toggle the pin state
		switch(vledColor)
  4072fe:	4b30      	ldr	r3, [pc, #192]	; (4073c0 <vLedTimerCallback+0xd4>)
  407300:	781b      	ldrb	r3, [r3, #0]
  407302:	b2db      	uxtb	r3, r3
  407304:	2b06      	cmp	r3, #6
  407306:	d854      	bhi.n	4073b2 <vLedTimerCallback+0xc6>
  407308:	a201      	add	r2, pc, #4	; (adr r2, 407310 <vLedTimerCallback+0x24>)
  40730a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40730e:	bf00      	nop
  407310:	0040732d 	.word	0x0040732d
  407314:	00407339 	.word	0x00407339
  407318:	00407345 	.word	0x00407345
  40731c:	00407351 	.word	0x00407351
  407320:	00407367 	.word	0x00407367
  407324:	00407387 	.word	0x00407387
  407328:	0040739d 	.word	0x0040739d
		{
			case DRV_LED_RED:
				drv_gpio_togglePin(ledConfig.redLed);
  40732c:	4b25      	ldr	r3, [pc, #148]	; (4073c4 <vLedTimerCallback+0xd8>)
  40732e:	781b      	ldrb	r3, [r3, #0]
  407330:	4618      	mov	r0, r3
  407332:	4b25      	ldr	r3, [pc, #148]	; (4073c8 <vLedTimerCallback+0xdc>)
  407334:	4798      	blx	r3
				break;
  407336:	e03d      	b.n	4073b4 <vLedTimerCallback+0xc8>
			case DRV_LED_BLUE:
				drv_gpio_togglePin(ledConfig.blueLed);
  407338:	4b22      	ldr	r3, [pc, #136]	; (4073c4 <vLedTimerCallback+0xd8>)
  40733a:	785b      	ldrb	r3, [r3, #1]
  40733c:	4618      	mov	r0, r3
  40733e:	4b22      	ldr	r3, [pc, #136]	; (4073c8 <vLedTimerCallback+0xdc>)
  407340:	4798      	blx	r3
				break;
  407342:	e037      	b.n	4073b4 <vLedTimerCallback+0xc8>
			case DRV_LED_GREEN:
				drv_gpio_togglePin(ledConfig.greenLed);
  407344:	4b1f      	ldr	r3, [pc, #124]	; (4073c4 <vLedTimerCallback+0xd8>)
  407346:	789b      	ldrb	r3, [r3, #2]
  407348:	4618      	mov	r0, r3
  40734a:	4b1f      	ldr	r3, [pc, #124]	; (4073c8 <vLedTimerCallback+0xdc>)
  40734c:	4798      	blx	r3
				break;
  40734e:	e031      	b.n	4073b4 <vLedTimerCallback+0xc8>
			case DRV_LED_YELLOW:
				drv_gpio_togglePin(ledConfig.redLed);
  407350:	4b1c      	ldr	r3, [pc, #112]	; (4073c4 <vLedTimerCallback+0xd8>)
  407352:	781b      	ldrb	r3, [r3, #0]
  407354:	4618      	mov	r0, r3
  407356:	4b1c      	ldr	r3, [pc, #112]	; (4073c8 <vLedTimerCallback+0xdc>)
  407358:	4798      	blx	r3
				drv_gpio_togglePin(ledConfig.greenLed);
  40735a:	4b1a      	ldr	r3, [pc, #104]	; (4073c4 <vLedTimerCallback+0xd8>)
  40735c:	789b      	ldrb	r3, [r3, #2]
  40735e:	4618      	mov	r0, r3
  407360:	4b19      	ldr	r3, [pc, #100]	; (4073c8 <vLedTimerCallback+0xdc>)
  407362:	4798      	blx	r3
				break;
  407364:	e026      	b.n	4073b4 <vLedTimerCallback+0xc8>
			case DRV_LED_WHITE:
				drv_gpio_togglePin(ledConfig.redLed);
  407366:	4b17      	ldr	r3, [pc, #92]	; (4073c4 <vLedTimerCallback+0xd8>)
  407368:	781b      	ldrb	r3, [r3, #0]
  40736a:	4618      	mov	r0, r3
  40736c:	4b16      	ldr	r3, [pc, #88]	; (4073c8 <vLedTimerCallback+0xdc>)
  40736e:	4798      	blx	r3
				drv_gpio_togglePin(ledConfig.greenLed);
  407370:	4b14      	ldr	r3, [pc, #80]	; (4073c4 <vLedTimerCallback+0xd8>)
  407372:	789b      	ldrb	r3, [r3, #2]
  407374:	4618      	mov	r0, r3
  407376:	4b14      	ldr	r3, [pc, #80]	; (4073c8 <vLedTimerCallback+0xdc>)
  407378:	4798      	blx	r3
				drv_gpio_togglePin(ledConfig.blueLed);
  40737a:	4b12      	ldr	r3, [pc, #72]	; (4073c4 <vLedTimerCallback+0xd8>)
  40737c:	785b      	ldrb	r3, [r3, #1]
  40737e:	4618      	mov	r0, r3
  407380:	4b11      	ldr	r3, [pc, #68]	; (4073c8 <vLedTimerCallback+0xdc>)
  407382:	4798      	blx	r3
				break;
  407384:	e016      	b.n	4073b4 <vLedTimerCallback+0xc8>
			case DRV_LED_TURQUOISE:
				drv_gpio_togglePin(ledConfig.greenLed);
  407386:	4b0f      	ldr	r3, [pc, #60]	; (4073c4 <vLedTimerCallback+0xd8>)
  407388:	789b      	ldrb	r3, [r3, #2]
  40738a:	4618      	mov	r0, r3
  40738c:	4b0e      	ldr	r3, [pc, #56]	; (4073c8 <vLedTimerCallback+0xdc>)
  40738e:	4798      	blx	r3
				drv_gpio_togglePin(ledConfig.blueLed);
  407390:	4b0c      	ldr	r3, [pc, #48]	; (4073c4 <vLedTimerCallback+0xd8>)
  407392:	785b      	ldrb	r3, [r3, #1]
  407394:	4618      	mov	r0, r3
  407396:	4b0c      	ldr	r3, [pc, #48]	; (4073c8 <vLedTimerCallback+0xdc>)
  407398:	4798      	blx	r3
				break;
  40739a:	e00b      	b.n	4073b4 <vLedTimerCallback+0xc8>
			case DRV_LED_PURPLE:
				drv_gpio_togglePin(ledConfig.redLed);
  40739c:	4b09      	ldr	r3, [pc, #36]	; (4073c4 <vLedTimerCallback+0xd8>)
  40739e:	781b      	ldrb	r3, [r3, #0]
  4073a0:	4618      	mov	r0, r3
  4073a2:	4b09      	ldr	r3, [pc, #36]	; (4073c8 <vLedTimerCallback+0xdc>)
  4073a4:	4798      	blx	r3
				drv_gpio_togglePin(ledConfig.blueLed);
  4073a6:	4b07      	ldr	r3, [pc, #28]	; (4073c4 <vLedTimerCallback+0xd8>)
  4073a8:	785b      	ldrb	r3, [r3, #1]
  4073aa:	4618      	mov	r0, r3
  4073ac:	4b06      	ldr	r3, [pc, #24]	; (4073c8 <vLedTimerCallback+0xdc>)
  4073ae:	4798      	blx	r3
				break;
  4073b0:	e000      	b.n	4073b4 <vLedTimerCallback+0xc8>
			default:
				break;
  4073b2:	bf00      	nop
			
		}
	}
}
  4073b4:	3708      	adds	r7, #8
  4073b6:	46bd      	mov	sp, r7
  4073b8:	bd80      	pop	{r7, pc}
  4073ba:	bf00      	nop
  4073bc:	2000897c 	.word	0x2000897c
  4073c0:	20008974 	.word	0x20008974
  4073c4:	20008980 	.word	0x20008980
  4073c8:	00405695 	.word	0x00405695

004073cc <drv_led_init>:
int timerId = 0;
//store the led configuration
status_t drv_led_init(drv_led_config_t* configLed)
{
  4073cc:	b590      	push	{r4, r7, lr}
  4073ce:	b087      	sub	sp, #28
  4073d0:	af02      	add	r7, sp, #8
  4073d2:	6078      	str	r0, [r7, #4]
	status_t result = STATUS_PASS;
  4073d4:	2300      	movs	r3, #0
  4073d6:	73fb      	strb	r3, [r7, #15]
	//store the led configuration
	ledConfig.redLed = configLed->redLed;
  4073d8:	687b      	ldr	r3, [r7, #4]
  4073da:	781a      	ldrb	r2, [r3, #0]
  4073dc:	4b0f      	ldr	r3, [pc, #60]	; (40741c <drv_led_init+0x50>)
  4073de:	701a      	strb	r2, [r3, #0]
	ledConfig.blueLed = configLed->blueLed;
  4073e0:	687b      	ldr	r3, [r7, #4]
  4073e2:	785a      	ldrb	r2, [r3, #1]
  4073e4:	4b0d      	ldr	r3, [pc, #52]	; (40741c <drv_led_init+0x50>)
  4073e6:	705a      	strb	r2, [r3, #1]
	ledConfig.greenLed = configLed->greenLed;
  4073e8:	687b      	ldr	r3, [r7, #4]
  4073ea:	789a      	ldrb	r2, [r3, #2]
  4073ec:	4b0b      	ldr	r3, [pc, #44]	; (40741c <drv_led_init+0x50>)
  4073ee:	709a      	strb	r2, [r3, #2]
	
	//create LedTimer task
	LedTimer = xTimerCreate("Led Timer", (LED_BLINK_RATE/portTICK_RATE_MS), pdTRUE, &timerId, vLedTimerCallback);
  4073f0:	4b0b      	ldr	r3, [pc, #44]	; (407420 <drv_led_init+0x54>)
  4073f2:	9300      	str	r3, [sp, #0]
  4073f4:	480b      	ldr	r0, [pc, #44]	; (407424 <drv_led_init+0x58>)
  4073f6:	21fa      	movs	r1, #250	; 0xfa
  4073f8:	2201      	movs	r2, #1
  4073fa:	4b0b      	ldr	r3, [pc, #44]	; (407428 <drv_led_init+0x5c>)
  4073fc:	4c0b      	ldr	r4, [pc, #44]	; (40742c <drv_led_init+0x60>)
  4073fe:	47a0      	blx	r4
  407400:	4602      	mov	r2, r0
  407402:	4b0b      	ldr	r3, [pc, #44]	; (407430 <drv_led_init+0x64>)
  407404:	601a      	str	r2, [r3, #0]
	if (LedTimer == NULL)
  407406:	4b0a      	ldr	r3, [pc, #40]	; (407430 <drv_led_init+0x64>)
  407408:	681b      	ldr	r3, [r3, #0]
  40740a:	2b00      	cmp	r3, #0
  40740c:	d101      	bne.n	407412 <drv_led_init+0x46>
	{
		result = STATUS_FAIL;
  40740e:	2301      	movs	r3, #1
  407410:	73fb      	strb	r3, [r7, #15]
	}
	return result;
  407412:	7bfb      	ldrb	r3, [r7, #15]
}
  407414:	4618      	mov	r0, r3
  407416:	3714      	adds	r7, #20
  407418:	46bd      	mov	sp, r7
  40741a:	bd90      	pop	{r4, r7, pc}
  40741c:	20008980 	.word	0x20008980
  407420:	004072ed 	.word	0x004072ed
  407424:	004161d8 	.word	0x004161d8
  407428:	20000f88 	.word	0x20000f88
  40742c:	00409e79 	.word	0x00409e79
  407430:	20008978 	.word	0x20008978

00407434 <drv_led_set>:

status_t drv_led_set(drv_led_color_type_t ledColor, drv_led_state_type_t ledState)
{
  407434:	b590      	push	{r4, r7, lr}
  407436:	b087      	sub	sp, #28
  407438:	af02      	add	r7, sp, #8
  40743a:	4602      	mov	r2, r0
  40743c:	460b      	mov	r3, r1
  40743e:	71fa      	strb	r2, [r7, #7]
  407440:	71bb      	strb	r3, [r7, #6]
	status_t result = STATUS_PASS;
  407442:	2300      	movs	r3, #0
  407444:	73fb      	strb	r3, [r7, #15]
	if(LedTimer != NULL)
  407446:	4b72      	ldr	r3, [pc, #456]	; (407610 <drv_led_set+0x1dc>)
  407448:	681b      	ldr	r3, [r3, #0]
  40744a:	2b00      	cmp	r3, #0
  40744c:	d011      	beq.n	407472 <drv_led_set+0x3e>
	{
		if (xTimerIsTimerActive(LedTimer) != pdFALSE)	//check if timer is active or dormant
  40744e:	4b70      	ldr	r3, [pc, #448]	; (407610 <drv_led_set+0x1dc>)
  407450:	681b      	ldr	r3, [r3, #0]
  407452:	4618      	mov	r0, r3
  407454:	4b6f      	ldr	r3, [pc, #444]	; (407614 <drv_led_set+0x1e0>)
  407456:	4798      	blx	r3
  407458:	4603      	mov	r3, r0
  40745a:	2b00      	cmp	r3, #0
  40745c:	d009      	beq.n	407472 <drv_led_set+0x3e>
		{
			//timer is active, stop it
			xTimerStop(LedTimer, 0);		
  40745e:	4b6c      	ldr	r3, [pc, #432]	; (407610 <drv_led_set+0x1dc>)
  407460:	681b      	ldr	r3, [r3, #0]
  407462:	2200      	movs	r2, #0
  407464:	9200      	str	r2, [sp, #0]
  407466:	4618      	mov	r0, r3
  407468:	2101      	movs	r1, #1
  40746a:	2200      	movs	r2, #0
  40746c:	2300      	movs	r3, #0
  40746e:	4c6a      	ldr	r4, [pc, #424]	; (407618 <drv_led_set+0x1e4>)
  407470:	47a0      	blx	r4
		}
	}
	//switch off all LEDs
	drv_gpio_setPinState(ledConfig.redLed, DRV_GPIO_PIN_STATE_HIGH);
  407472:	4b6a      	ldr	r3, [pc, #424]	; (40761c <drv_led_set+0x1e8>)
  407474:	781b      	ldrb	r3, [r3, #0]
  407476:	4618      	mov	r0, r3
  407478:	2101      	movs	r1, #1
  40747a:	4b69      	ldr	r3, [pc, #420]	; (407620 <drv_led_set+0x1ec>)
  40747c:	4798      	blx	r3
	drv_gpio_setPinState(ledConfig.blueLed, DRV_GPIO_PIN_STATE_HIGH);
  40747e:	4b67      	ldr	r3, [pc, #412]	; (40761c <drv_led_set+0x1e8>)
  407480:	785b      	ldrb	r3, [r3, #1]
  407482:	4618      	mov	r0, r3
  407484:	2101      	movs	r1, #1
  407486:	4b66      	ldr	r3, [pc, #408]	; (407620 <drv_led_set+0x1ec>)
  407488:	4798      	blx	r3
	drv_gpio_setPinState(ledConfig.greenLed, DRV_GPIO_PIN_STATE_HIGH);
  40748a:	4b64      	ldr	r3, [pc, #400]	; (40761c <drv_led_set+0x1e8>)
  40748c:	789b      	ldrb	r3, [r3, #2]
  40748e:	4618      	mov	r0, r3
  407490:	2101      	movs	r1, #1
  407492:	4b63      	ldr	r3, [pc, #396]	; (407620 <drv_led_set+0x1ec>)
  407494:	4798      	blx	r3
	
	vledColor = ledColor;	//copy the color to a global variable used in timer callback
  407496:	4b63      	ldr	r3, [pc, #396]	; (407624 <drv_led_set+0x1f0>)
  407498:	79fa      	ldrb	r2, [r7, #7]
  40749a:	701a      	strb	r2, [r3, #0]
	vledState = ledState;	//copy the state to a global variable used in timer callback
  40749c:	4b62      	ldr	r3, [pc, #392]	; (407628 <drv_led_set+0x1f4>)
  40749e:	79ba      	ldrb	r2, [r7, #6]
  4074a0:	701a      	strb	r2, [r3, #0]
	switch (ledColor)
  4074a2:	79fb      	ldrb	r3, [r7, #7]
  4074a4:	2b07      	cmp	r3, #7
  4074a6:	d875      	bhi.n	407594 <drv_led_set+0x160>
  4074a8:	a201      	add	r2, pc, #4	; (adr r2, 4074b0 <drv_led_set+0x7c>)
  4074aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4074ae:	bf00      	nop
  4074b0:	004074d1 	.word	0x004074d1
  4074b4:	004074df 	.word	0x004074df
  4074b8:	004074ed 	.word	0x004074ed
  4074bc:	004074fb 	.word	0x004074fb
  4074c0:	00407515 	.word	0x00407515
  4074c4:	0040753b 	.word	0x0040753b
  4074c8:	00407555 	.word	0x00407555
  4074cc:	0040756f 	.word	0x0040756f
	{
		case DRV_LED_RED:
			drv_gpio_setPinState(ledConfig.redLed, DRV_GPIO_PIN_STATE_LOW);
  4074d0:	4b52      	ldr	r3, [pc, #328]	; (40761c <drv_led_set+0x1e8>)
  4074d2:	781b      	ldrb	r3, [r3, #0]
  4074d4:	4618      	mov	r0, r3
  4074d6:	2100      	movs	r1, #0
  4074d8:	4b51      	ldr	r3, [pc, #324]	; (407620 <drv_led_set+0x1ec>)
  4074da:	4798      	blx	r3
			break;
  4074dc:	e05b      	b.n	407596 <drv_led_set+0x162>
		case DRV_LED_BLUE:
			drv_gpio_setPinState(ledConfig.blueLed, DRV_GPIO_PIN_STATE_LOW);
  4074de:	4b4f      	ldr	r3, [pc, #316]	; (40761c <drv_led_set+0x1e8>)
  4074e0:	785b      	ldrb	r3, [r3, #1]
  4074e2:	4618      	mov	r0, r3
  4074e4:	2100      	movs	r1, #0
  4074e6:	4b4e      	ldr	r3, [pc, #312]	; (407620 <drv_led_set+0x1ec>)
  4074e8:	4798      	blx	r3
			break;
  4074ea:	e054      	b.n	407596 <drv_led_set+0x162>
		case DRV_LED_GREEN:
			drv_gpio_setPinState(ledConfig.greenLed, DRV_GPIO_PIN_STATE_LOW);
  4074ec:	4b4b      	ldr	r3, [pc, #300]	; (40761c <drv_led_set+0x1e8>)
  4074ee:	789b      	ldrb	r3, [r3, #2]
  4074f0:	4618      	mov	r0, r3
  4074f2:	2100      	movs	r1, #0
  4074f4:	4b4a      	ldr	r3, [pc, #296]	; (407620 <drv_led_set+0x1ec>)
  4074f6:	4798      	blx	r3
			break;
  4074f8:	e04d      	b.n	407596 <drv_led_set+0x162>
		case DRV_LED_YELLOW:
			drv_gpio_setPinState(ledConfig.redLed, DRV_GPIO_PIN_STATE_LOW);
  4074fa:	4b48      	ldr	r3, [pc, #288]	; (40761c <drv_led_set+0x1e8>)
  4074fc:	781b      	ldrb	r3, [r3, #0]
  4074fe:	4618      	mov	r0, r3
  407500:	2100      	movs	r1, #0
  407502:	4b47      	ldr	r3, [pc, #284]	; (407620 <drv_led_set+0x1ec>)
  407504:	4798      	blx	r3
			drv_gpio_setPinState(ledConfig.greenLed, DRV_GPIO_PIN_STATE_LOW);
  407506:	4b45      	ldr	r3, [pc, #276]	; (40761c <drv_led_set+0x1e8>)
  407508:	789b      	ldrb	r3, [r3, #2]
  40750a:	4618      	mov	r0, r3
  40750c:	2100      	movs	r1, #0
  40750e:	4b44      	ldr	r3, [pc, #272]	; (407620 <drv_led_set+0x1ec>)
  407510:	4798      	blx	r3
			break;
  407512:	e040      	b.n	407596 <drv_led_set+0x162>
		case DRV_LED_WHITE:
			drv_gpio_setPinState(ledConfig.redLed, DRV_GPIO_PIN_STATE_LOW);
  407514:	4b41      	ldr	r3, [pc, #260]	; (40761c <drv_led_set+0x1e8>)
  407516:	781b      	ldrb	r3, [r3, #0]
  407518:	4618      	mov	r0, r3
  40751a:	2100      	movs	r1, #0
  40751c:	4b40      	ldr	r3, [pc, #256]	; (407620 <drv_led_set+0x1ec>)
  40751e:	4798      	blx	r3
			drv_gpio_setPinState(ledConfig.greenLed, DRV_GPIO_PIN_STATE_LOW);
  407520:	4b3e      	ldr	r3, [pc, #248]	; (40761c <drv_led_set+0x1e8>)
  407522:	789b      	ldrb	r3, [r3, #2]
  407524:	4618      	mov	r0, r3
  407526:	2100      	movs	r1, #0
  407528:	4b3d      	ldr	r3, [pc, #244]	; (407620 <drv_led_set+0x1ec>)
  40752a:	4798      	blx	r3
			drv_gpio_setPinState(ledConfig.blueLed, DRV_GPIO_PIN_STATE_LOW);
  40752c:	4b3b      	ldr	r3, [pc, #236]	; (40761c <drv_led_set+0x1e8>)
  40752e:	785b      	ldrb	r3, [r3, #1]
  407530:	4618      	mov	r0, r3
  407532:	2100      	movs	r1, #0
  407534:	4b3a      	ldr	r3, [pc, #232]	; (407620 <drv_led_set+0x1ec>)
  407536:	4798      	blx	r3
			break;
  407538:	e02d      	b.n	407596 <drv_led_set+0x162>
		case DRV_LED_TURQUOISE:
			drv_gpio_setPinState(ledConfig.greenLed, DRV_GPIO_PIN_STATE_LOW);
  40753a:	4b38      	ldr	r3, [pc, #224]	; (40761c <drv_led_set+0x1e8>)
  40753c:	789b      	ldrb	r3, [r3, #2]
  40753e:	4618      	mov	r0, r3
  407540:	2100      	movs	r1, #0
  407542:	4b37      	ldr	r3, [pc, #220]	; (407620 <drv_led_set+0x1ec>)
  407544:	4798      	blx	r3
			drv_gpio_setPinState(ledConfig.blueLed, DRV_GPIO_PIN_STATE_LOW);
  407546:	4b35      	ldr	r3, [pc, #212]	; (40761c <drv_led_set+0x1e8>)
  407548:	785b      	ldrb	r3, [r3, #1]
  40754a:	4618      	mov	r0, r3
  40754c:	2100      	movs	r1, #0
  40754e:	4b34      	ldr	r3, [pc, #208]	; (407620 <drv_led_set+0x1ec>)
  407550:	4798      	blx	r3
			break;
  407552:	e020      	b.n	407596 <drv_led_set+0x162>
		case DRV_LED_PURPLE:
			drv_gpio_setPinState(ledConfig.redLed, DRV_GPIO_PIN_STATE_LOW);
  407554:	4b31      	ldr	r3, [pc, #196]	; (40761c <drv_led_set+0x1e8>)
  407556:	781b      	ldrb	r3, [r3, #0]
  407558:	4618      	mov	r0, r3
  40755a:	2100      	movs	r1, #0
  40755c:	4b30      	ldr	r3, [pc, #192]	; (407620 <drv_led_set+0x1ec>)
  40755e:	4798      	blx	r3
			drv_gpio_setPinState(ledConfig.blueLed, DRV_GPIO_PIN_STATE_LOW);
  407560:	4b2e      	ldr	r3, [pc, #184]	; (40761c <drv_led_set+0x1e8>)
  407562:	785b      	ldrb	r3, [r3, #1]
  407564:	4618      	mov	r0, r3
  407566:	2100      	movs	r1, #0
  407568:	4b2d      	ldr	r3, [pc, #180]	; (407620 <drv_led_set+0x1ec>)
  40756a:	4798      	blx	r3
			break;
  40756c:	e013      	b.n	407596 <drv_led_set+0x162>
		case DRV_LED_OFF:
			drv_gpio_setPinState(ledConfig.redLed, DRV_GPIO_PIN_STATE_HIGH);
  40756e:	4b2b      	ldr	r3, [pc, #172]	; (40761c <drv_led_set+0x1e8>)
  407570:	781b      	ldrb	r3, [r3, #0]
  407572:	4618      	mov	r0, r3
  407574:	2101      	movs	r1, #1
  407576:	4b2a      	ldr	r3, [pc, #168]	; (407620 <drv_led_set+0x1ec>)
  407578:	4798      	blx	r3
			drv_gpio_setPinState(ledConfig.greenLed, DRV_GPIO_PIN_STATE_HIGH);
  40757a:	4b28      	ldr	r3, [pc, #160]	; (40761c <drv_led_set+0x1e8>)
  40757c:	789b      	ldrb	r3, [r3, #2]
  40757e:	4618      	mov	r0, r3
  407580:	2101      	movs	r1, #1
  407582:	4b27      	ldr	r3, [pc, #156]	; (407620 <drv_led_set+0x1ec>)
  407584:	4798      	blx	r3
			drv_gpio_setPinState(ledConfig.blueLed, DRV_GPIO_PIN_STATE_HIGH);
  407586:	4b25      	ldr	r3, [pc, #148]	; (40761c <drv_led_set+0x1e8>)
  407588:	785b      	ldrb	r3, [r3, #1]
  40758a:	4618      	mov	r0, r3
  40758c:	2101      	movs	r1, #1
  40758e:	4b24      	ldr	r3, [pc, #144]	; (407620 <drv_led_set+0x1ec>)
  407590:	4798      	blx	r3
			break;
  407592:	e000      	b.n	407596 <drv_led_set+0x162>
		default:
			break;
  407594:	bf00      	nop
	}
	
	if ((ledState == DRV_LED_FLASH) & (ledColor != DRV_LED_OFF))
  407596:	79bb      	ldrb	r3, [r7, #6]
  407598:	2b00      	cmp	r3, #0
  40759a:	bf14      	ite	ne
  40759c:	2300      	movne	r3, #0
  40759e:	2301      	moveq	r3, #1
  4075a0:	b2da      	uxtb	r2, r3
  4075a2:	79fb      	ldrb	r3, [r7, #7]
  4075a4:	2b07      	cmp	r3, #7
  4075a6:	bf0c      	ite	eq
  4075a8:	2300      	moveq	r3, #0
  4075aa:	2301      	movne	r3, #1
  4075ac:	b2db      	uxtb	r3, r3
  4075ae:	4013      	ands	r3, r2
  4075b0:	b2db      	uxtb	r3, r3
  4075b2:	2b00      	cmp	r3, #0
  4075b4:	d011      	beq.n	4075da <drv_led_set+0x1a6>
	{
		if(LedTimer != NULL)
  4075b6:	4b16      	ldr	r3, [pc, #88]	; (407610 <drv_led_set+0x1dc>)
  4075b8:	681b      	ldr	r3, [r3, #0]
  4075ba:	2b00      	cmp	r3, #0
  4075bc:	d023      	beq.n	407606 <drv_led_set+0x1d2>
		{
			xTimerReset(LedTimer, 0);	
  4075be:	4b14      	ldr	r3, [pc, #80]	; (407610 <drv_led_set+0x1dc>)
  4075c0:	681c      	ldr	r4, [r3, #0]
  4075c2:	4b1a      	ldr	r3, [pc, #104]	; (40762c <drv_led_set+0x1f8>)
  4075c4:	4798      	blx	r3
  4075c6:	4603      	mov	r3, r0
  4075c8:	2200      	movs	r2, #0
  4075ca:	9200      	str	r2, [sp, #0]
  4075cc:	4620      	mov	r0, r4
  4075ce:	2100      	movs	r1, #0
  4075d0:	461a      	mov	r2, r3
  4075d2:	2300      	movs	r3, #0
  4075d4:	4c10      	ldr	r4, [pc, #64]	; (407618 <drv_led_set+0x1e4>)
  4075d6:	47a0      	blx	r4
  4075d8:	e015      	b.n	407606 <drv_led_set+0x1d2>
		}
		
	}
	else
	{
		if(LedTimer != NULL)
  4075da:	4b0d      	ldr	r3, [pc, #52]	; (407610 <drv_led_set+0x1dc>)
  4075dc:	681b      	ldr	r3, [r3, #0]
  4075de:	2b00      	cmp	r3, #0
  4075e0:	d011      	beq.n	407606 <drv_led_set+0x1d2>
		{				
			//stop the timer
			if (xTimerIsTimerActive(LedTimer) != pdFALSE)	//check if timer is active or dormant
  4075e2:	4b0b      	ldr	r3, [pc, #44]	; (407610 <drv_led_set+0x1dc>)
  4075e4:	681b      	ldr	r3, [r3, #0]
  4075e6:	4618      	mov	r0, r3
  4075e8:	4b0a      	ldr	r3, [pc, #40]	; (407614 <drv_led_set+0x1e0>)
  4075ea:	4798      	blx	r3
  4075ec:	4603      	mov	r3, r0
  4075ee:	2b00      	cmp	r3, #0
  4075f0:	d009      	beq.n	407606 <drv_led_set+0x1d2>
			{
				xTimerStop(LedTimer, 0);
  4075f2:	4b07      	ldr	r3, [pc, #28]	; (407610 <drv_led_set+0x1dc>)
  4075f4:	681b      	ldr	r3, [r3, #0]
  4075f6:	2200      	movs	r2, #0
  4075f8:	9200      	str	r2, [sp, #0]
  4075fa:	4618      	mov	r0, r3
  4075fc:	2101      	movs	r1, #1
  4075fe:	2200      	movs	r2, #0
  407600:	2300      	movs	r3, #0
  407602:	4c05      	ldr	r4, [pc, #20]	; (407618 <drv_led_set+0x1e4>)
  407604:	47a0      	blx	r4
			}
		}
	}
	return result;
  407606:	7bfb      	ldrb	r3, [r7, #15]
}
  407608:	4618      	mov	r0, r3
  40760a:	3714      	adds	r7, #20
  40760c:	46bd      	mov	sp, r7
  40760e:	bd90      	pop	{r4, r7, pc}
  407610:	20008978 	.word	0x20008978
  407614:	0040a421 	.word	0x0040a421
  407618:	00409ef5 	.word	0x00409ef5
  40761c:	20008980 	.word	0x20008980
  407620:	00405551 	.word	0x00405551
  407624:	20008974 	.word	0x20008974
  407628:	2000897c 	.word	0x2000897c
  40762c:	004094ed 	.word	0x004094ed

00407630 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  407630:	b480      	push	{r7}
  407632:	b083      	sub	sp, #12
  407634:	af00      	add	r7, sp, #0
  407636:	4603      	mov	r3, r0
  407638:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40763a:	4b08      	ldr	r3, [pc, #32]	; (40765c <NVIC_EnableIRQ+0x2c>)
  40763c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  407640:	0952      	lsrs	r2, r2, #5
  407642:	79f9      	ldrb	r1, [r7, #7]
  407644:	f001 011f 	and.w	r1, r1, #31
  407648:	2001      	movs	r0, #1
  40764a:	fa00 f101 	lsl.w	r1, r0, r1
  40764e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  407652:	370c      	adds	r7, #12
  407654:	46bd      	mov	sp, r7
  407656:	f85d 7b04 	ldr.w	r7, [sp], #4
  40765a:	4770      	bx	lr
  40765c:	e000e100 	.word	0xe000e100

00407660 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  407660:	b480      	push	{r7}
  407662:	b083      	sub	sp, #12
  407664:	af00      	add	r7, sp, #0
  407666:	4603      	mov	r3, r0
  407668:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40766a:	4b09      	ldr	r3, [pc, #36]	; (407690 <NVIC_DisableIRQ+0x30>)
  40766c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  407670:	0952      	lsrs	r2, r2, #5
  407672:	79f9      	ldrb	r1, [r7, #7]
  407674:	f001 011f 	and.w	r1, r1, #31
  407678:	2001      	movs	r0, #1
  40767a:	fa00 f101 	lsl.w	r1, r0, r1
  40767e:	3220      	adds	r2, #32
  407680:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  407684:	370c      	adds	r7, #12
  407686:	46bd      	mov	sp, r7
  407688:	f85d 7b04 	ldr.w	r7, [sp], #4
  40768c:	4770      	bx	lr
  40768e:	bf00      	nop
  407690:	e000e100 	.word	0xe000e100

00407694 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  407694:	b480      	push	{r7}
  407696:	b083      	sub	sp, #12
  407698:	af00      	add	r7, sp, #0
  40769a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40769c:	687b      	ldr	r3, [r7, #4]
  40769e:	2b07      	cmp	r3, #7
  4076a0:	d825      	bhi.n	4076ee <osc_get_rate+0x5a>
  4076a2:	a201      	add	r2, pc, #4	; (adr r2, 4076a8 <osc_get_rate+0x14>)
  4076a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4076a8:	004076c9 	.word	0x004076c9
  4076ac:	004076cf 	.word	0x004076cf
  4076b0:	004076d5 	.word	0x004076d5
  4076b4:	004076db 	.word	0x004076db
  4076b8:	004076df 	.word	0x004076df
  4076bc:	004076e3 	.word	0x004076e3
  4076c0:	004076e7 	.word	0x004076e7
  4076c4:	004076eb 	.word	0x004076eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4076c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4076cc:	e010      	b.n	4076f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4076ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4076d2:	e00d      	b.n	4076f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4076d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4076d8:	e00a      	b.n	4076f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4076da:	4b08      	ldr	r3, [pc, #32]	; (4076fc <osc_get_rate+0x68>)
  4076dc:	e008      	b.n	4076f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4076de:	4b08      	ldr	r3, [pc, #32]	; (407700 <osc_get_rate+0x6c>)
  4076e0:	e006      	b.n	4076f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4076e2:	4b08      	ldr	r3, [pc, #32]	; (407704 <osc_get_rate+0x70>)
  4076e4:	e004      	b.n	4076f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4076e6:	4b08      	ldr	r3, [pc, #32]	; (407708 <osc_get_rate+0x74>)
  4076e8:	e002      	b.n	4076f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4076ea:	4b07      	ldr	r3, [pc, #28]	; (407708 <osc_get_rate+0x74>)
  4076ec:	e000      	b.n	4076f0 <osc_get_rate+0x5c>
	}

	return 0;
  4076ee:	2300      	movs	r3, #0
}
  4076f0:	4618      	mov	r0, r3
  4076f2:	370c      	adds	r7, #12
  4076f4:	46bd      	mov	sp, r7
  4076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4076fa:	4770      	bx	lr
  4076fc:	003d0900 	.word	0x003d0900
  407700:	007a1200 	.word	0x007a1200
  407704:	00b71b00 	.word	0x00b71b00
  407708:	00f42400 	.word	0x00f42400

0040770c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40770c:	b580      	push	{r7, lr}
  40770e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  407710:	2006      	movs	r0, #6
  407712:	4b04      	ldr	r3, [pc, #16]	; (407724 <sysclk_get_main_hz+0x18>)
  407714:	4798      	blx	r3
  407716:	4602      	mov	r2, r0
  407718:	4613      	mov	r3, r2
  40771a:	011b      	lsls	r3, r3, #4
  40771c:	1a9b      	subs	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40771e:	4618      	mov	r0, r3
  407720:	bd80      	pop	{r7, pc}
  407722:	bf00      	nop
  407724:	00407695 	.word	0x00407695

00407728 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  407728:	b580      	push	{r7, lr}
  40772a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40772c:	4b02      	ldr	r3, [pc, #8]	; (407738 <sysclk_get_peripheral_hz+0x10>)
  40772e:	4798      	blx	r3
  407730:	4603      	mov	r3, r0
  407732:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  407734:	4618      	mov	r0, r3
  407736:	bd80      	pop	{r7, pc}
  407738:	0040770d 	.word	0x0040770d

0040773c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40773c:	b580      	push	{r7, lr}
  40773e:	b082      	sub	sp, #8
  407740:	af00      	add	r7, sp, #0
  407742:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  407744:	6878      	ldr	r0, [r7, #4]
  407746:	4b02      	ldr	r3, [pc, #8]	; (407750 <sysclk_enable_peripheral_clock+0x14>)
  407748:	4798      	blx	r3
}
  40774a:	3708      	adds	r7, #8
  40774c:	46bd      	mov	sp, r7
  40774e:	bd80      	pop	{r7, pc}
  407750:	0040b89d 	.word	0x0040b89d

00407754 <sysclk_disable_peripheral_clock>:
 * \brief Disable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_disable_peripheral_clock(uint32_t ul_id)
{
  407754:	b580      	push	{r7, lr}
  407756:	b082      	sub	sp, #8
  407758:	af00      	add	r7, sp, #0
  40775a:	6078      	str	r0, [r7, #4]
	pmc_disable_periph_clk(ul_id);
  40775c:	6878      	ldr	r0, [r7, #4]
  40775e:	4b02      	ldr	r3, [pc, #8]	; (407768 <sysclk_disable_peripheral_clock+0x14>)
  407760:	4798      	blx	r3
}
  407762:	3708      	adds	r7, #8
  407764:	46bd      	mov	sp, r7
  407766:	bd80      	pop	{r7, pc}
  407768:	0040b921 	.word	0x0040b921

0040776c <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40776c:	b580      	push	{r7, lr}
  40776e:	b08c      	sub	sp, #48	; 0x30
  407770:	af00      	add	r7, sp, #0
  407772:	6078      	str	r0, [r7, #4]
  407774:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();	// 120000000
  407776:	4b26      	ldr	r3, [pc, #152]	; (407810 <usart_serial_init+0xa4>)
  407778:	4798      	blx	r3
  40777a:	4603      	mov	r3, r0
  40777c:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40777e:	683b      	ldr	r3, [r7, #0]
  407780:	681b      	ldr	r3, [r3, #0]
  407782:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  407784:	683b      	ldr	r3, [r7, #0]
  407786:	689b      	ldr	r3, [r3, #8]
  407788:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40778a:	683b      	ldr	r3, [r7, #0]
  40778c:	681b      	ldr	r3, [r3, #0]
  40778e:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  407790:	683b      	ldr	r3, [r7, #0]
  407792:	685b      	ldr	r3, [r3, #4]
  407794:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  407796:	683b      	ldr	r3, [r7, #0]
  407798:	689b      	ldr	r3, [r3, #8]
  40779a:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  40779c:	683b      	ldr	r3, [r7, #0]
  40779e:	7b1b      	ldrb	r3, [r3, #12]
  4077a0:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4077a2:	2300      	movs	r3, #0
  4077a4:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4077a6:	687a      	ldr	r2, [r7, #4]
  4077a8:	4b1a      	ldr	r3, [pc, #104]	; (407814 <usart_serial_init+0xa8>)
  4077aa:	429a      	cmp	r2, r3
  4077ac:	d108      	bne.n	4077c0 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4077ae:	2008      	movs	r0, #8
  4077b0:	4b19      	ldr	r3, [pc, #100]	; (407818 <usart_serial_init+0xac>)
  4077b2:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4077b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4077b8:	6878      	ldr	r0, [r7, #4]
  4077ba:	4619      	mov	r1, r3
  4077bc:	4b17      	ldr	r3, [pc, #92]	; (40781c <usart_serial_init+0xb0>)
  4077be:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4077c0:	687a      	ldr	r2, [r7, #4]
  4077c2:	4b17      	ldr	r3, [pc, #92]	; (407820 <usart_serial_init+0xb4>)
  4077c4:	429a      	cmp	r2, r3
  4077c6:	d108      	bne.n	4077da <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4077c8:	2009      	movs	r0, #9
  4077ca:	4b13      	ldr	r3, [pc, #76]	; (407818 <usart_serial_init+0xac>)
  4077cc:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4077ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4077d2:	6878      	ldr	r0, [r7, #4]
  4077d4:	4619      	mov	r1, r3
  4077d6:	4b11      	ldr	r3, [pc, #68]	; (40781c <usart_serial_init+0xb0>)
  4077d8:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4077da:	687a      	ldr	r2, [r7, #4]
  4077dc:	4b11      	ldr	r3, [pc, #68]	; (407824 <usart_serial_init+0xb8>)
  4077de:	429a      	cmp	r2, r3
  4077e0:	d112      	bne.n	407808 <usart_serial_init+0x9c>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4077e2:	200e      	movs	r0, #14
  4077e4:	4b0c      	ldr	r3, [pc, #48]	; (407818 <usart_serial_init+0xac>)
  4077e6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4077e8:	4b09      	ldr	r3, [pc, #36]	; (407810 <usart_serial_init+0xa4>)
  4077ea:	4798      	blx	r3
  4077ec:	4603      	mov	r3, r0
  4077ee:	f107 020c 	add.w	r2, r7, #12
  4077f2:	6878      	ldr	r0, [r7, #4]
  4077f4:	4611      	mov	r1, r2
  4077f6:	461a      	mov	r2, r3
  4077f8:	4b0b      	ldr	r3, [pc, #44]	; (407828 <usart_serial_init+0xbc>)
  4077fa:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4077fc:	6878      	ldr	r0, [r7, #4]
  4077fe:	4b0b      	ldr	r3, [pc, #44]	; (40782c <usart_serial_init+0xc0>)
  407800:	4798      	blx	r3
		usart_enable_rx(p_usart);
  407802:	6878      	ldr	r0, [r7, #4]
  407804:	4b0a      	ldr	r3, [pc, #40]	; (407830 <usart_serial_init+0xc4>)
  407806:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  407808:	3730      	adds	r7, #48	; 0x30
  40780a:	46bd      	mov	sp, r7
  40780c:	bd80      	pop	{r7, pc}
  40780e:	bf00      	nop
  407810:	00407729 	.word	0x00407729
  407814:	400e0600 	.word	0x400e0600
  407818:	0040773d 	.word	0x0040773d
  40781c:	0040a941 	.word	0x0040a941
  407820:	400e0800 	.word	0x400e0800
  407824:	40024000 	.word	0x40024000
  407828:	00406935 	.word	0x00406935
  40782c:	004069b9 	.word	0x004069b9
  407830:	004069e9 	.word	0x004069e9

00407834 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  407834:	b580      	push	{r7, lr}
  407836:	b082      	sub	sp, #8
  407838:	af00      	add	r7, sp, #0
  40783a:	6078      	str	r0, [r7, #4]
  40783c:	460b      	mov	r3, r1
  40783e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  407840:	687a      	ldr	r2, [r7, #4]
  407842:	4b18      	ldr	r3, [pc, #96]	; (4078a4 <usart_serial_putchar+0x70>)
  407844:	429a      	cmp	r2, r3
  407846:	d10a      	bne.n	40785e <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  407848:	bf00      	nop
  40784a:	78fb      	ldrb	r3, [r7, #3]
  40784c:	6878      	ldr	r0, [r7, #4]
  40784e:	4619      	mov	r1, r3
  407850:	4b15      	ldr	r3, [pc, #84]	; (4078a8 <usart_serial_putchar+0x74>)
  407852:	4798      	blx	r3
  407854:	4603      	mov	r3, r0
  407856:	2b00      	cmp	r3, #0
  407858:	d1f7      	bne.n	40784a <usart_serial_putchar+0x16>
		return 1;
  40785a:	2301      	movs	r3, #1
  40785c:	e01e      	b.n	40789c <usart_serial_putchar+0x68>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40785e:	687a      	ldr	r2, [r7, #4]
  407860:	4b12      	ldr	r3, [pc, #72]	; (4078ac <usart_serial_putchar+0x78>)
  407862:	429a      	cmp	r2, r3
  407864:	d10a      	bne.n	40787c <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  407866:	bf00      	nop
  407868:	78fb      	ldrb	r3, [r7, #3]
  40786a:	6878      	ldr	r0, [r7, #4]
  40786c:	4619      	mov	r1, r3
  40786e:	4b0e      	ldr	r3, [pc, #56]	; (4078a8 <usart_serial_putchar+0x74>)
  407870:	4798      	blx	r3
  407872:	4603      	mov	r3, r0
  407874:	2b00      	cmp	r3, #0
  407876:	d1f7      	bne.n	407868 <usart_serial_putchar+0x34>
		return 1;
  407878:	2301      	movs	r3, #1
  40787a:	e00f      	b.n	40789c <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40787c:	687a      	ldr	r2, [r7, #4]
  40787e:	4b0c      	ldr	r3, [pc, #48]	; (4078b0 <usart_serial_putchar+0x7c>)
  407880:	429a      	cmp	r2, r3
  407882:	d10a      	bne.n	40789a <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  407884:	bf00      	nop
  407886:	78fb      	ldrb	r3, [r7, #3]
  407888:	6878      	ldr	r0, [r7, #4]
  40788a:	4619      	mov	r1, r3
  40788c:	4b09      	ldr	r3, [pc, #36]	; (4078b4 <usart_serial_putchar+0x80>)
  40788e:	4798      	blx	r3
  407890:	4603      	mov	r3, r0
  407892:	2b00      	cmp	r3, #0
  407894:	d1f7      	bne.n	407886 <usart_serial_putchar+0x52>
		return 1;
  407896:	2301      	movs	r3, #1
  407898:	e000      	b.n	40789c <usart_serial_putchar+0x68>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40789a:	2300      	movs	r3, #0
}
  40789c:	4618      	mov	r0, r3
  40789e:	3708      	adds	r7, #8
  4078a0:	46bd      	mov	sp, r7
  4078a2:	bd80      	pop	{r7, pc}
  4078a4:	400e0600 	.word	0x400e0600
  4078a8:	0040a9f1 	.word	0x0040a9f1
  4078ac:	400e0800 	.word	0x400e0800
  4078b0:	40024000 	.word	0x40024000
  4078b4:	00406aa5 	.word	0x00406aa5

004078b8 <drv_uart_init>:
 * @brief initialize uart driver and circular buffer
 * @param uartConfig, the configuration structure for the uart, contains settings.  
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/	
status_t drv_uart_init(drv_uart_config_t* uartConfig)
{
  4078b8:	b580      	push	{r7, lr}
  4078ba:	b084      	sub	sp, #16
  4078bc:	af00      	add	r7, sp, #0
  4078be:	6078      	str	r0, [r7, #4]
	status_t status = STATUS_PASS; 
  4078c0:	2300      	movs	r3, #0
  4078c2:	73fb      	strb	r3, [r7, #15]
	
	if(uartConfig->p_usart == UART0)
  4078c4:	687b      	ldr	r3, [r7, #4]
  4078c6:	681a      	ldr	r2, [r3, #0]
  4078c8:	4b57      	ldr	r3, [pc, #348]	; (407a28 <drv_uart_init+0x170>)
  4078ca:	429a      	cmp	r2, r3
  4078cc:	d103      	bne.n	4078d6 <drv_uart_init+0x1e>
	{
		uartConfig->mem_index = 0;
  4078ce:	687b      	ldr	r3, [r7, #4]
  4078d0:	2200      	movs	r2, #0
  4078d2:	615a      	str	r2, [r3, #20]
  4078d4:	e00a      	b.n	4078ec <drv_uart_init+0x34>
	}
	else if(uartConfig->p_usart == UART1)
  4078d6:	687b      	ldr	r3, [r7, #4]
  4078d8:	681a      	ldr	r2, [r3, #0]
  4078da:	4b54      	ldr	r3, [pc, #336]	; (407a2c <drv_uart_init+0x174>)
  4078dc:	429a      	cmp	r2, r3
  4078de:	d103      	bne.n	4078e8 <drv_uart_init+0x30>
	{	
		uartConfig->mem_index = 1;
  4078e0:	687b      	ldr	r3, [r7, #4]
  4078e2:	2201      	movs	r2, #1
  4078e4:	615a      	str	r2, [r3, #20]
  4078e6:	e001      	b.n	4078ec <drv_uart_init+0x34>
	}
	else
	{
		//ERROR! The config settings have an invalid UART pointer
		return STATUS_FAIL;
  4078e8:	2301      	movs	r3, #1
  4078ea:	e173      	b.n	407bd4 <drv_uart_init+0x31c>
	}

	//initialize the circular buffers. 
	if(uartConfig->mem_index < 0 || uartConfig->mem_index > 2)
  4078ec:	687b      	ldr	r3, [r7, #4]
  4078ee:	695b      	ldr	r3, [r3, #20]
  4078f0:	2b00      	cmp	r3, #0
  4078f2:	db03      	blt.n	4078fc <drv_uart_init+0x44>
  4078f4:	687b      	ldr	r3, [r7, #4]
  4078f6:	695b      	ldr	r3, [r3, #20]
  4078f8:	2b02      	cmp	r3, #2
  4078fa:	dd01      	ble.n	407900 <drv_uart_init+0x48>
	{
		//ERROR! an incorrect buffer index has been used.  
		return STATUS_FAIL; 
  4078fc:	2301      	movs	r3, #1
  4078fe:	e169      	b.n	407bd4 <drv_uart_init+0x31c>
	}
	//make sure the buffer isn't already initialized. 
	if(uartMemBuf[uartConfig->mem_index].isinit == true)
  407900:	687b      	ldr	r3, [r7, #4]
  407902:	695a      	ldr	r2, [r3, #20]
  407904:	494a      	ldr	r1, [pc, #296]	; (407a30 <drv_uart_init+0x178>)
  407906:	4613      	mov	r3, r2
  407908:	019b      	lsls	r3, r3, #6
  40790a:	4413      	add	r3, r2
  40790c:	015b      	lsls	r3, r3, #5
  40790e:	440b      	add	r3, r1
  407910:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407914:	799b      	ldrb	r3, [r3, #6]
  407916:	b2db      	uxtb	r3, r3
  407918:	2b01      	cmp	r3, #1
  40791a:	d101      	bne.n	407920 <drv_uart_init+0x68>
	{
		//buffer already in use, call drv_uart_deinit() first
		return STATUS_FAIL; 
  40791c:	2301      	movs	r3, #1
  40791e:	e159      	b.n	407bd4 <drv_uart_init+0x31c>
	}
	
	//initialize the UART hardware 
	usart_serial_init(uartConfig->p_usart, &uartConfig->uart_options);
  407920:	687b      	ldr	r3, [r7, #4]
  407922:	681a      	ldr	r2, [r3, #0]
  407924:	687b      	ldr	r3, [r7, #4]
  407926:	3304      	adds	r3, #4
  407928:	4610      	mov	r0, r2
  40792a:	4619      	mov	r1, r3
  40792c:	4b41      	ldr	r3, [pc, #260]	; (407a34 <drv_uart_init+0x17c>)
  40792e:	4798      	blx	r3
	
	//setup interrupts for the UART
	/* Disable all the interrupts. */
	usart_disable_interrupt(uartConfig->p_usart, ALL_INTERRUPT_MASK);
  407930:	687b      	ldr	r3, [r7, #4]
  407932:	681b      	ldr	r3, [r3, #0]
  407934:	4618      	mov	r0, r3
  407936:	f04f 31ff 	mov.w	r1, #4294967295
  40793a:	4b3f      	ldr	r3, [pc, #252]	; (407a38 <drv_uart_init+0x180>)
  40793c:	4798      	blx	r3
	/* Configure and enable interrupt of USART. */
	if(uartConfig->p_usart == UART0)
  40793e:	687b      	ldr	r3, [r7, #4]
  407940:	681a      	ldr	r2, [r3, #0]
  407942:	4b39      	ldr	r3, [pc, #228]	; (407a28 <drv_uart_init+0x170>)
  407944:	429a      	cmp	r2, r3
  407946:	d11e      	bne.n	407986 <drv_uart_init+0xce>
	{
		sysclk_enable_peripheral_clock(ID_PIOA);
  407948:	200b      	movs	r0, #11
  40794a:	4b3c      	ldr	r3, [pc, #240]	; (407a3c <drv_uart_init+0x184>)
  40794c:	4798      	blx	r3
		PIOA->PIO_IDR        =  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
  40794e:	4b3c      	ldr	r3, [pc, #240]	; (407a40 <drv_uart_init+0x188>)
  407950:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  407954:	645a      	str	r2, [r3, #68]	; 0x44
		PIOA->PIO_PUDR       =  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
  407956:	4b3a      	ldr	r3, [pc, #232]	; (407a40 <drv_uart_init+0x188>)
  407958:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40795c:	661a      	str	r2, [r3, #96]	; 0x60
		PIOA->PIO_ABCDSR[0] &= ~(PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
  40795e:	4b38      	ldr	r3, [pc, #224]	; (407a40 <drv_uart_init+0x188>)
  407960:	4a37      	ldr	r2, [pc, #220]	; (407a40 <drv_uart_init+0x188>)
  407962:	6f12      	ldr	r2, [r2, #112]	; 0x70
  407964:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
  407968:	671a      	str	r2, [r3, #112]	; 0x70
		PIOA->PIO_ABCDSR[1] &= ~(PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
  40796a:	4b35      	ldr	r3, [pc, #212]	; (407a40 <drv_uart_init+0x188>)
  40796c:	4a34      	ldr	r2, [pc, #208]	; (407a40 <drv_uart_init+0x188>)
  40796e:	6f52      	ldr	r2, [r2, #116]	; 0x74
  407970:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
  407974:	675a      	str	r2, [r3, #116]	; 0x74
		PIOA->PIO_PDR        =  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);	
  407976:	4b32      	ldr	r3, [pc, #200]	; (407a40 <drv_uart_init+0x188>)
  407978:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40797c:	605a      	str	r2, [r3, #4]
		
		//PIOA->PIO_PUDR   =  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
		//PIOA->PIO_CODR   =  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
		//PIOA->PIO_OER    =  (PIO_PA10A_UTXD0);
		//PIOA->PIO_PER    =  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);				
		NVIC_EnableIRQ(UART0_IRQn);
  40797e:	2008      	movs	r0, #8
  407980:	4b30      	ldr	r3, [pc, #192]	; (407a44 <drv_uart_init+0x18c>)
  407982:	4798      	blx	r3
  407984:	e064      	b.n	407a50 <drv_uart_init+0x198>
	}
	else if(uartConfig->p_usart == UART1)
  407986:	687b      	ldr	r3, [r7, #4]
  407988:	681a      	ldr	r2, [r3, #0]
  40798a:	4b28      	ldr	r3, [pc, #160]	; (407a2c <drv_uart_init+0x174>)
  40798c:	429a      	cmp	r2, r3
  40798e:	d11b      	bne.n	4079c8 <drv_uart_init+0x110>
	{
		sysclk_enable_peripheral_clock(ID_PIOB);
  407990:	200c      	movs	r0, #12
  407992:	4b2a      	ldr	r3, [pc, #168]	; (407a3c <drv_uart_init+0x184>)
  407994:	4798      	blx	r3
		PIOB->PIO_IDR        =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
  407996:	4b2c      	ldr	r3, [pc, #176]	; (407a48 <drv_uart_init+0x190>)
  407998:	220c      	movs	r2, #12
  40799a:	645a      	str	r2, [r3, #68]	; 0x44
		PIOB->PIO_PUDR       =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
  40799c:	4b2a      	ldr	r3, [pc, #168]	; (407a48 <drv_uart_init+0x190>)
  40799e:	220c      	movs	r2, #12
  4079a0:	661a      	str	r2, [r3, #96]	; 0x60
		PIOB->PIO_ABCDSR[0] &= ~(PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
  4079a2:	4b29      	ldr	r3, [pc, #164]	; (407a48 <drv_uart_init+0x190>)
  4079a4:	4a28      	ldr	r2, [pc, #160]	; (407a48 <drv_uart_init+0x190>)
  4079a6:	6f12      	ldr	r2, [r2, #112]	; 0x70
  4079a8:	f022 020c 	bic.w	r2, r2, #12
  4079ac:	671a      	str	r2, [r3, #112]	; 0x70
		PIOB->PIO_ABCDSR[1] &= ~(PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
  4079ae:	4b26      	ldr	r3, [pc, #152]	; (407a48 <drv_uart_init+0x190>)
  4079b0:	4a25      	ldr	r2, [pc, #148]	; (407a48 <drv_uart_init+0x190>)
  4079b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
  4079b4:	f022 020c 	bic.w	r2, r2, #12
  4079b8:	675a      	str	r2, [r3, #116]	; 0x74
		PIOB->PIO_PDR        =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);		
  4079ba:	4b23      	ldr	r3, [pc, #140]	; (407a48 <drv_uart_init+0x190>)
  4079bc:	220c      	movs	r2, #12
  4079be:	605a      	str	r2, [r3, #4]
		//PIOB->PIO_PUDR   =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
		//PIOB->PIO_CODR   =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
		//PIOB->PIO_OER    =  (PIO_PB3A_UTXD1);
		//PIOB->PIO_PER    =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);		
			
		NVIC_EnableIRQ(UART1_IRQn);
  4079c0:	2009      	movs	r0, #9
  4079c2:	4b20      	ldr	r3, [pc, #128]	; (407a44 <drv_uart_init+0x18c>)
  4079c4:	4798      	blx	r3
  4079c6:	e043      	b.n	407a50 <drv_uart_init+0x198>
	}
	else if(uartConfig->p_usart == USART0)
  4079c8:	687b      	ldr	r3, [r7, #4]
  4079ca:	681a      	ldr	r2, [r3, #0]
  4079cc:	4b1f      	ldr	r3, [pc, #124]	; (407a4c <drv_uart_init+0x194>)
  4079ce:	429a      	cmp	r2, r3
  4079d0:	d127      	bne.n	407a22 <drv_uart_init+0x16a>
	{
		/* Configure USART0 Pins (PA6 = TX, PA5 = RX). */
		sysclk_enable_peripheral_clock(ID_PIOA);
  4079d2:	200b      	movs	r0, #11
  4079d4:	4b19      	ldr	r3, [pc, #100]	; (407a3c <drv_uart_init+0x184>)
  4079d6:	4798      	blx	r3
		PIOA->PIO_IDR        =  (PIO_PA5A_RXD0 | PIO_PA6A_TXD0);
  4079d8:	4b19      	ldr	r3, [pc, #100]	; (407a40 <drv_uart_init+0x188>)
  4079da:	2260      	movs	r2, #96	; 0x60
  4079dc:	645a      	str	r2, [r3, #68]	; 0x44
		PIOA->PIO_PUDR       =  (PIO_PA5A_RXD0 | PIO_PA6A_TXD0);
  4079de:	4b18      	ldr	r3, [pc, #96]	; (407a40 <drv_uart_init+0x188>)
  4079e0:	2260      	movs	r2, #96	; 0x60
  4079e2:	661a      	str	r2, [r3, #96]	; 0x60
		PIOA->PIO_ABCDSR[0] &= ~(PIO_PA5A_RXD0 | PIO_PA6A_TXD0 | PIO_PA2B_SCK0);
  4079e4:	4b16      	ldr	r3, [pc, #88]	; (407a40 <drv_uart_init+0x188>)
  4079e6:	4a16      	ldr	r2, [pc, #88]	; (407a40 <drv_uart_init+0x188>)
  4079e8:	6f12      	ldr	r2, [r2, #112]	; 0x70
  4079ea:	f022 0264 	bic.w	r2, r2, #100	; 0x64
  4079ee:	671a      	str	r2, [r3, #112]	; 0x70
		PIOA->PIO_ABCDSR[1] &= ~(PIO_PA5A_RXD0 | PIO_PA6A_TXD0 | PIO_PA2B_SCK0);
  4079f0:	4b13      	ldr	r3, [pc, #76]	; (407a40 <drv_uart_init+0x188>)
  4079f2:	4a13      	ldr	r2, [pc, #76]	; (407a40 <drv_uart_init+0x188>)
  4079f4:	6f52      	ldr	r2, [r2, #116]	; 0x74
  4079f6:	f022 0264 	bic.w	r2, r2, #100	; 0x64
  4079fa:	675a      	str	r2, [r3, #116]	; 0x74
		PIOA->PIO_PDR        =  (PIO_PA5A_RXD0 | PIO_PA6A_TXD0);
  4079fc:	4b10      	ldr	r3, [pc, #64]	; (407a40 <drv_uart_init+0x188>)
  4079fe:	2260      	movs	r2, #96	; 0x60
  407a00:	605a      	str	r2, [r3, #4]
		PIOA->PIO_PUDR   =  (PIO_PA5A_RXD0 | PIO_PA6A_TXD0);
  407a02:	4b0f      	ldr	r3, [pc, #60]	; (407a40 <drv_uart_init+0x188>)
  407a04:	2260      	movs	r2, #96	; 0x60
  407a06:	661a      	str	r2, [r3, #96]	; 0x60
		PIOA->PIO_CODR   =  (PIO_PA5A_RXD0 | PIO_PA6A_TXD0);
  407a08:	4b0d      	ldr	r3, [pc, #52]	; (407a40 <drv_uart_init+0x188>)
  407a0a:	2260      	movs	r2, #96	; 0x60
  407a0c:	635a      	str	r2, [r3, #52]	; 0x34
		PIOA->PIO_OER    =  (PIO_PA6A_TXD0);
  407a0e:	4b0c      	ldr	r3, [pc, #48]	; (407a40 <drv_uart_init+0x188>)
  407a10:	2240      	movs	r2, #64	; 0x40
  407a12:	611a      	str	r2, [r3, #16]
		PIOA->PIO_PER    =  (PIO_PA5A_RXD0 | PIO_PA6A_TXD0);			
  407a14:	4b0a      	ldr	r3, [pc, #40]	; (407a40 <drv_uart_init+0x188>)
  407a16:	2260      	movs	r2, #96	; 0x60
  407a18:	601a      	str	r2, [r3, #0]
		/* configure USART0 enable Pin (PA2) Peripheral-B */

		NVIC_EnableIRQ(USART0_IRQn);
  407a1a:	200e      	movs	r0, #14
  407a1c:	4b09      	ldr	r3, [pc, #36]	; (407a44 <drv_uart_init+0x18c>)
  407a1e:	4798      	blx	r3
  407a20:	e016      	b.n	407a50 <drv_uart_init+0x198>
	}
	else
	{
		//ERROR! The config settings have an invalid UART pointer
		return STATUS_FAIL;
  407a22:	2301      	movs	r3, #1
  407a24:	e0d6      	b.n	407bd4 <drv_uart_init+0x31c>
  407a26:	bf00      	nop
  407a28:	400e0600 	.word	0x400e0600
  407a2c:	400e0800 	.word	0x400e0800
  407a30:	20008984 	.word	0x20008984
  407a34:	0040776d 	.word	0x0040776d
  407a38:	00406a35 	.word	0x00406a35
  407a3c:	0040773d 	.word	0x0040773d
  407a40:	400e0e00 	.word	0x400e0e00
  407a44:	00407631 	.word	0x00407631
  407a48:	400e1000 	.word	0x400e1000
  407a4c:	40024000 	.word	0x40024000
	}
	uartMemBuf[uartConfig->mem_index].isinit = true;
  407a50:	687b      	ldr	r3, [r7, #4]
  407a52:	695a      	ldr	r2, [r3, #20]
  407a54:	4961      	ldr	r1, [pc, #388]	; (407bdc <drv_uart_init+0x324>)
  407a56:	4613      	mov	r3, r2
  407a58:	019b      	lsls	r3, r3, #6
  407a5a:	4413      	add	r3, r2
  407a5c:	015b      	lsls	r3, r3, #5
  407a5e:	440b      	add	r3, r1
  407a60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407a64:	2201      	movs	r2, #1
  407a66:	719a      	strb	r2, [r3, #6]
	usart_enable_interrupt(uartConfig->p_usart, UART_IER_RXRDY | UART_SR_TXEMPTY); //enable RXRDY interrupt	
  407a68:	687b      	ldr	r3, [r7, #4]
  407a6a:	681b      	ldr	r3, [r3, #0]
  407a6c:	4618      	mov	r0, r3
  407a6e:	f240 2101 	movw	r1, #513	; 0x201
  407a72:	4b5b      	ldr	r3, [pc, #364]	; (407be0 <drv_uart_init+0x328>)
  407a74:	4798      	blx	r3
	
	//clear the buffer
	memset(uartMemBuf[uartConfig->mem_index].rx_fifo.data_buf, 0,FIFO_BUFFER_SIZE);
  407a76:	687b      	ldr	r3, [r7, #4]
  407a78:	695a      	ldr	r2, [r3, #20]
  407a7a:	4613      	mov	r3, r2
  407a7c:	019b      	lsls	r3, r3, #6
  407a7e:	4413      	add	r3, r2
  407a80:	015b      	lsls	r3, r3, #5
  407a82:	4a56      	ldr	r2, [pc, #344]	; (407bdc <drv_uart_init+0x324>)
  407a84:	4413      	add	r3, r2
  407a86:	4618      	mov	r0, r3
  407a88:	2100      	movs	r1, #0
  407a8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  407a8e:	4b55      	ldr	r3, [pc, #340]	; (407be4 <drv_uart_init+0x32c>)
  407a90:	4798      	blx	r3
	uartMemBuf[uartConfig->mem_index].rx_fifo.i_first = 0;
  407a92:	687b      	ldr	r3, [r7, #4]
  407a94:	695a      	ldr	r2, [r3, #20]
  407a96:	4951      	ldr	r1, [pc, #324]	; (407bdc <drv_uart_init+0x324>)
  407a98:	4613      	mov	r3, r2
  407a9a:	019b      	lsls	r3, r3, #6
  407a9c:	4413      	add	r3, r2
  407a9e:	015b      	lsls	r3, r3, #5
  407aa0:	440b      	add	r3, r1
  407aa2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407aa6:	2200      	movs	r2, #0
  407aa8:	801a      	strh	r2, [r3, #0]
	uartMemBuf[uartConfig->mem_index].rx_fifo.i_last = 0;
  407aaa:	687b      	ldr	r3, [r7, #4]
  407aac:	695a      	ldr	r2, [r3, #20]
  407aae:	494b      	ldr	r1, [pc, #300]	; (407bdc <drv_uart_init+0x324>)
  407ab0:	4613      	mov	r3, r2
  407ab2:	019b      	lsls	r3, r3, #6
  407ab4:	4413      	add	r3, r2
  407ab6:	015b      	lsls	r3, r3, #5
  407ab8:	440b      	add	r3, r1
  407aba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407abe:	2200      	movs	r2, #0
  407ac0:	805a      	strh	r2, [r3, #2]
	uartMemBuf[uartConfig->mem_index].uart_rx_fifo_full_flag = 0;
  407ac2:	687b      	ldr	r3, [r7, #4]
  407ac4:	695a      	ldr	r2, [r3, #20]
  407ac6:	4945      	ldr	r1, [pc, #276]	; (407bdc <drv_uart_init+0x324>)
  407ac8:	4613      	mov	r3, r2
  407aca:	019b      	lsls	r3, r3, #6
  407acc:	4413      	add	r3, r2
  407ace:	015b      	lsls	r3, r3, #5
  407ad0:	440b      	add	r3, r1
  407ad2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
  407ad6:	2200      	movs	r2, #0
  407ad8:	701a      	strb	r2, [r3, #0]
	uartMemBuf[uartConfig->mem_index].uart_rx_fifo_not_empty_flag = 0;
  407ada:	687b      	ldr	r3, [r7, #4]
  407adc:	695a      	ldr	r2, [r3, #20]
  407ade:	493f      	ldr	r1, [pc, #252]	; (407bdc <drv_uart_init+0x324>)
  407ae0:	4613      	mov	r3, r2
  407ae2:	019b      	lsls	r3, r3, #6
  407ae4:	4413      	add	r3, r2
  407ae6:	015b      	lsls	r3, r3, #5
  407ae8:	440b      	add	r3, r1
  407aea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407aee:	2200      	movs	r2, #0
  407af0:	71da      	strb	r2, [r3, #7]
	uartMemBuf[uartConfig->mem_index].uart_rx_fifo_ovf_flag = 0;
  407af2:	687b      	ldr	r3, [r7, #4]
  407af4:	695a      	ldr	r2, [r3, #20]
  407af6:	4939      	ldr	r1, [pc, #228]	; (407bdc <drv_uart_init+0x324>)
  407af8:	4613      	mov	r3, r2
  407afa:	019b      	lsls	r3, r3, #6
  407afc:	4413      	add	r3, r2
  407afe:	015b      	lsls	r3, r3, #5
  407b00:	440b      	add	r3, r1
  407b02:	f503 6381 	add.w	r3, r3, #1032	; 0x408
  407b06:	2200      	movs	r2, #0
  407b08:	705a      	strb	r2, [r3, #1]
	uartMemBuf[uartConfig->mem_index].rx_fifo.num_bytes = 0;
  407b0a:	687b      	ldr	r3, [r7, #4]
  407b0c:	695a      	ldr	r2, [r3, #20]
  407b0e:	4933      	ldr	r1, [pc, #204]	; (407bdc <drv_uart_init+0x324>)
  407b10:	4613      	mov	r3, r2
  407b12:	019b      	lsls	r3, r3, #6
  407b14:	4413      	add	r3, r2
  407b16:	015b      	lsls	r3, r3, #5
  407b18:	440b      	add	r3, r1
  407b1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407b1e:	2200      	movs	r2, #0
  407b20:	809a      	strh	r2, [r3, #4]

	memset(uartMemBuf[uartConfig->mem_index].tx_fifo.data_buf, 0,FIFO_BUFFER_SIZE);
  407b22:	687b      	ldr	r3, [r7, #4]
  407b24:	695a      	ldr	r2, [r3, #20]
  407b26:	4613      	mov	r3, r2
  407b28:	019b      	lsls	r3, r3, #6
  407b2a:	4413      	add	r3, r2
  407b2c:	015b      	lsls	r3, r3, #5
  407b2e:	f503 6282 	add.w	r2, r3, #1040	; 0x410
  407b32:	4b2a      	ldr	r3, [pc, #168]	; (407bdc <drv_uart_init+0x324>)
  407b34:	4413      	add	r3, r2
  407b36:	4618      	mov	r0, r3
  407b38:	2100      	movs	r1, #0
  407b3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  407b3e:	4b29      	ldr	r3, [pc, #164]	; (407be4 <drv_uart_init+0x32c>)
  407b40:	4798      	blx	r3
	uartMemBuf[uartConfig->mem_index].tx_fifo.i_first = 0;
  407b42:	687b      	ldr	r3, [r7, #4]
  407b44:	695a      	ldr	r2, [r3, #20]
  407b46:	4925      	ldr	r1, [pc, #148]	; (407bdc <drv_uart_init+0x324>)
  407b48:	4613      	mov	r3, r2
  407b4a:	019b      	lsls	r3, r3, #6
  407b4c:	4413      	add	r3, r2
  407b4e:	015b      	lsls	r3, r3, #5
  407b50:	440b      	add	r3, r1
  407b52:	f503 6301 	add.w	r3, r3, #2064	; 0x810
  407b56:	2200      	movs	r2, #0
  407b58:	801a      	strh	r2, [r3, #0]
	uartMemBuf[uartConfig->mem_index].tx_fifo.i_last = 0;
  407b5a:	687b      	ldr	r3, [r7, #4]
  407b5c:	695a      	ldr	r2, [r3, #20]
  407b5e:	491f      	ldr	r1, [pc, #124]	; (407bdc <drv_uart_init+0x324>)
  407b60:	4613      	mov	r3, r2
  407b62:	019b      	lsls	r3, r3, #6
  407b64:	4413      	add	r3, r2
  407b66:	015b      	lsls	r3, r3, #5
  407b68:	440b      	add	r3, r1
  407b6a:	f503 6301 	add.w	r3, r3, #2064	; 0x810
  407b6e:	2200      	movs	r2, #0
  407b70:	805a      	strh	r2, [r3, #2]
	uartMemBuf[uartConfig->mem_index].uart_tx_fifo_full_flag = 0;
  407b72:	687b      	ldr	r3, [r7, #4]
  407b74:	695a      	ldr	r2, [r3, #20]
  407b76:	4919      	ldr	r1, [pc, #100]	; (407bdc <drv_uart_init+0x324>)
  407b78:	4613      	mov	r3, r2
  407b7a:	019b      	lsls	r3, r3, #6
  407b7c:	4413      	add	r3, r2
  407b7e:	015b      	lsls	r3, r3, #5
  407b80:	440b      	add	r3, r1
  407b82:	f503 6301 	add.w	r3, r3, #2064	; 0x810
  407b86:	2200      	movs	r2, #0
  407b88:	71da      	strb	r2, [r3, #7]
	uartMemBuf[uartConfig->mem_index].uart_tx_fifo_not_empty_flag = 0;
  407b8a:	687b      	ldr	r3, [r7, #4]
  407b8c:	695a      	ldr	r2, [r3, #20]
  407b8e:	4913      	ldr	r1, [pc, #76]	; (407bdc <drv_uart_init+0x324>)
  407b90:	4613      	mov	r3, r2
  407b92:	019b      	lsls	r3, r3, #6
  407b94:	4413      	add	r3, r2
  407b96:	015b      	lsls	r3, r3, #5
  407b98:	440b      	add	r3, r1
  407b9a:	f503 6301 	add.w	r3, r3, #2064	; 0x810
  407b9e:	2200      	movs	r2, #0
  407ba0:	719a      	strb	r2, [r3, #6]
	uartMemBuf[uartConfig->mem_index].uart_tx_fifo_ovf_flag = 0;
  407ba2:	687b      	ldr	r3, [r7, #4]
  407ba4:	695a      	ldr	r2, [r3, #20]
  407ba6:	490d      	ldr	r1, [pc, #52]	; (407bdc <drv_uart_init+0x324>)
  407ba8:	4613      	mov	r3, r2
  407baa:	019b      	lsls	r3, r3, #6
  407bac:	4413      	add	r3, r2
  407bae:	015b      	lsls	r3, r3, #5
  407bb0:	440b      	add	r3, r1
  407bb2:	f603 0318 	addw	r3, r3, #2072	; 0x818
  407bb6:	2200      	movs	r2, #0
  407bb8:	701a      	strb	r2, [r3, #0]
	uartMemBuf[uartConfig->mem_index].tx_fifo.num_bytes = 0;
  407bba:	687b      	ldr	r3, [r7, #4]
  407bbc:	695a      	ldr	r2, [r3, #20]
  407bbe:	4907      	ldr	r1, [pc, #28]	; (407bdc <drv_uart_init+0x324>)
  407bc0:	4613      	mov	r3, r2
  407bc2:	019b      	lsls	r3, r3, #6
  407bc4:	4413      	add	r3, r2
  407bc6:	015b      	lsls	r3, r3, #5
  407bc8:	440b      	add	r3, r1
  407bca:	f503 6301 	add.w	r3, r3, #2064	; 0x810
  407bce:	2200      	movs	r2, #0
  407bd0:	809a      	strh	r2, [r3, #4]
	
	return status; 
  407bd2:	7bfb      	ldrb	r3, [r7, #15]
}
  407bd4:	4618      	mov	r0, r3
  407bd6:	3710      	adds	r7, #16
  407bd8:	46bd      	mov	sp, r7
  407bda:	bd80      	pop	{r7, pc}
  407bdc:	20008984 	.word	0x20008984
  407be0:	00406a19 	.word	0x00406a19
  407be4:	0040cc29 	.word	0x0040cc29

00407be8 <drv_uart_putChar>:
 * the character
 * @param c, the character that will be sent through the uart. 
 * @return STATUS_PASS if successful, STATUS_FAIL if there is an error
 ***********************************************************************************************/	
status_t drv_uart_putChar(drv_uart_config_t* uartConfig, char c)
{
  407be8:	b580      	push	{r7, lr}
  407bea:	b086      	sub	sp, #24
  407bec:	af00      	add	r7, sp, #0
  407bee:	6078      	str	r0, [r7, #4]
  407bf0:	460b      	mov	r3, r1
  407bf2:	70fb      	strb	r3, [r7, #3]
	status_t status = STATUS_PASS;
  407bf4:	2300      	movs	r3, #0
  407bf6:	75fb      	strb	r3, [r7, #23]
	//disable the interrupts so we don't fuck up the pointers	
	usart_disable_interrupt(uartConfig->p_usart, UART_IER_TXEMPTY);	
  407bf8:	687b      	ldr	r3, [r7, #4]
  407bfa:	681b      	ldr	r3, [r3, #0]
  407bfc:	4618      	mov	r0, r3
  407bfe:	f44f 7100 	mov.w	r1, #512	; 0x200
  407c02:	4b30      	ldr	r3, [pc, #192]	; (407cc4 <drv_uart_putChar+0xdc>)
  407c04:	4798      	blx	r3
	uint32_t val = 0;
  407c06:	2300      	movs	r3, #0
  407c08:	613b      	str	r3, [r7, #16]
	drv_uart_memory_buf_t* memBuf = &uartMemBuf[uartConfig->mem_index]; 
  407c0a:	687b      	ldr	r3, [r7, #4]
  407c0c:	695a      	ldr	r2, [r3, #20]
  407c0e:	4613      	mov	r3, r2
  407c10:	019b      	lsls	r3, r3, #6
  407c12:	4413      	add	r3, r2
  407c14:	015b      	lsls	r3, r3, #5
  407c16:	4a2c      	ldr	r2, [pc, #176]	; (407cc8 <drv_uart_putChar+0xe0>)
  407c18:	4413      	add	r3, r2
  407c1a:	60fb      	str	r3, [r7, #12]
	if(memBuf->tx_fifo.num_bytes == FIFO_BUFFER_SIZE) // if the sw buffer is full
  407c1c:	68fb      	ldr	r3, [r7, #12]
  407c1e:	f8b3 3814 	ldrh.w	r3, [r3, #2068]	; 0x814
  407c22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  407c26:	d10b      	bne.n	407c40 <drv_uart_putChar+0x58>
	{
		memBuf->uart_tx_fifo_ovf_flag = 1;                     // set the overflow flag
  407c28:	68fb      	ldr	r3, [r7, #12]
  407c2a:	2201      	movs	r2, #1
  407c2c:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
		memBuf->uart_tx_fifo_dropped_bytes++; //our data stream will be out of sync now...	
  407c30:	68fb      	ldr	r3, [r7, #12]
  407c32:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
  407c36:	1c5a      	adds	r2, r3, #1
  407c38:	68fb      	ldr	r3, [r7, #12]
  407c3a:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  407c3e:	e01d      	b.n	407c7c <drv_uart_putChar+0x94>
	}
	else if(memBuf->tx_fifo.num_bytes < FIFO_BUFFER_SIZE)  // if there's room in the sw buffer
  407c40:	68fb      	ldr	r3, [r7, #12]
  407c42:	f8b3 3814 	ldrh.w	r3, [r3, #2068]	; 0x814
  407c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  407c4a:	d217      	bcs.n	407c7c <drv_uart_putChar+0x94>
	{
		memBuf->tx_fifo.data_buf[memBuf->tx_fifo.i_last] = c;
  407c4c:	68fb      	ldr	r3, [r7, #12]
  407c4e:	f8b3 3812 	ldrh.w	r3, [r3, #2066]	; 0x812
  407c52:	68fa      	ldr	r2, [r7, #12]
  407c54:	4413      	add	r3, r2
  407c56:	78fa      	ldrb	r2, [r7, #3]
  407c58:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
		memBuf->tx_fifo.i_last++;                              // increment the index of the most recently added element
  407c5c:	68fb      	ldr	r3, [r7, #12]
  407c5e:	f8b3 3812 	ldrh.w	r3, [r3, #2066]	; 0x812
  407c62:	3301      	adds	r3, #1
  407c64:	b29a      	uxth	r2, r3
  407c66:	68fb      	ldr	r3, [r7, #12]
  407c68:	f8a3 2812 	strh.w	r2, [r3, #2066]	; 0x812
		memBuf->tx_fifo.num_bytes++;                           // increment the bytes counter
  407c6c:	68fb      	ldr	r3, [r7, #12]
  407c6e:	f8b3 3814 	ldrh.w	r3, [r3, #2068]	; 0x814
  407c72:	3301      	adds	r3, #1
  407c74:	b29a      	uxth	r2, r3
  407c76:	68fb      	ldr	r3, [r7, #12]
  407c78:	f8a3 2814 	strh.w	r2, [r3, #2068]	; 0x814
		//if(uartConfig->p_usart == UART1)
		//{
			//usart_putchar(UART0, c);
		//}
	}
	if(memBuf->tx_fifo.num_bytes == FIFO_BUFFER_SIZE)
  407c7c:	68fb      	ldr	r3, [r7, #12]
  407c7e:	f8b3 3814 	ldrh.w	r3, [r3, #2068]	; 0x814
  407c82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  407c86:	d103      	bne.n	407c90 <drv_uart_putChar+0xa8>
	{      // if sw buffer just filled up
		memBuf->uart_tx_fifo_full_flag = 1;                    // set the tx FIFO full flag
  407c88:	68fb      	ldr	r3, [r7, #12]
  407c8a:	2201      	movs	r2, #1
  407c8c:	f883 2817 	strb.w	r2, [r3, #2071]	; 0x817
	}
	if(memBuf->tx_fifo.i_last == FIFO_BUFFER_SIZE)
  407c90:	68fb      	ldr	r3, [r7, #12]
  407c92:	f8b3 3812 	ldrh.w	r3, [r3, #2066]	; 0x812
  407c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  407c9a:	d103      	bne.n	407ca4 <drv_uart_putChar+0xbc>
	{         // if the index has reached the end of the buffer,
		memBuf->tx_fifo.i_last = 0;                            // roll over the index counter
  407c9c:	68fb      	ldr	r3, [r7, #12]
  407c9e:	2200      	movs	r2, #0
  407ca0:	f8a3 2812 	strh.w	r2, [r3, #2066]	; 0x812
	}
	memBuf->uart_tx_fifo_not_empty_flag = 1;                 // set tx-data ready flag	
  407ca4:	68fb      	ldr	r3, [r7, #12]
  407ca6:	2201      	movs	r2, #1
  407ca8:	f883 2816 	strb.w	r2, [r3, #2070]	; 0x816
	//re-enable the interrupts
	usart_enable_interrupt(uartConfig->p_usart, UART_IER_TXEMPTY);		
  407cac:	687b      	ldr	r3, [r7, #4]
  407cae:	681b      	ldr	r3, [r3, #0]
  407cb0:	4618      	mov	r0, r3
  407cb2:	f44f 7100 	mov.w	r1, #512	; 0x200
  407cb6:	4b05      	ldr	r3, [pc, #20]	; (407ccc <drv_uart_putChar+0xe4>)
  407cb8:	4798      	blx	r3
	return status;	
  407cba:	7dfb      	ldrb	r3, [r7, #23]
}
  407cbc:	4618      	mov	r0, r3
  407cbe:	3718      	adds	r7, #24
  407cc0:	46bd      	mov	sp, r7
  407cc2:	bd80      	pop	{r7, pc}
  407cc4:	00406a35 	.word	0x00406a35
  407cc8:	20008984 	.word	0x20008984
  407ccc:	00406a19 	.word	0x00406a19

00407cd0 <drv_uart_getChar>:
 * @param *c, the return character
 * @return STATUS_PASS if successful, STATUS_EOF if there were no bytes to read
 *	STATUS_FAIL if there is an error
 ***********************************************************************************************/	
status_t drv_uart_getChar(drv_uart_config_t* uartConfig, char* c)
{
  407cd0:	b580      	push	{r7, lr}
  407cd2:	b084      	sub	sp, #16
  407cd4:	af00      	add	r7, sp, #0
  407cd6:	6078      	str	r0, [r7, #4]
  407cd8:	6039      	str	r1, [r7, #0]
	status_t status = STATUS_PASS;
  407cda:	2300      	movs	r3, #0
  407cdc:	73fb      	strb	r3, [r7, #15]
	
	if(uartMemBuf[uartConfig->mem_index].uart_rx_fifo_not_empty_flag == 1) //check if the buffer has information in it
  407cde:	687b      	ldr	r3, [r7, #4]
  407ce0:	695a      	ldr	r2, [r3, #20]
  407ce2:	4917      	ldr	r1, [pc, #92]	; (407d40 <drv_uart_getChar+0x70>)
  407ce4:	4613      	mov	r3, r2
  407ce6:	019b      	lsls	r3, r3, #6
  407ce8:	4413      	add	r3, r2
  407cea:	015b      	lsls	r3, r3, #5
  407cec:	440b      	add	r3, r1
  407cee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407cf2:	79db      	ldrb	r3, [r3, #7]
  407cf4:	b2db      	uxtb	r3, r3
  407cf6:	2b01      	cmp	r3, #1
  407cf8:	d11a      	bne.n	407d30 <drv_uart_getChar+0x60>
	{
		usart_disable_interrupt(uartConfig->p_usart, UART_IER_RXRDY);
  407cfa:	687b      	ldr	r3, [r7, #4]
  407cfc:	681b      	ldr	r3, [r3, #0]
  407cfe:	4618      	mov	r0, r3
  407d00:	2101      	movs	r1, #1
  407d02:	4b10      	ldr	r3, [pc, #64]	; (407d44 <drv_uart_getChar+0x74>)
  407d04:	4798      	blx	r3
		//disable the interrupts so we don't fuck up the pointers		
		status = uart_get_byte(&(uartMemBuf[uartConfig->mem_index]), c); //get the byte from the buffer	
  407d06:	687b      	ldr	r3, [r7, #4]
  407d08:	695a      	ldr	r2, [r3, #20]
  407d0a:	4613      	mov	r3, r2
  407d0c:	019b      	lsls	r3, r3, #6
  407d0e:	4413      	add	r3, r2
  407d10:	015b      	lsls	r3, r3, #5
  407d12:	4a0b      	ldr	r2, [pc, #44]	; (407d40 <drv_uart_getChar+0x70>)
  407d14:	4413      	add	r3, r2
  407d16:	4618      	mov	r0, r3
  407d18:	6839      	ldr	r1, [r7, #0]
  407d1a:	4b0b      	ldr	r3, [pc, #44]	; (407d48 <drv_uart_getChar+0x78>)
  407d1c:	4798      	blx	r3
  407d1e:	4603      	mov	r3, r0
  407d20:	73fb      	strb	r3, [r7, #15]
		//re-enable the interrupts
		usart_enable_interrupt(uartConfig->p_usart, UART_IER_RXRDY);				
  407d22:	687b      	ldr	r3, [r7, #4]
  407d24:	681b      	ldr	r3, [r3, #0]
  407d26:	4618      	mov	r0, r3
  407d28:	2101      	movs	r1, #1
  407d2a:	4b08      	ldr	r3, [pc, #32]	; (407d4c <drv_uart_getChar+0x7c>)
  407d2c:	4798      	blx	r3
  407d2e:	e001      	b.n	407d34 <drv_uart_getChar+0x64>
	}
	else
	{
		status = STATUS_EOF; //there's no data return End Of File status code.
  407d30:	2302      	movs	r3, #2
  407d32:	73fb      	strb	r3, [r7, #15]
	}
	
	return status;	
  407d34:	7bfb      	ldrb	r3, [r7, #15]
}
  407d36:	4618      	mov	r0, r3
  407d38:	3710      	adds	r7, #16
  407d3a:	46bd      	mov	sp, r7
  407d3c:	bd80      	pop	{r7, pc}
  407d3e:	bf00      	nop
  407d40:	20008984 	.word	0x20008984
  407d44:	00406a35 	.word	0x00406a35
  407d48:	00408079 	.word	0x00408079
  407d4c:	00406a19 	.word	0x00406a19

00407d50 <drv_uart_deInit>:
 * @brief puts the uart driver in a deinitialized state
 * @param uartConfig, the configuration structure for the uart, 
 * @return STATUS_PASS if successful,	STATUS_FAIL if there is an error
 ***********************************************************************************************/	
status_t drv_uart_deInit(drv_uart_config_t* uartConfig)
{
  407d50:	b580      	push	{r7, lr}
  407d52:	b084      	sub	sp, #16
  407d54:	af00      	add	r7, sp, #0
  407d56:	6078      	str	r0, [r7, #4]
	status_t status = STATUS_PASS;
  407d58:	2300      	movs	r3, #0
  407d5a:	73fb      	strb	r3, [r7, #15]
	/* Disable all the interrupts. */
	usart_disable_interrupt(uartConfig->p_usart, ALL_INTERRUPT_MASK);
  407d5c:	687b      	ldr	r3, [r7, #4]
  407d5e:	681b      	ldr	r3, [r3, #0]
  407d60:	4618      	mov	r0, r3
  407d62:	f04f 31ff 	mov.w	r1, #4294967295
  407d66:	4b37      	ldr	r3, [pc, #220]	; (407e44 <drv_uart_deInit+0xf4>)
  407d68:	4798      	blx	r3
	uart_disable(uartConfig->p_usart);
  407d6a:	687b      	ldr	r3, [r7, #4]
  407d6c:	681b      	ldr	r3, [r3, #0]
  407d6e:	4618      	mov	r0, r3
  407d70:	4b35      	ldr	r3, [pc, #212]	; (407e48 <drv_uart_deInit+0xf8>)
  407d72:	4798      	blx	r3
	uartMemBuf[uartConfig->mem_index].isinit = false;		
  407d74:	687b      	ldr	r3, [r7, #4]
  407d76:	695a      	ldr	r2, [r3, #20]
  407d78:	4934      	ldr	r1, [pc, #208]	; (407e4c <drv_uart_deInit+0xfc>)
  407d7a:	4613      	mov	r3, r2
  407d7c:	019b      	lsls	r3, r3, #6
  407d7e:	4413      	add	r3, r2
  407d80:	015b      	lsls	r3, r3, #5
  407d82:	440b      	add	r3, r1
  407d84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407d88:	2200      	movs	r2, #0
  407d8a:	719a      	strb	r2, [r3, #6]
	unsigned long PinFlag = PIO_TYPE_PIO_OUTPUT_0;
  407d8c:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
  407d90:	60bb      	str	r3, [r7, #8]
	if(uartConfig->p_usart == UART0)
  407d92:	687b      	ldr	r3, [r7, #4]
  407d94:	681a      	ldr	r2, [r3, #0]
  407d96:	4b2e      	ldr	r3, [pc, #184]	; (407e50 <drv_uart_deInit+0x100>)
  407d98:	429a      	cmp	r2, r3
  407d9a:	d12c      	bne.n	407df6 <drv_uart_deInit+0xa6>
	{
		sysclk_disable_peripheral_clock(ID_UART0);
  407d9c:	2008      	movs	r0, #8
  407d9e:	4b2d      	ldr	r3, [pc, #180]	; (407e54 <drv_uart_deInit+0x104>)
  407da0:	4798      	blx	r3
		NVIC_DisableIRQ(UART0_IRQn);
  407da2:	2008      	movs	r0, #8
  407da4:	4b2c      	ldr	r3, [pc, #176]	; (407e58 <drv_uart_deInit+0x108>)
  407da6:	4798      	blx	r3
		//enable the pin
		PIOA->PIO_PDR    |=  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);			
  407da8:	4b2c      	ldr	r3, [pc, #176]	; (407e5c <drv_uart_deInit+0x10c>)
  407daa:	4a2c      	ldr	r2, [pc, #176]	; (407e5c <drv_uart_deInit+0x10c>)
  407dac:	6852      	ldr	r2, [r2, #4]
  407dae:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  407db2:	605a      	str	r2, [r3, #4]
		PIOA->PIO_PUDR   |=  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
  407db4:	4b29      	ldr	r3, [pc, #164]	; (407e5c <drv_uart_deInit+0x10c>)
  407db6:	4a29      	ldr	r2, [pc, #164]	; (407e5c <drv_uart_deInit+0x10c>)
  407db8:	6e12      	ldr	r2, [r2, #96]	; 0x60
  407dba:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  407dbe:	661a      	str	r2, [r3, #96]	; 0x60
		PIOA->PIO_CODR   |=  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
  407dc0:	4b26      	ldr	r3, [pc, #152]	; (407e5c <drv_uart_deInit+0x10c>)
  407dc2:	4a26      	ldr	r2, [pc, #152]	; (407e5c <drv_uart_deInit+0x10c>)
  407dc4:	6b52      	ldr	r2, [r2, #52]	; 0x34
  407dc6:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  407dca:	635a      	str	r2, [r3, #52]	; 0x34
		//disable pin as output
		PIOA->PIO_ODR    |=  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
  407dcc:	4b23      	ldr	r3, [pc, #140]	; (407e5c <drv_uart_deInit+0x10c>)
  407dce:	4a23      	ldr	r2, [pc, #140]	; (407e5c <drv_uart_deInit+0x10c>)
  407dd0:	6952      	ldr	r2, [r2, #20]
  407dd2:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  407dd6:	615a      	str	r2, [r3, #20]
		//re-enable the pin
		PIOA->PIO_PER    |=  (PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);	
  407dd8:	4b20      	ldr	r3, [pc, #128]	; (407e5c <drv_uart_deInit+0x10c>)
  407dda:	4a20      	ldr	r2, [pc, #128]	; (407e5c <drv_uart_deInit+0x10c>)
  407ddc:	6812      	ldr	r2, [r2, #0]
  407dde:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  407de2:	601a      	str	r2, [r3, #0]
		pio_configure_pin(PIO_PA9_IDX, PinFlag);
  407de4:	2009      	movs	r0, #9
  407de6:	68b9      	ldr	r1, [r7, #8]
  407de8:	4b1d      	ldr	r3, [pc, #116]	; (407e60 <drv_uart_deInit+0x110>)
  407dea:	4798      	blx	r3
		pio_configure_pin(PIO_PA10_IDX, PinFlag);
  407dec:	200a      	movs	r0, #10
  407dee:	68b9      	ldr	r1, [r7, #8]
  407df0:	4b1b      	ldr	r3, [pc, #108]	; (407e60 <drv_uart_deInit+0x110>)
  407df2:	4798      	blx	r3
  407df4:	e021      	b.n	407e3a <drv_uart_deInit+0xea>
	}
	else if(uartConfig->p_usart == UART1)
  407df6:	687b      	ldr	r3, [r7, #4]
  407df8:	681a      	ldr	r2, [r3, #0]
  407dfa:	4b1a      	ldr	r3, [pc, #104]	; (407e64 <drv_uart_deInit+0x114>)
  407dfc:	429a      	cmp	r2, r3
  407dfe:	d11c      	bne.n	407e3a <drv_uart_deInit+0xea>
	{
		sysclk_disable_peripheral_clock(ID_UART1);
  407e00:	2009      	movs	r0, #9
  407e02:	4b14      	ldr	r3, [pc, #80]	; (407e54 <drv_uart_deInit+0x104>)
  407e04:	4798      	blx	r3
		NVIC_DisableIRQ(UART1_IRQn);
  407e06:	2009      	movs	r0, #9
  407e08:	4b13      	ldr	r3, [pc, #76]	; (407e58 <drv_uart_deInit+0x108>)
  407e0a:	4798      	blx	r3
		PIOB->PIO_PDR    =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);		
  407e0c:	4b16      	ldr	r3, [pc, #88]	; (407e68 <drv_uart_deInit+0x118>)
  407e0e:	220c      	movs	r2, #12
  407e10:	605a      	str	r2, [r3, #4]
		PIOB->PIO_PUDR   =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
  407e12:	4b15      	ldr	r3, [pc, #84]	; (407e68 <drv_uart_deInit+0x118>)
  407e14:	220c      	movs	r2, #12
  407e16:	661a      	str	r2, [r3, #96]	; 0x60
		PIOB->PIO_CODR   =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
  407e18:	4b13      	ldr	r3, [pc, #76]	; (407e68 <drv_uart_deInit+0x118>)
  407e1a:	220c      	movs	r2, #12
  407e1c:	635a      	str	r2, [r3, #52]	; 0x34
		PIOB->PIO_ODR    =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);
  407e1e:	4b12      	ldr	r3, [pc, #72]	; (407e68 <drv_uart_deInit+0x118>)
  407e20:	220c      	movs	r2, #12
  407e22:	615a      	str	r2, [r3, #20]
		PIOB->PIO_PER    =  (PIO_PB2A_URXD1 | PIO_PB3A_UTXD1);		
  407e24:	4b10      	ldr	r3, [pc, #64]	; (407e68 <drv_uart_deInit+0x118>)
  407e26:	220c      	movs	r2, #12
  407e28:	601a      	str	r2, [r3, #0]
		pio_configure_pin(PIO_PB2_IDX, PinFlag);
  407e2a:	2022      	movs	r0, #34	; 0x22
  407e2c:	68b9      	ldr	r1, [r7, #8]
  407e2e:	4b0c      	ldr	r3, [pc, #48]	; (407e60 <drv_uart_deInit+0x110>)
  407e30:	4798      	blx	r3
		pio_configure_pin(PIO_PB3_IDX, PinFlag);		
  407e32:	2023      	movs	r0, #35	; 0x23
  407e34:	68b9      	ldr	r1, [r7, #8]
  407e36:	4b0a      	ldr	r3, [pc, #40]	; (407e60 <drv_uart_deInit+0x110>)
  407e38:	4798      	blx	r3
	}	
	return status;	
  407e3a:	7bfb      	ldrb	r3, [r7, #15]
}
  407e3c:	4618      	mov	r0, r3
  407e3e:	3710      	adds	r7, #16
  407e40:	46bd      	mov	sp, r7
  407e42:	bd80      	pop	{r7, pc}
  407e44:	00406a35 	.word	0x00406a35
  407e48:	0040a9a5 	.word	0x0040a9a5
  407e4c:	20008984 	.word	0x20008984
  407e50:	400e0600 	.word	0x400e0600
  407e54:	00407755 	.word	0x00407755
  407e58:	00407661 	.word	0x00407661
  407e5c:	400e0e00 	.word	0x400e0e00
  407e60:	0040b261 	.word	0x0040b261
  407e64:	400e0800 	.word	0x400e0800
  407e68:	400e1000 	.word	0x400e1000

00407e6c <drv_uart_isInit>:
 * @brief returns the initialized status of the uart
 * @param uartConfig, the configuration structure for the uart
 * @return STATUS_PASS if the driver is initialized,	STATUS_FAIL if not
 ***********************************************************************************************/	
status_t drv_uart_isInit(drv_uart_config_t* uartConfig)
{
  407e6c:	b480      	push	{r7}
  407e6e:	b083      	sub	sp, #12
  407e70:	af00      	add	r7, sp, #0
  407e72:	6078      	str	r0, [r7, #4]
	if(uartMemBuf[uartConfig->mem_index].isinit)
  407e74:	687b      	ldr	r3, [r7, #4]
  407e76:	695a      	ldr	r2, [r3, #20]
  407e78:	490a      	ldr	r1, [pc, #40]	; (407ea4 <drv_uart_isInit+0x38>)
  407e7a:	4613      	mov	r3, r2
  407e7c:	019b      	lsls	r3, r3, #6
  407e7e:	4413      	add	r3, r2
  407e80:	015b      	lsls	r3, r3, #5
  407e82:	440b      	add	r3, r1
  407e84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  407e88:	799b      	ldrb	r3, [r3, #6]
  407e8a:	b2db      	uxtb	r3, r3
  407e8c:	2b00      	cmp	r3, #0
  407e8e:	d001      	beq.n	407e94 <drv_uart_isInit+0x28>
	{
		return STATUS_PASS;
  407e90:	2300      	movs	r3, #0
  407e92:	e000      	b.n	407e96 <drv_uart_isInit+0x2a>
	}
	else
	{
		return STATUS_FAIL; 
  407e94:	2301      	movs	r3, #1
	}
}
  407e96:	4618      	mov	r0, r3
  407e98:	370c      	adds	r7, #12
  407e9a:	46bd      	mov	sp, r7
  407e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  407ea0:	4770      	bx	lr
  407ea2:	bf00      	nop
  407ea4:	20008984 	.word	0x20008984

00407ea8 <drv_uart_putString>:
	*strLength = pointer;
	return result; 
}

void drv_uart_putString(drv_uart_config_t* uartConfig, char* str)
{
  407ea8:	b580      	push	{r7, lr}
  407eaa:	b084      	sub	sp, #16
  407eac:	af00      	add	r7, sp, #0
  407eae:	6078      	str	r0, [r7, #4]
  407eb0:	6039      	str	r1, [r7, #0]
	int i=0;
  407eb2:	2300      	movs	r3, #0
  407eb4:	60fb      	str	r3, [r7, #12]
	int size = strlen(str);
  407eb6:	6838      	ldr	r0, [r7, #0]
  407eb8:	4b0d      	ldr	r3, [pc, #52]	; (407ef0 <drv_uart_putString+0x48>)
  407eba:	4798      	blx	r3
  407ebc:	4603      	mov	r3, r0
  407ebe:	60bb      	str	r3, [r7, #8]

	for (i=0;i<size;)
  407ec0:	2300      	movs	r3, #0
  407ec2:	60fb      	str	r3, [r7, #12]
  407ec4:	e00d      	b.n	407ee2 <drv_uart_putString+0x3a>
	{
		if(drv_uart_putChar(uartConfig, str[i]) == STATUS_PASS)
  407ec6:	68fb      	ldr	r3, [r7, #12]
  407ec8:	683a      	ldr	r2, [r7, #0]
  407eca:	4413      	add	r3, r2
  407ecc:	781b      	ldrb	r3, [r3, #0]
  407ece:	6878      	ldr	r0, [r7, #4]
  407ed0:	4619      	mov	r1, r3
  407ed2:	4b08      	ldr	r3, [pc, #32]	; (407ef4 <drv_uart_putString+0x4c>)
  407ed4:	4798      	blx	r3
  407ed6:	4603      	mov	r3, r0
  407ed8:	2b00      	cmp	r3, #0
  407eda:	d102      	bne.n	407ee2 <drv_uart_putString+0x3a>
		{
			i++; //increment only if PASS is returned (it means the data has been sent)
  407edc:	68fb      	ldr	r3, [r7, #12]
  407ede:	3301      	adds	r3, #1
  407ee0:	60fb      	str	r3, [r7, #12]
void drv_uart_putString(drv_uart_config_t* uartConfig, char* str)
{
	int i=0;
	int size = strlen(str);

	for (i=0;i<size;)
  407ee2:	68fa      	ldr	r2, [r7, #12]
  407ee4:	68bb      	ldr	r3, [r7, #8]
  407ee6:	429a      	cmp	r2, r3
  407ee8:	dbed      	blt.n	407ec6 <drv_uart_putString+0x1e>
		if(drv_uart_putChar(uartConfig, str[i]) == STATUS_PASS)
		{
			i++; //increment only if PASS is returned (it means the data has been sent)
		}		
	}
}
  407eea:	3710      	adds	r7, #16
  407eec:	46bd      	mov	sp, r7
  407eee:	bd80      	pop	{r7, pc}
  407ef0:	0040cf65 	.word	0x0040cf65
  407ef4:	00407be9 	.word	0x00407be9

00407ef8 <drv_uart_putData>:

void drv_uart_putData(drv_uart_config_t* uartConfig, char* str, size_t length)
{
  407ef8:	b580      	push	{r7, lr}
  407efa:	b086      	sub	sp, #24
  407efc:	af00      	add	r7, sp, #0
  407efe:	60f8      	str	r0, [r7, #12]
  407f00:	60b9      	str	r1, [r7, #8]
  407f02:	607a      	str	r2, [r7, #4]
	int i=0;
  407f04:	2300      	movs	r3, #0
  407f06:	617b      	str	r3, [r7, #20]
	for (i=0;i<length;)
  407f08:	2300      	movs	r3, #0
  407f0a:	617b      	str	r3, [r7, #20]
  407f0c:	e00d      	b.n	407f2a <drv_uart_putData+0x32>
	{
		if(drv_uart_putChar(uartConfig, str[i]) == STATUS_PASS)
  407f0e:	697b      	ldr	r3, [r7, #20]
  407f10:	68ba      	ldr	r2, [r7, #8]
  407f12:	4413      	add	r3, r2
  407f14:	781b      	ldrb	r3, [r3, #0]
  407f16:	68f8      	ldr	r0, [r7, #12]
  407f18:	4619      	mov	r1, r3
  407f1a:	4b07      	ldr	r3, [pc, #28]	; (407f38 <drv_uart_putData+0x40>)
  407f1c:	4798      	blx	r3
  407f1e:	4603      	mov	r3, r0
  407f20:	2b00      	cmp	r3, #0
  407f22:	d102      	bne.n	407f2a <drv_uart_putData+0x32>
		{
			i++; //increment only if PASS is returned (it means the data has been sent)
  407f24:	697b      	ldr	r3, [r7, #20]
  407f26:	3301      	adds	r3, #1
  407f28:	617b      	str	r3, [r7, #20]
}

void drv_uart_putData(drv_uart_config_t* uartConfig, char* str, size_t length)
{
	int i=0;
	for (i=0;i<length;)
  407f2a:	697a      	ldr	r2, [r7, #20]
  407f2c:	687b      	ldr	r3, [r7, #4]
  407f2e:	429a      	cmp	r2, r3
  407f30:	d3ed      	bcc.n	407f0e <drv_uart_putData+0x16>
		if(drv_uart_putChar(uartConfig, str[i]) == STATUS_PASS)
		{
			i++; //increment only if PASS is returned (it means the data has been sent)
		}
	}
}
  407f32:	3718      	adds	r7, #24
  407f34:	46bd      	mov	sp, r7
  407f36:	bd80      	pop	{r7, pc}
  407f38:	00407be9 	.word	0x00407be9

00407f3c <UART0_Handler>:
	}
}

// interrupt handlers
void UART0_Handler()
{	
  407f3c:	b580      	push	{r7, lr}
  407f3e:	b082      	sub	sp, #8
  407f40:	af00      	add	r7, sp, #0
	//if(uartMemBuf[0].isinit) //only handle the interrupt if the driver is initialized. 
	//{
		//uart_process_byte(UART0, &(uartMemBuf[0]));	
	//}
	uint32_t status = uart_get_status(UART0); 
  407f42:	4812      	ldr	r0, [pc, #72]	; (407f8c <UART0_Handler+0x50>)
  407f44:	4b12      	ldr	r3, [pc, #72]	; (407f90 <UART0_Handler+0x54>)
  407f46:	4798      	blx	r3
  407f48:	6078      	str	r0, [r7, #4]
	if(status & UART_SR_RXRDY > 0)
  407f4a:	687b      	ldr	r3, [r7, #4]
  407f4c:	f003 0301 	and.w	r3, r3, #1
  407f50:	2b00      	cmp	r3, #0
  407f52:	d009      	beq.n	407f68 <UART0_Handler+0x2c>
	{	
		if(uartMemBuf[0].isinit) //only handle the interrupt if the driver is initialized.
  407f54:	4b0f      	ldr	r3, [pc, #60]	; (407f94 <UART0_Handler+0x58>)
  407f56:	f893 3406 	ldrb.w	r3, [r3, #1030]	; 0x406
  407f5a:	b2db      	uxtb	r3, r3
  407f5c:	2b00      	cmp	r3, #0
  407f5e:	d003      	beq.n	407f68 <UART0_Handler+0x2c>
		{
			uart_process_byte(UART0, &(uartMemBuf[0]));
  407f60:	480a      	ldr	r0, [pc, #40]	; (407f8c <UART0_Handler+0x50>)
  407f62:	490c      	ldr	r1, [pc, #48]	; (407f94 <UART0_Handler+0x58>)
  407f64:	4b0c      	ldr	r3, [pc, #48]	; (407f98 <UART0_Handler+0x5c>)
  407f66:	4798      	blx	r3
		}
	}
	
	if(status & UART_SR_TXEMPTY)
  407f68:	687b      	ldr	r3, [r7, #4]
  407f6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
  407f6e:	2b00      	cmp	r3, #0
  407f70:	d009      	beq.n	407f86 <UART0_Handler+0x4a>
	{
		if(uartMemBuf[0].isinit) //only handle the interrupt if the driver is initialized.
  407f72:	4b08      	ldr	r3, [pc, #32]	; (407f94 <UART0_Handler+0x58>)
  407f74:	f893 3406 	ldrb.w	r3, [r3, #1030]	; 0x406
  407f78:	b2db      	uxtb	r3, r3
  407f7a:	2b00      	cmp	r3, #0
  407f7c:	d003      	beq.n	407f86 <UART0_Handler+0x4a>
		{
			uart_process_tx_byte(UART0, &(uartMemBuf[0])); 	
  407f7e:	4803      	ldr	r0, [pc, #12]	; (407f8c <UART0_Handler+0x50>)
  407f80:	4904      	ldr	r1, [pc, #16]	; (407f94 <UART0_Handler+0x58>)
  407f82:	4b06      	ldr	r3, [pc, #24]	; (407f9c <UART0_Handler+0x60>)
  407f84:	4798      	blx	r3
		}
	}	
}
  407f86:	3708      	adds	r7, #8
  407f88:	46bd      	mov	sp, r7
  407f8a:	bd80      	pop	{r7, pc}
  407f8c:	400e0600 	.word	0x400e0600
  407f90:	0040a9d9 	.word	0x0040a9d9
  407f94:	20008984 	.word	0x20008984
  407f98:	00408105 	.word	0x00408105
  407f9c:	004081c9 	.word	0x004081c9

00407fa0 <UART1_Handler>:

void UART1_Handler()
{
  407fa0:	b580      	push	{r7, lr}
  407fa2:	b082      	sub	sp, #8
  407fa4:	af00      	add	r7, sp, #0
	uint32_t status = uart_get_status(UART1); 
  407fa6:	4812      	ldr	r0, [pc, #72]	; (407ff0 <UART1_Handler+0x50>)
  407fa8:	4b12      	ldr	r3, [pc, #72]	; (407ff4 <UART1_Handler+0x54>)
  407faa:	4798      	blx	r3
  407fac:	6078      	str	r0, [r7, #4]
	if(status & UART_SR_RXRDY > 0)
  407fae:	687b      	ldr	r3, [r7, #4]
  407fb0:	f003 0301 	and.w	r3, r3, #1
  407fb4:	2b00      	cmp	r3, #0
  407fb6:	d009      	beq.n	407fcc <UART1_Handler+0x2c>
	{	
		if(uartMemBuf[1].isinit) //only handle the interrupt if the driver is initialized.
  407fb8:	4b0f      	ldr	r3, [pc, #60]	; (407ff8 <UART1_Handler+0x58>)
  407fba:	f893 3c26 	ldrb.w	r3, [r3, #3110]	; 0xc26
  407fbe:	b2db      	uxtb	r3, r3
  407fc0:	2b00      	cmp	r3, #0
  407fc2:	d003      	beq.n	407fcc <UART1_Handler+0x2c>
		{
			uart_process_byte(UART1, &(uartMemBuf[1]));
  407fc4:	480a      	ldr	r0, [pc, #40]	; (407ff0 <UART1_Handler+0x50>)
  407fc6:	490d      	ldr	r1, [pc, #52]	; (407ffc <UART1_Handler+0x5c>)
  407fc8:	4b0d      	ldr	r3, [pc, #52]	; (408000 <UART1_Handler+0x60>)
  407fca:	4798      	blx	r3
			
		}
	}
	
	if(status & UART_SR_TXEMPTY)
  407fcc:	687b      	ldr	r3, [r7, #4]
  407fce:	f403 7300 	and.w	r3, r3, #512	; 0x200
  407fd2:	2b00      	cmp	r3, #0
  407fd4:	d009      	beq.n	407fea <UART1_Handler+0x4a>
	{
		if(uartMemBuf[1].isinit) //only handle the interrupt if the driver is initialized.
  407fd6:	4b08      	ldr	r3, [pc, #32]	; (407ff8 <UART1_Handler+0x58>)
  407fd8:	f893 3c26 	ldrb.w	r3, [r3, #3110]	; 0xc26
  407fdc:	b2db      	uxtb	r3, r3
  407fde:	2b00      	cmp	r3, #0
  407fe0:	d003      	beq.n	407fea <UART1_Handler+0x4a>
		{
			uart_process_tx_byte(UART1, &(uartMemBuf[1])); 	
  407fe2:	4803      	ldr	r0, [pc, #12]	; (407ff0 <UART1_Handler+0x50>)
  407fe4:	4905      	ldr	r1, [pc, #20]	; (407ffc <UART1_Handler+0x5c>)
  407fe6:	4b07      	ldr	r3, [pc, #28]	; (408004 <UART1_Handler+0x64>)
  407fe8:	4798      	blx	r3
		}
	}
}
  407fea:	3708      	adds	r7, #8
  407fec:	46bd      	mov	sp, r7
  407fee:	bd80      	pop	{r7, pc}
  407ff0:	400e0800 	.word	0x400e0800
  407ff4:	0040a9d9 	.word	0x0040a9d9
  407ff8:	20008984 	.word	0x20008984
  407ffc:	200091a4 	.word	0x200091a4
  408000:	00408105 	.word	0x00408105
  408004:	004081c9 	.word	0x004081c9

00408008 <USART0_Handler>:

void USART0_Handler()
{
  408008:	b580      	push	{r7, lr}
  40800a:	b082      	sub	sp, #8
  40800c:	af00      	add	r7, sp, #0
	//if(uartMemBuf[2].isinit) //only handle the interrupt if the driver is initialized.
	//{
		//uart_process_byte(USART0, &(uartMemBuf[2]));
	//}
	uint32_t status = uart_get_status(USART0); 
  40800e:	4814      	ldr	r0, [pc, #80]	; (408060 <USART0_Handler+0x58>)
  408010:	4b14      	ldr	r3, [pc, #80]	; (408064 <USART0_Handler+0x5c>)
  408012:	4798      	blx	r3
  408014:	6078      	str	r0, [r7, #4]
	if(status & UART_SR_RXRDY > 0)
  408016:	687b      	ldr	r3, [r7, #4]
  408018:	f003 0301 	and.w	r3, r3, #1
  40801c:	2b00      	cmp	r3, #0
  40801e:	d00b      	beq.n	408038 <USART0_Handler+0x30>
	{	
		if(uartMemBuf[2].isinit) //only handle the interrupt if the driver is initialized.
  408020:	4b11      	ldr	r3, [pc, #68]	; (408068 <USART0_Handler+0x60>)
  408022:	f503 53a2 	add.w	r3, r3, #5184	; 0x1440
  408026:	3306      	adds	r3, #6
  408028:	781b      	ldrb	r3, [r3, #0]
  40802a:	b2db      	uxtb	r3, r3
  40802c:	2b00      	cmp	r3, #0
  40802e:	d003      	beq.n	408038 <USART0_Handler+0x30>
		{
			uart_process_byte(USART0, &(uartMemBuf[2]));
  408030:	480b      	ldr	r0, [pc, #44]	; (408060 <USART0_Handler+0x58>)
  408032:	490e      	ldr	r1, [pc, #56]	; (40806c <USART0_Handler+0x64>)
  408034:	4b0e      	ldr	r3, [pc, #56]	; (408070 <USART0_Handler+0x68>)
  408036:	4798      	blx	r3
		}
	}
	
	if(status & UART_SR_TXEMPTY)
  408038:	687b      	ldr	r3, [r7, #4]
  40803a:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40803e:	2b00      	cmp	r3, #0
  408040:	d00b      	beq.n	40805a <USART0_Handler+0x52>
	{
		if(uartMemBuf[2].isinit) //only handle the interrupt if the driver is initialized.
  408042:	4b09      	ldr	r3, [pc, #36]	; (408068 <USART0_Handler+0x60>)
  408044:	f503 53a2 	add.w	r3, r3, #5184	; 0x1440
  408048:	3306      	adds	r3, #6
  40804a:	781b      	ldrb	r3, [r3, #0]
  40804c:	b2db      	uxtb	r3, r3
  40804e:	2b00      	cmp	r3, #0
  408050:	d003      	beq.n	40805a <USART0_Handler+0x52>
		{
			uart_process_tx_byte(USART0, &(uartMemBuf[2])); 	
  408052:	4803      	ldr	r0, [pc, #12]	; (408060 <USART0_Handler+0x58>)
  408054:	4905      	ldr	r1, [pc, #20]	; (40806c <USART0_Handler+0x64>)
  408056:	4b07      	ldr	r3, [pc, #28]	; (408074 <USART0_Handler+0x6c>)
  408058:	4798      	blx	r3
		}
	}	
}
  40805a:	3708      	adds	r7, #8
  40805c:	46bd      	mov	sp, r7
  40805e:	bd80      	pop	{r7, pc}
  408060:	40024000 	.word	0x40024000
  408064:	0040a9d9 	.word	0x0040a9d9
  408068:	20008984 	.word	0x20008984
  40806c:	200099c4 	.word	0x200099c4
  408070:	00408105 	.word	0x00408105
  408074:	004081c9 	.word	0x004081c9

00408078 <uart_get_byte>:
}


//static functions
static int uart_get_byte(drv_uart_memory_buf_t* memBuf, char* c)
{
  408078:	b480      	push	{r7}
  40807a:	b085      	sub	sp, #20
  40807c:	af00      	add	r7, sp, #0
  40807e:	6078      	str	r0, [r7, #4]
  408080:	6039      	str	r1, [r7, #0]
	status_t status = STATUS_PASS;
  408082:	2300      	movs	r3, #0
  408084:	73fb      	strb	r3, [r7, #15]
	if(memBuf->rx_fifo.num_bytes == FIFO_BUFFER_SIZE)
  408086:	687b      	ldr	r3, [r7, #4]
  408088:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
  40808c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  408090:	d103      	bne.n	40809a <uart_get_byte+0x22>
	{ // if the sw buffer is full
		memBuf->uart_rx_fifo_full_flag = 0;               // clear the buffer full flag because we are about to make room
  408092:	687b      	ldr	r3, [r7, #4]
  408094:	2200      	movs	r2, #0
  408096:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
	}
	if(memBuf->rx_fifo.num_bytes > 0)
  40809a:	687b      	ldr	r3, [r7, #4]
  40809c:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
  4080a0:	2b00      	cmp	r3, #0
  4080a2:	d017      	beq.n	4080d4 <uart_get_byte+0x5c>
	{
		// if data exists in the sw buffer
		*c = memBuf->rx_fifo.data_buf[memBuf->rx_fifo.i_first]; // grab the oldest element in the buffer
  4080a4:	687b      	ldr	r3, [r7, #4]
  4080a6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
  4080aa:	687a      	ldr	r2, [r7, #4]
  4080ac:	5cd2      	ldrb	r2, [r2, r3]
  4080ae:	683b      	ldr	r3, [r7, #0]
  4080b0:	701a      	strb	r2, [r3, #0]
		memBuf->rx_fifo.i_first++;                        // increment the index of the oldest element
  4080b2:	687b      	ldr	r3, [r7, #4]
  4080b4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
  4080b8:	3301      	adds	r3, #1
  4080ba:	b29a      	uxth	r2, r3
  4080bc:	687b      	ldr	r3, [r7, #4]
  4080be:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		memBuf->rx_fifo.num_bytes--;                      // decrement the bytes counter
  4080c2:	687b      	ldr	r3, [r7, #4]
  4080c4:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
  4080c8:	3b01      	subs	r3, #1
  4080ca:	b29a      	uxth	r2, r3
  4080cc:	687b      	ldr	r3, [r7, #4]
  4080ce:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
  4080d2:	e005      	b.n	4080e0 <uart_get_byte+0x68>
	}
	else
	{                                      // RX sw buffer is empty
		memBuf->uart_rx_fifo_not_empty_flag = 0;          // clear the rx flag
  4080d4:	687b      	ldr	r3, [r7, #4]
  4080d6:	2200      	movs	r2, #0
  4080d8:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
		status = STATUS_EOF;
  4080dc:	2302      	movs	r3, #2
  4080de:	73fb      	strb	r3, [r7, #15]
	}
	if(memBuf->rx_fifo.i_first == FIFO_BUFFER_SIZE)
  4080e0:	687b      	ldr	r3, [r7, #4]
  4080e2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
  4080e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  4080ea:	d103      	bne.n	4080f4 <uart_get_byte+0x7c>
	{   // if the index has reached the end of the buffer,
		memBuf->rx_fifo.i_first = 0;                      // roll over the index counter
  4080ec:	687b      	ldr	r3, [r7, #4]
  4080ee:	2200      	movs	r2, #0
  4080f0:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
	}		
	return status;
  4080f4:	7bfb      	ldrb	r3, [r7, #15]
}
  4080f6:	4618      	mov	r0, r3
  4080f8:	3714      	adds	r7, #20
  4080fa:	46bd      	mov	sp, r7
  4080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  408100:	4770      	bx	lr
  408102:	bf00      	nop

00408104 <uart_process_byte>:

static void uart_process_byte(Usart *p_usart, drv_uart_memory_buf_t* memBuf)
{
  408104:	b580      	push	{r7, lr}
  408106:	b084      	sub	sp, #16
  408108:	af00      	add	r7, sp, #0
  40810a:	6078      	str	r0, [r7, #4]
  40810c:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40810e:	2300      	movs	r3, #0
  408110:	60fb      	str	r3, [r7, #12]
	if(memBuf->rx_fifo.num_bytes == FIFO_BUFFER_SIZE) // if the sw buffer is full
  408112:	683b      	ldr	r3, [r7, #0]
  408114:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
  408118:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  40811c:	d111      	bne.n	408142 <uart_process_byte+0x3e>
	{
		memBuf->uart_rx_fifo_ovf_flag = 1;                     // set the overflow flag
  40811e:	683b      	ldr	r3, [r7, #0]
  408120:	2201      	movs	r2, #1
  408122:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
		//the buffer is full, but we have to clear the interrupt
		memBuf->uart_rx_fifo_dropped_bytes++; //our data stream will be out of sync now...
  408126:	683b      	ldr	r3, [r7, #0]
  408128:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
  40812c:	1c5a      	adds	r2, r3, #1
  40812e:	683b      	ldr	r3, [r7, #0]
  408130:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
		usart_getchar(p_usart,&val);		
  408134:	f107 030c 	add.w	r3, r7, #12
  408138:	6878      	ldr	r0, [r7, #4]
  40813a:	4619      	mov	r1, r3
  40813c:	4b21      	ldr	r3, [pc, #132]	; (4081c4 <uart_process_byte+0xc0>)
  40813e:	4798      	blx	r3
  408140:	e025      	b.n	40818e <uart_process_byte+0x8a>
	}
	else if(memBuf->rx_fifo.num_bytes < FIFO_BUFFER_SIZE)  // if there's room in the sw buffer
  408142:	683b      	ldr	r3, [r7, #0]
  408144:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
  408148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  40814c:	d21f      	bcs.n	40818e <uart_process_byte+0x8a>
	{		
		//while((UART0->UART_SR & UART_SR_RXRDY) == 0);
		if(usart_getchar(p_usart,&val) == STATUS_PASS)
  40814e:	f107 030c 	add.w	r3, r7, #12
  408152:	6878      	ldr	r0, [r7, #4]
  408154:	4619      	mov	r1, r3
  408156:	4b1b      	ldr	r3, [pc, #108]	; (4081c4 <uart_process_byte+0xc0>)
  408158:	4798      	blx	r3
  40815a:	4603      	mov	r3, r0
  40815c:	2b00      	cmp	r3, #0
  40815e:	d116      	bne.n	40818e <uart_process_byte+0x8a>
		{		
			memBuf->rx_fifo.data_buf[memBuf->rx_fifo.i_last] = (uint8_t)val;
  408160:	683b      	ldr	r3, [r7, #0]
  408162:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
  408166:	68fa      	ldr	r2, [r7, #12]
  408168:	b2d1      	uxtb	r1, r2
  40816a:	683a      	ldr	r2, [r7, #0]
  40816c:	54d1      	strb	r1, [r2, r3]
			memBuf->rx_fifo.i_last++;                              // increment the index of the most recently added element
  40816e:	683b      	ldr	r3, [r7, #0]
  408170:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
  408174:	3301      	adds	r3, #1
  408176:	b29a      	uxth	r2, r3
  408178:	683b      	ldr	r3, [r7, #0]
  40817a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			memBuf->rx_fifo.num_bytes++;                           // increment the bytes counter
  40817e:	683b      	ldr	r3, [r7, #0]
  408180:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
  408184:	3301      	adds	r3, #1
  408186:	b29a      	uxth	r2, r3
  408188:	683b      	ldr	r3, [r7, #0]
  40818a:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
		//if(p_usart == UART1)
		//{
			//usart_putchar(UART0, val);
		//}
	}
	if(memBuf->rx_fifo.num_bytes == FIFO_BUFFER_SIZE)
  40818e:	683b      	ldr	r3, [r7, #0]
  408190:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
  408194:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  408198:	d103      	bne.n	4081a2 <uart_process_byte+0x9e>
	{      // if sw buffer just filled up
		memBuf->uart_rx_fifo_full_flag = 1;                    // set the RX FIFO full flag
  40819a:	683b      	ldr	r3, [r7, #0]
  40819c:	2201      	movs	r2, #1
  40819e:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
	}
	if(memBuf->rx_fifo.i_last == FIFO_BUFFER_SIZE)
  4081a2:	683b      	ldr	r3, [r7, #0]
  4081a4:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
  4081a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  4081ac:	d103      	bne.n	4081b6 <uart_process_byte+0xb2>
	{         // if the index has reached the end of the buffer,
		memBuf->rx_fifo.i_last = 0;                            // roll over the index counter
  4081ae:	683b      	ldr	r3, [r7, #0]
  4081b0:	2200      	movs	r2, #0
  4081b2:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	}
	memBuf->uart_rx_fifo_not_empty_flag = 1;                 // set received-data flag	
  4081b6:	683b      	ldr	r3, [r7, #0]
  4081b8:	2201      	movs	r2, #1
  4081ba:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
}
  4081be:	3710      	adds	r7, #16
  4081c0:	46bd      	mov	sp, r7
  4081c2:	bd80      	pop	{r7, pc}
  4081c4:	00406b0d 	.word	0x00406b0d

004081c8 <uart_process_tx_byte>:

static void uart_process_tx_byte(Usart *p_usart, drv_uart_memory_buf_t* memBuf)
{
  4081c8:	b580      	push	{r7, lr}
  4081ca:	b082      	sub	sp, #8
  4081cc:	af00      	add	r7, sp, #0
  4081ce:	6078      	str	r0, [r7, #4]
  4081d0:	6039      	str	r1, [r7, #0]
	if(memBuf->tx_fifo.num_bytes == FIFO_BUFFER_SIZE)
  4081d2:	683b      	ldr	r3, [r7, #0]
  4081d4:	f8b3 3814 	ldrh.w	r3, [r3, #2068]	; 0x814
  4081d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  4081dc:	d103      	bne.n	4081e6 <uart_process_tx_byte+0x1e>
	{ // if the sw buffer is full
		memBuf->uart_tx_fifo_full_flag = 0;               // clear the buffer full flag because we are about to make room
  4081de:	683b      	ldr	r3, [r7, #0]
  4081e0:	2200      	movs	r2, #0
  4081e2:	f883 2817 	strb.w	r2, [r3, #2071]	; 0x817
	}
	if(memBuf->tx_fifo.num_bytes > 0)
  4081e6:	683b      	ldr	r3, [r7, #0]
  4081e8:	f8b3 3814 	ldrh.w	r3, [r3, #2068]	; 0x814
  4081ec:	2b00      	cmp	r3, #0
  4081ee:	d01b      	beq.n	408228 <uart_process_tx_byte+0x60>
	{
		// if data exists in the sw buffer
		usart_serial_putchar(p_usart,memBuf->tx_fifo.data_buf[memBuf->tx_fifo.i_first]); // send the next value from buffer
  4081f0:	683b      	ldr	r3, [r7, #0]
  4081f2:	f8b3 3810 	ldrh.w	r3, [r3, #2064]	; 0x810
  4081f6:	683a      	ldr	r2, [r7, #0]
  4081f8:	4413      	add	r3, r2
  4081fa:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
  4081fe:	6878      	ldr	r0, [r7, #4]
  408200:	4619      	mov	r1, r3
  408202:	4b14      	ldr	r3, [pc, #80]	; (408254 <uart_process_tx_byte+0x8c>)
  408204:	4798      	blx	r3
		memBuf->tx_fifo.i_first++;                        // increment the index of the oldest element
  408206:	683b      	ldr	r3, [r7, #0]
  408208:	f8b3 3810 	ldrh.w	r3, [r3, #2064]	; 0x810
  40820c:	3301      	adds	r3, #1
  40820e:	b29a      	uxth	r2, r3
  408210:	683b      	ldr	r3, [r7, #0]
  408212:	f8a3 2810 	strh.w	r2, [r3, #2064]	; 0x810
		memBuf->tx_fifo.num_bytes--;                      // decrement the bytes counter
  408216:	683b      	ldr	r3, [r7, #0]
  408218:	f8b3 3814 	ldrh.w	r3, [r3, #2068]	; 0x814
  40821c:	3b01      	subs	r3, #1
  40821e:	b29a      	uxth	r2, r3
  408220:	683b      	ldr	r3, [r7, #0]
  408222:	f8a3 2814 	strh.w	r2, [r3, #2068]	; 0x814
  408226:	e008      	b.n	40823a <uart_process_tx_byte+0x72>
	}
	else
	{   // tx sw buffer is empty
		memBuf->uart_tx_fifo_not_empty_flag = 0;          // clear the tx flag
  408228:	683b      	ldr	r3, [r7, #0]
  40822a:	2200      	movs	r2, #0
  40822c:	f883 2816 	strb.w	r2, [r3, #2070]	; 0x816
		uart_disable_interrupt(p_usart,UART_IER_TXEMPTY); //the buffer is empty, stop the interrupt. 
  408230:	6878      	ldr	r0, [r7, #4]
  408232:	f44f 7100 	mov.w	r1, #512	; 0x200
  408236:	4b08      	ldr	r3, [pc, #32]	; (408258 <uart_process_tx_byte+0x90>)
  408238:	4798      	blx	r3
	}
	if(memBuf->tx_fifo.i_first == FIFO_BUFFER_SIZE)
  40823a:	683b      	ldr	r3, [r7, #0]
  40823c:	f8b3 3810 	ldrh.w	r3, [r3, #2064]	; 0x810
  408240:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  408244:	d103      	bne.n	40824e <uart_process_tx_byte+0x86>
	{   // if the index has reached the end of the buffer,
		memBuf->tx_fifo.i_first = 0;                      // roll over the index counter
  408246:	683b      	ldr	r3, [r7, #0]
  408248:	2200      	movs	r2, #0
  40824a:	f8a3 2810 	strh.w	r2, [r3, #2064]	; 0x810
	}	
  40824e:	3708      	adds	r7, #8
  408250:	46bd      	mov	sp, r7
  408252:	bd80      	pop	{r7, pc}
  408254:	00407835 	.word	0x00407835
  408258:	0040a9bd 	.word	0x0040a9bd

0040825c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  40825c:	b480      	push	{r7}
  40825e:	b083      	sub	sp, #12
  408260:	af00      	add	r7, sp, #0
  408262:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  408264:	687b      	ldr	r3, [r7, #4]
  408266:	f103 0208 	add.w	r2, r3, #8
  40826a:	687b      	ldr	r3, [r7, #4]
  40826c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40826e:	687b      	ldr	r3, [r7, #4]
  408270:	f04f 32ff 	mov.w	r2, #4294967295
  408274:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  408276:	687b      	ldr	r3, [r7, #4]
  408278:	f103 0208 	add.w	r2, r3, #8
  40827c:	687b      	ldr	r3, [r7, #4]
  40827e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  408280:	687b      	ldr	r3, [r7, #4]
  408282:	f103 0208 	add.w	r2, r3, #8
  408286:	687b      	ldr	r3, [r7, #4]
  408288:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  40828a:	687b      	ldr	r3, [r7, #4]
  40828c:	2200      	movs	r2, #0
  40828e:	601a      	str	r2, [r3, #0]
}
  408290:	370c      	adds	r7, #12
  408292:	46bd      	mov	sp, r7
  408294:	f85d 7b04 	ldr.w	r7, [sp], #4
  408298:	4770      	bx	lr
  40829a:	bf00      	nop

0040829c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  40829c:	b480      	push	{r7}
  40829e:	b083      	sub	sp, #12
  4082a0:	af00      	add	r7, sp, #0
  4082a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4082a4:	687b      	ldr	r3, [r7, #4]
  4082a6:	2200      	movs	r2, #0
  4082a8:	611a      	str	r2, [r3, #16]
}
  4082aa:	370c      	adds	r7, #12
  4082ac:	46bd      	mov	sp, r7
  4082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4082b2:	4770      	bx	lr

004082b4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  4082b4:	b480      	push	{r7}
  4082b6:	b085      	sub	sp, #20
  4082b8:	af00      	add	r7, sp, #0
  4082ba:	6078      	str	r0, [r7, #4]
  4082bc:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4082be:	687b      	ldr	r3, [r7, #4]
  4082c0:	685b      	ldr	r3, [r3, #4]
  4082c2:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4082c4:	68fb      	ldr	r3, [r7, #12]
  4082c6:	685a      	ldr	r2, [r3, #4]
  4082c8:	683b      	ldr	r3, [r7, #0]
  4082ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4082cc:	687b      	ldr	r3, [r7, #4]
  4082ce:	685a      	ldr	r2, [r3, #4]
  4082d0:	683b      	ldr	r3, [r7, #0]
  4082d2:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4082d4:	68fb      	ldr	r3, [r7, #12]
  4082d6:	685b      	ldr	r3, [r3, #4]
  4082d8:	683a      	ldr	r2, [r7, #0]
  4082da:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  4082dc:	68fb      	ldr	r3, [r7, #12]
  4082de:	683a      	ldr	r2, [r7, #0]
  4082e0:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  4082e2:	687b      	ldr	r3, [r7, #4]
  4082e4:	683a      	ldr	r2, [r7, #0]
  4082e6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4082e8:	683b      	ldr	r3, [r7, #0]
  4082ea:	687a      	ldr	r2, [r7, #4]
  4082ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  4082ee:	687b      	ldr	r3, [r7, #4]
  4082f0:	681b      	ldr	r3, [r3, #0]
  4082f2:	1c5a      	adds	r2, r3, #1
  4082f4:	687b      	ldr	r3, [r7, #4]
  4082f6:	601a      	str	r2, [r3, #0]
}
  4082f8:	3714      	adds	r7, #20
  4082fa:	46bd      	mov	sp, r7
  4082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  408300:	4770      	bx	lr
  408302:	bf00      	nop

00408304 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  408304:	b480      	push	{r7}
  408306:	b085      	sub	sp, #20
  408308:	af00      	add	r7, sp, #0
  40830a:	6078      	str	r0, [r7, #4]
  40830c:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  40830e:	683b      	ldr	r3, [r7, #0]
  408310:	681b      	ldr	r3, [r3, #0]
  408312:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  408314:	68bb      	ldr	r3, [r7, #8]
  408316:	f1b3 3fff 	cmp.w	r3, #4294967295
  40831a:	d103      	bne.n	408324 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  40831c:	687b      	ldr	r3, [r7, #4]
  40831e:	691b      	ldr	r3, [r3, #16]
  408320:	60fb      	str	r3, [r7, #12]
  408322:	e00c      	b.n	40833e <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  408324:	687b      	ldr	r3, [r7, #4]
  408326:	3308      	adds	r3, #8
  408328:	60fb      	str	r3, [r7, #12]
  40832a:	e002      	b.n	408332 <vListInsert+0x2e>
  40832c:	68fb      	ldr	r3, [r7, #12]
  40832e:	685b      	ldr	r3, [r3, #4]
  408330:	60fb      	str	r3, [r7, #12]
  408332:	68fb      	ldr	r3, [r7, #12]
  408334:	685b      	ldr	r3, [r3, #4]
  408336:	681a      	ldr	r2, [r3, #0]
  408338:	68bb      	ldr	r3, [r7, #8]
  40833a:	429a      	cmp	r2, r3
  40833c:	d9f6      	bls.n	40832c <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40833e:	68fb      	ldr	r3, [r7, #12]
  408340:	685a      	ldr	r2, [r3, #4]
  408342:	683b      	ldr	r3, [r7, #0]
  408344:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  408346:	683b      	ldr	r3, [r7, #0]
  408348:	685b      	ldr	r3, [r3, #4]
  40834a:	683a      	ldr	r2, [r7, #0]
  40834c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40834e:	683b      	ldr	r3, [r7, #0]
  408350:	68fa      	ldr	r2, [r7, #12]
  408352:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  408354:	68fb      	ldr	r3, [r7, #12]
  408356:	683a      	ldr	r2, [r7, #0]
  408358:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40835a:	683b      	ldr	r3, [r7, #0]
  40835c:	687a      	ldr	r2, [r7, #4]
  40835e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  408360:	687b      	ldr	r3, [r7, #4]
  408362:	681b      	ldr	r3, [r3, #0]
  408364:	1c5a      	adds	r2, r3, #1
  408366:	687b      	ldr	r3, [r7, #4]
  408368:	601a      	str	r2, [r3, #0]
}
  40836a:	3714      	adds	r7, #20
  40836c:	46bd      	mov	sp, r7
  40836e:	f85d 7b04 	ldr.w	r7, [sp], #4
  408372:	4770      	bx	lr

00408374 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  408374:	b480      	push	{r7}
  408376:	b085      	sub	sp, #20
  408378:	af00      	add	r7, sp, #0
  40837a:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40837c:	687b      	ldr	r3, [r7, #4]
  40837e:	685b      	ldr	r3, [r3, #4]
  408380:	687a      	ldr	r2, [r7, #4]
  408382:	6892      	ldr	r2, [r2, #8]
  408384:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  408386:	687b      	ldr	r3, [r7, #4]
  408388:	689b      	ldr	r3, [r3, #8]
  40838a:	687a      	ldr	r2, [r7, #4]
  40838c:	6852      	ldr	r2, [r2, #4]
  40838e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  408390:	687b      	ldr	r3, [r7, #4]
  408392:	691b      	ldr	r3, [r3, #16]
  408394:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  408396:	68fb      	ldr	r3, [r7, #12]
  408398:	685a      	ldr	r2, [r3, #4]
  40839a:	687b      	ldr	r3, [r7, #4]
  40839c:	429a      	cmp	r2, r3
  40839e:	d103      	bne.n	4083a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4083a0:	687b      	ldr	r3, [r7, #4]
  4083a2:	689a      	ldr	r2, [r3, #8]
  4083a4:	68fb      	ldr	r3, [r7, #12]
  4083a6:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  4083a8:	687b      	ldr	r3, [r7, #4]
  4083aa:	2200      	movs	r2, #0
  4083ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  4083ae:	68fb      	ldr	r3, [r7, #12]
  4083b0:	681b      	ldr	r3, [r3, #0]
  4083b2:	1e5a      	subs	r2, r3, #1
  4083b4:	68fb      	ldr	r3, [r7, #12]
  4083b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  4083b8:	68fb      	ldr	r3, [r7, #12]
  4083ba:	681b      	ldr	r3, [r3, #0]
}
  4083bc:	4618      	mov	r0, r3
  4083be:	3714      	adds	r7, #20
  4083c0:	46bd      	mov	sp, r7
  4083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4083c6:	4770      	bx	lr

004083c8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4083c8:	b480      	push	{r7}
  4083ca:	b083      	sub	sp, #12
  4083cc:	af00      	add	r7, sp, #0
  4083ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4083d0:	687b      	ldr	r3, [r7, #4]
  4083d2:	2b07      	cmp	r3, #7
  4083d4:	d825      	bhi.n	408422 <osc_get_rate+0x5a>
  4083d6:	a201      	add	r2, pc, #4	; (adr r2, 4083dc <osc_get_rate+0x14>)
  4083d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4083dc:	004083fd 	.word	0x004083fd
  4083e0:	00408403 	.word	0x00408403
  4083e4:	00408409 	.word	0x00408409
  4083e8:	0040840f 	.word	0x0040840f
  4083ec:	00408413 	.word	0x00408413
  4083f0:	00408417 	.word	0x00408417
  4083f4:	0040841b 	.word	0x0040841b
  4083f8:	0040841f 	.word	0x0040841f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4083fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  408400:	e010      	b.n	408424 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  408402:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  408406:	e00d      	b.n	408424 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  408408:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40840c:	e00a      	b.n	408424 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40840e:	4b08      	ldr	r3, [pc, #32]	; (408430 <osc_get_rate+0x68>)
  408410:	e008      	b.n	408424 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  408412:	4b08      	ldr	r3, [pc, #32]	; (408434 <osc_get_rate+0x6c>)
  408414:	e006      	b.n	408424 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  408416:	4b08      	ldr	r3, [pc, #32]	; (408438 <osc_get_rate+0x70>)
  408418:	e004      	b.n	408424 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40841a:	4b08      	ldr	r3, [pc, #32]	; (40843c <osc_get_rate+0x74>)
  40841c:	e002      	b.n	408424 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40841e:	4b07      	ldr	r3, [pc, #28]	; (40843c <osc_get_rate+0x74>)
  408420:	e000      	b.n	408424 <osc_get_rate+0x5c>
	}

	return 0;
  408422:	2300      	movs	r3, #0
}
  408424:	4618      	mov	r0, r3
  408426:	370c      	adds	r7, #12
  408428:	46bd      	mov	sp, r7
  40842a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40842e:	4770      	bx	lr
  408430:	003d0900 	.word	0x003d0900
  408434:	007a1200 	.word	0x007a1200
  408438:	00b71b00 	.word	0x00b71b00
  40843c:	00f42400 	.word	0x00f42400

00408440 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  408440:	b580      	push	{r7, lr}
  408442:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  408444:	2006      	movs	r0, #6
  408446:	4b04      	ldr	r3, [pc, #16]	; (408458 <sysclk_get_main_hz+0x18>)
  408448:	4798      	blx	r3
  40844a:	4602      	mov	r2, r0
  40844c:	4613      	mov	r3, r2
  40844e:	011b      	lsls	r3, r3, #4
  408450:	1a9b      	subs	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  408452:	4618      	mov	r0, r3
  408454:	bd80      	pop	{r7, pc}
  408456:	bf00      	nop
  408458:	004083c9 	.word	0x004083c9

0040845c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40845c:	b580      	push	{r7, lr}
  40845e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  408460:	4b02      	ldr	r3, [pc, #8]	; (40846c <sysclk_get_cpu_hz+0x10>)
  408462:	4798      	blx	r3
  408464:	4603      	mov	r3, r0
  408466:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  408468:	4618      	mov	r0, r3
  40846a:	bd80      	pop	{r7, pc}
  40846c:	00408441 	.word	0x00408441

00408470 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  408470:	b480      	push	{r7}
  408472:	b085      	sub	sp, #20
  408474:	af00      	add	r7, sp, #0
  408476:	60f8      	str	r0, [r7, #12]
  408478:	60b9      	str	r1, [r7, #8]
  40847a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  40847c:	68fb      	ldr	r3, [r7, #12]
  40847e:	3b04      	subs	r3, #4
  408480:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  408482:	68fb      	ldr	r3, [r7, #12]
  408484:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  408488:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40848a:	68fb      	ldr	r3, [r7, #12]
  40848c:	3b04      	subs	r3, #4
  40848e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  408490:	68ba      	ldr	r2, [r7, #8]
  408492:	68fb      	ldr	r3, [r7, #12]
  408494:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  408496:	68fb      	ldr	r3, [r7, #12]
  408498:	3b04      	subs	r3, #4
  40849a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  40849c:	68fb      	ldr	r3, [r7, #12]
  40849e:	2200      	movs	r2, #0
  4084a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  4084a2:	68fb      	ldr	r3, [r7, #12]
  4084a4:	3b14      	subs	r3, #20
  4084a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  4084a8:	687a      	ldr	r2, [r7, #4]
  4084aa:	68fb      	ldr	r3, [r7, #12]
  4084ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  4084ae:	68fb      	ldr	r3, [r7, #12]
  4084b0:	3b20      	subs	r3, #32
  4084b2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  4084b4:	68fb      	ldr	r3, [r7, #12]
}
  4084b6:	4618      	mov	r0, r3
  4084b8:	3714      	adds	r7, #20
  4084ba:	46bd      	mov	sp, r7
  4084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4084c0:	4770      	bx	lr
  4084c2:	bf00      	nop

004084c4 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  4084c4:	4b06      	ldr	r3, [pc, #24]	; (4084e0 <pxCurrentTCBConst2>)
  4084c6:	6819      	ldr	r1, [r3, #0]
  4084c8:	6808      	ldr	r0, [r1, #0]
  4084ca:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4084ce:	f380 8809 	msr	PSP, r0
  4084d2:	f04f 0000 	mov.w	r0, #0
  4084d6:	f380 8811 	msr	BASEPRI, r0
  4084da:	f04e 0e0d 	orr.w	lr, lr, #13
  4084de:	4770      	bx	lr

004084e0 <pxCurrentTCBConst2>:
  4084e0:	20008694 	.word	0x20008694

004084e4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4084e4:	4803      	ldr	r0, [pc, #12]	; (4084f4 <prvPortStartFirstTask+0x10>)
  4084e6:	6800      	ldr	r0, [r0, #0]
  4084e8:	6800      	ldr	r0, [r0, #0]
  4084ea:	f380 8808 	msr	MSP, r0
  4084ee:	b662      	cpsie	i
  4084f0:	df00      	svc	0
  4084f2:	bf00      	nop
  4084f4:	e000ed08 	.word	0xe000ed08

004084f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  4084f8:	b580      	push	{r7, lr}
  4084fa:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4084fc:	4b0a      	ldr	r3, [pc, #40]	; (408528 <xPortStartScheduler+0x30>)
  4084fe:	4a0a      	ldr	r2, [pc, #40]	; (408528 <xPortStartScheduler+0x30>)
  408500:	6812      	ldr	r2, [r2, #0]
  408502:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  408506:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  408508:	4b07      	ldr	r3, [pc, #28]	; (408528 <xPortStartScheduler+0x30>)
  40850a:	4a07      	ldr	r2, [pc, #28]	; (408528 <xPortStartScheduler+0x30>)
  40850c:	6812      	ldr	r2, [r2, #0]
  40850e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  408512:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  408514:	4b05      	ldr	r3, [pc, #20]	; (40852c <xPortStartScheduler+0x34>)
  408516:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  408518:	4b05      	ldr	r3, [pc, #20]	; (408530 <xPortStartScheduler+0x38>)
  40851a:	2200      	movs	r2, #0
  40851c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  40851e:	4b05      	ldr	r3, [pc, #20]	; (408534 <xPortStartScheduler+0x3c>)
  408520:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  408522:	2300      	movs	r3, #0
}
  408524:	4618      	mov	r0, r3
  408526:	bd80      	pop	{r7, pc}
  408528:	e000ed20 	.word	0xe000ed20
  40852c:	00408619 	.word	0x00408619
  408530:	20000358 	.word	0x20000358
  408534:	004084e5 	.word	0x004084e5

00408538 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  408538:	b480      	push	{r7}
  40853a:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  40853c:	4b03      	ldr	r3, [pc, #12]	; (40854c <vPortYieldFromISR+0x14>)
  40853e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  408542:	601a      	str	r2, [r3, #0]
}
  408544:	46bd      	mov	sp, r7
  408546:	f85d 7b04 	ldr.w	r7, [sp], #4
  40854a:	4770      	bx	lr
  40854c:	e000ed04 	.word	0xe000ed04

00408550 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  408550:	b580      	push	{r7, lr}
  408552:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  408554:	4b03      	ldr	r3, [pc, #12]	; (408564 <vPortEnterCritical+0x14>)
  408556:	4798      	blx	r3
	uxCriticalNesting++;
  408558:	4b03      	ldr	r3, [pc, #12]	; (408568 <vPortEnterCritical+0x18>)
  40855a:	681b      	ldr	r3, [r3, #0]
  40855c:	1c5a      	adds	r2, r3, #1
  40855e:	4b02      	ldr	r3, [pc, #8]	; (408568 <vPortEnterCritical+0x18>)
  408560:	601a      	str	r2, [r3, #0]
}
  408562:	bd80      	pop	{r7, pc}
  408564:	00408595 	.word	0x00408595
  408568:	20000358 	.word	0x20000358

0040856c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  40856c:	b580      	push	{r7, lr}
  40856e:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  408570:	4b06      	ldr	r3, [pc, #24]	; (40858c <vPortExitCritical+0x20>)
  408572:	681b      	ldr	r3, [r3, #0]
  408574:	1e5a      	subs	r2, r3, #1
  408576:	4b05      	ldr	r3, [pc, #20]	; (40858c <vPortExitCritical+0x20>)
  408578:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  40857a:	4b04      	ldr	r3, [pc, #16]	; (40858c <vPortExitCritical+0x20>)
  40857c:	681b      	ldr	r3, [r3, #0]
  40857e:	2b00      	cmp	r3, #0
  408580:	d102      	bne.n	408588 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  408582:	2000      	movs	r0, #0
  408584:	4b02      	ldr	r3, [pc, #8]	; (408590 <vPortExitCritical+0x24>)
  408586:	4798      	blx	r3
	}
}
  408588:	bd80      	pop	{r7, pc}
  40858a:	bf00      	nop
  40858c:	20000358 	.word	0x20000358
  408590:	004085a9 	.word	0x004085a9

00408594 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  408594:	f3ef 8011 	mrs	r0, BASEPRI
  408598:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  40859c:	f381 8811 	msr	BASEPRI, r1
  4085a0:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  4085a2:	2300      	movs	r3, #0
}
  4085a4:	4618      	mov	r0, r3
  4085a6:	bf00      	nop

004085a8 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  4085a8:	f380 8811 	msr	BASEPRI, r0
  4085ac:	4770      	bx	lr
  4085ae:	bf00      	nop

004085b0 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  4085b0:	f3ef 8009 	mrs	r0, PSP
  4085b4:	4b0c      	ldr	r3, [pc, #48]	; (4085e8 <pxCurrentTCBConst>)
  4085b6:	681a      	ldr	r2, [r3, #0]
  4085b8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4085bc:	6010      	str	r0, [r2, #0]
  4085be:	e92d 4008 	stmdb	sp!, {r3, lr}
  4085c2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  4085c6:	f380 8811 	msr	BASEPRI, r0
  4085ca:	f001 f861 	bl	409690 <vTaskSwitchContext>
  4085ce:	f04f 0000 	mov.w	r0, #0
  4085d2:	f380 8811 	msr	BASEPRI, r0
  4085d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  4085da:	6819      	ldr	r1, [r3, #0]
  4085dc:	6808      	ldr	r0, [r1, #0]
  4085de:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4085e2:	f380 8809 	msr	PSP, r0
  4085e6:	4770      	bx	lr

004085e8 <pxCurrentTCBConst>:
  4085e8:	20008694 	.word	0x20008694

004085ec <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  4085ec:	b580      	push	{r7, lr}
  4085ee:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4085f0:	4b05      	ldr	r3, [pc, #20]	; (408608 <SysTick_Handler+0x1c>)
  4085f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4085f6:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  4085f8:	4b04      	ldr	r3, [pc, #16]	; (40860c <SysTick_Handler+0x20>)
  4085fa:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4085fc:	4b04      	ldr	r3, [pc, #16]	; (408610 <SysTick_Handler+0x24>)
  4085fe:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  408600:	2000      	movs	r0, #0
  408602:	4b04      	ldr	r3, [pc, #16]	; (408614 <SysTick_Handler+0x28>)
  408604:	4798      	blx	r3
}
  408606:	bd80      	pop	{r7, pc}
  408608:	e000ed04 	.word	0xe000ed04
  40860c:	00408595 	.word	0x00408595
  408610:	00409549 	.word	0x00409549
  408614:	004085a9 	.word	0x004085a9

00408618 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  408618:	b598      	push	{r3, r4, r7, lr}
  40861a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  40861c:	4c06      	ldr	r4, [pc, #24]	; (408638 <vPortSetupTimerInterrupt+0x20>)
  40861e:	4b07      	ldr	r3, [pc, #28]	; (40863c <vPortSetupTimerInterrupt+0x24>)
  408620:	4798      	blx	r3
  408622:	4602      	mov	r2, r0
  408624:	4b06      	ldr	r3, [pc, #24]	; (408640 <vPortSetupTimerInterrupt+0x28>)
  408626:	fba3 1302 	umull	r1, r3, r3, r2
  40862a:	099b      	lsrs	r3, r3, #6
  40862c:	3b01      	subs	r3, #1
  40862e:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  408630:	4b04      	ldr	r3, [pc, #16]	; (408644 <vPortSetupTimerInterrupt+0x2c>)
  408632:	2207      	movs	r2, #7
  408634:	601a      	str	r2, [r3, #0]
}
  408636:	bd98      	pop	{r3, r4, r7, pc}
  408638:	e000e014 	.word	0xe000e014
  40863c:	0040845d 	.word	0x0040845d
  408640:	10624dd3 	.word	0x10624dd3
  408644:	e000e010 	.word	0xe000e010

00408648 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  408648:	b580      	push	{r7, lr}
  40864a:	b086      	sub	sp, #24
  40864c:	af00      	add	r7, sp, #0
  40864e:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  408650:	2300      	movs	r3, #0
  408652:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  408654:	4b36      	ldr	r3, [pc, #216]	; (408730 <pvPortMalloc+0xe8>)
  408656:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  408658:	4b36      	ldr	r3, [pc, #216]	; (408734 <pvPortMalloc+0xec>)
  40865a:	681b      	ldr	r3, [r3, #0]
  40865c:	2b00      	cmp	r3, #0
  40865e:	d101      	bne.n	408664 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  408660:	4b35      	ldr	r3, [pc, #212]	; (408738 <pvPortMalloc+0xf0>)
  408662:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  408664:	687b      	ldr	r3, [r7, #4]
  408666:	2b00      	cmp	r3, #0
  408668:	d00d      	beq.n	408686 <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  40866a:	2310      	movs	r3, #16
  40866c:	687a      	ldr	r2, [r7, #4]
  40866e:	4413      	add	r3, r2
  408670:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  408672:	687b      	ldr	r3, [r7, #4]
  408674:	f003 0307 	and.w	r3, r3, #7
  408678:	2b00      	cmp	r3, #0
  40867a:	d004      	beq.n	408686 <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  40867c:	687b      	ldr	r3, [r7, #4]
  40867e:	f023 0307 	bic.w	r3, r3, #7
  408682:	3308      	adds	r3, #8
  408684:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  408686:	687b      	ldr	r3, [r7, #4]
  408688:	2b00      	cmp	r3, #0
  40868a:	d045      	beq.n	408718 <pvPortMalloc+0xd0>
  40868c:	f247 63f0 	movw	r3, #30448	; 0x76f0
  408690:	687a      	ldr	r2, [r7, #4]
  408692:	429a      	cmp	r2, r3
  408694:	d240      	bcs.n	408718 <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  408696:	4b29      	ldr	r3, [pc, #164]	; (40873c <pvPortMalloc+0xf4>)
  408698:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  40869a:	4b28      	ldr	r3, [pc, #160]	; (40873c <pvPortMalloc+0xf4>)
  40869c:	681b      	ldr	r3, [r3, #0]
  40869e:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4086a0:	e004      	b.n	4086ac <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  4086a2:	697b      	ldr	r3, [r7, #20]
  4086a4:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  4086a6:	697b      	ldr	r3, [r7, #20]
  4086a8:	681b      	ldr	r3, [r3, #0]
  4086aa:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  4086ac:	697b      	ldr	r3, [r7, #20]
  4086ae:	685a      	ldr	r2, [r3, #4]
  4086b0:	687b      	ldr	r3, [r7, #4]
  4086b2:	429a      	cmp	r2, r3
  4086b4:	d203      	bcs.n	4086be <pvPortMalloc+0x76>
  4086b6:	697b      	ldr	r3, [r7, #20]
  4086b8:	681b      	ldr	r3, [r3, #0]
  4086ba:	2b00      	cmp	r3, #0
  4086bc:	d1f1      	bne.n	4086a2 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  4086be:	4b1d      	ldr	r3, [pc, #116]	; (408734 <pvPortMalloc+0xec>)
  4086c0:	681b      	ldr	r3, [r3, #0]
  4086c2:	697a      	ldr	r2, [r7, #20]
  4086c4:	429a      	cmp	r2, r3
  4086c6:	d027      	beq.n	408718 <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  4086c8:	693b      	ldr	r3, [r7, #16]
  4086ca:	681a      	ldr	r2, [r3, #0]
  4086cc:	2310      	movs	r3, #16
  4086ce:	4413      	add	r3, r2
  4086d0:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  4086d2:	697b      	ldr	r3, [r7, #20]
  4086d4:	681a      	ldr	r2, [r3, #0]
  4086d6:	693b      	ldr	r3, [r7, #16]
  4086d8:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  4086da:	697b      	ldr	r3, [r7, #20]
  4086dc:	685a      	ldr	r2, [r3, #4]
  4086de:	687b      	ldr	r3, [r7, #4]
  4086e0:	1ad2      	subs	r2, r2, r3
  4086e2:	2310      	movs	r3, #16
  4086e4:	005b      	lsls	r3, r3, #1
  4086e6:	429a      	cmp	r2, r3
  4086e8:	d90f      	bls.n	40870a <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  4086ea:	697a      	ldr	r2, [r7, #20]
  4086ec:	687b      	ldr	r3, [r7, #4]
  4086ee:	4413      	add	r3, r2
  4086f0:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  4086f2:	697b      	ldr	r3, [r7, #20]
  4086f4:	685a      	ldr	r2, [r3, #4]
  4086f6:	687b      	ldr	r3, [r7, #4]
  4086f8:	1ad2      	subs	r2, r2, r3
  4086fa:	68bb      	ldr	r3, [r7, #8]
  4086fc:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  4086fe:	697b      	ldr	r3, [r7, #20]
  408700:	687a      	ldr	r2, [r7, #4]
  408702:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  408704:	68b8      	ldr	r0, [r7, #8]
  408706:	4b0e      	ldr	r3, [pc, #56]	; (408740 <pvPortMalloc+0xf8>)
  408708:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  40870a:	4b0e      	ldr	r3, [pc, #56]	; (408744 <pvPortMalloc+0xfc>)
  40870c:	681a      	ldr	r2, [r3, #0]
  40870e:	697b      	ldr	r3, [r7, #20]
  408710:	685b      	ldr	r3, [r3, #4]
  408712:	1ad2      	subs	r2, r2, r3
  408714:	4b0b      	ldr	r3, [pc, #44]	; (408744 <pvPortMalloc+0xfc>)
  408716:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  408718:	4b0b      	ldr	r3, [pc, #44]	; (408748 <pvPortMalloc+0x100>)
  40871a:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  40871c:	68fb      	ldr	r3, [r7, #12]
  40871e:	2b00      	cmp	r3, #0
  408720:	d101      	bne.n	408726 <pvPortMalloc+0xde>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
  408722:	4b0a      	ldr	r3, [pc, #40]	; (40874c <pvPortMalloc+0x104>)
  408724:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  408726:	68fb      	ldr	r3, [r7, #12]
}
  408728:	4618      	mov	r0, r3
  40872a:	3718      	adds	r7, #24
  40872c:	46bd      	mov	sp, r7
  40872e:	bd80      	pop	{r7, pc}
  408730:	004093b1 	.word	0x004093b1
  408734:	20008690 	.word	0x20008690
  408738:	004087a5 	.word	0x004087a5
  40873c:	20008688 	.word	0x20008688
  408740:	00408835 	.word	0x00408835
  408744:	2000035c 	.word	0x2000035c
  408748:	004093cd 	.word	0x004093cd
  40874c:	0040c421 	.word	0x0040c421

00408750 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  408750:	b580      	push	{r7, lr}
  408752:	b084      	sub	sp, #16
  408754:	af00      	add	r7, sp, #0
  408756:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  408758:	687b      	ldr	r3, [r7, #4]
  40875a:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  40875c:	687b      	ldr	r3, [r7, #4]
  40875e:	2b00      	cmp	r3, #0
  408760:	d014      	beq.n	40878c <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  408762:	2310      	movs	r3, #16
  408764:	425b      	negs	r3, r3
  408766:	68fa      	ldr	r2, [r7, #12]
  408768:	4413      	add	r3, r2
  40876a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  40876c:	68fb      	ldr	r3, [r7, #12]
  40876e:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  408770:	4b08      	ldr	r3, [pc, #32]	; (408794 <vPortFree+0x44>)
  408772:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  408774:	68bb      	ldr	r3, [r7, #8]
  408776:	685a      	ldr	r2, [r3, #4]
  408778:	4b07      	ldr	r3, [pc, #28]	; (408798 <vPortFree+0x48>)
  40877a:	681b      	ldr	r3, [r3, #0]
  40877c:	441a      	add	r2, r3
  40877e:	4b06      	ldr	r3, [pc, #24]	; (408798 <vPortFree+0x48>)
  408780:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  408782:	68b8      	ldr	r0, [r7, #8]
  408784:	4b05      	ldr	r3, [pc, #20]	; (40879c <vPortFree+0x4c>)
  408786:	4798      	blx	r3
		}
		xTaskResumeAll();
  408788:	4b05      	ldr	r3, [pc, #20]	; (4087a0 <vPortFree+0x50>)
  40878a:	4798      	blx	r3
	}
}
  40878c:	3710      	adds	r7, #16
  40878e:	46bd      	mov	sp, r7
  408790:	bd80      	pop	{r7, pc}
  408792:	bf00      	nop
  408794:	004093b1 	.word	0x004093b1
  408798:	2000035c 	.word	0x2000035c
  40879c:	00408835 	.word	0x00408835
  4087a0:	004093cd 	.word	0x004093cd

004087a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  4087a4:	b580      	push	{r7, lr}
  4087a6:	b082      	sub	sp, #8
  4087a8:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  4087aa:	4b1d      	ldr	r3, [pc, #116]	; (408820 <prvHeapInit+0x7c>)
  4087ac:	4a1d      	ldr	r2, [pc, #116]	; (408824 <prvHeapInit+0x80>)
  4087ae:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  4087b0:	4b1b      	ldr	r3, [pc, #108]	; (408820 <prvHeapInit+0x7c>)
  4087b2:	2200      	movs	r2, #0
  4087b4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  4087b6:	f247 62f0 	movw	r2, #30448	; 0x76f0
  4087ba:	4b1a      	ldr	r3, [pc, #104]	; (408824 <prvHeapInit+0x80>)
  4087bc:	4413      	add	r3, r2
  4087be:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  4087c0:	2310      	movs	r3, #16
  4087c2:	425b      	negs	r3, r3
  4087c4:	687a      	ldr	r2, [r7, #4]
  4087c6:	4413      	add	r3, r2
  4087c8:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  4087ca:	4b17      	ldr	r3, [pc, #92]	; (408828 <prvHeapInit+0x84>)
  4087cc:	687a      	ldr	r2, [r7, #4]
  4087ce:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  4087d0:	4b15      	ldr	r3, [pc, #84]	; (408828 <prvHeapInit+0x84>)
  4087d2:	681b      	ldr	r3, [r3, #0]
  4087d4:	f003 0307 	and.w	r3, r3, #7
  4087d8:	2b00      	cmp	r3, #0
  4087da:	d003      	beq.n	4087e4 <prvHeapInit+0x40>
  4087dc:	4b13      	ldr	r3, [pc, #76]	; (40882c <prvHeapInit+0x88>)
  4087de:	4798      	blx	r3
  4087e0:	bf00      	nop
  4087e2:	e7fd      	b.n	4087e0 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  4087e4:	4b10      	ldr	r3, [pc, #64]	; (408828 <prvHeapInit+0x84>)
  4087e6:	681b      	ldr	r3, [r3, #0]
  4087e8:	2200      	movs	r2, #0
  4087ea:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  4087ec:	4b0e      	ldr	r3, [pc, #56]	; (408828 <prvHeapInit+0x84>)
  4087ee:	681b      	ldr	r3, [r3, #0]
  4087f0:	2200      	movs	r2, #0
  4087f2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  4087f4:	4b0b      	ldr	r3, [pc, #44]	; (408824 <prvHeapInit+0x80>)
  4087f6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  4087f8:	f247 62f0 	movw	r2, #30448	; 0x76f0
  4087fc:	2310      	movs	r3, #16
  4087fe:	1ad2      	subs	r2, r2, r3
  408800:	683b      	ldr	r3, [r7, #0]
  408802:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  408804:	4b08      	ldr	r3, [pc, #32]	; (408828 <prvHeapInit+0x84>)
  408806:	681a      	ldr	r2, [r3, #0]
  408808:	683b      	ldr	r3, [r7, #0]
  40880a:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  40880c:	4b08      	ldr	r3, [pc, #32]	; (408830 <prvHeapInit+0x8c>)
  40880e:	681a      	ldr	r2, [r3, #0]
  408810:	2310      	movs	r3, #16
  408812:	1ad2      	subs	r2, r2, r3
  408814:	4b06      	ldr	r3, [pc, #24]	; (408830 <prvHeapInit+0x8c>)
  408816:	601a      	str	r2, [r3, #0]
}
  408818:	3708      	adds	r7, #8
  40881a:	46bd      	mov	sp, r7
  40881c:	bd80      	pop	{r7, pc}
  40881e:	bf00      	nop
  408820:	20008688 	.word	0x20008688
  408824:	20000f90 	.word	0x20000f90
  408828:	20008690 	.word	0x20008690
  40882c:	00408595 	.word	0x00408595
  408830:	2000035c 	.word	0x2000035c

00408834 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  408834:	b480      	push	{r7}
  408836:	b085      	sub	sp, #20
  408838:	af00      	add	r7, sp, #0
  40883a:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  40883c:	4b27      	ldr	r3, [pc, #156]	; (4088dc <prvInsertBlockIntoFreeList+0xa8>)
  40883e:	60fb      	str	r3, [r7, #12]
  408840:	e002      	b.n	408848 <prvInsertBlockIntoFreeList+0x14>
  408842:	68fb      	ldr	r3, [r7, #12]
  408844:	681b      	ldr	r3, [r3, #0]
  408846:	60fb      	str	r3, [r7, #12]
  408848:	68fb      	ldr	r3, [r7, #12]
  40884a:	681a      	ldr	r2, [r3, #0]
  40884c:	687b      	ldr	r3, [r7, #4]
  40884e:	429a      	cmp	r2, r3
  408850:	d3f7      	bcc.n	408842 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  408852:	68fb      	ldr	r3, [r7, #12]
  408854:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  408856:	68fb      	ldr	r3, [r7, #12]
  408858:	685b      	ldr	r3, [r3, #4]
  40885a:	68ba      	ldr	r2, [r7, #8]
  40885c:	441a      	add	r2, r3
  40885e:	687b      	ldr	r3, [r7, #4]
  408860:	429a      	cmp	r2, r3
  408862:	d108      	bne.n	408876 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  408864:	68fb      	ldr	r3, [r7, #12]
  408866:	685a      	ldr	r2, [r3, #4]
  408868:	687b      	ldr	r3, [r7, #4]
  40886a:	685b      	ldr	r3, [r3, #4]
  40886c:	441a      	add	r2, r3
  40886e:	68fb      	ldr	r3, [r7, #12]
  408870:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  408872:	68fb      	ldr	r3, [r7, #12]
  408874:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  408876:	687b      	ldr	r3, [r7, #4]
  408878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  40887a:	687b      	ldr	r3, [r7, #4]
  40887c:	685b      	ldr	r3, [r3, #4]
  40887e:	68ba      	ldr	r2, [r7, #8]
  408880:	441a      	add	r2, r3
  408882:	68fb      	ldr	r3, [r7, #12]
  408884:	681b      	ldr	r3, [r3, #0]
  408886:	429a      	cmp	r2, r3
  408888:	d118      	bne.n	4088bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  40888a:	68fb      	ldr	r3, [r7, #12]
  40888c:	681a      	ldr	r2, [r3, #0]
  40888e:	4b14      	ldr	r3, [pc, #80]	; (4088e0 <prvInsertBlockIntoFreeList+0xac>)
  408890:	681b      	ldr	r3, [r3, #0]
  408892:	429a      	cmp	r2, r3
  408894:	d00d      	beq.n	4088b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  408896:	687b      	ldr	r3, [r7, #4]
  408898:	685a      	ldr	r2, [r3, #4]
  40889a:	68fb      	ldr	r3, [r7, #12]
  40889c:	681b      	ldr	r3, [r3, #0]
  40889e:	685b      	ldr	r3, [r3, #4]
  4088a0:	441a      	add	r2, r3
  4088a2:	687b      	ldr	r3, [r7, #4]
  4088a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  4088a6:	68fb      	ldr	r3, [r7, #12]
  4088a8:	681b      	ldr	r3, [r3, #0]
  4088aa:	681a      	ldr	r2, [r3, #0]
  4088ac:	687b      	ldr	r3, [r7, #4]
  4088ae:	601a      	str	r2, [r3, #0]
  4088b0:	e008      	b.n	4088c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  4088b2:	4b0b      	ldr	r3, [pc, #44]	; (4088e0 <prvInsertBlockIntoFreeList+0xac>)
  4088b4:	681a      	ldr	r2, [r3, #0]
  4088b6:	687b      	ldr	r3, [r7, #4]
  4088b8:	601a      	str	r2, [r3, #0]
  4088ba:	e003      	b.n	4088c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  4088bc:	68fb      	ldr	r3, [r7, #12]
  4088be:	681a      	ldr	r2, [r3, #0]
  4088c0:	687b      	ldr	r3, [r7, #4]
  4088c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  4088c4:	68fa      	ldr	r2, [r7, #12]
  4088c6:	687b      	ldr	r3, [r7, #4]
  4088c8:	429a      	cmp	r2, r3
  4088ca:	d002      	beq.n	4088d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  4088cc:	68fb      	ldr	r3, [r7, #12]
  4088ce:	687a      	ldr	r2, [r7, #4]
  4088d0:	601a      	str	r2, [r3, #0]
	}
}
  4088d2:	3714      	adds	r7, #20
  4088d4:	46bd      	mov	sp, r7
  4088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4088da:	4770      	bx	lr
  4088dc:	20008688 	.word	0x20008688
  4088e0:	20008690 	.word	0x20008690

004088e4 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  4088e4:	b580      	push	{r7, lr}
  4088e6:	b082      	sub	sp, #8
  4088e8:	af00      	add	r7, sp, #0
  4088ea:	6078      	str	r0, [r7, #4]
  4088ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  4088ee:	687b      	ldr	r3, [r7, #4]
  4088f0:	2b00      	cmp	r3, #0
  4088f2:	d103      	bne.n	4088fc <xQueueGenericReset+0x18>
  4088f4:	4b27      	ldr	r3, [pc, #156]	; (408994 <xQueueGenericReset+0xb0>)
  4088f6:	4798      	blx	r3
  4088f8:	bf00      	nop
  4088fa:	e7fd      	b.n	4088f8 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  4088fc:	4b26      	ldr	r3, [pc, #152]	; (408998 <xQueueGenericReset+0xb4>)
  4088fe:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  408900:	687b      	ldr	r3, [r7, #4]
  408902:	681a      	ldr	r2, [r3, #0]
  408904:	687b      	ldr	r3, [r7, #4]
  408906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  408908:	6879      	ldr	r1, [r7, #4]
  40890a:	6c09      	ldr	r1, [r1, #64]	; 0x40
  40890c:	fb01 f303 	mul.w	r3, r1, r3
  408910:	441a      	add	r2, r3
  408912:	687b      	ldr	r3, [r7, #4]
  408914:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  408916:	687b      	ldr	r3, [r7, #4]
  408918:	2200      	movs	r2, #0
  40891a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40891c:	687b      	ldr	r3, [r7, #4]
  40891e:	681a      	ldr	r2, [r3, #0]
  408920:	687b      	ldr	r3, [r7, #4]
  408922:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  408924:	687b      	ldr	r3, [r7, #4]
  408926:	681a      	ldr	r2, [r3, #0]
  408928:	687b      	ldr	r3, [r7, #4]
  40892a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40892c:	3b01      	subs	r3, #1
  40892e:	6879      	ldr	r1, [r7, #4]
  408930:	6c09      	ldr	r1, [r1, #64]	; 0x40
  408932:	fb01 f303 	mul.w	r3, r1, r3
  408936:	441a      	add	r2, r3
  408938:	687b      	ldr	r3, [r7, #4]
  40893a:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40893c:	687b      	ldr	r3, [r7, #4]
  40893e:	f04f 32ff 	mov.w	r2, #4294967295
  408942:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  408944:	687b      	ldr	r3, [r7, #4]
  408946:	f04f 32ff 	mov.w	r2, #4294967295
  40894a:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  40894c:	683b      	ldr	r3, [r7, #0]
  40894e:	2b00      	cmp	r3, #0
  408950:	d10e      	bne.n	408970 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  408952:	687b      	ldr	r3, [r7, #4]
  408954:	691b      	ldr	r3, [r3, #16]
  408956:	2b00      	cmp	r3, #0
  408958:	d014      	beq.n	408984 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40895a:	687b      	ldr	r3, [r7, #4]
  40895c:	3310      	adds	r3, #16
  40895e:	4618      	mov	r0, r3
  408960:	4b0e      	ldr	r3, [pc, #56]	; (40899c <xQueueGenericReset+0xb8>)
  408962:	4798      	blx	r3
  408964:	4603      	mov	r3, r0
  408966:	2b01      	cmp	r3, #1
  408968:	d10c      	bne.n	408984 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  40896a:	4b0d      	ldr	r3, [pc, #52]	; (4089a0 <xQueueGenericReset+0xbc>)
  40896c:	4798      	blx	r3
  40896e:	e009      	b.n	408984 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  408970:	687b      	ldr	r3, [r7, #4]
  408972:	3310      	adds	r3, #16
  408974:	4618      	mov	r0, r3
  408976:	4b0b      	ldr	r3, [pc, #44]	; (4089a4 <xQueueGenericReset+0xc0>)
  408978:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  40897a:	687b      	ldr	r3, [r7, #4]
  40897c:	3324      	adds	r3, #36	; 0x24
  40897e:	4618      	mov	r0, r3
  408980:	4b08      	ldr	r3, [pc, #32]	; (4089a4 <xQueueGenericReset+0xc0>)
  408982:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  408984:	4b08      	ldr	r3, [pc, #32]	; (4089a8 <xQueueGenericReset+0xc4>)
  408986:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  408988:	2301      	movs	r3, #1
}
  40898a:	4618      	mov	r0, r3
  40898c:	3708      	adds	r7, #8
  40898e:	46bd      	mov	sp, r7
  408990:	bd80      	pop	{r7, pc}
  408992:	bf00      	nop
  408994:	00408595 	.word	0x00408595
  408998:	00408551 	.word	0x00408551
  40899c:	00409815 	.word	0x00409815
  4089a0:	00408539 	.word	0x00408539
  4089a4:	0040825d 	.word	0x0040825d
  4089a8:	0040856d 	.word	0x0040856d

004089ac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  4089ac:	b580      	push	{r7, lr}
  4089ae:	b088      	sub	sp, #32
  4089b0:	af00      	add	r7, sp, #0
  4089b2:	60f8      	str	r0, [r7, #12]
  4089b4:	60b9      	str	r1, [r7, #8]
  4089b6:	4613      	mov	r3, r2
  4089b8:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  4089ba:	2300      	movs	r3, #0
  4089bc:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  4089be:	68fb      	ldr	r3, [r7, #12]
  4089c0:	2b00      	cmp	r3, #0
  4089c2:	d02a      	beq.n	408a1a <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4089c4:	2050      	movs	r0, #80	; 0x50
  4089c6:	4b1b      	ldr	r3, [pc, #108]	; (408a34 <xQueueGenericCreate+0x88>)
  4089c8:	4798      	blx	r3
  4089ca:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  4089cc:	69bb      	ldr	r3, [r7, #24]
  4089ce:	2b00      	cmp	r3, #0
  4089d0:	d023      	beq.n	408a1a <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  4089d2:	68fb      	ldr	r3, [r7, #12]
  4089d4:	68ba      	ldr	r2, [r7, #8]
  4089d6:	fb02 f303 	mul.w	r3, r2, r3
  4089da:	3301      	adds	r3, #1
  4089dc:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  4089de:	6978      	ldr	r0, [r7, #20]
  4089e0:	4b14      	ldr	r3, [pc, #80]	; (408a34 <xQueueGenericCreate+0x88>)
  4089e2:	4798      	blx	r3
  4089e4:	4602      	mov	r2, r0
  4089e6:	69bb      	ldr	r3, [r7, #24]
  4089e8:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  4089ea:	69bb      	ldr	r3, [r7, #24]
  4089ec:	681b      	ldr	r3, [r3, #0]
  4089ee:	2b00      	cmp	r3, #0
  4089f0:	d010      	beq.n	408a14 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  4089f2:	69bb      	ldr	r3, [r7, #24]
  4089f4:	68fa      	ldr	r2, [r7, #12]
  4089f6:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  4089f8:	69bb      	ldr	r3, [r7, #24]
  4089fa:	68ba      	ldr	r2, [r7, #8]
  4089fc:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  4089fe:	69b8      	ldr	r0, [r7, #24]
  408a00:	2101      	movs	r1, #1
  408a02:	4b0d      	ldr	r3, [pc, #52]	; (408a38 <xQueueGenericCreate+0x8c>)
  408a04:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  408a06:	69bb      	ldr	r3, [r7, #24]
  408a08:	79fa      	ldrb	r2, [r7, #7]
  408a0a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  408a0e:	69bb      	ldr	r3, [r7, #24]
  408a10:	61fb      	str	r3, [r7, #28]
  408a12:	e002      	b.n	408a1a <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  408a14:	69b8      	ldr	r0, [r7, #24]
  408a16:	4b09      	ldr	r3, [pc, #36]	; (408a3c <xQueueGenericCreate+0x90>)
  408a18:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  408a1a:	69fb      	ldr	r3, [r7, #28]
  408a1c:	2b00      	cmp	r3, #0
  408a1e:	d103      	bne.n	408a28 <xQueueGenericCreate+0x7c>
  408a20:	4b07      	ldr	r3, [pc, #28]	; (408a40 <xQueueGenericCreate+0x94>)
  408a22:	4798      	blx	r3
  408a24:	bf00      	nop
  408a26:	e7fd      	b.n	408a24 <xQueueGenericCreate+0x78>

	return xReturn;
  408a28:	69fb      	ldr	r3, [r7, #28]
}
  408a2a:	4618      	mov	r0, r3
  408a2c:	3720      	adds	r7, #32
  408a2e:	46bd      	mov	sp, r7
  408a30:	bd80      	pop	{r7, pc}
  408a32:	bf00      	nop
  408a34:	00408649 	.word	0x00408649
  408a38:	004088e5 	.word	0x004088e5
  408a3c:	00408751 	.word	0x00408751
  408a40:	00408595 	.word	0x00408595

00408a44 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  408a44:	b580      	push	{r7, lr}
  408a46:	b088      	sub	sp, #32
  408a48:	af00      	add	r7, sp, #0
  408a4a:	60f8      	str	r0, [r7, #12]
  408a4c:	60b9      	str	r1, [r7, #8]
  408a4e:	607a      	str	r2, [r7, #4]
  408a50:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  408a52:	2300      	movs	r3, #0
  408a54:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  408a56:	68fb      	ldr	r3, [r7, #12]
  408a58:	2b00      	cmp	r3, #0
  408a5a:	d103      	bne.n	408a64 <xQueueGenericSend+0x20>
  408a5c:	4b48      	ldr	r3, [pc, #288]	; (408b80 <xQueueGenericSend+0x13c>)
  408a5e:	4798      	blx	r3
  408a60:	bf00      	nop
  408a62:	e7fd      	b.n	408a60 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  408a64:	68bb      	ldr	r3, [r7, #8]
  408a66:	2b00      	cmp	r3, #0
  408a68:	d103      	bne.n	408a72 <xQueueGenericSend+0x2e>
  408a6a:	68fb      	ldr	r3, [r7, #12]
  408a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408a6e:	2b00      	cmp	r3, #0
  408a70:	d101      	bne.n	408a76 <xQueueGenericSend+0x32>
  408a72:	2301      	movs	r3, #1
  408a74:	e000      	b.n	408a78 <xQueueGenericSend+0x34>
  408a76:	2300      	movs	r3, #0
  408a78:	2b00      	cmp	r3, #0
  408a7a:	d103      	bne.n	408a84 <xQueueGenericSend+0x40>
  408a7c:	4b40      	ldr	r3, [pc, #256]	; (408b80 <xQueueGenericSend+0x13c>)
  408a7e:	4798      	blx	r3
  408a80:	bf00      	nop
  408a82:	e7fd      	b.n	408a80 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  408a84:	4b3f      	ldr	r3, [pc, #252]	; (408b84 <xQueueGenericSend+0x140>)
  408a86:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  408a88:	68fb      	ldr	r3, [r7, #12]
  408a8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  408a8c:	68fb      	ldr	r3, [r7, #12]
  408a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  408a90:	429a      	cmp	r2, r3
  408a92:	d216      	bcs.n	408ac2 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  408a94:	68f8      	ldr	r0, [r7, #12]
  408a96:	68b9      	ldr	r1, [r7, #8]
  408a98:	683a      	ldr	r2, [r7, #0]
  408a9a:	4b3b      	ldr	r3, [pc, #236]	; (408b88 <xQueueGenericSend+0x144>)
  408a9c:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  408a9e:	68fb      	ldr	r3, [r7, #12]
  408aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  408aa2:	2b00      	cmp	r3, #0
  408aa4:	d009      	beq.n	408aba <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  408aa6:	68fb      	ldr	r3, [r7, #12]
  408aa8:	3324      	adds	r3, #36	; 0x24
  408aaa:	4618      	mov	r0, r3
  408aac:	4b37      	ldr	r3, [pc, #220]	; (408b8c <xQueueGenericSend+0x148>)
  408aae:	4798      	blx	r3
  408ab0:	4603      	mov	r3, r0
  408ab2:	2b01      	cmp	r3, #1
  408ab4:	d101      	bne.n	408aba <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  408ab6:	4b36      	ldr	r3, [pc, #216]	; (408b90 <xQueueGenericSend+0x14c>)
  408ab8:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  408aba:	4b36      	ldr	r3, [pc, #216]	; (408b94 <xQueueGenericSend+0x150>)
  408abc:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  408abe:	2301      	movs	r3, #1
  408ac0:	e059      	b.n	408b76 <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  408ac2:	687b      	ldr	r3, [r7, #4]
  408ac4:	2b00      	cmp	r3, #0
  408ac6:	d103      	bne.n	408ad0 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  408ac8:	4b32      	ldr	r3, [pc, #200]	; (408b94 <xQueueGenericSend+0x150>)
  408aca:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  408acc:	2300      	movs	r3, #0
  408ace:	e052      	b.n	408b76 <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  408ad0:	69fb      	ldr	r3, [r7, #28]
  408ad2:	2b00      	cmp	r3, #0
  408ad4:	d106      	bne.n	408ae4 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  408ad6:	f107 0314 	add.w	r3, r7, #20
  408ada:	4618      	mov	r0, r3
  408adc:	4b2e      	ldr	r3, [pc, #184]	; (408b98 <xQueueGenericSend+0x154>)
  408ade:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  408ae0:	2301      	movs	r3, #1
  408ae2:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  408ae4:	4b2b      	ldr	r3, [pc, #172]	; (408b94 <xQueueGenericSend+0x150>)
  408ae6:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  408ae8:	4b2c      	ldr	r3, [pc, #176]	; (408b9c <xQueueGenericSend+0x158>)
  408aea:	4798      	blx	r3
		prvLockQueue( pxQueue );
  408aec:	4b25      	ldr	r3, [pc, #148]	; (408b84 <xQueueGenericSend+0x140>)
  408aee:	4798      	blx	r3
  408af0:	68fb      	ldr	r3, [r7, #12]
  408af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  408af4:	f1b3 3fff 	cmp.w	r3, #4294967295
  408af8:	d102      	bne.n	408b00 <xQueueGenericSend+0xbc>
  408afa:	68fb      	ldr	r3, [r7, #12]
  408afc:	2200      	movs	r2, #0
  408afe:	645a      	str	r2, [r3, #68]	; 0x44
  408b00:	68fb      	ldr	r3, [r7, #12]
  408b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  408b04:	f1b3 3fff 	cmp.w	r3, #4294967295
  408b08:	d102      	bne.n	408b10 <xQueueGenericSend+0xcc>
  408b0a:	68fb      	ldr	r3, [r7, #12]
  408b0c:	2200      	movs	r2, #0
  408b0e:	649a      	str	r2, [r3, #72]	; 0x48
  408b10:	4b20      	ldr	r3, [pc, #128]	; (408b94 <xQueueGenericSend+0x150>)
  408b12:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  408b14:	f107 0214 	add.w	r2, r7, #20
  408b18:	1d3b      	adds	r3, r7, #4
  408b1a:	4610      	mov	r0, r2
  408b1c:	4619      	mov	r1, r3
  408b1e:	4b20      	ldr	r3, [pc, #128]	; (408ba0 <xQueueGenericSend+0x15c>)
  408b20:	4798      	blx	r3
  408b22:	4603      	mov	r3, r0
  408b24:	2b00      	cmp	r3, #0
  408b26:	d11e      	bne.n	408b66 <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  408b28:	68f8      	ldr	r0, [r7, #12]
  408b2a:	4b1e      	ldr	r3, [pc, #120]	; (408ba4 <xQueueGenericSend+0x160>)
  408b2c:	4798      	blx	r3
  408b2e:	4603      	mov	r3, r0
  408b30:	2b00      	cmp	r3, #0
  408b32:	d012      	beq.n	408b5a <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  408b34:	68fb      	ldr	r3, [r7, #12]
  408b36:	f103 0210 	add.w	r2, r3, #16
  408b3a:	687b      	ldr	r3, [r7, #4]
  408b3c:	4610      	mov	r0, r2
  408b3e:	4619      	mov	r1, r3
  408b40:	4b19      	ldr	r3, [pc, #100]	; (408ba8 <xQueueGenericSend+0x164>)
  408b42:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  408b44:	68f8      	ldr	r0, [r7, #12]
  408b46:	4b19      	ldr	r3, [pc, #100]	; (408bac <xQueueGenericSend+0x168>)
  408b48:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  408b4a:	4b19      	ldr	r3, [pc, #100]	; (408bb0 <xQueueGenericSend+0x16c>)
  408b4c:	4798      	blx	r3
  408b4e:	4603      	mov	r3, r0
  408b50:	2b00      	cmp	r3, #0
  408b52:	d10f      	bne.n	408b74 <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  408b54:	4b0e      	ldr	r3, [pc, #56]	; (408b90 <xQueueGenericSend+0x14c>)
  408b56:	4798      	blx	r3
  408b58:	e00c      	b.n	408b74 <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  408b5a:	68f8      	ldr	r0, [r7, #12]
  408b5c:	4b13      	ldr	r3, [pc, #76]	; (408bac <xQueueGenericSend+0x168>)
  408b5e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  408b60:	4b13      	ldr	r3, [pc, #76]	; (408bb0 <xQueueGenericSend+0x16c>)
  408b62:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  408b64:	e78e      	b.n	408a84 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  408b66:	68f8      	ldr	r0, [r7, #12]
  408b68:	4b10      	ldr	r3, [pc, #64]	; (408bac <xQueueGenericSend+0x168>)
  408b6a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  408b6c:	4b10      	ldr	r3, [pc, #64]	; (408bb0 <xQueueGenericSend+0x16c>)
  408b6e:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  408b70:	2300      	movs	r3, #0
  408b72:	e000      	b.n	408b76 <xQueueGenericSend+0x132>
		}
	}
  408b74:	e786      	b.n	408a84 <xQueueGenericSend+0x40>
}
  408b76:	4618      	mov	r0, r3
  408b78:	3720      	adds	r7, #32
  408b7a:	46bd      	mov	sp, r7
  408b7c:	bd80      	pop	{r7, pc}
  408b7e:	bf00      	nop
  408b80:	00408595 	.word	0x00408595
  408b84:	00408551 	.word	0x00408551
  408b88:	00408e85 	.word	0x00408e85
  408b8c:	00409815 	.word	0x00409815
  408b90:	00408539 	.word	0x00408539
  408b94:	0040856d 	.word	0x0040856d
  408b98:	004098d1 	.word	0x004098d1
  408b9c:	004093b1 	.word	0x004093b1
  408ba0:	00409909 	.word	0x00409909
  408ba4:	00409071 	.word	0x00409071
  408ba8:	00409735 	.word	0x00409735
  408bac:	00408f95 	.word	0x00408f95
  408bb0:	004093cd 	.word	0x004093cd

00408bb4 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  408bb4:	b580      	push	{r7, lr}
  408bb6:	b086      	sub	sp, #24
  408bb8:	af00      	add	r7, sp, #0
  408bba:	60f8      	str	r0, [r7, #12]
  408bbc:	60b9      	str	r1, [r7, #8]
  408bbe:	607a      	str	r2, [r7, #4]
  408bc0:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  408bc2:	68fb      	ldr	r3, [r7, #12]
  408bc4:	2b00      	cmp	r3, #0
  408bc6:	d103      	bne.n	408bd0 <xQueueGenericSendFromISR+0x1c>
  408bc8:	4b25      	ldr	r3, [pc, #148]	; (408c60 <xQueueGenericSendFromISR+0xac>)
  408bca:	4798      	blx	r3
  408bcc:	bf00      	nop
  408bce:	e7fd      	b.n	408bcc <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  408bd0:	68bb      	ldr	r3, [r7, #8]
  408bd2:	2b00      	cmp	r3, #0
  408bd4:	d103      	bne.n	408bde <xQueueGenericSendFromISR+0x2a>
  408bd6:	68fb      	ldr	r3, [r7, #12]
  408bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408bda:	2b00      	cmp	r3, #0
  408bdc:	d101      	bne.n	408be2 <xQueueGenericSendFromISR+0x2e>
  408bde:	2301      	movs	r3, #1
  408be0:	e000      	b.n	408be4 <xQueueGenericSendFromISR+0x30>
  408be2:	2300      	movs	r3, #0
  408be4:	2b00      	cmp	r3, #0
  408be6:	d103      	bne.n	408bf0 <xQueueGenericSendFromISR+0x3c>
  408be8:	4b1d      	ldr	r3, [pc, #116]	; (408c60 <xQueueGenericSendFromISR+0xac>)
  408bea:	4798      	blx	r3
  408bec:	bf00      	nop
  408bee:	e7fd      	b.n	408bec <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  408bf0:	4b1b      	ldr	r3, [pc, #108]	; (408c60 <xQueueGenericSendFromISR+0xac>)
  408bf2:	4798      	blx	r3
  408bf4:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  408bf6:	68fb      	ldr	r3, [r7, #12]
  408bf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  408bfa:	68fb      	ldr	r3, [r7, #12]
  408bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  408bfe:	429a      	cmp	r2, r3
  408c00:	d224      	bcs.n	408c4c <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  408c02:	68f8      	ldr	r0, [r7, #12]
  408c04:	68b9      	ldr	r1, [r7, #8]
  408c06:	683a      	ldr	r2, [r7, #0]
  408c08:	4b16      	ldr	r3, [pc, #88]	; (408c64 <xQueueGenericSendFromISR+0xb0>)
  408c0a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  408c0c:	68fb      	ldr	r3, [r7, #12]
  408c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  408c10:	f1b3 3fff 	cmp.w	r3, #4294967295
  408c14:	d112      	bne.n	408c3c <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  408c16:	68fb      	ldr	r3, [r7, #12]
  408c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  408c1a:	2b00      	cmp	r3, #0
  408c1c:	d013      	beq.n	408c46 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  408c1e:	68fb      	ldr	r3, [r7, #12]
  408c20:	3324      	adds	r3, #36	; 0x24
  408c22:	4618      	mov	r0, r3
  408c24:	4b10      	ldr	r3, [pc, #64]	; (408c68 <xQueueGenericSendFromISR+0xb4>)
  408c26:	4798      	blx	r3
  408c28:	4603      	mov	r3, r0
  408c2a:	2b00      	cmp	r3, #0
  408c2c:	d00b      	beq.n	408c46 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  408c2e:	687b      	ldr	r3, [r7, #4]
  408c30:	2b00      	cmp	r3, #0
  408c32:	d008      	beq.n	408c46 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  408c34:	687b      	ldr	r3, [r7, #4]
  408c36:	2201      	movs	r2, #1
  408c38:	601a      	str	r2, [r3, #0]
  408c3a:	e004      	b.n	408c46 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  408c3c:	68fb      	ldr	r3, [r7, #12]
  408c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  408c40:	1c5a      	adds	r2, r3, #1
  408c42:	68fb      	ldr	r3, [r7, #12]
  408c44:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  408c46:	2301      	movs	r3, #1
  408c48:	617b      	str	r3, [r7, #20]
  408c4a:	e001      	b.n	408c50 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  408c4c:	2300      	movs	r3, #0
  408c4e:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  408c50:	6938      	ldr	r0, [r7, #16]
  408c52:	4b06      	ldr	r3, [pc, #24]	; (408c6c <xQueueGenericSendFromISR+0xb8>)
  408c54:	4798      	blx	r3

	return xReturn;
  408c56:	697b      	ldr	r3, [r7, #20]
}
  408c58:	4618      	mov	r0, r3
  408c5a:	3718      	adds	r7, #24
  408c5c:	46bd      	mov	sp, r7
  408c5e:	bd80      	pop	{r7, pc}
  408c60:	00408595 	.word	0x00408595
  408c64:	00408e85 	.word	0x00408e85
  408c68:	00409815 	.word	0x00409815
  408c6c:	004085a9 	.word	0x004085a9

00408c70 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  408c70:	b580      	push	{r7, lr}
  408c72:	b088      	sub	sp, #32
  408c74:	af00      	add	r7, sp, #0
  408c76:	60f8      	str	r0, [r7, #12]
  408c78:	60b9      	str	r1, [r7, #8]
  408c7a:	607a      	str	r2, [r7, #4]
  408c7c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  408c7e:	2300      	movs	r3, #0
  408c80:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  408c82:	68fb      	ldr	r3, [r7, #12]
  408c84:	2b00      	cmp	r3, #0
  408c86:	d103      	bne.n	408c90 <xQueueGenericReceive+0x20>
  408c88:	4b60      	ldr	r3, [pc, #384]	; (408e0c <xQueueGenericReceive+0x19c>)
  408c8a:	4798      	blx	r3
  408c8c:	bf00      	nop
  408c8e:	e7fd      	b.n	408c8c <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  408c90:	68bb      	ldr	r3, [r7, #8]
  408c92:	2b00      	cmp	r3, #0
  408c94:	d103      	bne.n	408c9e <xQueueGenericReceive+0x2e>
  408c96:	68fb      	ldr	r3, [r7, #12]
  408c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408c9a:	2b00      	cmp	r3, #0
  408c9c:	d101      	bne.n	408ca2 <xQueueGenericReceive+0x32>
  408c9e:	2301      	movs	r3, #1
  408ca0:	e000      	b.n	408ca4 <xQueueGenericReceive+0x34>
  408ca2:	2300      	movs	r3, #0
  408ca4:	2b00      	cmp	r3, #0
  408ca6:	d103      	bne.n	408cb0 <xQueueGenericReceive+0x40>
  408ca8:	4b58      	ldr	r3, [pc, #352]	; (408e0c <xQueueGenericReceive+0x19c>)
  408caa:	4798      	blx	r3
  408cac:	bf00      	nop
  408cae:	e7fd      	b.n	408cac <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  408cb0:	4b57      	ldr	r3, [pc, #348]	; (408e10 <xQueueGenericReceive+0x1a0>)
  408cb2:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  408cb4:	68fb      	ldr	r3, [r7, #12]
  408cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  408cb8:	2b00      	cmp	r3, #0
  408cba:	d03b      	beq.n	408d34 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  408cbc:	68fb      	ldr	r3, [r7, #12]
  408cbe:	68db      	ldr	r3, [r3, #12]
  408cc0:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  408cc2:	68f8      	ldr	r0, [r7, #12]
  408cc4:	68b9      	ldr	r1, [r7, #8]
  408cc6:	4b53      	ldr	r3, [pc, #332]	; (408e14 <xQueueGenericReceive+0x1a4>)
  408cc8:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  408cca:	683b      	ldr	r3, [r7, #0]
  408ccc:	2b00      	cmp	r3, #0
  408cce:	d11c      	bne.n	408d0a <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  408cd0:	68fb      	ldr	r3, [r7, #12]
  408cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  408cd4:	1e5a      	subs	r2, r3, #1
  408cd6:	68fb      	ldr	r3, [r7, #12]
  408cd8:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  408cda:	68fb      	ldr	r3, [r7, #12]
  408cdc:	681b      	ldr	r3, [r3, #0]
  408cde:	2b00      	cmp	r3, #0
  408ce0:	d104      	bne.n	408cec <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  408ce2:	4b4d      	ldr	r3, [pc, #308]	; (408e18 <xQueueGenericReceive+0x1a8>)
  408ce4:	4798      	blx	r3
  408ce6:	4602      	mov	r2, r0
  408ce8:	68fb      	ldr	r3, [r7, #12]
  408cea:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  408cec:	68fb      	ldr	r3, [r7, #12]
  408cee:	691b      	ldr	r3, [r3, #16]
  408cf0:	2b00      	cmp	r3, #0
  408cf2:	d01b      	beq.n	408d2c <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  408cf4:	68fb      	ldr	r3, [r7, #12]
  408cf6:	3310      	adds	r3, #16
  408cf8:	4618      	mov	r0, r3
  408cfa:	4b48      	ldr	r3, [pc, #288]	; (408e1c <xQueueGenericReceive+0x1ac>)
  408cfc:	4798      	blx	r3
  408cfe:	4603      	mov	r3, r0
  408d00:	2b01      	cmp	r3, #1
  408d02:	d113      	bne.n	408d2c <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  408d04:	4b46      	ldr	r3, [pc, #280]	; (408e20 <xQueueGenericReceive+0x1b0>)
  408d06:	4798      	blx	r3
  408d08:	e010      	b.n	408d2c <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  408d0a:	68fb      	ldr	r3, [r7, #12]
  408d0c:	69ba      	ldr	r2, [r7, #24]
  408d0e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  408d10:	68fb      	ldr	r3, [r7, #12]
  408d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  408d14:	2b00      	cmp	r3, #0
  408d16:	d009      	beq.n	408d2c <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  408d18:	68fb      	ldr	r3, [r7, #12]
  408d1a:	3324      	adds	r3, #36	; 0x24
  408d1c:	4618      	mov	r0, r3
  408d1e:	4b3f      	ldr	r3, [pc, #252]	; (408e1c <xQueueGenericReceive+0x1ac>)
  408d20:	4798      	blx	r3
  408d22:	4603      	mov	r3, r0
  408d24:	2b00      	cmp	r3, #0
  408d26:	d001      	beq.n	408d2c <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  408d28:	4b3d      	ldr	r3, [pc, #244]	; (408e20 <xQueueGenericReceive+0x1b0>)
  408d2a:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  408d2c:	4b3d      	ldr	r3, [pc, #244]	; (408e24 <xQueueGenericReceive+0x1b4>)
  408d2e:	4798      	blx	r3
				return pdPASS;
  408d30:	2301      	movs	r3, #1
  408d32:	e066      	b.n	408e02 <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  408d34:	687b      	ldr	r3, [r7, #4]
  408d36:	2b00      	cmp	r3, #0
  408d38:	d103      	bne.n	408d42 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  408d3a:	4b3a      	ldr	r3, [pc, #232]	; (408e24 <xQueueGenericReceive+0x1b4>)
  408d3c:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  408d3e:	2300      	movs	r3, #0
  408d40:	e05f      	b.n	408e02 <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  408d42:	69fb      	ldr	r3, [r7, #28]
  408d44:	2b00      	cmp	r3, #0
  408d46:	d106      	bne.n	408d56 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  408d48:	f107 0310 	add.w	r3, r7, #16
  408d4c:	4618      	mov	r0, r3
  408d4e:	4b36      	ldr	r3, [pc, #216]	; (408e28 <xQueueGenericReceive+0x1b8>)
  408d50:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  408d52:	2301      	movs	r3, #1
  408d54:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  408d56:	4b33      	ldr	r3, [pc, #204]	; (408e24 <xQueueGenericReceive+0x1b4>)
  408d58:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  408d5a:	4b34      	ldr	r3, [pc, #208]	; (408e2c <xQueueGenericReceive+0x1bc>)
  408d5c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  408d5e:	4b2c      	ldr	r3, [pc, #176]	; (408e10 <xQueueGenericReceive+0x1a0>)
  408d60:	4798      	blx	r3
  408d62:	68fb      	ldr	r3, [r7, #12]
  408d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  408d66:	f1b3 3fff 	cmp.w	r3, #4294967295
  408d6a:	d102      	bne.n	408d72 <xQueueGenericReceive+0x102>
  408d6c:	68fb      	ldr	r3, [r7, #12]
  408d6e:	2200      	movs	r2, #0
  408d70:	645a      	str	r2, [r3, #68]	; 0x44
  408d72:	68fb      	ldr	r3, [r7, #12]
  408d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  408d76:	f1b3 3fff 	cmp.w	r3, #4294967295
  408d7a:	d102      	bne.n	408d82 <xQueueGenericReceive+0x112>
  408d7c:	68fb      	ldr	r3, [r7, #12]
  408d7e:	2200      	movs	r2, #0
  408d80:	649a      	str	r2, [r3, #72]	; 0x48
  408d82:	4b28      	ldr	r3, [pc, #160]	; (408e24 <xQueueGenericReceive+0x1b4>)
  408d84:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  408d86:	f107 0210 	add.w	r2, r7, #16
  408d8a:	1d3b      	adds	r3, r7, #4
  408d8c:	4610      	mov	r0, r2
  408d8e:	4619      	mov	r1, r3
  408d90:	4b27      	ldr	r3, [pc, #156]	; (408e30 <xQueueGenericReceive+0x1c0>)
  408d92:	4798      	blx	r3
  408d94:	4603      	mov	r3, r0
  408d96:	2b00      	cmp	r3, #0
  408d98:	d12b      	bne.n	408df2 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  408d9a:	68f8      	ldr	r0, [r7, #12]
  408d9c:	4b25      	ldr	r3, [pc, #148]	; (408e34 <xQueueGenericReceive+0x1c4>)
  408d9e:	4798      	blx	r3
  408da0:	4603      	mov	r3, r0
  408da2:	2b00      	cmp	r3, #0
  408da4:	d01f      	beq.n	408de6 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  408da6:	68fb      	ldr	r3, [r7, #12]
  408da8:	681b      	ldr	r3, [r3, #0]
  408daa:	2b00      	cmp	r3, #0
  408dac:	d108      	bne.n	408dc0 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  408dae:	4b18      	ldr	r3, [pc, #96]	; (408e10 <xQueueGenericReceive+0x1a0>)
  408db0:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  408db2:	68fb      	ldr	r3, [r7, #12]
  408db4:	685b      	ldr	r3, [r3, #4]
  408db6:	4618      	mov	r0, r3
  408db8:	4b1f      	ldr	r3, [pc, #124]	; (408e38 <xQueueGenericReceive+0x1c8>)
  408dba:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  408dbc:	4b19      	ldr	r3, [pc, #100]	; (408e24 <xQueueGenericReceive+0x1b4>)
  408dbe:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  408dc0:	68fb      	ldr	r3, [r7, #12]
  408dc2:	f103 0224 	add.w	r2, r3, #36	; 0x24
  408dc6:	687b      	ldr	r3, [r7, #4]
  408dc8:	4610      	mov	r0, r2
  408dca:	4619      	mov	r1, r3
  408dcc:	4b1b      	ldr	r3, [pc, #108]	; (408e3c <xQueueGenericReceive+0x1cc>)
  408dce:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  408dd0:	68f8      	ldr	r0, [r7, #12]
  408dd2:	4b1b      	ldr	r3, [pc, #108]	; (408e40 <xQueueGenericReceive+0x1d0>)
  408dd4:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  408dd6:	4b1b      	ldr	r3, [pc, #108]	; (408e44 <xQueueGenericReceive+0x1d4>)
  408dd8:	4798      	blx	r3
  408dda:	4603      	mov	r3, r0
  408ddc:	2b00      	cmp	r3, #0
  408dde:	d10f      	bne.n	408e00 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  408de0:	4b0f      	ldr	r3, [pc, #60]	; (408e20 <xQueueGenericReceive+0x1b0>)
  408de2:	4798      	blx	r3
  408de4:	e00c      	b.n	408e00 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  408de6:	68f8      	ldr	r0, [r7, #12]
  408de8:	4b15      	ldr	r3, [pc, #84]	; (408e40 <xQueueGenericReceive+0x1d0>)
  408dea:	4798      	blx	r3
				( void ) xTaskResumeAll();
  408dec:	4b15      	ldr	r3, [pc, #84]	; (408e44 <xQueueGenericReceive+0x1d4>)
  408dee:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  408df0:	e75e      	b.n	408cb0 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  408df2:	68f8      	ldr	r0, [r7, #12]
  408df4:	4b12      	ldr	r3, [pc, #72]	; (408e40 <xQueueGenericReceive+0x1d0>)
  408df6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  408df8:	4b12      	ldr	r3, [pc, #72]	; (408e44 <xQueueGenericReceive+0x1d4>)
  408dfa:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  408dfc:	2300      	movs	r3, #0
  408dfe:	e000      	b.n	408e02 <xQueueGenericReceive+0x192>
		}
	}
  408e00:	e756      	b.n	408cb0 <xQueueGenericReceive+0x40>
}
  408e02:	4618      	mov	r0, r3
  408e04:	3720      	adds	r7, #32
  408e06:	46bd      	mov	sp, r7
  408e08:	bd80      	pop	{r7, pc}
  408e0a:	bf00      	nop
  408e0c:	00408595 	.word	0x00408595
  408e10:	00408551 	.word	0x00408551
  408e14:	00408f45 	.word	0x00408f45
  408e18:	00409c81 	.word	0x00409c81
  408e1c:	00409815 	.word	0x00409815
  408e20:	00408539 	.word	0x00408539
  408e24:	0040856d 	.word	0x0040856d
  408e28:	004098d1 	.word	0x004098d1
  408e2c:	004093b1 	.word	0x004093b1
  408e30:	00409909 	.word	0x00409909
  408e34:	0040903d 	.word	0x0040903d
  408e38:	00409cdd 	.word	0x00409cdd
  408e3c:	00409735 	.word	0x00409735
  408e40:	00408f95 	.word	0x00408f95
  408e44:	004093cd 	.word	0x004093cd

00408e48 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxQueueMessagesWaiting( const xQueueHandle pxQueue )
{
  408e48:	b580      	push	{r7, lr}
  408e4a:	b084      	sub	sp, #16
  408e4c:	af00      	add	r7, sp, #0
  408e4e:	6078      	str	r0, [r7, #4]
unsigned portBASE_TYPE uxReturn;

	configASSERT( pxQueue );
  408e50:	687b      	ldr	r3, [r7, #4]
  408e52:	2b00      	cmp	r3, #0
  408e54:	d103      	bne.n	408e5e <uxQueueMessagesWaiting+0x16>
  408e56:	4b08      	ldr	r3, [pc, #32]	; (408e78 <uxQueueMessagesWaiting+0x30>)
  408e58:	4798      	blx	r3
  408e5a:	bf00      	nop
  408e5c:	e7fd      	b.n	408e5a <uxQueueMessagesWaiting+0x12>

	taskENTER_CRITICAL();
  408e5e:	4b07      	ldr	r3, [pc, #28]	; (408e7c <uxQueueMessagesWaiting+0x34>)
  408e60:	4798      	blx	r3
		uxReturn = pxQueue->uxMessagesWaiting;
  408e62:	687b      	ldr	r3, [r7, #4]
  408e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  408e66:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  408e68:	4b05      	ldr	r3, [pc, #20]	; (408e80 <uxQueueMessagesWaiting+0x38>)
  408e6a:	4798      	blx	r3

	return uxReturn;
  408e6c:	68fb      	ldr	r3, [r7, #12]
}
  408e6e:	4618      	mov	r0, r3
  408e70:	3710      	adds	r7, #16
  408e72:	46bd      	mov	sp, r7
  408e74:	bd80      	pop	{r7, pc}
  408e76:	bf00      	nop
  408e78:	00408595 	.word	0x00408595
  408e7c:	00408551 	.word	0x00408551
  408e80:	0040856d 	.word	0x0040856d

00408e84 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  408e84:	b580      	push	{r7, lr}
  408e86:	b084      	sub	sp, #16
  408e88:	af00      	add	r7, sp, #0
  408e8a:	60f8      	str	r0, [r7, #12]
  408e8c:	60b9      	str	r1, [r7, #8]
  408e8e:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  408e90:	68fb      	ldr	r3, [r7, #12]
  408e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408e94:	2b00      	cmp	r3, #0
  408e96:	d10c      	bne.n	408eb2 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  408e98:	68fb      	ldr	r3, [r7, #12]
  408e9a:	681b      	ldr	r3, [r3, #0]
  408e9c:	2b00      	cmp	r3, #0
  408e9e:	d145      	bne.n	408f2c <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  408ea0:	68fb      	ldr	r3, [r7, #12]
  408ea2:	685b      	ldr	r3, [r3, #4]
  408ea4:	4618      	mov	r0, r3
  408ea6:	4b25      	ldr	r3, [pc, #148]	; (408f3c <prvCopyDataToQueue+0xb8>)
  408ea8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  408eaa:	68fb      	ldr	r3, [r7, #12]
  408eac:	2200      	movs	r2, #0
  408eae:	605a      	str	r2, [r3, #4]
  408eb0:	e03c      	b.n	408f2c <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  408eb2:	687b      	ldr	r3, [r7, #4]
  408eb4:	2b00      	cmp	r3, #0
  408eb6:	d11a      	bne.n	408eee <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  408eb8:	68fb      	ldr	r3, [r7, #12]
  408eba:	689a      	ldr	r2, [r3, #8]
  408ebc:	68fb      	ldr	r3, [r7, #12]
  408ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408ec0:	4610      	mov	r0, r2
  408ec2:	68b9      	ldr	r1, [r7, #8]
  408ec4:	461a      	mov	r2, r3
  408ec6:	4b1e      	ldr	r3, [pc, #120]	; (408f40 <prvCopyDataToQueue+0xbc>)
  408ec8:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  408eca:	68fb      	ldr	r3, [r7, #12]
  408ecc:	689a      	ldr	r2, [r3, #8]
  408ece:	68fb      	ldr	r3, [r7, #12]
  408ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408ed2:	441a      	add	r2, r3
  408ed4:	68fb      	ldr	r3, [r7, #12]
  408ed6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  408ed8:	68fb      	ldr	r3, [r7, #12]
  408eda:	689a      	ldr	r2, [r3, #8]
  408edc:	68fb      	ldr	r3, [r7, #12]
  408ede:	685b      	ldr	r3, [r3, #4]
  408ee0:	429a      	cmp	r2, r3
  408ee2:	d323      	bcc.n	408f2c <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  408ee4:	68fb      	ldr	r3, [r7, #12]
  408ee6:	681a      	ldr	r2, [r3, #0]
  408ee8:	68fb      	ldr	r3, [r7, #12]
  408eea:	609a      	str	r2, [r3, #8]
  408eec:	e01e      	b.n	408f2c <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  408eee:	68fb      	ldr	r3, [r7, #12]
  408ef0:	68da      	ldr	r2, [r3, #12]
  408ef2:	68fb      	ldr	r3, [r7, #12]
  408ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408ef6:	4610      	mov	r0, r2
  408ef8:	68b9      	ldr	r1, [r7, #8]
  408efa:	461a      	mov	r2, r3
  408efc:	4b10      	ldr	r3, [pc, #64]	; (408f40 <prvCopyDataToQueue+0xbc>)
  408efe:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  408f00:	68fb      	ldr	r3, [r7, #12]
  408f02:	68da      	ldr	r2, [r3, #12]
  408f04:	68fb      	ldr	r3, [r7, #12]
  408f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408f08:	425b      	negs	r3, r3
  408f0a:	441a      	add	r2, r3
  408f0c:	68fb      	ldr	r3, [r7, #12]
  408f0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  408f10:	68fb      	ldr	r3, [r7, #12]
  408f12:	68da      	ldr	r2, [r3, #12]
  408f14:	68fb      	ldr	r3, [r7, #12]
  408f16:	681b      	ldr	r3, [r3, #0]
  408f18:	429a      	cmp	r2, r3
  408f1a:	d207      	bcs.n	408f2c <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  408f1c:	68fb      	ldr	r3, [r7, #12]
  408f1e:	685a      	ldr	r2, [r3, #4]
  408f20:	68fb      	ldr	r3, [r7, #12]
  408f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408f24:	425b      	negs	r3, r3
  408f26:	441a      	add	r2, r3
  408f28:	68fb      	ldr	r3, [r7, #12]
  408f2a:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  408f2c:	68fb      	ldr	r3, [r7, #12]
  408f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  408f30:	1c5a      	adds	r2, r3, #1
  408f32:	68fb      	ldr	r3, [r7, #12]
  408f34:	639a      	str	r2, [r3, #56]	; 0x38
}
  408f36:	3710      	adds	r7, #16
  408f38:	46bd      	mov	sp, r7
  408f3a:	bd80      	pop	{r7, pc}
  408f3c:	00409d8d 	.word	0x00409d8d
  408f40:	0040caf5 	.word	0x0040caf5

00408f44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  408f44:	b580      	push	{r7, lr}
  408f46:	b082      	sub	sp, #8
  408f48:	af00      	add	r7, sp, #0
  408f4a:	6078      	str	r0, [r7, #4]
  408f4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  408f4e:	687b      	ldr	r3, [r7, #4]
  408f50:	681b      	ldr	r3, [r3, #0]
  408f52:	2b00      	cmp	r3, #0
  408f54:	d019      	beq.n	408f8a <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  408f56:	687b      	ldr	r3, [r7, #4]
  408f58:	68da      	ldr	r2, [r3, #12]
  408f5a:	687b      	ldr	r3, [r7, #4]
  408f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408f5e:	441a      	add	r2, r3
  408f60:	687b      	ldr	r3, [r7, #4]
  408f62:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  408f64:	687b      	ldr	r3, [r7, #4]
  408f66:	68da      	ldr	r2, [r3, #12]
  408f68:	687b      	ldr	r3, [r7, #4]
  408f6a:	685b      	ldr	r3, [r3, #4]
  408f6c:	429a      	cmp	r2, r3
  408f6e:	d303      	bcc.n	408f78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  408f70:	687b      	ldr	r3, [r7, #4]
  408f72:	681a      	ldr	r2, [r3, #0]
  408f74:	687b      	ldr	r3, [r7, #4]
  408f76:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  408f78:	687b      	ldr	r3, [r7, #4]
  408f7a:	68da      	ldr	r2, [r3, #12]
  408f7c:	687b      	ldr	r3, [r7, #4]
  408f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  408f80:	6838      	ldr	r0, [r7, #0]
  408f82:	4611      	mov	r1, r2
  408f84:	461a      	mov	r2, r3
  408f86:	4b02      	ldr	r3, [pc, #8]	; (408f90 <prvCopyDataFromQueue+0x4c>)
  408f88:	4798      	blx	r3
	}
}
  408f8a:	3708      	adds	r7, #8
  408f8c:	46bd      	mov	sp, r7
  408f8e:	bd80      	pop	{r7, pc}
  408f90:	0040caf5 	.word	0x0040caf5

00408f94 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  408f94:	b580      	push	{r7, lr}
  408f96:	b082      	sub	sp, #8
  408f98:	af00      	add	r7, sp, #0
  408f9a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  408f9c:	4b23      	ldr	r3, [pc, #140]	; (40902c <prvUnlockQueue+0x98>)
  408f9e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  408fa0:	e014      	b.n	408fcc <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  408fa2:	687b      	ldr	r3, [r7, #4]
  408fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  408fa6:	2b00      	cmp	r3, #0
  408fa8:	d00f      	beq.n	408fca <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  408faa:	687b      	ldr	r3, [r7, #4]
  408fac:	3324      	adds	r3, #36	; 0x24
  408fae:	4618      	mov	r0, r3
  408fb0:	4b1f      	ldr	r3, [pc, #124]	; (409030 <prvUnlockQueue+0x9c>)
  408fb2:	4798      	blx	r3
  408fb4:	4603      	mov	r3, r0
  408fb6:	2b00      	cmp	r3, #0
  408fb8:	d001      	beq.n	408fbe <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  408fba:	4b1e      	ldr	r3, [pc, #120]	; (409034 <prvUnlockQueue+0xa0>)
  408fbc:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  408fbe:	687b      	ldr	r3, [r7, #4]
  408fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  408fc2:	1e5a      	subs	r2, r3, #1
  408fc4:	687b      	ldr	r3, [r7, #4]
  408fc6:	649a      	str	r2, [r3, #72]	; 0x48
  408fc8:	e000      	b.n	408fcc <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  408fca:	e003      	b.n	408fd4 <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  408fcc:	687b      	ldr	r3, [r7, #4]
  408fce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  408fd0:	2b00      	cmp	r3, #0
  408fd2:	dce6      	bgt.n	408fa2 <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  408fd4:	687b      	ldr	r3, [r7, #4]
  408fd6:	f04f 32ff 	mov.w	r2, #4294967295
  408fda:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  408fdc:	4b16      	ldr	r3, [pc, #88]	; (409038 <prvUnlockQueue+0xa4>)
  408fde:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  408fe0:	4b12      	ldr	r3, [pc, #72]	; (40902c <prvUnlockQueue+0x98>)
  408fe2:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  408fe4:	e014      	b.n	409010 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  408fe6:	687b      	ldr	r3, [r7, #4]
  408fe8:	691b      	ldr	r3, [r3, #16]
  408fea:	2b00      	cmp	r3, #0
  408fec:	d00f      	beq.n	40900e <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  408fee:	687b      	ldr	r3, [r7, #4]
  408ff0:	3310      	adds	r3, #16
  408ff2:	4618      	mov	r0, r3
  408ff4:	4b0e      	ldr	r3, [pc, #56]	; (409030 <prvUnlockQueue+0x9c>)
  408ff6:	4798      	blx	r3
  408ff8:	4603      	mov	r3, r0
  408ffa:	2b00      	cmp	r3, #0
  408ffc:	d001      	beq.n	409002 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  408ffe:	4b0d      	ldr	r3, [pc, #52]	; (409034 <prvUnlockQueue+0xa0>)
  409000:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  409002:	687b      	ldr	r3, [r7, #4]
  409004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  409006:	1e5a      	subs	r2, r3, #1
  409008:	687b      	ldr	r3, [r7, #4]
  40900a:	645a      	str	r2, [r3, #68]	; 0x44
  40900c:	e000      	b.n	409010 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  40900e:	e003      	b.n	409018 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  409010:	687b      	ldr	r3, [r7, #4]
  409012:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  409014:	2b00      	cmp	r3, #0
  409016:	dce6      	bgt.n	408fe6 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  409018:	687b      	ldr	r3, [r7, #4]
  40901a:	f04f 32ff 	mov.w	r2, #4294967295
  40901e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  409020:	4b05      	ldr	r3, [pc, #20]	; (409038 <prvUnlockQueue+0xa4>)
  409022:	4798      	blx	r3
}
  409024:	3708      	adds	r7, #8
  409026:	46bd      	mov	sp, r7
  409028:	bd80      	pop	{r7, pc}
  40902a:	bf00      	nop
  40902c:	00408551 	.word	0x00408551
  409030:	00409815 	.word	0x00409815
  409034:	004099bd 	.word	0x004099bd
  409038:	0040856d 	.word	0x0040856d

0040903c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  40903c:	b580      	push	{r7, lr}
  40903e:	b084      	sub	sp, #16
  409040:	af00      	add	r7, sp, #0
  409042:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  409044:	4b08      	ldr	r3, [pc, #32]	; (409068 <prvIsQueueEmpty+0x2c>)
  409046:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  409048:	687b      	ldr	r3, [r7, #4]
  40904a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40904c:	2b00      	cmp	r3, #0
  40904e:	bf14      	ite	ne
  409050:	2300      	movne	r3, #0
  409052:	2301      	moveq	r3, #1
  409054:	b2db      	uxtb	r3, r3
  409056:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  409058:	4b04      	ldr	r3, [pc, #16]	; (40906c <prvIsQueueEmpty+0x30>)
  40905a:	4798      	blx	r3

	return xReturn;
  40905c:	68fb      	ldr	r3, [r7, #12]
}
  40905e:	4618      	mov	r0, r3
  409060:	3710      	adds	r7, #16
  409062:	46bd      	mov	sp, r7
  409064:	bd80      	pop	{r7, pc}
  409066:	bf00      	nop
  409068:	00408551 	.word	0x00408551
  40906c:	0040856d 	.word	0x0040856d

00409070 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  409070:	b580      	push	{r7, lr}
  409072:	b084      	sub	sp, #16
  409074:	af00      	add	r7, sp, #0
  409076:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  409078:	4b09      	ldr	r3, [pc, #36]	; (4090a0 <prvIsQueueFull+0x30>)
  40907a:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  40907c:	687b      	ldr	r3, [r7, #4]
  40907e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  409080:	687b      	ldr	r3, [r7, #4]
  409082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  409084:	429a      	cmp	r2, r3
  409086:	bf14      	ite	ne
  409088:	2300      	movne	r3, #0
  40908a:	2301      	moveq	r3, #1
  40908c:	b2db      	uxtb	r3, r3
  40908e:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  409090:	4b04      	ldr	r3, [pc, #16]	; (4090a4 <prvIsQueueFull+0x34>)
  409092:	4798      	blx	r3

	return xReturn;
  409094:	68fb      	ldr	r3, [r7, #12]
}
  409096:	4618      	mov	r0, r3
  409098:	3710      	adds	r7, #16
  40909a:	46bd      	mov	sp, r7
  40909c:	bd80      	pop	{r7, pc}
  40909e:	bf00      	nop
  4090a0:	00408551 	.word	0x00408551
  4090a4:	0040856d 	.word	0x0040856d

004090a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  4090a8:	b580      	push	{r7, lr}
  4090aa:	b082      	sub	sp, #8
  4090ac:	af00      	add	r7, sp, #0
  4090ae:	6078      	str	r0, [r7, #4]
  4090b0:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4090b2:	4b12      	ldr	r3, [pc, #72]	; (4090fc <vQueueWaitForMessageRestricted+0x54>)
  4090b4:	4798      	blx	r3
  4090b6:	687b      	ldr	r3, [r7, #4]
  4090b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4090ba:	f1b3 3fff 	cmp.w	r3, #4294967295
  4090be:	d102      	bne.n	4090c6 <vQueueWaitForMessageRestricted+0x1e>
  4090c0:	687b      	ldr	r3, [r7, #4]
  4090c2:	2200      	movs	r2, #0
  4090c4:	645a      	str	r2, [r3, #68]	; 0x44
  4090c6:	687b      	ldr	r3, [r7, #4]
  4090c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4090ca:	f1b3 3fff 	cmp.w	r3, #4294967295
  4090ce:	d102      	bne.n	4090d6 <vQueueWaitForMessageRestricted+0x2e>
  4090d0:	687b      	ldr	r3, [r7, #4]
  4090d2:	2200      	movs	r2, #0
  4090d4:	649a      	str	r2, [r3, #72]	; 0x48
  4090d6:	4b0a      	ldr	r3, [pc, #40]	; (409100 <vQueueWaitForMessageRestricted+0x58>)
  4090d8:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  4090da:	687b      	ldr	r3, [r7, #4]
  4090dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4090de:	2b00      	cmp	r3, #0
  4090e0:	d105      	bne.n	4090ee <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4090e2:	687b      	ldr	r3, [r7, #4]
  4090e4:	3324      	adds	r3, #36	; 0x24
  4090e6:	4618      	mov	r0, r3
  4090e8:	6839      	ldr	r1, [r7, #0]
  4090ea:	4b06      	ldr	r3, [pc, #24]	; (409104 <vQueueWaitForMessageRestricted+0x5c>)
  4090ec:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  4090ee:	6878      	ldr	r0, [r7, #4]
  4090f0:	4b05      	ldr	r3, [pc, #20]	; (409108 <vQueueWaitForMessageRestricted+0x60>)
  4090f2:	4798      	blx	r3
	}
  4090f4:	3708      	adds	r7, #8
  4090f6:	46bd      	mov	sp, r7
  4090f8:	bd80      	pop	{r7, pc}
  4090fa:	bf00      	nop
  4090fc:	00408551 	.word	0x00408551
  409100:	0040856d 	.word	0x0040856d
  409104:	004097b5 	.word	0x004097b5
  409108:	00408f95 	.word	0x00408f95

0040910c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  40910c:	b590      	push	{r4, r7, lr}
  40910e:	b08b      	sub	sp, #44	; 0x2c
  409110:	af02      	add	r7, sp, #8
  409112:	60f8      	str	r0, [r7, #12]
  409114:	60b9      	str	r1, [r7, #8]
  409116:	603b      	str	r3, [r7, #0]
  409118:	4613      	mov	r3, r2
  40911a:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  40911c:	68fb      	ldr	r3, [r7, #12]
  40911e:	2b00      	cmp	r3, #0
  409120:	d103      	bne.n	40912a <xTaskGenericCreate+0x1e>
  409122:	4b5a      	ldr	r3, [pc, #360]	; (40928c <xTaskGenericCreate+0x180>)
  409124:	4798      	blx	r3
  409126:	bf00      	nop
  409128:	e7fd      	b.n	409126 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  40912a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40912c:	2b0e      	cmp	r3, #14
  40912e:	d903      	bls.n	409138 <xTaskGenericCreate+0x2c>
  409130:	4b56      	ldr	r3, [pc, #344]	; (40928c <xTaskGenericCreate+0x180>)
  409132:	4798      	blx	r3
  409134:	bf00      	nop
  409136:	e7fd      	b.n	409134 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  409138:	88fb      	ldrh	r3, [r7, #6]
  40913a:	4618      	mov	r0, r3
  40913c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  40913e:	4b54      	ldr	r3, [pc, #336]	; (409290 <xTaskGenericCreate+0x184>)
  409140:	4798      	blx	r3
  409142:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  409144:	69bb      	ldr	r3, [r7, #24]
  409146:	2b00      	cmp	r3, #0
  409148:	f000 8088 	beq.w	40925c <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  40914c:	69bb      	ldr	r3, [r7, #24]
  40914e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  409150:	88fb      	ldrh	r3, [r7, #6]
  409152:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  409156:	3b01      	subs	r3, #1
  409158:	009b      	lsls	r3, r3, #2
  40915a:	4413      	add	r3, r2
  40915c:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  40915e:	697b      	ldr	r3, [r7, #20]
  409160:	f023 0307 	bic.w	r3, r3, #7
  409164:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  409166:	697b      	ldr	r3, [r7, #20]
  409168:	f003 0307 	and.w	r3, r3, #7
  40916c:	2b00      	cmp	r3, #0
  40916e:	d003      	beq.n	409178 <xTaskGenericCreate+0x6c>
  409170:	4b46      	ldr	r3, [pc, #280]	; (40928c <xTaskGenericCreate+0x180>)
  409172:	4798      	blx	r3
  409174:	bf00      	nop
  409176:	e7fd      	b.n	409174 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  409178:	88fb      	ldrh	r3, [r7, #6]
  40917a:	9300      	str	r3, [sp, #0]
  40917c:	69b8      	ldr	r0, [r7, #24]
  40917e:	68b9      	ldr	r1, [r7, #8]
  409180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  409182:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  409184:	4c43      	ldr	r4, [pc, #268]	; (409294 <xTaskGenericCreate+0x188>)
  409186:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  409188:	6978      	ldr	r0, [r7, #20]
  40918a:	68f9      	ldr	r1, [r7, #12]
  40918c:	683a      	ldr	r2, [r7, #0]
  40918e:	4b42      	ldr	r3, [pc, #264]	; (409298 <xTaskGenericCreate+0x18c>)
  409190:	4798      	blx	r3
  409192:	4602      	mov	r2, r0
  409194:	69bb      	ldr	r3, [r7, #24]
  409196:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  409198:	69bb      	ldr	r3, [r7, #24]
  40919a:	681b      	ldr	r3, [r3, #0]
  40919c:	f003 0307 	and.w	r3, r3, #7
  4091a0:	2b00      	cmp	r3, #0
  4091a2:	d003      	beq.n	4091ac <xTaskGenericCreate+0xa0>
  4091a4:	4b39      	ldr	r3, [pc, #228]	; (40928c <xTaskGenericCreate+0x180>)
  4091a6:	4798      	blx	r3
  4091a8:	bf00      	nop
  4091aa:	e7fd      	b.n	4091a8 <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  4091ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4091ae:	2b00      	cmp	r3, #0
  4091b0:	d002      	beq.n	4091b8 <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  4091b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4091b4:	69ba      	ldr	r2, [r7, #24]
  4091b6:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  4091b8:	4b38      	ldr	r3, [pc, #224]	; (40929c <xTaskGenericCreate+0x190>)
  4091ba:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4091bc:	4b38      	ldr	r3, [pc, #224]	; (4092a0 <xTaskGenericCreate+0x194>)
  4091be:	681b      	ldr	r3, [r3, #0]
  4091c0:	1c5a      	adds	r2, r3, #1
  4091c2:	4b37      	ldr	r3, [pc, #220]	; (4092a0 <xTaskGenericCreate+0x194>)
  4091c4:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  4091c6:	4b37      	ldr	r3, [pc, #220]	; (4092a4 <xTaskGenericCreate+0x198>)
  4091c8:	681b      	ldr	r3, [r3, #0]
  4091ca:	2b00      	cmp	r3, #0
  4091cc:	d109      	bne.n	4091e2 <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4091ce:	4b35      	ldr	r3, [pc, #212]	; (4092a4 <xTaskGenericCreate+0x198>)
  4091d0:	69ba      	ldr	r2, [r7, #24]
  4091d2:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  4091d4:	4b32      	ldr	r3, [pc, #200]	; (4092a0 <xTaskGenericCreate+0x194>)
  4091d6:	681b      	ldr	r3, [r3, #0]
  4091d8:	2b01      	cmp	r3, #1
  4091da:	d10f      	bne.n	4091fc <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  4091dc:	4b32      	ldr	r3, [pc, #200]	; (4092a8 <xTaskGenericCreate+0x19c>)
  4091de:	4798      	blx	r3
  4091e0:	e00c      	b.n	4091fc <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  4091e2:	4b32      	ldr	r3, [pc, #200]	; (4092ac <xTaskGenericCreate+0x1a0>)
  4091e4:	681b      	ldr	r3, [r3, #0]
  4091e6:	2b00      	cmp	r3, #0
  4091e8:	d108      	bne.n	4091fc <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4091ea:	4b2e      	ldr	r3, [pc, #184]	; (4092a4 <xTaskGenericCreate+0x198>)
  4091ec:	681b      	ldr	r3, [r3, #0]
  4091ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4091f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4091f2:	429a      	cmp	r2, r3
  4091f4:	d802      	bhi.n	4091fc <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  4091f6:	4b2b      	ldr	r3, [pc, #172]	; (4092a4 <xTaskGenericCreate+0x198>)
  4091f8:	69ba      	ldr	r2, [r7, #24]
  4091fa:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  4091fc:	69bb      	ldr	r3, [r7, #24]
  4091fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409200:	4b2b      	ldr	r3, [pc, #172]	; (4092b0 <xTaskGenericCreate+0x1a4>)
  409202:	681b      	ldr	r3, [r3, #0]
  409204:	429a      	cmp	r2, r3
  409206:	d903      	bls.n	409210 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  409208:	69bb      	ldr	r3, [r7, #24]
  40920a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40920c:	4b28      	ldr	r3, [pc, #160]	; (4092b0 <xTaskGenericCreate+0x1a4>)
  40920e:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  409210:	4b28      	ldr	r3, [pc, #160]	; (4092b4 <xTaskGenericCreate+0x1a8>)
  409212:	681a      	ldr	r2, [r3, #0]
  409214:	69bb      	ldr	r3, [r7, #24]
  409216:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  409218:	4b26      	ldr	r3, [pc, #152]	; (4092b4 <xTaskGenericCreate+0x1a8>)
  40921a:	681b      	ldr	r3, [r3, #0]
  40921c:	1c5a      	adds	r2, r3, #1
  40921e:	4b25      	ldr	r3, [pc, #148]	; (4092b4 <xTaskGenericCreate+0x1a8>)
  409220:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  409222:	69bb      	ldr	r3, [r7, #24]
  409224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409226:	4b24      	ldr	r3, [pc, #144]	; (4092b8 <xTaskGenericCreate+0x1ac>)
  409228:	681b      	ldr	r3, [r3, #0]
  40922a:	429a      	cmp	r2, r3
  40922c:	d903      	bls.n	409236 <xTaskGenericCreate+0x12a>
  40922e:	69bb      	ldr	r3, [r7, #24]
  409230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409232:	4b21      	ldr	r3, [pc, #132]	; (4092b8 <xTaskGenericCreate+0x1ac>)
  409234:	601a      	str	r2, [r3, #0]
  409236:	69bb      	ldr	r3, [r7, #24]
  409238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40923a:	4613      	mov	r3, r2
  40923c:	009b      	lsls	r3, r3, #2
  40923e:	4413      	add	r3, r2
  409240:	009b      	lsls	r3, r3, #2
  409242:	4a1e      	ldr	r2, [pc, #120]	; (4092bc <xTaskGenericCreate+0x1b0>)
  409244:	441a      	add	r2, r3
  409246:	69bb      	ldr	r3, [r7, #24]
  409248:	3304      	adds	r3, #4
  40924a:	4610      	mov	r0, r2
  40924c:	4619      	mov	r1, r3
  40924e:	4b1c      	ldr	r3, [pc, #112]	; (4092c0 <xTaskGenericCreate+0x1b4>)
  409250:	4798      	blx	r3

			xReturn = pdPASS;
  409252:	2301      	movs	r3, #1
  409254:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  409256:	4b1b      	ldr	r3, [pc, #108]	; (4092c4 <xTaskGenericCreate+0x1b8>)
  409258:	4798      	blx	r3
  40925a:	e002      	b.n	409262 <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  40925c:	f04f 33ff 	mov.w	r3, #4294967295
  409260:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  409262:	69fb      	ldr	r3, [r7, #28]
  409264:	2b01      	cmp	r3, #1
  409266:	d10b      	bne.n	409280 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  409268:	4b10      	ldr	r3, [pc, #64]	; (4092ac <xTaskGenericCreate+0x1a0>)
  40926a:	681b      	ldr	r3, [r3, #0]
  40926c:	2b00      	cmp	r3, #0
  40926e:	d007      	beq.n	409280 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  409270:	4b0c      	ldr	r3, [pc, #48]	; (4092a4 <xTaskGenericCreate+0x198>)
  409272:	681b      	ldr	r3, [r3, #0]
  409274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  409278:	429a      	cmp	r2, r3
  40927a:	d201      	bcs.n	409280 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  40927c:	4b12      	ldr	r3, [pc, #72]	; (4092c8 <xTaskGenericCreate+0x1bc>)
  40927e:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  409280:	69fb      	ldr	r3, [r7, #28]
}
  409282:	4618      	mov	r0, r3
  409284:	3724      	adds	r7, #36	; 0x24
  409286:	46bd      	mov	sp, r7
  409288:	bd90      	pop	{r4, r7, pc}
  40928a:	bf00      	nop
  40928c:	00408595 	.word	0x00408595
  409290:	00409bed 	.word	0x00409bed
  409294:	004099fd 	.word	0x004099fd
  409298:	00408471 	.word	0x00408471
  40929c:	00408551 	.word	0x00408551
  4092a0:	20008834 	.word	0x20008834
  4092a4:	20008694 	.word	0x20008694
  4092a8:	00409a71 	.word	0x00409a71
  4092ac:	20008844 	.word	0x20008844
  4092b0:	2000883c 	.word	0x2000883c
  4092b4:	20008858 	.word	0x20008858
  4092b8:	20008840 	.word	0x20008840
  4092bc:	20008698 	.word	0x20008698
  4092c0:	004082b5 	.word	0x004082b5
  4092c4:	0040856d 	.word	0x0040856d
  4092c8:	00408539 	.word	0x00408539

004092cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  4092cc:	b580      	push	{r7, lr}
  4092ce:	b084      	sub	sp, #16
  4092d0:	af00      	add	r7, sp, #0
  4092d2:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4092d4:	2300      	movs	r3, #0
  4092d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  4092d8:	687b      	ldr	r3, [r7, #4]
  4092da:	2b00      	cmp	r3, #0
  4092dc:	d012      	beq.n	409304 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  4092de:	4b0d      	ldr	r3, [pc, #52]	; (409314 <vTaskDelay+0x48>)
  4092e0:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  4092e2:	4b0d      	ldr	r3, [pc, #52]	; (409318 <vTaskDelay+0x4c>)
  4092e4:	681a      	ldr	r2, [r3, #0]
  4092e6:	687b      	ldr	r3, [r7, #4]
  4092e8:	4413      	add	r3, r2
  4092ea:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4092ec:	4b0b      	ldr	r3, [pc, #44]	; (40931c <vTaskDelay+0x50>)
  4092ee:	681b      	ldr	r3, [r3, #0]
  4092f0:	3304      	adds	r3, #4
  4092f2:	4618      	mov	r0, r3
  4092f4:	4b0a      	ldr	r3, [pc, #40]	; (409320 <vTaskDelay+0x54>)
  4092f6:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4092f8:	68b8      	ldr	r0, [r7, #8]
  4092fa:	4b0a      	ldr	r3, [pc, #40]	; (409324 <vTaskDelay+0x58>)
  4092fc:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  4092fe:	4b0a      	ldr	r3, [pc, #40]	; (409328 <vTaskDelay+0x5c>)
  409300:	4798      	blx	r3
  409302:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  409304:	68fb      	ldr	r3, [r7, #12]
  409306:	2b00      	cmp	r3, #0
  409308:	d101      	bne.n	40930e <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  40930a:	4b08      	ldr	r3, [pc, #32]	; (40932c <vTaskDelay+0x60>)
  40930c:	4798      	blx	r3
		}
	}
  40930e:	3710      	adds	r7, #16
  409310:	46bd      	mov	sp, r7
  409312:	bd80      	pop	{r7, pc}
  409314:	004093b1 	.word	0x004093b1
  409318:	20008838 	.word	0x20008838
  40931c:	20008694 	.word	0x20008694
  409320:	00408375 	.word	0x00408375
  409324:	00409b7d 	.word	0x00409b7d
  409328:	004093cd 	.word	0x004093cd
  40932c:	00408539 	.word	0x00408539

00409330 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  409330:	b590      	push	{r4, r7, lr}
  409332:	b087      	sub	sp, #28
  409334:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  409336:	2300      	movs	r3, #0
  409338:	9300      	str	r3, [sp, #0]
  40933a:	2300      	movs	r3, #0
  40933c:	9301      	str	r3, [sp, #4]
  40933e:	2300      	movs	r3, #0
  409340:	9302      	str	r3, [sp, #8]
  409342:	2300      	movs	r3, #0
  409344:	9303      	str	r3, [sp, #12]
  409346:	4812      	ldr	r0, [pc, #72]	; (409390 <vTaskStartScheduler+0x60>)
  409348:	4912      	ldr	r1, [pc, #72]	; (409394 <vTaskStartScheduler+0x64>)
  40934a:	2282      	movs	r2, #130	; 0x82
  40934c:	2300      	movs	r3, #0
  40934e:	4c12      	ldr	r4, [pc, #72]	; (409398 <vTaskStartScheduler+0x68>)
  409350:	47a0      	blx	r4
  409352:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  409354:	687b      	ldr	r3, [r7, #4]
  409356:	2b01      	cmp	r3, #1
  409358:	d102      	bne.n	409360 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  40935a:	4b10      	ldr	r3, [pc, #64]	; (40939c <vTaskStartScheduler+0x6c>)
  40935c:	4798      	blx	r3
  40935e:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  409360:	687b      	ldr	r3, [r7, #4]
  409362:	2b01      	cmp	r3, #1
  409364:	d109      	bne.n	40937a <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  409366:	4b0e      	ldr	r3, [pc, #56]	; (4093a0 <vTaskStartScheduler+0x70>)
  409368:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  40936a:	4b0e      	ldr	r3, [pc, #56]	; (4093a4 <vTaskStartScheduler+0x74>)
  40936c:	2201      	movs	r2, #1
  40936e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  409370:	4b0d      	ldr	r3, [pc, #52]	; (4093a8 <vTaskStartScheduler+0x78>)
  409372:	2200      	movs	r2, #0
  409374:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  409376:	4b0d      	ldr	r3, [pc, #52]	; (4093ac <vTaskStartScheduler+0x7c>)
  409378:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  40937a:	687b      	ldr	r3, [r7, #4]
  40937c:	2b00      	cmp	r3, #0
  40937e:	d103      	bne.n	409388 <vTaskStartScheduler+0x58>
  409380:	4b07      	ldr	r3, [pc, #28]	; (4093a0 <vTaskStartScheduler+0x70>)
  409382:	4798      	blx	r3
  409384:	bf00      	nop
  409386:	e7fd      	b.n	409384 <vTaskStartScheduler+0x54>
}
  409388:	370c      	adds	r7, #12
  40938a:	46bd      	mov	sp, r7
  40938c:	bd90      	pop	{r4, r7, pc}
  40938e:	bf00      	nop
  409390:	004099d5 	.word	0x004099d5
  409394:	004161e4 	.word	0x004161e4
  409398:	0040910d 	.word	0x0040910d
  40939c:	00409e11 	.word	0x00409e11
  4093a0:	00408595 	.word	0x00408595
  4093a4:	20008844 	.word	0x20008844
  4093a8:	20008838 	.word	0x20008838
  4093ac:	004084f9 	.word	0x004084f9

004093b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  4093b0:	b480      	push	{r7}
  4093b2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  4093b4:	4b04      	ldr	r3, [pc, #16]	; (4093c8 <vTaskSuspendAll+0x18>)
  4093b6:	681b      	ldr	r3, [r3, #0]
  4093b8:	1c5a      	adds	r2, r3, #1
  4093ba:	4b03      	ldr	r3, [pc, #12]	; (4093c8 <vTaskSuspendAll+0x18>)
  4093bc:	601a      	str	r2, [r3, #0]
}
  4093be:	46bd      	mov	sp, r7
  4093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4093c4:	4770      	bx	lr
  4093c6:	bf00      	nop
  4093c8:	20008848 	.word	0x20008848

004093cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  4093cc:	b590      	push	{r4, r7, lr}
  4093ce:	b083      	sub	sp, #12
  4093d0:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4093d2:	2300      	movs	r3, #0
  4093d4:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  4093d6:	4b36      	ldr	r3, [pc, #216]	; (4094b0 <xTaskResumeAll+0xe4>)
  4093d8:	681b      	ldr	r3, [r3, #0]
  4093da:	2b00      	cmp	r3, #0
  4093dc:	d103      	bne.n	4093e6 <xTaskResumeAll+0x1a>
  4093de:	4b35      	ldr	r3, [pc, #212]	; (4094b4 <xTaskResumeAll+0xe8>)
  4093e0:	4798      	blx	r3
  4093e2:	bf00      	nop
  4093e4:	e7fd      	b.n	4093e2 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  4093e6:	4b34      	ldr	r3, [pc, #208]	; (4094b8 <xTaskResumeAll+0xec>)
  4093e8:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4093ea:	4b31      	ldr	r3, [pc, #196]	; (4094b0 <xTaskResumeAll+0xe4>)
  4093ec:	681b      	ldr	r3, [r3, #0]
  4093ee:	1e5a      	subs	r2, r3, #1
  4093f0:	4b2f      	ldr	r3, [pc, #188]	; (4094b0 <xTaskResumeAll+0xe4>)
  4093f2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4093f4:	4b2e      	ldr	r3, [pc, #184]	; (4094b0 <xTaskResumeAll+0xe4>)
  4093f6:	681b      	ldr	r3, [r3, #0]
  4093f8:	2b00      	cmp	r3, #0
  4093fa:	d152      	bne.n	4094a2 <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  4093fc:	4b2f      	ldr	r3, [pc, #188]	; (4094bc <xTaskResumeAll+0xf0>)
  4093fe:	681b      	ldr	r3, [r3, #0]
  409400:	2b00      	cmp	r3, #0
  409402:	d04e      	beq.n	4094a2 <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  409404:	2300      	movs	r3, #0
  409406:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  409408:	e027      	b.n	40945a <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  40940a:	4b2d      	ldr	r3, [pc, #180]	; (4094c0 <xTaskResumeAll+0xf4>)
  40940c:	68db      	ldr	r3, [r3, #12]
  40940e:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  409410:	f104 0318 	add.w	r3, r4, #24
  409414:	4618      	mov	r0, r3
  409416:	4b2b      	ldr	r3, [pc, #172]	; (4094c4 <xTaskResumeAll+0xf8>)
  409418:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  40941a:	1d23      	adds	r3, r4, #4
  40941c:	4618      	mov	r0, r3
  40941e:	4b29      	ldr	r3, [pc, #164]	; (4094c4 <xTaskResumeAll+0xf8>)
  409420:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  409422:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  409424:	4b28      	ldr	r3, [pc, #160]	; (4094c8 <xTaskResumeAll+0xfc>)
  409426:	681b      	ldr	r3, [r3, #0]
  409428:	429a      	cmp	r2, r3
  40942a:	d902      	bls.n	409432 <xTaskResumeAll+0x66>
  40942c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40942e:	4b26      	ldr	r3, [pc, #152]	; (4094c8 <xTaskResumeAll+0xfc>)
  409430:	601a      	str	r2, [r3, #0]
  409432:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  409434:	4613      	mov	r3, r2
  409436:	009b      	lsls	r3, r3, #2
  409438:	4413      	add	r3, r2
  40943a:	009b      	lsls	r3, r3, #2
  40943c:	4a23      	ldr	r2, [pc, #140]	; (4094cc <xTaskResumeAll+0x100>)
  40943e:	441a      	add	r2, r3
  409440:	1d23      	adds	r3, r4, #4
  409442:	4610      	mov	r0, r2
  409444:	4619      	mov	r1, r3
  409446:	4b22      	ldr	r3, [pc, #136]	; (4094d0 <xTaskResumeAll+0x104>)
  409448:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40944a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40944c:	4b21      	ldr	r3, [pc, #132]	; (4094d4 <xTaskResumeAll+0x108>)
  40944e:	681b      	ldr	r3, [r3, #0]
  409450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  409452:	429a      	cmp	r2, r3
  409454:	d301      	bcc.n	40945a <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  409456:	2301      	movs	r3, #1
  409458:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  40945a:	4b19      	ldr	r3, [pc, #100]	; (4094c0 <xTaskResumeAll+0xf4>)
  40945c:	681b      	ldr	r3, [r3, #0]
  40945e:	2b00      	cmp	r3, #0
  409460:	d1d3      	bne.n	40940a <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  409462:	4b1d      	ldr	r3, [pc, #116]	; (4094d8 <xTaskResumeAll+0x10c>)
  409464:	681b      	ldr	r3, [r3, #0]
  409466:	2b00      	cmp	r3, #0
  409468:	d00d      	beq.n	409486 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40946a:	e006      	b.n	40947a <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  40946c:	4b1b      	ldr	r3, [pc, #108]	; (4094dc <xTaskResumeAll+0x110>)
  40946e:	4798      	blx	r3
						--uxMissedTicks;
  409470:	4b19      	ldr	r3, [pc, #100]	; (4094d8 <xTaskResumeAll+0x10c>)
  409472:	681b      	ldr	r3, [r3, #0]
  409474:	1e5a      	subs	r2, r3, #1
  409476:	4b18      	ldr	r3, [pc, #96]	; (4094d8 <xTaskResumeAll+0x10c>)
  409478:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40947a:	4b17      	ldr	r3, [pc, #92]	; (4094d8 <xTaskResumeAll+0x10c>)
  40947c:	681b      	ldr	r3, [r3, #0]
  40947e:	2b00      	cmp	r3, #0
  409480:	d1f4      	bne.n	40946c <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  409482:	2301      	movs	r3, #1
  409484:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  409486:	683b      	ldr	r3, [r7, #0]
  409488:	2b01      	cmp	r3, #1
  40948a:	d003      	beq.n	409494 <xTaskResumeAll+0xc8>
  40948c:	4b14      	ldr	r3, [pc, #80]	; (4094e0 <xTaskResumeAll+0x114>)
  40948e:	681b      	ldr	r3, [r3, #0]
  409490:	2b01      	cmp	r3, #1
  409492:	d106      	bne.n	4094a2 <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  409494:	2301      	movs	r3, #1
  409496:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  409498:	4b11      	ldr	r3, [pc, #68]	; (4094e0 <xTaskResumeAll+0x114>)
  40949a:	2200      	movs	r2, #0
  40949c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40949e:	4b11      	ldr	r3, [pc, #68]	; (4094e4 <xTaskResumeAll+0x118>)
  4094a0:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  4094a2:	4b11      	ldr	r3, [pc, #68]	; (4094e8 <xTaskResumeAll+0x11c>)
  4094a4:	4798      	blx	r3

	return xAlreadyYielded;
  4094a6:	687b      	ldr	r3, [r7, #4]
}
  4094a8:	4618      	mov	r0, r3
  4094aa:	370c      	adds	r7, #12
  4094ac:	46bd      	mov	sp, r7
  4094ae:	bd90      	pop	{r4, r7, pc}
  4094b0:	20008848 	.word	0x20008848
  4094b4:	00408595 	.word	0x00408595
  4094b8:	00408551 	.word	0x00408551
  4094bc:	20008834 	.word	0x20008834
  4094c0:	200087f4 	.word	0x200087f4
  4094c4:	00408375 	.word	0x00408375
  4094c8:	20008840 	.word	0x20008840
  4094cc:	20008698 	.word	0x20008698
  4094d0:	004082b5 	.word	0x004082b5
  4094d4:	20008694 	.word	0x20008694
  4094d8:	2000884c 	.word	0x2000884c
  4094dc:	00409549 	.word	0x00409549
  4094e0:	20008850 	.word	0x20008850
  4094e4:	00408539 	.word	0x00408539
  4094e8:	0040856d 	.word	0x0040856d

004094ec <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  4094ec:	b580      	push	{r7, lr}
  4094ee:	b082      	sub	sp, #8
  4094f0:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  4094f2:	4b06      	ldr	r3, [pc, #24]	; (40950c <xTaskGetTickCount+0x20>)
  4094f4:	4798      	blx	r3
	{
		xTicks = xTickCount;
  4094f6:	4b06      	ldr	r3, [pc, #24]	; (409510 <xTaskGetTickCount+0x24>)
  4094f8:	681b      	ldr	r3, [r3, #0]
  4094fa:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  4094fc:	4b05      	ldr	r3, [pc, #20]	; (409514 <xTaskGetTickCount+0x28>)
  4094fe:	4798      	blx	r3

	return xTicks;
  409500:	687b      	ldr	r3, [r7, #4]
}
  409502:	4618      	mov	r0, r3
  409504:	3708      	adds	r7, #8
  409506:	46bd      	mov	sp, r7
  409508:	bd80      	pop	{r7, pc}
  40950a:	bf00      	nop
  40950c:	00408551 	.word	0x00408551
  409510:	20008838 	.word	0x20008838
  409514:	0040856d 	.word	0x0040856d

00409518 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
  409518:	b580      	push	{r7, lr}
  40951a:	b082      	sub	sp, #8
  40951c:	af00      	add	r7, sp, #0
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  40951e:	4b07      	ldr	r3, [pc, #28]	; (40953c <xTaskGetTickCountFromISR+0x24>)
  409520:	4798      	blx	r3
  409522:	6078      	str	r0, [r7, #4]
	xReturn = xTickCount;
  409524:	4b06      	ldr	r3, [pc, #24]	; (409540 <xTaskGetTickCountFromISR+0x28>)
  409526:	681b      	ldr	r3, [r3, #0]
  409528:	603b      	str	r3, [r7, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  40952a:	6878      	ldr	r0, [r7, #4]
  40952c:	4b05      	ldr	r3, [pc, #20]	; (409544 <xTaskGetTickCountFromISR+0x2c>)
  40952e:	4798      	blx	r3

	return xReturn;
  409530:	683b      	ldr	r3, [r7, #0]
}
  409532:	4618      	mov	r0, r3
  409534:	3708      	adds	r7, #8
  409536:	46bd      	mov	sp, r7
  409538:	bd80      	pop	{r7, pc}
  40953a:	bf00      	nop
  40953c:	00408595 	.word	0x00408595
  409540:	20008838 	.word	0x20008838
  409544:	004085a9 	.word	0x004085a9

00409548 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  409548:	b580      	push	{r7, lr}
  40954a:	b084      	sub	sp, #16
  40954c:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40954e:	4b44      	ldr	r3, [pc, #272]	; (409660 <vTaskIncrementTick+0x118>)
  409550:	681b      	ldr	r3, [r3, #0]
  409552:	2b00      	cmp	r3, #0
  409554:	d17c      	bne.n	409650 <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  409556:	4b43      	ldr	r3, [pc, #268]	; (409664 <vTaskIncrementTick+0x11c>)
  409558:	681b      	ldr	r3, [r3, #0]
  40955a:	1c5a      	adds	r2, r3, #1
  40955c:	4b41      	ldr	r3, [pc, #260]	; (409664 <vTaskIncrementTick+0x11c>)
  40955e:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  409560:	4b40      	ldr	r3, [pc, #256]	; (409664 <vTaskIncrementTick+0x11c>)
  409562:	681b      	ldr	r3, [r3, #0]
  409564:	2b00      	cmp	r3, #0
  409566:	d12a      	bne.n	4095be <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  409568:	4b3f      	ldr	r3, [pc, #252]	; (409668 <vTaskIncrementTick+0x120>)
  40956a:	681b      	ldr	r3, [r3, #0]
  40956c:	681b      	ldr	r3, [r3, #0]
  40956e:	2b00      	cmp	r3, #0
  409570:	d003      	beq.n	40957a <vTaskIncrementTick+0x32>
  409572:	4b3e      	ldr	r3, [pc, #248]	; (40966c <vTaskIncrementTick+0x124>)
  409574:	4798      	blx	r3
  409576:	bf00      	nop
  409578:	e7fd      	b.n	409576 <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  40957a:	4b3b      	ldr	r3, [pc, #236]	; (409668 <vTaskIncrementTick+0x120>)
  40957c:	681b      	ldr	r3, [r3, #0]
  40957e:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  409580:	4b3b      	ldr	r3, [pc, #236]	; (409670 <vTaskIncrementTick+0x128>)
  409582:	681a      	ldr	r2, [r3, #0]
  409584:	4b38      	ldr	r3, [pc, #224]	; (409668 <vTaskIncrementTick+0x120>)
  409586:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  409588:	4b39      	ldr	r3, [pc, #228]	; (409670 <vTaskIncrementTick+0x128>)
  40958a:	68fa      	ldr	r2, [r7, #12]
  40958c:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  40958e:	4b39      	ldr	r3, [pc, #228]	; (409674 <vTaskIncrementTick+0x12c>)
  409590:	681b      	ldr	r3, [r3, #0]
  409592:	1c5a      	adds	r2, r3, #1
  409594:	4b37      	ldr	r3, [pc, #220]	; (409674 <vTaskIncrementTick+0x12c>)
  409596:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  409598:	4b33      	ldr	r3, [pc, #204]	; (409668 <vTaskIncrementTick+0x120>)
  40959a:	681b      	ldr	r3, [r3, #0]
  40959c:	681b      	ldr	r3, [r3, #0]
  40959e:	2b00      	cmp	r3, #0
  4095a0:	d104      	bne.n	4095ac <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  4095a2:	4b35      	ldr	r3, [pc, #212]	; (409678 <vTaskIncrementTick+0x130>)
  4095a4:	f04f 32ff 	mov.w	r2, #4294967295
  4095a8:	601a      	str	r2, [r3, #0]
  4095aa:	e008      	b.n	4095be <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4095ac:	4b2e      	ldr	r3, [pc, #184]	; (409668 <vTaskIncrementTick+0x120>)
  4095ae:	681b      	ldr	r3, [r3, #0]
  4095b0:	68db      	ldr	r3, [r3, #12]
  4095b2:	68db      	ldr	r3, [r3, #12]
  4095b4:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4095b6:	68bb      	ldr	r3, [r7, #8]
  4095b8:	685a      	ldr	r2, [r3, #4]
  4095ba:	4b2f      	ldr	r3, [pc, #188]	; (409678 <vTaskIncrementTick+0x130>)
  4095bc:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  4095be:	4b29      	ldr	r3, [pc, #164]	; (409664 <vTaskIncrementTick+0x11c>)
  4095c0:	681a      	ldr	r2, [r3, #0]
  4095c2:	4b2d      	ldr	r3, [pc, #180]	; (409678 <vTaskIncrementTick+0x130>)
  4095c4:	681b      	ldr	r3, [r3, #0]
  4095c6:	429a      	cmp	r2, r3
  4095c8:	d341      	bcc.n	40964e <vTaskIncrementTick+0x106>
  4095ca:	4b27      	ldr	r3, [pc, #156]	; (409668 <vTaskIncrementTick+0x120>)
  4095cc:	681b      	ldr	r3, [r3, #0]
  4095ce:	681b      	ldr	r3, [r3, #0]
  4095d0:	2b00      	cmp	r3, #0
  4095d2:	d104      	bne.n	4095de <vTaskIncrementTick+0x96>
  4095d4:	4b28      	ldr	r3, [pc, #160]	; (409678 <vTaskIncrementTick+0x130>)
  4095d6:	f04f 32ff 	mov.w	r2, #4294967295
  4095da:	601a      	str	r2, [r3, #0]
  4095dc:	e037      	b.n	40964e <vTaskIncrementTick+0x106>
  4095de:	4b22      	ldr	r3, [pc, #136]	; (409668 <vTaskIncrementTick+0x120>)
  4095e0:	681b      	ldr	r3, [r3, #0]
  4095e2:	68db      	ldr	r3, [r3, #12]
  4095e4:	68db      	ldr	r3, [r3, #12]
  4095e6:	60bb      	str	r3, [r7, #8]
  4095e8:	68bb      	ldr	r3, [r7, #8]
  4095ea:	685b      	ldr	r3, [r3, #4]
  4095ec:	607b      	str	r3, [r7, #4]
  4095ee:	4b1d      	ldr	r3, [pc, #116]	; (409664 <vTaskIncrementTick+0x11c>)
  4095f0:	681a      	ldr	r2, [r3, #0]
  4095f2:	687b      	ldr	r3, [r7, #4]
  4095f4:	429a      	cmp	r2, r3
  4095f6:	d203      	bcs.n	409600 <vTaskIncrementTick+0xb8>
  4095f8:	4b1f      	ldr	r3, [pc, #124]	; (409678 <vTaskIncrementTick+0x130>)
  4095fa:	687a      	ldr	r2, [r7, #4]
  4095fc:	601a      	str	r2, [r3, #0]
  4095fe:	e026      	b.n	40964e <vTaskIncrementTick+0x106>
  409600:	68bb      	ldr	r3, [r7, #8]
  409602:	3304      	adds	r3, #4
  409604:	4618      	mov	r0, r3
  409606:	4b1d      	ldr	r3, [pc, #116]	; (40967c <vTaskIncrementTick+0x134>)
  409608:	4798      	blx	r3
  40960a:	68bb      	ldr	r3, [r7, #8]
  40960c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40960e:	2b00      	cmp	r3, #0
  409610:	d004      	beq.n	40961c <vTaskIncrementTick+0xd4>
  409612:	68bb      	ldr	r3, [r7, #8]
  409614:	3318      	adds	r3, #24
  409616:	4618      	mov	r0, r3
  409618:	4b18      	ldr	r3, [pc, #96]	; (40967c <vTaskIncrementTick+0x134>)
  40961a:	4798      	blx	r3
  40961c:	68bb      	ldr	r3, [r7, #8]
  40961e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409620:	4b17      	ldr	r3, [pc, #92]	; (409680 <vTaskIncrementTick+0x138>)
  409622:	681b      	ldr	r3, [r3, #0]
  409624:	429a      	cmp	r2, r3
  409626:	d903      	bls.n	409630 <vTaskIncrementTick+0xe8>
  409628:	68bb      	ldr	r3, [r7, #8]
  40962a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40962c:	4b14      	ldr	r3, [pc, #80]	; (409680 <vTaskIncrementTick+0x138>)
  40962e:	601a      	str	r2, [r3, #0]
  409630:	68bb      	ldr	r3, [r7, #8]
  409632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409634:	4613      	mov	r3, r2
  409636:	009b      	lsls	r3, r3, #2
  409638:	4413      	add	r3, r2
  40963a:	009b      	lsls	r3, r3, #2
  40963c:	4a11      	ldr	r2, [pc, #68]	; (409684 <vTaskIncrementTick+0x13c>)
  40963e:	441a      	add	r2, r3
  409640:	68bb      	ldr	r3, [r7, #8]
  409642:	3304      	adds	r3, #4
  409644:	4610      	mov	r0, r2
  409646:	4619      	mov	r1, r3
  409648:	4b0f      	ldr	r3, [pc, #60]	; (409688 <vTaskIncrementTick+0x140>)
  40964a:	4798      	blx	r3
  40964c:	e7bd      	b.n	4095ca <vTaskIncrementTick+0x82>
  40964e:	e004      	b.n	40965a <vTaskIncrementTick+0x112>
	}
	else
	{
		++uxMissedTicks;
  409650:	4b0e      	ldr	r3, [pc, #56]	; (40968c <vTaskIncrementTick+0x144>)
  409652:	681b      	ldr	r3, [r3, #0]
  409654:	1c5a      	adds	r2, r3, #1
  409656:	4b0d      	ldr	r3, [pc, #52]	; (40968c <vTaskIncrementTick+0x144>)
  409658:	601a      	str	r2, [r3, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
  40965a:	3710      	adds	r7, #16
  40965c:	46bd      	mov	sp, r7
  40965e:	bd80      	pop	{r7, pc}
  409660:	20008848 	.word	0x20008848
  409664:	20008838 	.word	0x20008838
  409668:	200087ec 	.word	0x200087ec
  40966c:	00408595 	.word	0x00408595
  409670:	200087f0 	.word	0x200087f0
  409674:	20008854 	.word	0x20008854
  409678:	20000360 	.word	0x20000360
  40967c:	00408375 	.word	0x00408375
  409680:	20008840 	.word	0x20008840
  409684:	20008698 	.word	0x20008698
  409688:	004082b5 	.word	0x004082b5
  40968c:	2000884c 	.word	0x2000884c

00409690 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  409690:	b580      	push	{r7, lr}
  409692:	b082      	sub	sp, #8
  409694:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  409696:	4b21      	ldr	r3, [pc, #132]	; (40971c <vTaskSwitchContext+0x8c>)
  409698:	681b      	ldr	r3, [r3, #0]
  40969a:	2b00      	cmp	r3, #0
  40969c:	d003      	beq.n	4096a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  40969e:	4b20      	ldr	r3, [pc, #128]	; (409720 <vTaskSwitchContext+0x90>)
  4096a0:	2201      	movs	r2, #1
  4096a2:	601a      	str	r2, [r3, #0]
  4096a4:	e036      	b.n	409714 <vTaskSwitchContext+0x84>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  4096a6:	e00c      	b.n	4096c2 <vTaskSwitchContext+0x32>
  4096a8:	4b1e      	ldr	r3, [pc, #120]	; (409724 <vTaskSwitchContext+0x94>)
  4096aa:	681b      	ldr	r3, [r3, #0]
  4096ac:	2b00      	cmp	r3, #0
  4096ae:	d103      	bne.n	4096b8 <vTaskSwitchContext+0x28>
  4096b0:	4b1d      	ldr	r3, [pc, #116]	; (409728 <vTaskSwitchContext+0x98>)
  4096b2:	4798      	blx	r3
  4096b4:	bf00      	nop
  4096b6:	e7fd      	b.n	4096b4 <vTaskSwitchContext+0x24>
  4096b8:	4b1a      	ldr	r3, [pc, #104]	; (409724 <vTaskSwitchContext+0x94>)
  4096ba:	681b      	ldr	r3, [r3, #0]
  4096bc:	1e5a      	subs	r2, r3, #1
  4096be:	4b19      	ldr	r3, [pc, #100]	; (409724 <vTaskSwitchContext+0x94>)
  4096c0:	601a      	str	r2, [r3, #0]
  4096c2:	4b18      	ldr	r3, [pc, #96]	; (409724 <vTaskSwitchContext+0x94>)
  4096c4:	681a      	ldr	r2, [r3, #0]
  4096c6:	4919      	ldr	r1, [pc, #100]	; (40972c <vTaskSwitchContext+0x9c>)
  4096c8:	4613      	mov	r3, r2
  4096ca:	009b      	lsls	r3, r3, #2
  4096cc:	4413      	add	r3, r2
  4096ce:	009b      	lsls	r3, r3, #2
  4096d0:	440b      	add	r3, r1
  4096d2:	681b      	ldr	r3, [r3, #0]
  4096d4:	2b00      	cmp	r3, #0
  4096d6:	d0e7      	beq.n	4096a8 <vTaskSwitchContext+0x18>
  4096d8:	4b12      	ldr	r3, [pc, #72]	; (409724 <vTaskSwitchContext+0x94>)
  4096da:	681a      	ldr	r2, [r3, #0]
  4096dc:	4613      	mov	r3, r2
  4096de:	009b      	lsls	r3, r3, #2
  4096e0:	4413      	add	r3, r2
  4096e2:	009b      	lsls	r3, r3, #2
  4096e4:	4a11      	ldr	r2, [pc, #68]	; (40972c <vTaskSwitchContext+0x9c>)
  4096e6:	4413      	add	r3, r2
  4096e8:	607b      	str	r3, [r7, #4]
  4096ea:	687b      	ldr	r3, [r7, #4]
  4096ec:	685b      	ldr	r3, [r3, #4]
  4096ee:	685a      	ldr	r2, [r3, #4]
  4096f0:	687b      	ldr	r3, [r7, #4]
  4096f2:	605a      	str	r2, [r3, #4]
  4096f4:	687b      	ldr	r3, [r7, #4]
  4096f6:	685a      	ldr	r2, [r3, #4]
  4096f8:	687b      	ldr	r3, [r7, #4]
  4096fa:	3308      	adds	r3, #8
  4096fc:	429a      	cmp	r2, r3
  4096fe:	d104      	bne.n	40970a <vTaskSwitchContext+0x7a>
  409700:	687b      	ldr	r3, [r7, #4]
  409702:	685b      	ldr	r3, [r3, #4]
  409704:	685a      	ldr	r2, [r3, #4]
  409706:	687b      	ldr	r3, [r7, #4]
  409708:	605a      	str	r2, [r3, #4]
  40970a:	687b      	ldr	r3, [r7, #4]
  40970c:	685b      	ldr	r3, [r3, #4]
  40970e:	68da      	ldr	r2, [r3, #12]
  409710:	4b07      	ldr	r3, [pc, #28]	; (409730 <vTaskSwitchContext+0xa0>)
  409712:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  409714:	3708      	adds	r7, #8
  409716:	46bd      	mov	sp, r7
  409718:	bd80      	pop	{r7, pc}
  40971a:	bf00      	nop
  40971c:	20008848 	.word	0x20008848
  409720:	20008850 	.word	0x20008850
  409724:	20008840 	.word	0x20008840
  409728:	00408595 	.word	0x00408595
  40972c:	20008698 	.word	0x20008698
  409730:	20008694 	.word	0x20008694

00409734 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  409734:	b580      	push	{r7, lr}
  409736:	b084      	sub	sp, #16
  409738:	af00      	add	r7, sp, #0
  40973a:	6078      	str	r0, [r7, #4]
  40973c:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  40973e:	687b      	ldr	r3, [r7, #4]
  409740:	2b00      	cmp	r3, #0
  409742:	d103      	bne.n	40974c <vTaskPlaceOnEventList+0x18>
  409744:	4b13      	ldr	r3, [pc, #76]	; (409794 <vTaskPlaceOnEventList+0x60>)
  409746:	4798      	blx	r3
  409748:	bf00      	nop
  40974a:	e7fd      	b.n	409748 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  40974c:	4b12      	ldr	r3, [pc, #72]	; (409798 <vTaskPlaceOnEventList+0x64>)
  40974e:	681b      	ldr	r3, [r3, #0]
  409750:	3318      	adds	r3, #24
  409752:	6878      	ldr	r0, [r7, #4]
  409754:	4619      	mov	r1, r3
  409756:	4b11      	ldr	r3, [pc, #68]	; (40979c <vTaskPlaceOnEventList+0x68>)
  409758:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40975a:	4b0f      	ldr	r3, [pc, #60]	; (409798 <vTaskPlaceOnEventList+0x64>)
  40975c:	681b      	ldr	r3, [r3, #0]
  40975e:	3304      	adds	r3, #4
  409760:	4618      	mov	r0, r3
  409762:	4b0f      	ldr	r3, [pc, #60]	; (4097a0 <vTaskPlaceOnEventList+0x6c>)
  409764:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  409766:	683b      	ldr	r3, [r7, #0]
  409768:	f1b3 3fff 	cmp.w	r3, #4294967295
  40976c:	d107      	bne.n	40977e <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40976e:	4b0a      	ldr	r3, [pc, #40]	; (409798 <vTaskPlaceOnEventList+0x64>)
  409770:	681b      	ldr	r3, [r3, #0]
  409772:	3304      	adds	r3, #4
  409774:	480b      	ldr	r0, [pc, #44]	; (4097a4 <vTaskPlaceOnEventList+0x70>)
  409776:	4619      	mov	r1, r3
  409778:	4b0b      	ldr	r3, [pc, #44]	; (4097a8 <vTaskPlaceOnEventList+0x74>)
  40977a:	4798      	blx	r3
  40977c:	e007      	b.n	40978e <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  40977e:	4b0b      	ldr	r3, [pc, #44]	; (4097ac <vTaskPlaceOnEventList+0x78>)
  409780:	681a      	ldr	r2, [r3, #0]
  409782:	683b      	ldr	r3, [r7, #0]
  409784:	4413      	add	r3, r2
  409786:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  409788:	68f8      	ldr	r0, [r7, #12]
  40978a:	4b09      	ldr	r3, [pc, #36]	; (4097b0 <vTaskPlaceOnEventList+0x7c>)
  40978c:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  40978e:	3710      	adds	r7, #16
  409790:	46bd      	mov	sp, r7
  409792:	bd80      	pop	{r7, pc}
  409794:	00408595 	.word	0x00408595
  409798:	20008694 	.word	0x20008694
  40979c:	00408305 	.word	0x00408305
  4097a0:	00408375 	.word	0x00408375
  4097a4:	20008820 	.word	0x20008820
  4097a8:	004082b5 	.word	0x004082b5
  4097ac:	20008838 	.word	0x20008838
  4097b0:	00409b7d 	.word	0x00409b7d

004097b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  4097b4:	b580      	push	{r7, lr}
  4097b6:	b084      	sub	sp, #16
  4097b8:	af00      	add	r7, sp, #0
  4097ba:	6078      	str	r0, [r7, #4]
  4097bc:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  4097be:	687b      	ldr	r3, [r7, #4]
  4097c0:	2b00      	cmp	r3, #0
  4097c2:	d103      	bne.n	4097cc <vTaskPlaceOnEventListRestricted+0x18>
  4097c4:	4b0d      	ldr	r3, [pc, #52]	; (4097fc <vTaskPlaceOnEventListRestricted+0x48>)
  4097c6:	4798      	blx	r3
  4097c8:	bf00      	nop
  4097ca:	e7fd      	b.n	4097c8 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4097cc:	4b0c      	ldr	r3, [pc, #48]	; (409800 <vTaskPlaceOnEventListRestricted+0x4c>)
  4097ce:	681b      	ldr	r3, [r3, #0]
  4097d0:	3318      	adds	r3, #24
  4097d2:	6878      	ldr	r0, [r7, #4]
  4097d4:	4619      	mov	r1, r3
  4097d6:	4b0b      	ldr	r3, [pc, #44]	; (409804 <vTaskPlaceOnEventListRestricted+0x50>)
  4097d8:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4097da:	4b09      	ldr	r3, [pc, #36]	; (409800 <vTaskPlaceOnEventListRestricted+0x4c>)
  4097dc:	681b      	ldr	r3, [r3, #0]
  4097de:	3304      	adds	r3, #4
  4097e0:	4618      	mov	r0, r3
  4097e2:	4b09      	ldr	r3, [pc, #36]	; (409808 <vTaskPlaceOnEventListRestricted+0x54>)
  4097e4:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  4097e6:	4b09      	ldr	r3, [pc, #36]	; (40980c <vTaskPlaceOnEventListRestricted+0x58>)
  4097e8:	681a      	ldr	r2, [r3, #0]
  4097ea:	683b      	ldr	r3, [r7, #0]
  4097ec:	4413      	add	r3, r2
  4097ee:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4097f0:	68f8      	ldr	r0, [r7, #12]
  4097f2:	4b07      	ldr	r3, [pc, #28]	; (409810 <vTaskPlaceOnEventListRestricted+0x5c>)
  4097f4:	4798      	blx	r3
	}
  4097f6:	3710      	adds	r7, #16
  4097f8:	46bd      	mov	sp, r7
  4097fa:	bd80      	pop	{r7, pc}
  4097fc:	00408595 	.word	0x00408595
  409800:	20008694 	.word	0x20008694
  409804:	004082b5 	.word	0x004082b5
  409808:	00408375 	.word	0x00408375
  40980c:	20008838 	.word	0x20008838
  409810:	00409b7d 	.word	0x00409b7d

00409814 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  409814:	b580      	push	{r7, lr}
  409816:	b084      	sub	sp, #16
  409818:	af00      	add	r7, sp, #0
  40981a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40981c:	687b      	ldr	r3, [r7, #4]
  40981e:	68db      	ldr	r3, [r3, #12]
  409820:	68db      	ldr	r3, [r3, #12]
  409822:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  409824:	68bb      	ldr	r3, [r7, #8]
  409826:	2b00      	cmp	r3, #0
  409828:	d103      	bne.n	409832 <xTaskRemoveFromEventList+0x1e>
  40982a:	4b21      	ldr	r3, [pc, #132]	; (4098b0 <xTaskRemoveFromEventList+0x9c>)
  40982c:	4798      	blx	r3
  40982e:	bf00      	nop
  409830:	e7fd      	b.n	40982e <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  409832:	68bb      	ldr	r3, [r7, #8]
  409834:	3318      	adds	r3, #24
  409836:	4618      	mov	r0, r3
  409838:	4b1e      	ldr	r3, [pc, #120]	; (4098b4 <xTaskRemoveFromEventList+0xa0>)
  40983a:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40983c:	4b1e      	ldr	r3, [pc, #120]	; (4098b8 <xTaskRemoveFromEventList+0xa4>)
  40983e:	681b      	ldr	r3, [r3, #0]
  409840:	2b00      	cmp	r3, #0
  409842:	d11d      	bne.n	409880 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  409844:	68bb      	ldr	r3, [r7, #8]
  409846:	3304      	adds	r3, #4
  409848:	4618      	mov	r0, r3
  40984a:	4b1a      	ldr	r3, [pc, #104]	; (4098b4 <xTaskRemoveFromEventList+0xa0>)
  40984c:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  40984e:	68bb      	ldr	r3, [r7, #8]
  409850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409852:	4b1a      	ldr	r3, [pc, #104]	; (4098bc <xTaskRemoveFromEventList+0xa8>)
  409854:	681b      	ldr	r3, [r3, #0]
  409856:	429a      	cmp	r2, r3
  409858:	d903      	bls.n	409862 <xTaskRemoveFromEventList+0x4e>
  40985a:	68bb      	ldr	r3, [r7, #8]
  40985c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40985e:	4b17      	ldr	r3, [pc, #92]	; (4098bc <xTaskRemoveFromEventList+0xa8>)
  409860:	601a      	str	r2, [r3, #0]
  409862:	68bb      	ldr	r3, [r7, #8]
  409864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409866:	4613      	mov	r3, r2
  409868:	009b      	lsls	r3, r3, #2
  40986a:	4413      	add	r3, r2
  40986c:	009b      	lsls	r3, r3, #2
  40986e:	4a14      	ldr	r2, [pc, #80]	; (4098c0 <xTaskRemoveFromEventList+0xac>)
  409870:	441a      	add	r2, r3
  409872:	68bb      	ldr	r3, [r7, #8]
  409874:	3304      	adds	r3, #4
  409876:	4610      	mov	r0, r2
  409878:	4619      	mov	r1, r3
  40987a:	4b12      	ldr	r3, [pc, #72]	; (4098c4 <xTaskRemoveFromEventList+0xb0>)
  40987c:	4798      	blx	r3
  40987e:	e005      	b.n	40988c <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  409880:	68bb      	ldr	r3, [r7, #8]
  409882:	3318      	adds	r3, #24
  409884:	4810      	ldr	r0, [pc, #64]	; (4098c8 <xTaskRemoveFromEventList+0xb4>)
  409886:	4619      	mov	r1, r3
  409888:	4b0e      	ldr	r3, [pc, #56]	; (4098c4 <xTaskRemoveFromEventList+0xb0>)
  40988a:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40988c:	68bb      	ldr	r3, [r7, #8]
  40988e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409890:	4b0e      	ldr	r3, [pc, #56]	; (4098cc <xTaskRemoveFromEventList+0xb8>)
  409892:	681b      	ldr	r3, [r3, #0]
  409894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  409896:	429a      	cmp	r2, r3
  409898:	d302      	bcc.n	4098a0 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  40989a:	2301      	movs	r3, #1
  40989c:	60fb      	str	r3, [r7, #12]
  40989e:	e001      	b.n	4098a4 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  4098a0:	2300      	movs	r3, #0
  4098a2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  4098a4:	68fb      	ldr	r3, [r7, #12]
}
  4098a6:	4618      	mov	r0, r3
  4098a8:	3710      	adds	r7, #16
  4098aa:	46bd      	mov	sp, r7
  4098ac:	bd80      	pop	{r7, pc}
  4098ae:	bf00      	nop
  4098b0:	00408595 	.word	0x00408595
  4098b4:	00408375 	.word	0x00408375
  4098b8:	20008848 	.word	0x20008848
  4098bc:	20008840 	.word	0x20008840
  4098c0:	20008698 	.word	0x20008698
  4098c4:	004082b5 	.word	0x004082b5
  4098c8:	200087f4 	.word	0x200087f4
  4098cc:	20008694 	.word	0x20008694

004098d0 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  4098d0:	b580      	push	{r7, lr}
  4098d2:	b082      	sub	sp, #8
  4098d4:	af00      	add	r7, sp, #0
  4098d6:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  4098d8:	687b      	ldr	r3, [r7, #4]
  4098da:	2b00      	cmp	r3, #0
  4098dc:	d103      	bne.n	4098e6 <vTaskSetTimeOutState+0x16>
  4098de:	4b07      	ldr	r3, [pc, #28]	; (4098fc <vTaskSetTimeOutState+0x2c>)
  4098e0:	4798      	blx	r3
  4098e2:	bf00      	nop
  4098e4:	e7fd      	b.n	4098e2 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4098e6:	4b06      	ldr	r3, [pc, #24]	; (409900 <vTaskSetTimeOutState+0x30>)
  4098e8:	681a      	ldr	r2, [r3, #0]
  4098ea:	687b      	ldr	r3, [r7, #4]
  4098ec:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4098ee:	4b05      	ldr	r3, [pc, #20]	; (409904 <vTaskSetTimeOutState+0x34>)
  4098f0:	681a      	ldr	r2, [r3, #0]
  4098f2:	687b      	ldr	r3, [r7, #4]
  4098f4:	605a      	str	r2, [r3, #4]
}
  4098f6:	3708      	adds	r7, #8
  4098f8:	46bd      	mov	sp, r7
  4098fa:	bd80      	pop	{r7, pc}
  4098fc:	00408595 	.word	0x00408595
  409900:	20008854 	.word	0x20008854
  409904:	20008838 	.word	0x20008838

00409908 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  409908:	b580      	push	{r7, lr}
  40990a:	b084      	sub	sp, #16
  40990c:	af00      	add	r7, sp, #0
  40990e:	6078      	str	r0, [r7, #4]
  409910:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  409912:	687b      	ldr	r3, [r7, #4]
  409914:	2b00      	cmp	r3, #0
  409916:	d103      	bne.n	409920 <xTaskCheckForTimeOut+0x18>
  409918:	4b22      	ldr	r3, [pc, #136]	; (4099a4 <xTaskCheckForTimeOut+0x9c>)
  40991a:	4798      	blx	r3
  40991c:	bf00      	nop
  40991e:	e7fd      	b.n	40991c <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  409920:	683b      	ldr	r3, [r7, #0]
  409922:	2b00      	cmp	r3, #0
  409924:	d103      	bne.n	40992e <xTaskCheckForTimeOut+0x26>
  409926:	4b1f      	ldr	r3, [pc, #124]	; (4099a4 <xTaskCheckForTimeOut+0x9c>)
  409928:	4798      	blx	r3
  40992a:	bf00      	nop
  40992c:	e7fd      	b.n	40992a <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  40992e:	4b1e      	ldr	r3, [pc, #120]	; (4099a8 <xTaskCheckForTimeOut+0xa0>)
  409930:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  409932:	683b      	ldr	r3, [r7, #0]
  409934:	681b      	ldr	r3, [r3, #0]
  409936:	f1b3 3fff 	cmp.w	r3, #4294967295
  40993a:	d102      	bne.n	409942 <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  40993c:	2300      	movs	r3, #0
  40993e:	60fb      	str	r3, [r7, #12]
  409940:	e029      	b.n	409996 <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  409942:	687b      	ldr	r3, [r7, #4]
  409944:	681a      	ldr	r2, [r3, #0]
  409946:	4b19      	ldr	r3, [pc, #100]	; (4099ac <xTaskCheckForTimeOut+0xa4>)
  409948:	681b      	ldr	r3, [r3, #0]
  40994a:	429a      	cmp	r2, r3
  40994c:	d008      	beq.n	409960 <xTaskCheckForTimeOut+0x58>
  40994e:	687b      	ldr	r3, [r7, #4]
  409950:	685a      	ldr	r2, [r3, #4]
  409952:	4b17      	ldr	r3, [pc, #92]	; (4099b0 <xTaskCheckForTimeOut+0xa8>)
  409954:	681b      	ldr	r3, [r3, #0]
  409956:	429a      	cmp	r2, r3
  409958:	d802      	bhi.n	409960 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  40995a:	2301      	movs	r3, #1
  40995c:	60fb      	str	r3, [r7, #12]
  40995e:	e01a      	b.n	409996 <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  409960:	4b13      	ldr	r3, [pc, #76]	; (4099b0 <xTaskCheckForTimeOut+0xa8>)
  409962:	681a      	ldr	r2, [r3, #0]
  409964:	687b      	ldr	r3, [r7, #4]
  409966:	685b      	ldr	r3, [r3, #4]
  409968:	1ad2      	subs	r2, r2, r3
  40996a:	683b      	ldr	r3, [r7, #0]
  40996c:	681b      	ldr	r3, [r3, #0]
  40996e:	429a      	cmp	r2, r3
  409970:	d20f      	bcs.n	409992 <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  409972:	683b      	ldr	r3, [r7, #0]
  409974:	681a      	ldr	r2, [r3, #0]
  409976:	687b      	ldr	r3, [r7, #4]
  409978:	6859      	ldr	r1, [r3, #4]
  40997a:	4b0d      	ldr	r3, [pc, #52]	; (4099b0 <xTaskCheckForTimeOut+0xa8>)
  40997c:	681b      	ldr	r3, [r3, #0]
  40997e:	1acb      	subs	r3, r1, r3
  409980:	441a      	add	r2, r3
  409982:	683b      	ldr	r3, [r7, #0]
  409984:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  409986:	6878      	ldr	r0, [r7, #4]
  409988:	4b0a      	ldr	r3, [pc, #40]	; (4099b4 <xTaskCheckForTimeOut+0xac>)
  40998a:	4798      	blx	r3
			xReturn = pdFALSE;
  40998c:	2300      	movs	r3, #0
  40998e:	60fb      	str	r3, [r7, #12]
  409990:	e001      	b.n	409996 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  409992:	2301      	movs	r3, #1
  409994:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  409996:	4b08      	ldr	r3, [pc, #32]	; (4099b8 <xTaskCheckForTimeOut+0xb0>)
  409998:	4798      	blx	r3

	return xReturn;
  40999a:	68fb      	ldr	r3, [r7, #12]
}
  40999c:	4618      	mov	r0, r3
  40999e:	3710      	adds	r7, #16
  4099a0:	46bd      	mov	sp, r7
  4099a2:	bd80      	pop	{r7, pc}
  4099a4:	00408595 	.word	0x00408595
  4099a8:	00408551 	.word	0x00408551
  4099ac:	20008854 	.word	0x20008854
  4099b0:	20008838 	.word	0x20008838
  4099b4:	004098d1 	.word	0x004098d1
  4099b8:	0040856d 	.word	0x0040856d

004099bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  4099bc:	b480      	push	{r7}
  4099be:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  4099c0:	4b03      	ldr	r3, [pc, #12]	; (4099d0 <vTaskMissedYield+0x14>)
  4099c2:	2201      	movs	r2, #1
  4099c4:	601a      	str	r2, [r3, #0]
}
  4099c6:	46bd      	mov	sp, r7
  4099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4099cc:	4770      	bx	lr
  4099ce:	bf00      	nop
  4099d0:	20008850 	.word	0x20008850

004099d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  4099d4:	b580      	push	{r7, lr}
  4099d6:	b082      	sub	sp, #8
  4099d8:	af00      	add	r7, sp, #0
  4099da:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  4099dc:	4b04      	ldr	r3, [pc, #16]	; (4099f0 <prvIdleTask+0x1c>)
  4099de:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  4099e0:	4b04      	ldr	r3, [pc, #16]	; (4099f4 <prvIdleTask+0x20>)
  4099e2:	681b      	ldr	r3, [r3, #0]
  4099e4:	2b01      	cmp	r3, #1
  4099e6:	d902      	bls.n	4099ee <prvIdleTask+0x1a>
			{
				taskYIELD();
  4099e8:	4b03      	ldr	r3, [pc, #12]	; (4099f8 <prvIdleTask+0x24>)
  4099ea:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  4099ec:	e7f6      	b.n	4099dc <prvIdleTask+0x8>
  4099ee:	e7f5      	b.n	4099dc <prvIdleTask+0x8>
  4099f0:	00409af1 	.word	0x00409af1
  4099f4:	20008698 	.word	0x20008698
  4099f8:	00408539 	.word	0x00408539

004099fc <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  4099fc:	b580      	push	{r7, lr}
  4099fe:	b084      	sub	sp, #16
  409a00:	af00      	add	r7, sp, #0
  409a02:	60f8      	str	r0, [r7, #12]
  409a04:	60b9      	str	r1, [r7, #8]
  409a06:	607a      	str	r2, [r7, #4]
  409a08:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  409a0a:	68fb      	ldr	r3, [r7, #12]
  409a0c:	3334      	adds	r3, #52	; 0x34
  409a0e:	4618      	mov	r0, r3
  409a10:	68b9      	ldr	r1, [r7, #8]
  409a12:	220a      	movs	r2, #10
  409a14:	4b14      	ldr	r3, [pc, #80]	; (409a68 <prvInitialiseTCBVariables+0x6c>)
  409a16:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  409a18:	68fb      	ldr	r3, [r7, #12]
  409a1a:	2200      	movs	r2, #0
  409a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  409a20:	687b      	ldr	r3, [r7, #4]
  409a22:	2b0e      	cmp	r3, #14
  409a24:	d901      	bls.n	409a2a <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  409a26:	230e      	movs	r3, #14
  409a28:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  409a2a:	68fb      	ldr	r3, [r7, #12]
  409a2c:	687a      	ldr	r2, [r7, #4]
  409a2e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  409a30:	68fb      	ldr	r3, [r7, #12]
  409a32:	687a      	ldr	r2, [r7, #4]
  409a34:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  409a36:	68fb      	ldr	r3, [r7, #12]
  409a38:	3304      	adds	r3, #4
  409a3a:	4618      	mov	r0, r3
  409a3c:	4b0b      	ldr	r3, [pc, #44]	; (409a6c <prvInitialiseTCBVariables+0x70>)
  409a3e:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  409a40:	68fb      	ldr	r3, [r7, #12]
  409a42:	3318      	adds	r3, #24
  409a44:	4618      	mov	r0, r3
  409a46:	4b09      	ldr	r3, [pc, #36]	; (409a6c <prvInitialiseTCBVariables+0x70>)
  409a48:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  409a4a:	68fb      	ldr	r3, [r7, #12]
  409a4c:	68fa      	ldr	r2, [r7, #12]
  409a4e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  409a50:	687b      	ldr	r3, [r7, #4]
  409a52:	f1c3 020f 	rsb	r2, r3, #15
  409a56:	68fb      	ldr	r3, [r7, #12]
  409a58:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  409a5a:	68fb      	ldr	r3, [r7, #12]
  409a5c:	68fa      	ldr	r2, [r7, #12]
  409a5e:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  409a60:	3710      	adds	r7, #16
  409a62:	46bd      	mov	sp, r7
  409a64:	bd80      	pop	{r7, pc}
  409a66:	bf00      	nop
  409a68:	0040d079 	.word	0x0040d079
  409a6c:	0040829d 	.word	0x0040829d

00409a70 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  409a70:	b580      	push	{r7, lr}
  409a72:	b082      	sub	sp, #8
  409a74:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  409a76:	2300      	movs	r3, #0
  409a78:	607b      	str	r3, [r7, #4]
  409a7a:	e00c      	b.n	409a96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  409a7c:	687a      	ldr	r2, [r7, #4]
  409a7e:	4613      	mov	r3, r2
  409a80:	009b      	lsls	r3, r3, #2
  409a82:	4413      	add	r3, r2
  409a84:	009b      	lsls	r3, r3, #2
  409a86:	4a11      	ldr	r2, [pc, #68]	; (409acc <prvInitialiseTaskLists+0x5c>)
  409a88:	4413      	add	r3, r2
  409a8a:	4618      	mov	r0, r3
  409a8c:	4b10      	ldr	r3, [pc, #64]	; (409ad0 <prvInitialiseTaskLists+0x60>)
  409a8e:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  409a90:	687b      	ldr	r3, [r7, #4]
  409a92:	3301      	adds	r3, #1
  409a94:	607b      	str	r3, [r7, #4]
  409a96:	687b      	ldr	r3, [r7, #4]
  409a98:	2b0e      	cmp	r3, #14
  409a9a:	d9ef      	bls.n	409a7c <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  409a9c:	480d      	ldr	r0, [pc, #52]	; (409ad4 <prvInitialiseTaskLists+0x64>)
  409a9e:	4b0c      	ldr	r3, [pc, #48]	; (409ad0 <prvInitialiseTaskLists+0x60>)
  409aa0:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  409aa2:	480d      	ldr	r0, [pc, #52]	; (409ad8 <prvInitialiseTaskLists+0x68>)
  409aa4:	4b0a      	ldr	r3, [pc, #40]	; (409ad0 <prvInitialiseTaskLists+0x60>)
  409aa6:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  409aa8:	480c      	ldr	r0, [pc, #48]	; (409adc <prvInitialiseTaskLists+0x6c>)
  409aaa:	4b09      	ldr	r3, [pc, #36]	; (409ad0 <prvInitialiseTaskLists+0x60>)
  409aac:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  409aae:	480c      	ldr	r0, [pc, #48]	; (409ae0 <prvInitialiseTaskLists+0x70>)
  409ab0:	4b07      	ldr	r3, [pc, #28]	; (409ad0 <prvInitialiseTaskLists+0x60>)
  409ab2:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  409ab4:	480b      	ldr	r0, [pc, #44]	; (409ae4 <prvInitialiseTaskLists+0x74>)
  409ab6:	4b06      	ldr	r3, [pc, #24]	; (409ad0 <prvInitialiseTaskLists+0x60>)
  409ab8:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  409aba:	4b0b      	ldr	r3, [pc, #44]	; (409ae8 <prvInitialiseTaskLists+0x78>)
  409abc:	4a05      	ldr	r2, [pc, #20]	; (409ad4 <prvInitialiseTaskLists+0x64>)
  409abe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  409ac0:	4b0a      	ldr	r3, [pc, #40]	; (409aec <prvInitialiseTaskLists+0x7c>)
  409ac2:	4a05      	ldr	r2, [pc, #20]	; (409ad8 <prvInitialiseTaskLists+0x68>)
  409ac4:	601a      	str	r2, [r3, #0]
}
  409ac6:	3708      	adds	r7, #8
  409ac8:	46bd      	mov	sp, r7
  409aca:	bd80      	pop	{r7, pc}
  409acc:	20008698 	.word	0x20008698
  409ad0:	0040825d 	.word	0x0040825d
  409ad4:	200087c4 	.word	0x200087c4
  409ad8:	200087d8 	.word	0x200087d8
  409adc:	200087f4 	.word	0x200087f4
  409ae0:	20008808 	.word	0x20008808
  409ae4:	20008820 	.word	0x20008820
  409ae8:	200087ec 	.word	0x200087ec
  409aec:	200087f0 	.word	0x200087f0

00409af0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  409af0:	b580      	push	{r7, lr}
  409af2:	b082      	sub	sp, #8
  409af4:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  409af6:	e028      	b.n	409b4a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  409af8:	4b17      	ldr	r3, [pc, #92]	; (409b58 <prvCheckTasksWaitingTermination+0x68>)
  409afa:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  409afc:	4b17      	ldr	r3, [pc, #92]	; (409b5c <prvCheckTasksWaitingTermination+0x6c>)
  409afe:	681b      	ldr	r3, [r3, #0]
  409b00:	2b00      	cmp	r3, #0
  409b02:	bf14      	ite	ne
  409b04:	2300      	movne	r3, #0
  409b06:	2301      	moveq	r3, #1
  409b08:	b2db      	uxtb	r3, r3
  409b0a:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  409b0c:	4b14      	ldr	r3, [pc, #80]	; (409b60 <prvCheckTasksWaitingTermination+0x70>)
  409b0e:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  409b10:	687b      	ldr	r3, [r7, #4]
  409b12:	2b00      	cmp	r3, #0
  409b14:	d119      	bne.n	409b4a <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  409b16:	4b13      	ldr	r3, [pc, #76]	; (409b64 <prvCheckTasksWaitingTermination+0x74>)
  409b18:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  409b1a:	4b10      	ldr	r3, [pc, #64]	; (409b5c <prvCheckTasksWaitingTermination+0x6c>)
  409b1c:	68db      	ldr	r3, [r3, #12]
  409b1e:	68db      	ldr	r3, [r3, #12]
  409b20:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  409b22:	683b      	ldr	r3, [r7, #0]
  409b24:	3304      	adds	r3, #4
  409b26:	4618      	mov	r0, r3
  409b28:	4b0f      	ldr	r3, [pc, #60]	; (409b68 <prvCheckTasksWaitingTermination+0x78>)
  409b2a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  409b2c:	4b0f      	ldr	r3, [pc, #60]	; (409b6c <prvCheckTasksWaitingTermination+0x7c>)
  409b2e:	681b      	ldr	r3, [r3, #0]
  409b30:	1e5a      	subs	r2, r3, #1
  409b32:	4b0e      	ldr	r3, [pc, #56]	; (409b6c <prvCheckTasksWaitingTermination+0x7c>)
  409b34:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  409b36:	4b0e      	ldr	r3, [pc, #56]	; (409b70 <prvCheckTasksWaitingTermination+0x80>)
  409b38:	681b      	ldr	r3, [r3, #0]
  409b3a:	1e5a      	subs	r2, r3, #1
  409b3c:	4b0c      	ldr	r3, [pc, #48]	; (409b70 <prvCheckTasksWaitingTermination+0x80>)
  409b3e:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  409b40:	4b0c      	ldr	r3, [pc, #48]	; (409b74 <prvCheckTasksWaitingTermination+0x84>)
  409b42:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  409b44:	6838      	ldr	r0, [r7, #0]
  409b46:	4b0c      	ldr	r3, [pc, #48]	; (409b78 <prvCheckTasksWaitingTermination+0x88>)
  409b48:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  409b4a:	4b09      	ldr	r3, [pc, #36]	; (409b70 <prvCheckTasksWaitingTermination+0x80>)
  409b4c:	681b      	ldr	r3, [r3, #0]
  409b4e:	2b00      	cmp	r3, #0
  409b50:	d1d2      	bne.n	409af8 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  409b52:	3708      	adds	r7, #8
  409b54:	46bd      	mov	sp, r7
  409b56:	bd80      	pop	{r7, pc}
  409b58:	004093b1 	.word	0x004093b1
  409b5c:	20008808 	.word	0x20008808
  409b60:	004093cd 	.word	0x004093cd
  409b64:	00408551 	.word	0x00408551
  409b68:	00408375 	.word	0x00408375
  409b6c:	20008834 	.word	0x20008834
  409b70:	2000881c 	.word	0x2000881c
  409b74:	0040856d 	.word	0x0040856d
  409b78:	00409c5d 	.word	0x00409c5d

00409b7c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  409b7c:	b580      	push	{r7, lr}
  409b7e:	b082      	sub	sp, #8
  409b80:	af00      	add	r7, sp, #0
  409b82:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  409b84:	4b13      	ldr	r3, [pc, #76]	; (409bd4 <prvAddCurrentTaskToDelayedList+0x58>)
  409b86:	681b      	ldr	r3, [r3, #0]
  409b88:	687a      	ldr	r2, [r7, #4]
  409b8a:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  409b8c:	4b12      	ldr	r3, [pc, #72]	; (409bd8 <prvAddCurrentTaskToDelayedList+0x5c>)
  409b8e:	681b      	ldr	r3, [r3, #0]
  409b90:	687a      	ldr	r2, [r7, #4]
  409b92:	429a      	cmp	r2, r3
  409b94:	d209      	bcs.n	409baa <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  409b96:	4b11      	ldr	r3, [pc, #68]	; (409bdc <prvAddCurrentTaskToDelayedList+0x60>)
  409b98:	681a      	ldr	r2, [r3, #0]
  409b9a:	4b0e      	ldr	r3, [pc, #56]	; (409bd4 <prvAddCurrentTaskToDelayedList+0x58>)
  409b9c:	681b      	ldr	r3, [r3, #0]
  409b9e:	3304      	adds	r3, #4
  409ba0:	4610      	mov	r0, r2
  409ba2:	4619      	mov	r1, r3
  409ba4:	4b0e      	ldr	r3, [pc, #56]	; (409be0 <prvAddCurrentTaskToDelayedList+0x64>)
  409ba6:	4798      	blx	r3
  409ba8:	e010      	b.n	409bcc <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  409baa:	4b0e      	ldr	r3, [pc, #56]	; (409be4 <prvAddCurrentTaskToDelayedList+0x68>)
  409bac:	681a      	ldr	r2, [r3, #0]
  409bae:	4b09      	ldr	r3, [pc, #36]	; (409bd4 <prvAddCurrentTaskToDelayedList+0x58>)
  409bb0:	681b      	ldr	r3, [r3, #0]
  409bb2:	3304      	adds	r3, #4
  409bb4:	4610      	mov	r0, r2
  409bb6:	4619      	mov	r1, r3
  409bb8:	4b09      	ldr	r3, [pc, #36]	; (409be0 <prvAddCurrentTaskToDelayedList+0x64>)
  409bba:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  409bbc:	4b0a      	ldr	r3, [pc, #40]	; (409be8 <prvAddCurrentTaskToDelayedList+0x6c>)
  409bbe:	681b      	ldr	r3, [r3, #0]
  409bc0:	687a      	ldr	r2, [r7, #4]
  409bc2:	429a      	cmp	r2, r3
  409bc4:	d202      	bcs.n	409bcc <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  409bc6:	4b08      	ldr	r3, [pc, #32]	; (409be8 <prvAddCurrentTaskToDelayedList+0x6c>)
  409bc8:	687a      	ldr	r2, [r7, #4]
  409bca:	601a      	str	r2, [r3, #0]
		}
	}
}
  409bcc:	3708      	adds	r7, #8
  409bce:	46bd      	mov	sp, r7
  409bd0:	bd80      	pop	{r7, pc}
  409bd2:	bf00      	nop
  409bd4:	20008694 	.word	0x20008694
  409bd8:	20008838 	.word	0x20008838
  409bdc:	200087f0 	.word	0x200087f0
  409be0:	00408305 	.word	0x00408305
  409be4:	200087ec 	.word	0x200087ec
  409be8:	20000360 	.word	0x20000360

00409bec <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  409bec:	b580      	push	{r7, lr}
  409bee:	b084      	sub	sp, #16
  409bf0:	af00      	add	r7, sp, #0
  409bf2:	4603      	mov	r3, r0
  409bf4:	6039      	str	r1, [r7, #0]
  409bf6:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  409bf8:	204c      	movs	r0, #76	; 0x4c
  409bfa:	4b15      	ldr	r3, [pc, #84]	; (409c50 <prvAllocateTCBAndStack+0x64>)
  409bfc:	4798      	blx	r3
  409bfe:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  409c00:	68fb      	ldr	r3, [r7, #12]
  409c02:	2b00      	cmp	r3, #0
  409c04:	d01f      	beq.n	409c46 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  409c06:	683b      	ldr	r3, [r7, #0]
  409c08:	2b00      	cmp	r3, #0
  409c0a:	d106      	bne.n	409c1a <prvAllocateTCBAndStack+0x2e>
  409c0c:	88fb      	ldrh	r3, [r7, #6]
  409c0e:	009b      	lsls	r3, r3, #2
  409c10:	4618      	mov	r0, r3
  409c12:	4b0f      	ldr	r3, [pc, #60]	; (409c50 <prvAllocateTCBAndStack+0x64>)
  409c14:	4798      	blx	r3
  409c16:	4603      	mov	r3, r0
  409c18:	e000      	b.n	409c1c <prvAllocateTCBAndStack+0x30>
  409c1a:	683b      	ldr	r3, [r7, #0]
  409c1c:	68fa      	ldr	r2, [r7, #12]
  409c1e:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  409c20:	68fb      	ldr	r3, [r7, #12]
  409c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  409c24:	2b00      	cmp	r3, #0
  409c26:	d105      	bne.n	409c34 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  409c28:	68f8      	ldr	r0, [r7, #12]
  409c2a:	4b0a      	ldr	r3, [pc, #40]	; (409c54 <prvAllocateTCBAndStack+0x68>)
  409c2c:	4798      	blx	r3
			pxNewTCB = NULL;
  409c2e:	2300      	movs	r3, #0
  409c30:	60fb      	str	r3, [r7, #12]
  409c32:	e008      	b.n	409c46 <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  409c34:	68fb      	ldr	r3, [r7, #12]
  409c36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  409c38:	88fb      	ldrh	r3, [r7, #6]
  409c3a:	009b      	lsls	r3, r3, #2
  409c3c:	4610      	mov	r0, r2
  409c3e:	21a5      	movs	r1, #165	; 0xa5
  409c40:	461a      	mov	r2, r3
  409c42:	4b05      	ldr	r3, [pc, #20]	; (409c58 <prvAllocateTCBAndStack+0x6c>)
  409c44:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  409c46:	68fb      	ldr	r3, [r7, #12]
}
  409c48:	4618      	mov	r0, r3
  409c4a:	3710      	adds	r7, #16
  409c4c:	46bd      	mov	sp, r7
  409c4e:	bd80      	pop	{r7, pc}
  409c50:	00408649 	.word	0x00408649
  409c54:	00408751 	.word	0x00408751
  409c58:	0040cc29 	.word	0x0040cc29

00409c5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  409c5c:	b580      	push	{r7, lr}
  409c5e:	b082      	sub	sp, #8
  409c60:	af00      	add	r7, sp, #0
  409c62:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  409c64:	687b      	ldr	r3, [r7, #4]
  409c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  409c68:	4618      	mov	r0, r3
  409c6a:	4b04      	ldr	r3, [pc, #16]	; (409c7c <prvDeleteTCB+0x20>)
  409c6c:	4798      	blx	r3
		vPortFree( pxTCB );
  409c6e:	6878      	ldr	r0, [r7, #4]
  409c70:	4b02      	ldr	r3, [pc, #8]	; (409c7c <prvDeleteTCB+0x20>)
  409c72:	4798      	blx	r3
	}
  409c74:	3708      	adds	r7, #8
  409c76:	46bd      	mov	sp, r7
  409c78:	bd80      	pop	{r7, pc}
  409c7a:	bf00      	nop
  409c7c:	00408751 	.word	0x00408751

00409c80 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  409c80:	b480      	push	{r7}
  409c82:	b083      	sub	sp, #12
  409c84:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  409c86:	4b05      	ldr	r3, [pc, #20]	; (409c9c <xTaskGetCurrentTaskHandle+0x1c>)
  409c88:	681b      	ldr	r3, [r3, #0]
  409c8a:	607b      	str	r3, [r7, #4]

		return xReturn;
  409c8c:	687b      	ldr	r3, [r7, #4]
	}
  409c8e:	4618      	mov	r0, r3
  409c90:	370c      	adds	r7, #12
  409c92:	46bd      	mov	sp, r7
  409c94:	f85d 7b04 	ldr.w	r7, [sp], #4
  409c98:	4770      	bx	lr
  409c9a:	bf00      	nop
  409c9c:	20008694 	.word	0x20008694

00409ca0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  409ca0:	b480      	push	{r7}
  409ca2:	b083      	sub	sp, #12
  409ca4:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  409ca6:	4b0b      	ldr	r3, [pc, #44]	; (409cd4 <xTaskGetSchedulerState+0x34>)
  409ca8:	681b      	ldr	r3, [r3, #0]
  409caa:	2b00      	cmp	r3, #0
  409cac:	d102      	bne.n	409cb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  409cae:	2300      	movs	r3, #0
  409cb0:	607b      	str	r3, [r7, #4]
  409cb2:	e008      	b.n	409cc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  409cb4:	4b08      	ldr	r3, [pc, #32]	; (409cd8 <xTaskGetSchedulerState+0x38>)
  409cb6:	681b      	ldr	r3, [r3, #0]
  409cb8:	2b00      	cmp	r3, #0
  409cba:	d102      	bne.n	409cc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  409cbc:	2301      	movs	r3, #1
  409cbe:	607b      	str	r3, [r7, #4]
  409cc0:	e001      	b.n	409cc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  409cc2:	2302      	movs	r3, #2
  409cc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  409cc6:	687b      	ldr	r3, [r7, #4]
	}
  409cc8:	4618      	mov	r0, r3
  409cca:	370c      	adds	r7, #12
  409ccc:	46bd      	mov	sp, r7
  409cce:	f85d 7b04 	ldr.w	r7, [sp], #4
  409cd2:	4770      	bx	lr
  409cd4:	20008844 	.word	0x20008844
  409cd8:	20008848 	.word	0x20008848

00409cdc <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  409cdc:	b580      	push	{r7, lr}
  409cde:	b084      	sub	sp, #16
  409ce0:	af00      	add	r7, sp, #0
  409ce2:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  409ce4:	687b      	ldr	r3, [r7, #4]
  409ce6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  409ce8:	687b      	ldr	r3, [r7, #4]
  409cea:	2b00      	cmp	r3, #0
  409cec:	d041      	beq.n	409d72 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  409cee:	68fb      	ldr	r3, [r7, #12]
  409cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409cf2:	4b21      	ldr	r3, [pc, #132]	; (409d78 <vTaskPriorityInherit+0x9c>)
  409cf4:	681b      	ldr	r3, [r3, #0]
  409cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  409cf8:	429a      	cmp	r2, r3
  409cfa:	d23a      	bcs.n	409d72 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  409cfc:	4b1e      	ldr	r3, [pc, #120]	; (409d78 <vTaskPriorityInherit+0x9c>)
  409cfe:	681b      	ldr	r3, [r3, #0]
  409d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  409d02:	f1c3 020f 	rsb	r2, r3, #15
  409d06:	68fb      	ldr	r3, [r7, #12]
  409d08:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  409d0a:	68fb      	ldr	r3, [r7, #12]
  409d0c:	6959      	ldr	r1, [r3, #20]
  409d0e:	68fb      	ldr	r3, [r7, #12]
  409d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409d12:	4613      	mov	r3, r2
  409d14:	009b      	lsls	r3, r3, #2
  409d16:	4413      	add	r3, r2
  409d18:	009b      	lsls	r3, r3, #2
  409d1a:	4a18      	ldr	r2, [pc, #96]	; (409d7c <vTaskPriorityInherit+0xa0>)
  409d1c:	4413      	add	r3, r2
  409d1e:	4299      	cmp	r1, r3
  409d20:	d122      	bne.n	409d68 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  409d22:	68fb      	ldr	r3, [r7, #12]
  409d24:	3304      	adds	r3, #4
  409d26:	4618      	mov	r0, r3
  409d28:	4b15      	ldr	r3, [pc, #84]	; (409d80 <vTaskPriorityInherit+0xa4>)
  409d2a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  409d2c:	4b12      	ldr	r3, [pc, #72]	; (409d78 <vTaskPriorityInherit+0x9c>)
  409d2e:	681b      	ldr	r3, [r3, #0]
  409d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409d32:	68fb      	ldr	r3, [r7, #12]
  409d34:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  409d36:	68fb      	ldr	r3, [r7, #12]
  409d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409d3a:	4b12      	ldr	r3, [pc, #72]	; (409d84 <vTaskPriorityInherit+0xa8>)
  409d3c:	681b      	ldr	r3, [r3, #0]
  409d3e:	429a      	cmp	r2, r3
  409d40:	d903      	bls.n	409d4a <vTaskPriorityInherit+0x6e>
  409d42:	68fb      	ldr	r3, [r7, #12]
  409d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409d46:	4b0f      	ldr	r3, [pc, #60]	; (409d84 <vTaskPriorityInherit+0xa8>)
  409d48:	601a      	str	r2, [r3, #0]
  409d4a:	68fb      	ldr	r3, [r7, #12]
  409d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409d4e:	4613      	mov	r3, r2
  409d50:	009b      	lsls	r3, r3, #2
  409d52:	4413      	add	r3, r2
  409d54:	009b      	lsls	r3, r3, #2
  409d56:	4a09      	ldr	r2, [pc, #36]	; (409d7c <vTaskPriorityInherit+0xa0>)
  409d58:	441a      	add	r2, r3
  409d5a:	68fb      	ldr	r3, [r7, #12]
  409d5c:	3304      	adds	r3, #4
  409d5e:	4610      	mov	r0, r2
  409d60:	4619      	mov	r1, r3
  409d62:	4b09      	ldr	r3, [pc, #36]	; (409d88 <vTaskPriorityInherit+0xac>)
  409d64:	4798      	blx	r3
  409d66:	e004      	b.n	409d72 <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  409d68:	4b03      	ldr	r3, [pc, #12]	; (409d78 <vTaskPriorityInherit+0x9c>)
  409d6a:	681b      	ldr	r3, [r3, #0]
  409d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409d6e:	68fb      	ldr	r3, [r7, #12]
  409d70:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  409d72:	3710      	adds	r7, #16
  409d74:	46bd      	mov	sp, r7
  409d76:	bd80      	pop	{r7, pc}
  409d78:	20008694 	.word	0x20008694
  409d7c:	20008698 	.word	0x20008698
  409d80:	00408375 	.word	0x00408375
  409d84:	20008840 	.word	0x20008840
  409d88:	004082b5 	.word	0x004082b5

00409d8c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  409d8c:	b580      	push	{r7, lr}
  409d8e:	b084      	sub	sp, #16
  409d90:	af00      	add	r7, sp, #0
  409d92:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  409d94:	687b      	ldr	r3, [r7, #4]
  409d96:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  409d98:	687b      	ldr	r3, [r7, #4]
  409d9a:	2b00      	cmp	r3, #0
  409d9c:	d02c      	beq.n	409df8 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  409d9e:	68fb      	ldr	r3, [r7, #12]
  409da0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409da2:	68fb      	ldr	r3, [r7, #12]
  409da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  409da6:	429a      	cmp	r2, r3
  409da8:	d026      	beq.n	409df8 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  409daa:	68fb      	ldr	r3, [r7, #12]
  409dac:	3304      	adds	r3, #4
  409dae:	4618      	mov	r0, r3
  409db0:	4b13      	ldr	r3, [pc, #76]	; (409e00 <vTaskPriorityDisinherit+0x74>)
  409db2:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  409db4:	68fb      	ldr	r3, [r7, #12]
  409db6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  409db8:	68fb      	ldr	r3, [r7, #12]
  409dba:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  409dbc:	68fb      	ldr	r3, [r7, #12]
  409dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  409dc0:	f1c3 020f 	rsb	r2, r3, #15
  409dc4:	68fb      	ldr	r3, [r7, #12]
  409dc6:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  409dc8:	68fb      	ldr	r3, [r7, #12]
  409dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409dcc:	4b0d      	ldr	r3, [pc, #52]	; (409e04 <vTaskPriorityDisinherit+0x78>)
  409dce:	681b      	ldr	r3, [r3, #0]
  409dd0:	429a      	cmp	r2, r3
  409dd2:	d903      	bls.n	409ddc <vTaskPriorityDisinherit+0x50>
  409dd4:	68fb      	ldr	r3, [r7, #12]
  409dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409dd8:	4b0a      	ldr	r3, [pc, #40]	; (409e04 <vTaskPriorityDisinherit+0x78>)
  409dda:	601a      	str	r2, [r3, #0]
  409ddc:	68fb      	ldr	r3, [r7, #12]
  409dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  409de0:	4613      	mov	r3, r2
  409de2:	009b      	lsls	r3, r3, #2
  409de4:	4413      	add	r3, r2
  409de6:	009b      	lsls	r3, r3, #2
  409de8:	4a07      	ldr	r2, [pc, #28]	; (409e08 <vTaskPriorityDisinherit+0x7c>)
  409dea:	441a      	add	r2, r3
  409dec:	68fb      	ldr	r3, [r7, #12]
  409dee:	3304      	adds	r3, #4
  409df0:	4610      	mov	r0, r2
  409df2:	4619      	mov	r1, r3
  409df4:	4b05      	ldr	r3, [pc, #20]	; (409e0c <vTaskPriorityDisinherit+0x80>)
  409df6:	4798      	blx	r3
			}
		}
	}
  409df8:	3710      	adds	r7, #16
  409dfa:	46bd      	mov	sp, r7
  409dfc:	bd80      	pop	{r7, pc}
  409dfe:	bf00      	nop
  409e00:	00408375 	.word	0x00408375
  409e04:	20008840 	.word	0x20008840
  409e08:	20008698 	.word	0x20008698
  409e0c:	004082b5 	.word	0x004082b5

00409e10 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  409e10:	b590      	push	{r4, r7, lr}
  409e12:	b087      	sub	sp, #28
  409e14:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  409e16:	2300      	movs	r3, #0
  409e18:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  409e1a:	4b11      	ldr	r3, [pc, #68]	; (409e60 <xTimerCreateTimerTask+0x50>)
  409e1c:	4798      	blx	r3

	if( xTimerQueue != NULL )
  409e1e:	4b11      	ldr	r3, [pc, #68]	; (409e64 <xTimerCreateTimerTask+0x54>)
  409e20:	681b      	ldr	r3, [r3, #0]
  409e22:	2b00      	cmp	r3, #0
  409e24:	d00f      	beq.n	409e46 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  409e26:	230e      	movs	r3, #14
  409e28:	9300      	str	r3, [sp, #0]
  409e2a:	2300      	movs	r3, #0
  409e2c:	9301      	str	r3, [sp, #4]
  409e2e:	2300      	movs	r3, #0
  409e30:	9302      	str	r3, [sp, #8]
  409e32:	2300      	movs	r3, #0
  409e34:	9303      	str	r3, [sp, #12]
  409e36:	480c      	ldr	r0, [pc, #48]	; (409e68 <xTimerCreateTimerTask+0x58>)
  409e38:	490c      	ldr	r1, [pc, #48]	; (409e6c <xTimerCreateTimerTask+0x5c>)
  409e3a:	f240 228a 	movw	r2, #650	; 0x28a
  409e3e:	2300      	movs	r3, #0
  409e40:	4c0b      	ldr	r4, [pc, #44]	; (409e70 <xTimerCreateTimerTask+0x60>)
  409e42:	47a0      	blx	r4
  409e44:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  409e46:	687b      	ldr	r3, [r7, #4]
  409e48:	2b00      	cmp	r3, #0
  409e4a:	d103      	bne.n	409e54 <xTimerCreateTimerTask+0x44>
  409e4c:	4b09      	ldr	r3, [pc, #36]	; (409e74 <xTimerCreateTimerTask+0x64>)
  409e4e:	4798      	blx	r3
  409e50:	bf00      	nop
  409e52:	e7fd      	b.n	409e50 <xTimerCreateTimerTask+0x40>
	return xReturn;
  409e54:	687b      	ldr	r3, [r7, #4]
}
  409e56:	4618      	mov	r0, r3
  409e58:	370c      	adds	r7, #12
  409e5a:	46bd      	mov	sp, r7
  409e5c:	bd90      	pop	{r4, r7, pc}
  409e5e:	bf00      	nop
  409e60:	0040a3bd 	.word	0x0040a3bd
  409e64:	2000888c 	.word	0x2000888c
  409e68:	0040a011 	.word	0x0040a011
  409e6c:	00416204 	.word	0x00416204
  409e70:	0040910d 	.word	0x0040910d
  409e74:	00408595 	.word	0x00408595

00409e78 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  409e78:	b580      	push	{r7, lr}
  409e7a:	b086      	sub	sp, #24
  409e7c:	af00      	add	r7, sp, #0
  409e7e:	60f8      	str	r0, [r7, #12]
  409e80:	60b9      	str	r1, [r7, #8]
  409e82:	607a      	str	r2, [r7, #4]
  409e84:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  409e86:	68bb      	ldr	r3, [r7, #8]
  409e88:	2b00      	cmp	r3, #0
  409e8a:	d108      	bne.n	409e9e <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  409e8c:	2300      	movs	r3, #0
  409e8e:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  409e90:	68bb      	ldr	r3, [r7, #8]
  409e92:	2b00      	cmp	r3, #0
  409e94:	d120      	bne.n	409ed8 <xTimerCreate+0x60>
  409e96:	4b13      	ldr	r3, [pc, #76]	; (409ee4 <xTimerCreate+0x6c>)
  409e98:	4798      	blx	r3
  409e9a:	bf00      	nop
  409e9c:	e7fd      	b.n	409e9a <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  409e9e:	2028      	movs	r0, #40	; 0x28
  409ea0:	4b11      	ldr	r3, [pc, #68]	; (409ee8 <xTimerCreate+0x70>)
  409ea2:	4798      	blx	r3
  409ea4:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  409ea6:	697b      	ldr	r3, [r7, #20]
  409ea8:	2b00      	cmp	r3, #0
  409eaa:	d015      	beq.n	409ed8 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  409eac:	4b0f      	ldr	r3, [pc, #60]	; (409eec <xTimerCreate+0x74>)
  409eae:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  409eb0:	697b      	ldr	r3, [r7, #20]
  409eb2:	68fa      	ldr	r2, [r7, #12]
  409eb4:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  409eb6:	697b      	ldr	r3, [r7, #20]
  409eb8:	68ba      	ldr	r2, [r7, #8]
  409eba:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  409ebc:	697b      	ldr	r3, [r7, #20]
  409ebe:	687a      	ldr	r2, [r7, #4]
  409ec0:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  409ec2:	697b      	ldr	r3, [r7, #20]
  409ec4:	683a      	ldr	r2, [r7, #0]
  409ec6:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  409ec8:	697b      	ldr	r3, [r7, #20]
  409eca:	6a3a      	ldr	r2, [r7, #32]
  409ecc:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  409ece:	697b      	ldr	r3, [r7, #20]
  409ed0:	3304      	adds	r3, #4
  409ed2:	4618      	mov	r0, r3
  409ed4:	4b06      	ldr	r3, [pc, #24]	; (409ef0 <xTimerCreate+0x78>)
  409ed6:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  409ed8:	697b      	ldr	r3, [r7, #20]
}
  409eda:	4618      	mov	r0, r3
  409edc:	3718      	adds	r7, #24
  409ede:	46bd      	mov	sp, r7
  409ee0:	bd80      	pop	{r7, pc}
  409ee2:	bf00      	nop
  409ee4:	00408595 	.word	0x00408595
  409ee8:	00408649 	.word	0x00408649
  409eec:	0040a3bd 	.word	0x0040a3bd
  409ef0:	0040829d 	.word	0x0040829d

00409ef4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  409ef4:	b590      	push	{r4, r7, lr}
  409ef6:	b089      	sub	sp, #36	; 0x24
  409ef8:	af00      	add	r7, sp, #0
  409efa:	60f8      	str	r0, [r7, #12]
  409efc:	60b9      	str	r1, [r7, #8]
  409efe:	607a      	str	r2, [r7, #4]
  409f00:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  409f02:	2300      	movs	r3, #0
  409f04:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  409f06:	4b1d      	ldr	r3, [pc, #116]	; (409f7c <xTimerGenericCommand+0x88>)
  409f08:	681b      	ldr	r3, [r3, #0]
  409f0a:	2b00      	cmp	r3, #0
  409f0c:	d030      	beq.n	409f70 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  409f0e:	68bb      	ldr	r3, [r7, #8]
  409f10:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  409f12:	687b      	ldr	r3, [r7, #4]
  409f14:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  409f16:	68fb      	ldr	r3, [r7, #12]
  409f18:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  409f1a:	683b      	ldr	r3, [r7, #0]
  409f1c:	2b00      	cmp	r3, #0
  409f1e:	d11c      	bne.n	409f5a <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  409f20:	4b17      	ldr	r3, [pc, #92]	; (409f80 <xTimerGenericCommand+0x8c>)
  409f22:	4798      	blx	r3
  409f24:	4603      	mov	r3, r0
  409f26:	2b01      	cmp	r3, #1
  409f28:	d10b      	bne.n	409f42 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  409f2a:	4b14      	ldr	r3, [pc, #80]	; (409f7c <xTimerGenericCommand+0x88>)
  409f2c:	681a      	ldr	r2, [r3, #0]
  409f2e:	f107 0310 	add.w	r3, r7, #16
  409f32:	4610      	mov	r0, r2
  409f34:	4619      	mov	r1, r3
  409f36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  409f38:	2300      	movs	r3, #0
  409f3a:	4c12      	ldr	r4, [pc, #72]	; (409f84 <xTimerGenericCommand+0x90>)
  409f3c:	47a0      	blx	r4
  409f3e:	61f8      	str	r0, [r7, #28]
  409f40:	e016      	b.n	409f70 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  409f42:	4b0e      	ldr	r3, [pc, #56]	; (409f7c <xTimerGenericCommand+0x88>)
  409f44:	681a      	ldr	r2, [r3, #0]
  409f46:	f107 0310 	add.w	r3, r7, #16
  409f4a:	4610      	mov	r0, r2
  409f4c:	4619      	mov	r1, r3
  409f4e:	2200      	movs	r2, #0
  409f50:	2300      	movs	r3, #0
  409f52:	4c0c      	ldr	r4, [pc, #48]	; (409f84 <xTimerGenericCommand+0x90>)
  409f54:	47a0      	blx	r4
  409f56:	61f8      	str	r0, [r7, #28]
  409f58:	e00a      	b.n	409f70 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  409f5a:	4b08      	ldr	r3, [pc, #32]	; (409f7c <xTimerGenericCommand+0x88>)
  409f5c:	681a      	ldr	r2, [r3, #0]
  409f5e:	f107 0310 	add.w	r3, r7, #16
  409f62:	4610      	mov	r0, r2
  409f64:	4619      	mov	r1, r3
  409f66:	683a      	ldr	r2, [r7, #0]
  409f68:	2300      	movs	r3, #0
  409f6a:	4c07      	ldr	r4, [pc, #28]	; (409f88 <xTimerGenericCommand+0x94>)
  409f6c:	47a0      	blx	r4
  409f6e:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  409f70:	69fb      	ldr	r3, [r7, #28]
}
  409f72:	4618      	mov	r0, r3
  409f74:	3724      	adds	r7, #36	; 0x24
  409f76:	46bd      	mov	sp, r7
  409f78:	bd90      	pop	{r4, r7, pc}
  409f7a:	bf00      	nop
  409f7c:	2000888c 	.word	0x2000888c
  409f80:	00409ca1 	.word	0x00409ca1
  409f84:	00408a45 	.word	0x00408a45
  409f88:	00408bb5 	.word	0x00408bb5

00409f8c <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  409f8c:	b590      	push	{r4, r7, lr}
  409f8e:	b087      	sub	sp, #28
  409f90:	af02      	add	r7, sp, #8
  409f92:	6078      	str	r0, [r7, #4]
  409f94:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  409f96:	4b19      	ldr	r3, [pc, #100]	; (409ffc <prvProcessExpiredTimer+0x70>)
  409f98:	681b      	ldr	r3, [r3, #0]
  409f9a:	68db      	ldr	r3, [r3, #12]
  409f9c:	68db      	ldr	r3, [r3, #12]
  409f9e:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  409fa0:	68fb      	ldr	r3, [r7, #12]
  409fa2:	3304      	adds	r3, #4
  409fa4:	4618      	mov	r0, r3
  409fa6:	4b16      	ldr	r3, [pc, #88]	; (40a000 <prvProcessExpiredTimer+0x74>)
  409fa8:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  409faa:	68fb      	ldr	r3, [r7, #12]
  409fac:	69db      	ldr	r3, [r3, #28]
  409fae:	2b01      	cmp	r3, #1
  409fb0:	d11c      	bne.n	409fec <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  409fb2:	68fb      	ldr	r3, [r7, #12]
  409fb4:	699a      	ldr	r2, [r3, #24]
  409fb6:	687b      	ldr	r3, [r7, #4]
  409fb8:	4413      	add	r3, r2
  409fba:	68f8      	ldr	r0, [r7, #12]
  409fbc:	4619      	mov	r1, r3
  409fbe:	683a      	ldr	r2, [r7, #0]
  409fc0:	687b      	ldr	r3, [r7, #4]
  409fc2:	4c10      	ldr	r4, [pc, #64]	; (40a004 <prvProcessExpiredTimer+0x78>)
  409fc4:	47a0      	blx	r4
  409fc6:	4603      	mov	r3, r0
  409fc8:	2b01      	cmp	r3, #1
  409fca:	d10f      	bne.n	409fec <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  409fcc:	2300      	movs	r3, #0
  409fce:	9300      	str	r3, [sp, #0]
  409fd0:	68f8      	ldr	r0, [r7, #12]
  409fd2:	2100      	movs	r1, #0
  409fd4:	687a      	ldr	r2, [r7, #4]
  409fd6:	2300      	movs	r3, #0
  409fd8:	4c0b      	ldr	r4, [pc, #44]	; (40a008 <prvProcessExpiredTimer+0x7c>)
  409fda:	47a0      	blx	r4
  409fdc:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  409fde:	68bb      	ldr	r3, [r7, #8]
  409fe0:	2b00      	cmp	r3, #0
  409fe2:	d103      	bne.n	409fec <prvProcessExpiredTimer+0x60>
  409fe4:	4b09      	ldr	r3, [pc, #36]	; (40a00c <prvProcessExpiredTimer+0x80>)
  409fe6:	4798      	blx	r3
  409fe8:	bf00      	nop
  409fea:	e7fd      	b.n	409fe8 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  409fec:	68fb      	ldr	r3, [r7, #12]
  409fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  409ff0:	68f8      	ldr	r0, [r7, #12]
  409ff2:	4798      	blx	r3
}
  409ff4:	3714      	adds	r7, #20
  409ff6:	46bd      	mov	sp, r7
  409ff8:	bd90      	pop	{r4, r7, pc}
  409ffa:	bf00      	nop
  409ffc:	20008884 	.word	0x20008884
  40a000:	00408375 	.word	0x00408375
  40a004:	0040a159 	.word	0x0040a159
  40a008:	00409ef5 	.word	0x00409ef5
  40a00c:	00408595 	.word	0x00408595

0040a010 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  40a010:	b580      	push	{r7, lr}
  40a012:	b084      	sub	sp, #16
  40a014:	af00      	add	r7, sp, #0
  40a016:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  40a018:	f107 0308 	add.w	r3, r7, #8
  40a01c:	4618      	mov	r0, r3
  40a01e:	4b05      	ldr	r3, [pc, #20]	; (40a034 <prvTimerTask+0x24>)
  40a020:	4798      	blx	r3
  40a022:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  40a024:	68bb      	ldr	r3, [r7, #8]
  40a026:	68f8      	ldr	r0, [r7, #12]
  40a028:	4619      	mov	r1, r3
  40a02a:	4b03      	ldr	r3, [pc, #12]	; (40a038 <prvTimerTask+0x28>)
  40a02c:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  40a02e:	4b03      	ldr	r3, [pc, #12]	; (40a03c <prvTimerTask+0x2c>)
  40a030:	4798      	blx	r3
	}
  40a032:	e7f1      	b.n	40a018 <prvTimerTask+0x8>
  40a034:	0040a0c5 	.word	0x0040a0c5
  40a038:	0040a041 	.word	0x0040a041
  40a03c:	0040a1e1 	.word	0x0040a1e1

0040a040 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  40a040:	b580      	push	{r7, lr}
  40a042:	b084      	sub	sp, #16
  40a044:	af00      	add	r7, sp, #0
  40a046:	6078      	str	r0, [r7, #4]
  40a048:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  40a04a:	4b17      	ldr	r3, [pc, #92]	; (40a0a8 <prvProcessTimerOrBlockTask+0x68>)
  40a04c:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40a04e:	f107 0308 	add.w	r3, r7, #8
  40a052:	4618      	mov	r0, r3
  40a054:	4b15      	ldr	r3, [pc, #84]	; (40a0ac <prvProcessTimerOrBlockTask+0x6c>)
  40a056:	4798      	blx	r3
  40a058:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  40a05a:	68bb      	ldr	r3, [r7, #8]
  40a05c:	2b00      	cmp	r3, #0
  40a05e:	d11e      	bne.n	40a09e <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40a060:	683b      	ldr	r3, [r7, #0]
  40a062:	2b00      	cmp	r3, #0
  40a064:	d10a      	bne.n	40a07c <prvProcessTimerOrBlockTask+0x3c>
  40a066:	687a      	ldr	r2, [r7, #4]
  40a068:	68fb      	ldr	r3, [r7, #12]
  40a06a:	429a      	cmp	r2, r3
  40a06c:	d806      	bhi.n	40a07c <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  40a06e:	4b10      	ldr	r3, [pc, #64]	; (40a0b0 <prvProcessTimerOrBlockTask+0x70>)
  40a070:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  40a072:	6878      	ldr	r0, [r7, #4]
  40a074:	68f9      	ldr	r1, [r7, #12]
  40a076:	4b0f      	ldr	r3, [pc, #60]	; (40a0b4 <prvProcessTimerOrBlockTask+0x74>)
  40a078:	4798      	blx	r3
  40a07a:	e012      	b.n	40a0a2 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  40a07c:	4b0e      	ldr	r3, [pc, #56]	; (40a0b8 <prvProcessTimerOrBlockTask+0x78>)
  40a07e:	681a      	ldr	r2, [r3, #0]
  40a080:	6879      	ldr	r1, [r7, #4]
  40a082:	68fb      	ldr	r3, [r7, #12]
  40a084:	1acb      	subs	r3, r1, r3
  40a086:	4610      	mov	r0, r2
  40a088:	4619      	mov	r1, r3
  40a08a:	4b0c      	ldr	r3, [pc, #48]	; (40a0bc <prvProcessTimerOrBlockTask+0x7c>)
  40a08c:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  40a08e:	4b08      	ldr	r3, [pc, #32]	; (40a0b0 <prvProcessTimerOrBlockTask+0x70>)
  40a090:	4798      	blx	r3
  40a092:	4603      	mov	r3, r0
  40a094:	2b00      	cmp	r3, #0
  40a096:	d104      	bne.n	40a0a2 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  40a098:	4b09      	ldr	r3, [pc, #36]	; (40a0c0 <prvProcessTimerOrBlockTask+0x80>)
  40a09a:	4798      	blx	r3
  40a09c:	e001      	b.n	40a0a2 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  40a09e:	4b04      	ldr	r3, [pc, #16]	; (40a0b0 <prvProcessTimerOrBlockTask+0x70>)
  40a0a0:	4798      	blx	r3
		}
	}
}
  40a0a2:	3710      	adds	r7, #16
  40a0a4:	46bd      	mov	sp, r7
  40a0a6:	bd80      	pop	{r7, pc}
  40a0a8:	004093b1 	.word	0x004093b1
  40a0ac:	0040a10d 	.word	0x0040a10d
  40a0b0:	004093cd 	.word	0x004093cd
  40a0b4:	00409f8d 	.word	0x00409f8d
  40a0b8:	2000888c 	.word	0x2000888c
  40a0bc:	004090a9 	.word	0x004090a9
  40a0c0:	00408539 	.word	0x00408539

0040a0c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  40a0c4:	b480      	push	{r7}
  40a0c6:	b085      	sub	sp, #20
  40a0c8:	af00      	add	r7, sp, #0
  40a0ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40a0cc:	4b0e      	ldr	r3, [pc, #56]	; (40a108 <prvGetNextExpireTime+0x44>)
  40a0ce:	681b      	ldr	r3, [r3, #0]
  40a0d0:	681b      	ldr	r3, [r3, #0]
  40a0d2:	2b00      	cmp	r3, #0
  40a0d4:	bf14      	ite	ne
  40a0d6:	2300      	movne	r3, #0
  40a0d8:	2301      	moveq	r3, #1
  40a0da:	b2db      	uxtb	r3, r3
  40a0dc:	461a      	mov	r2, r3
  40a0de:	687b      	ldr	r3, [r7, #4]
  40a0e0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40a0e2:	687b      	ldr	r3, [r7, #4]
  40a0e4:	681b      	ldr	r3, [r3, #0]
  40a0e6:	2b00      	cmp	r3, #0
  40a0e8:	d105      	bne.n	40a0f6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40a0ea:	4b07      	ldr	r3, [pc, #28]	; (40a108 <prvGetNextExpireTime+0x44>)
  40a0ec:	681b      	ldr	r3, [r3, #0]
  40a0ee:	68db      	ldr	r3, [r3, #12]
  40a0f0:	681b      	ldr	r3, [r3, #0]
  40a0f2:	60fb      	str	r3, [r7, #12]
  40a0f4:	e001      	b.n	40a0fa <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  40a0f6:	2300      	movs	r3, #0
  40a0f8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  40a0fa:	68fb      	ldr	r3, [r7, #12]
}
  40a0fc:	4618      	mov	r0, r3
  40a0fe:	3714      	adds	r7, #20
  40a100:	46bd      	mov	sp, r7
  40a102:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a106:	4770      	bx	lr
  40a108:	20008884 	.word	0x20008884

0040a10c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  40a10c:	b580      	push	{r7, lr}
  40a10e:	b084      	sub	sp, #16
  40a110:	af00      	add	r7, sp, #0
  40a112:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  40a114:	4b0d      	ldr	r3, [pc, #52]	; (40a14c <prvSampleTimeNow+0x40>)
  40a116:	4798      	blx	r3
  40a118:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  40a11a:	4b0d      	ldr	r3, [pc, #52]	; (40a150 <prvSampleTimeNow+0x44>)
  40a11c:	681b      	ldr	r3, [r3, #0]
  40a11e:	68fa      	ldr	r2, [r7, #12]
  40a120:	429a      	cmp	r2, r3
  40a122:	d208      	bcs.n	40a136 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  40a124:	4b0a      	ldr	r3, [pc, #40]	; (40a150 <prvSampleTimeNow+0x44>)
  40a126:	681b      	ldr	r3, [r3, #0]
  40a128:	4618      	mov	r0, r3
  40a12a:	4b0a      	ldr	r3, [pc, #40]	; (40a154 <prvSampleTimeNow+0x48>)
  40a12c:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  40a12e:	687b      	ldr	r3, [r7, #4]
  40a130:	2201      	movs	r2, #1
  40a132:	601a      	str	r2, [r3, #0]
  40a134:	e002      	b.n	40a13c <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  40a136:	687b      	ldr	r3, [r7, #4]
  40a138:	2200      	movs	r2, #0
  40a13a:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  40a13c:	4b04      	ldr	r3, [pc, #16]	; (40a150 <prvSampleTimeNow+0x44>)
  40a13e:	68fa      	ldr	r2, [r7, #12]
  40a140:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  40a142:	68fb      	ldr	r3, [r7, #12]
}
  40a144:	4618      	mov	r0, r3
  40a146:	3710      	adds	r7, #16
  40a148:	46bd      	mov	sp, r7
  40a14a:	bd80      	pop	{r7, pc}
  40a14c:	004094ed 	.word	0x004094ed
  40a150:	20008890 	.word	0x20008890
  40a154:	0040a2f9 	.word	0x0040a2f9

0040a158 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  40a158:	b580      	push	{r7, lr}
  40a15a:	b086      	sub	sp, #24
  40a15c:	af00      	add	r7, sp, #0
  40a15e:	60f8      	str	r0, [r7, #12]
  40a160:	60b9      	str	r1, [r7, #8]
  40a162:	607a      	str	r2, [r7, #4]
  40a164:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  40a166:	2300      	movs	r3, #0
  40a168:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  40a16a:	68fb      	ldr	r3, [r7, #12]
  40a16c:	68ba      	ldr	r2, [r7, #8]
  40a16e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40a170:	68fb      	ldr	r3, [r7, #12]
  40a172:	68fa      	ldr	r2, [r7, #12]
  40a174:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  40a176:	68ba      	ldr	r2, [r7, #8]
  40a178:	687b      	ldr	r3, [r7, #4]
  40a17a:	429a      	cmp	r2, r3
  40a17c:	d812      	bhi.n	40a1a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  40a17e:	687a      	ldr	r2, [r7, #4]
  40a180:	683b      	ldr	r3, [r7, #0]
  40a182:	1ad2      	subs	r2, r2, r3
  40a184:	68fb      	ldr	r3, [r7, #12]
  40a186:	699b      	ldr	r3, [r3, #24]
  40a188:	429a      	cmp	r2, r3
  40a18a:	d302      	bcc.n	40a192 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40a18c:	2301      	movs	r3, #1
  40a18e:	617b      	str	r3, [r7, #20]
  40a190:	e01b      	b.n	40a1ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40a192:	4b10      	ldr	r3, [pc, #64]	; (40a1d4 <prvInsertTimerInActiveList+0x7c>)
  40a194:	681a      	ldr	r2, [r3, #0]
  40a196:	68fb      	ldr	r3, [r7, #12]
  40a198:	3304      	adds	r3, #4
  40a19a:	4610      	mov	r0, r2
  40a19c:	4619      	mov	r1, r3
  40a19e:	4b0e      	ldr	r3, [pc, #56]	; (40a1d8 <prvInsertTimerInActiveList+0x80>)
  40a1a0:	4798      	blx	r3
  40a1a2:	e012      	b.n	40a1ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  40a1a4:	687a      	ldr	r2, [r7, #4]
  40a1a6:	683b      	ldr	r3, [r7, #0]
  40a1a8:	429a      	cmp	r2, r3
  40a1aa:	d206      	bcs.n	40a1ba <prvInsertTimerInActiveList+0x62>
  40a1ac:	68ba      	ldr	r2, [r7, #8]
  40a1ae:	683b      	ldr	r3, [r7, #0]
  40a1b0:	429a      	cmp	r2, r3
  40a1b2:	d302      	bcc.n	40a1ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40a1b4:	2301      	movs	r3, #1
  40a1b6:	617b      	str	r3, [r7, #20]
  40a1b8:	e007      	b.n	40a1ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40a1ba:	4b08      	ldr	r3, [pc, #32]	; (40a1dc <prvInsertTimerInActiveList+0x84>)
  40a1bc:	681a      	ldr	r2, [r3, #0]
  40a1be:	68fb      	ldr	r3, [r7, #12]
  40a1c0:	3304      	adds	r3, #4
  40a1c2:	4610      	mov	r0, r2
  40a1c4:	4619      	mov	r1, r3
  40a1c6:	4b04      	ldr	r3, [pc, #16]	; (40a1d8 <prvInsertTimerInActiveList+0x80>)
  40a1c8:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  40a1ca:	697b      	ldr	r3, [r7, #20]
}
  40a1cc:	4618      	mov	r0, r3
  40a1ce:	3718      	adds	r7, #24
  40a1d0:	46bd      	mov	sp, r7
  40a1d2:	bd80      	pop	{r7, pc}
  40a1d4:	20008888 	.word	0x20008888
  40a1d8:	00408305 	.word	0x00408305
  40a1dc:	20008884 	.word	0x20008884

0040a1e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  40a1e0:	b590      	push	{r4, r7, lr}
  40a1e2:	b08b      	sub	sp, #44	; 0x2c
  40a1e4:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40a1e6:	1d3b      	adds	r3, r7, #4
  40a1e8:	4618      	mov	r0, r3
  40a1ea:	4b3b      	ldr	r3, [pc, #236]	; (40a2d8 <prvProcessReceivedCommands+0xf8>)
  40a1ec:	4798      	blx	r3
  40a1ee:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  40a1f0:	e061      	b.n	40a2b6 <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  40a1f2:	693b      	ldr	r3, [r7, #16]
  40a1f4:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  40a1f6:	69bb      	ldr	r3, [r7, #24]
  40a1f8:	2b00      	cmp	r3, #0
  40a1fa:	d008      	beq.n	40a20e <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  40a1fc:	69bb      	ldr	r3, [r7, #24]
  40a1fe:	695b      	ldr	r3, [r3, #20]
  40a200:	2b00      	cmp	r3, #0
  40a202:	d004      	beq.n	40a20e <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  40a204:	69bb      	ldr	r3, [r7, #24]
  40a206:	3304      	adds	r3, #4
  40a208:	4618      	mov	r0, r3
  40a20a:	4b34      	ldr	r3, [pc, #208]	; (40a2dc <prvProcessReceivedCommands+0xfc>)
  40a20c:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  40a20e:	68bb      	ldr	r3, [r7, #8]
  40a210:	2b03      	cmp	r3, #3
  40a212:	d84f      	bhi.n	40a2b4 <prvProcessReceivedCommands+0xd4>
  40a214:	a201      	add	r2, pc, #4	; (adr r2, 40a21c <prvProcessReceivedCommands+0x3c>)
  40a216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40a21a:	bf00      	nop
  40a21c:	0040a22d 	.word	0x0040a22d
  40a220:	0040a2b5 	.word	0x0040a2b5
  40a224:	0040a281 	.word	0x0040a281
  40a228:	0040a2ad 	.word	0x0040a2ad
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  40a22c:	68fa      	ldr	r2, [r7, #12]
  40a22e:	69bb      	ldr	r3, [r7, #24]
  40a230:	699b      	ldr	r3, [r3, #24]
  40a232:	441a      	add	r2, r3
  40a234:	68fb      	ldr	r3, [r7, #12]
  40a236:	69b8      	ldr	r0, [r7, #24]
  40a238:	4611      	mov	r1, r2
  40a23a:	69fa      	ldr	r2, [r7, #28]
  40a23c:	4c28      	ldr	r4, [pc, #160]	; (40a2e0 <prvProcessReceivedCommands+0x100>)
  40a23e:	47a0      	blx	r4
  40a240:	4603      	mov	r3, r0
  40a242:	2b01      	cmp	r3, #1
  40a244:	d11b      	bne.n	40a27e <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40a246:	69bb      	ldr	r3, [r7, #24]
  40a248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40a24a:	69b8      	ldr	r0, [r7, #24]
  40a24c:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40a24e:	69bb      	ldr	r3, [r7, #24]
  40a250:	69db      	ldr	r3, [r3, #28]
  40a252:	2b01      	cmp	r3, #1
  40a254:	d113      	bne.n	40a27e <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40a256:	68fa      	ldr	r2, [r7, #12]
  40a258:	69bb      	ldr	r3, [r7, #24]
  40a25a:	699b      	ldr	r3, [r3, #24]
  40a25c:	4413      	add	r3, r2
  40a25e:	2200      	movs	r2, #0
  40a260:	9200      	str	r2, [sp, #0]
  40a262:	69b8      	ldr	r0, [r7, #24]
  40a264:	2100      	movs	r1, #0
  40a266:	461a      	mov	r2, r3
  40a268:	2300      	movs	r3, #0
  40a26a:	4c1e      	ldr	r4, [pc, #120]	; (40a2e4 <prvProcessReceivedCommands+0x104>)
  40a26c:	47a0      	blx	r4
  40a26e:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  40a270:	697b      	ldr	r3, [r7, #20]
  40a272:	2b00      	cmp	r3, #0
  40a274:	d103      	bne.n	40a27e <prvProcessReceivedCommands+0x9e>
  40a276:	4b1c      	ldr	r3, [pc, #112]	; (40a2e8 <prvProcessReceivedCommands+0x108>)
  40a278:	4798      	blx	r3
  40a27a:	bf00      	nop
  40a27c:	e7fd      	b.n	40a27a <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  40a27e:	e01a      	b.n	40a2b6 <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  40a280:	68fa      	ldr	r2, [r7, #12]
  40a282:	69bb      	ldr	r3, [r7, #24]
  40a284:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40a286:	69bb      	ldr	r3, [r7, #24]
  40a288:	699b      	ldr	r3, [r3, #24]
  40a28a:	2b00      	cmp	r3, #0
  40a28c:	d103      	bne.n	40a296 <prvProcessReceivedCommands+0xb6>
  40a28e:	4b16      	ldr	r3, [pc, #88]	; (40a2e8 <prvProcessReceivedCommands+0x108>)
  40a290:	4798      	blx	r3
  40a292:	bf00      	nop
  40a294:	e7fd      	b.n	40a292 <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40a296:	69bb      	ldr	r3, [r7, #24]
  40a298:	699a      	ldr	r2, [r3, #24]
  40a29a:	69fb      	ldr	r3, [r7, #28]
  40a29c:	4413      	add	r3, r2
  40a29e:	69b8      	ldr	r0, [r7, #24]
  40a2a0:	4619      	mov	r1, r3
  40a2a2:	69fa      	ldr	r2, [r7, #28]
  40a2a4:	69fb      	ldr	r3, [r7, #28]
  40a2a6:	4c0e      	ldr	r4, [pc, #56]	; (40a2e0 <prvProcessReceivedCommands+0x100>)
  40a2a8:	47a0      	blx	r4
				break;
  40a2aa:	e004      	b.n	40a2b6 <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  40a2ac:	69b8      	ldr	r0, [r7, #24]
  40a2ae:	4b0f      	ldr	r3, [pc, #60]	; (40a2ec <prvProcessReceivedCommands+0x10c>)
  40a2b0:	4798      	blx	r3
				break;
  40a2b2:	e000      	b.n	40a2b6 <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  40a2b4:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  40a2b6:	4b0e      	ldr	r3, [pc, #56]	; (40a2f0 <prvProcessReceivedCommands+0x110>)
  40a2b8:	681a      	ldr	r2, [r3, #0]
  40a2ba:	f107 0308 	add.w	r3, r7, #8
  40a2be:	4610      	mov	r0, r2
  40a2c0:	4619      	mov	r1, r3
  40a2c2:	2200      	movs	r2, #0
  40a2c4:	2300      	movs	r3, #0
  40a2c6:	4c0b      	ldr	r4, [pc, #44]	; (40a2f4 <prvProcessReceivedCommands+0x114>)
  40a2c8:	47a0      	blx	r4
  40a2ca:	4603      	mov	r3, r0
  40a2cc:	2b00      	cmp	r3, #0
  40a2ce:	d190      	bne.n	40a1f2 <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  40a2d0:	3724      	adds	r7, #36	; 0x24
  40a2d2:	46bd      	mov	sp, r7
  40a2d4:	bd90      	pop	{r4, r7, pc}
  40a2d6:	bf00      	nop
  40a2d8:	0040a10d 	.word	0x0040a10d
  40a2dc:	00408375 	.word	0x00408375
  40a2e0:	0040a159 	.word	0x0040a159
  40a2e4:	00409ef5 	.word	0x00409ef5
  40a2e8:	00408595 	.word	0x00408595
  40a2ec:	00408751 	.word	0x00408751
  40a2f0:	2000888c 	.word	0x2000888c
  40a2f4:	00408c71 	.word	0x00408c71

0040a2f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  40a2f8:	b590      	push	{r4, r7, lr}
  40a2fa:	b08b      	sub	sp, #44	; 0x2c
  40a2fc:	af02      	add	r7, sp, #8
  40a2fe:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40a300:	e03e      	b.n	40a380 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40a302:	4b28      	ldr	r3, [pc, #160]	; (40a3a4 <prvSwitchTimerLists+0xac>)
  40a304:	681b      	ldr	r3, [r3, #0]
  40a306:	68db      	ldr	r3, [r3, #12]
  40a308:	681b      	ldr	r3, [r3, #0]
  40a30a:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40a30c:	4b25      	ldr	r3, [pc, #148]	; (40a3a4 <prvSwitchTimerLists+0xac>)
  40a30e:	681b      	ldr	r3, [r3, #0]
  40a310:	68db      	ldr	r3, [r3, #12]
  40a312:	68db      	ldr	r3, [r3, #12]
  40a314:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  40a316:	69bb      	ldr	r3, [r7, #24]
  40a318:	3304      	adds	r3, #4
  40a31a:	4618      	mov	r0, r3
  40a31c:	4b22      	ldr	r3, [pc, #136]	; (40a3a8 <prvSwitchTimerLists+0xb0>)
  40a31e:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40a320:	69bb      	ldr	r3, [r7, #24]
  40a322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40a324:	69b8      	ldr	r0, [r7, #24]
  40a326:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40a328:	69bb      	ldr	r3, [r7, #24]
  40a32a:	69db      	ldr	r3, [r3, #28]
  40a32c:	2b01      	cmp	r3, #1
  40a32e:	d127      	bne.n	40a380 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40a330:	69bb      	ldr	r3, [r7, #24]
  40a332:	699a      	ldr	r2, [r3, #24]
  40a334:	69fb      	ldr	r3, [r7, #28]
  40a336:	4413      	add	r3, r2
  40a338:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  40a33a:	697a      	ldr	r2, [r7, #20]
  40a33c:	69fb      	ldr	r3, [r7, #28]
  40a33e:	429a      	cmp	r2, r3
  40a340:	d90e      	bls.n	40a360 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40a342:	69bb      	ldr	r3, [r7, #24]
  40a344:	697a      	ldr	r2, [r7, #20]
  40a346:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40a348:	69bb      	ldr	r3, [r7, #24]
  40a34a:	69ba      	ldr	r2, [r7, #24]
  40a34c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40a34e:	4b15      	ldr	r3, [pc, #84]	; (40a3a4 <prvSwitchTimerLists+0xac>)
  40a350:	681a      	ldr	r2, [r3, #0]
  40a352:	69bb      	ldr	r3, [r7, #24]
  40a354:	3304      	adds	r3, #4
  40a356:	4610      	mov	r0, r2
  40a358:	4619      	mov	r1, r3
  40a35a:	4b14      	ldr	r3, [pc, #80]	; (40a3ac <prvSwitchTimerLists+0xb4>)
  40a35c:	4798      	blx	r3
  40a35e:	e00f      	b.n	40a380 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  40a360:	2300      	movs	r3, #0
  40a362:	9300      	str	r3, [sp, #0]
  40a364:	69b8      	ldr	r0, [r7, #24]
  40a366:	2100      	movs	r1, #0
  40a368:	69fa      	ldr	r2, [r7, #28]
  40a36a:	2300      	movs	r3, #0
  40a36c:	4c10      	ldr	r4, [pc, #64]	; (40a3b0 <prvSwitchTimerLists+0xb8>)
  40a36e:	47a0      	blx	r4
  40a370:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  40a372:	693b      	ldr	r3, [r7, #16]
  40a374:	2b00      	cmp	r3, #0
  40a376:	d103      	bne.n	40a380 <prvSwitchTimerLists+0x88>
  40a378:	4b0e      	ldr	r3, [pc, #56]	; (40a3b4 <prvSwitchTimerLists+0xbc>)
  40a37a:	4798      	blx	r3
  40a37c:	bf00      	nop
  40a37e:	e7fd      	b.n	40a37c <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40a380:	4b08      	ldr	r3, [pc, #32]	; (40a3a4 <prvSwitchTimerLists+0xac>)
  40a382:	681b      	ldr	r3, [r3, #0]
  40a384:	681b      	ldr	r3, [r3, #0]
  40a386:	2b00      	cmp	r3, #0
  40a388:	d1bb      	bne.n	40a302 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  40a38a:	4b06      	ldr	r3, [pc, #24]	; (40a3a4 <prvSwitchTimerLists+0xac>)
  40a38c:	681b      	ldr	r3, [r3, #0]
  40a38e:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  40a390:	4b09      	ldr	r3, [pc, #36]	; (40a3b8 <prvSwitchTimerLists+0xc0>)
  40a392:	681a      	ldr	r2, [r3, #0]
  40a394:	4b03      	ldr	r3, [pc, #12]	; (40a3a4 <prvSwitchTimerLists+0xac>)
  40a396:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  40a398:	4b07      	ldr	r3, [pc, #28]	; (40a3b8 <prvSwitchTimerLists+0xc0>)
  40a39a:	68fa      	ldr	r2, [r7, #12]
  40a39c:	601a      	str	r2, [r3, #0]
}
  40a39e:	3724      	adds	r7, #36	; 0x24
  40a3a0:	46bd      	mov	sp, r7
  40a3a2:	bd90      	pop	{r4, r7, pc}
  40a3a4:	20008884 	.word	0x20008884
  40a3a8:	00408375 	.word	0x00408375
  40a3ac:	00408305 	.word	0x00408305
  40a3b0:	00409ef5 	.word	0x00409ef5
  40a3b4:	00408595 	.word	0x00408595
  40a3b8:	20008888 	.word	0x20008888

0040a3bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40a3bc:	b580      	push	{r7, lr}
  40a3be:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40a3c0:	4b0e      	ldr	r3, [pc, #56]	; (40a3fc <prvCheckForValidListAndQueue+0x40>)
  40a3c2:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40a3c4:	4b0e      	ldr	r3, [pc, #56]	; (40a400 <prvCheckForValidListAndQueue+0x44>)
  40a3c6:	681b      	ldr	r3, [r3, #0]
  40a3c8:	2b00      	cmp	r3, #0
  40a3ca:	d113      	bne.n	40a3f4 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  40a3cc:	480d      	ldr	r0, [pc, #52]	; (40a404 <prvCheckForValidListAndQueue+0x48>)
  40a3ce:	4b0e      	ldr	r3, [pc, #56]	; (40a408 <prvCheckForValidListAndQueue+0x4c>)
  40a3d0:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  40a3d2:	480e      	ldr	r0, [pc, #56]	; (40a40c <prvCheckForValidListAndQueue+0x50>)
  40a3d4:	4b0c      	ldr	r3, [pc, #48]	; (40a408 <prvCheckForValidListAndQueue+0x4c>)
  40a3d6:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  40a3d8:	4b0d      	ldr	r3, [pc, #52]	; (40a410 <prvCheckForValidListAndQueue+0x54>)
  40a3da:	4a0a      	ldr	r2, [pc, #40]	; (40a404 <prvCheckForValidListAndQueue+0x48>)
  40a3dc:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40a3de:	4b0d      	ldr	r3, [pc, #52]	; (40a414 <prvCheckForValidListAndQueue+0x58>)
  40a3e0:	4a0a      	ldr	r2, [pc, #40]	; (40a40c <prvCheckForValidListAndQueue+0x50>)
  40a3e2:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  40a3e4:	200a      	movs	r0, #10
  40a3e6:	210c      	movs	r1, #12
  40a3e8:	2200      	movs	r2, #0
  40a3ea:	4b0b      	ldr	r3, [pc, #44]	; (40a418 <prvCheckForValidListAndQueue+0x5c>)
  40a3ec:	4798      	blx	r3
  40a3ee:	4602      	mov	r2, r0
  40a3f0:	4b03      	ldr	r3, [pc, #12]	; (40a400 <prvCheckForValidListAndQueue+0x44>)
  40a3f2:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  40a3f4:	4b09      	ldr	r3, [pc, #36]	; (40a41c <prvCheckForValidListAndQueue+0x60>)
  40a3f6:	4798      	blx	r3
}
  40a3f8:	bd80      	pop	{r7, pc}
  40a3fa:	bf00      	nop
  40a3fc:	00408551 	.word	0x00408551
  40a400:	2000888c 	.word	0x2000888c
  40a404:	2000885c 	.word	0x2000885c
  40a408:	0040825d 	.word	0x0040825d
  40a40c:	20008870 	.word	0x20008870
  40a410:	20008884 	.word	0x20008884
  40a414:	20008888 	.word	0x20008888
  40a418:	004089ad 	.word	0x004089ad
  40a41c:	0040856d 	.word	0x0040856d

0040a420 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerIsTimerActive( xTimerHandle xTimer )
{
  40a420:	b580      	push	{r7, lr}
  40a422:	b084      	sub	sp, #16
  40a424:	af00      	add	r7, sp, #0
  40a426:	6078      	str	r0, [r7, #4]
portBASE_TYPE xTimerIsInActiveList;
xTIMER *pxTimer = ( xTIMER * ) xTimer;
  40a428:	687b      	ldr	r3, [r7, #4]
  40a42a:	60fb      	str	r3, [r7, #12]

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
  40a42c:	4b08      	ldr	r3, [pc, #32]	; (40a450 <xTimerIsTimerActive+0x30>)
  40a42e:	4798      	blx	r3
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
  40a430:	68fb      	ldr	r3, [r7, #12]
  40a432:	695b      	ldr	r3, [r3, #20]
  40a434:	2b00      	cmp	r3, #0
  40a436:	bf0c      	ite	eq
  40a438:	2300      	moveq	r3, #0
  40a43a:	2301      	movne	r3, #1
  40a43c:	b2db      	uxtb	r3, r3
  40a43e:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
  40a440:	4b04      	ldr	r3, [pc, #16]	; (40a454 <xTimerIsTimerActive+0x34>)
  40a442:	4798      	blx	r3

	return xTimerIsInActiveList;
  40a444:	68bb      	ldr	r3, [r7, #8]
}
  40a446:	4618      	mov	r0, r3
  40a448:	3710      	adds	r7, #16
  40a44a:	46bd      	mov	sp, r7
  40a44c:	bd80      	pop	{r7, pc}
  40a44e:	bf00      	nop
  40a450:	00408551 	.word	0x00408551
  40a454:	0040856d 	.word	0x0040856d

0040a458 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40a458:	b580      	push	{r7, lr}
  40a45a:	b086      	sub	sp, #24
  40a45c:	af00      	add	r7, sp, #0
  40a45e:	60f8      	str	r0, [r7, #12]
  40a460:	60b9      	str	r1, [r7, #8]
  40a462:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40a464:	2300      	movs	r3, #0
  40a466:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40a468:	68fb      	ldr	r3, [r7, #12]
  40a46a:	2b01      	cmp	r3, #1
  40a46c:	d008      	beq.n	40a480 <_write+0x28>
  40a46e:	68fb      	ldr	r3, [r7, #12]
  40a470:	2b02      	cmp	r3, #2
  40a472:	d005      	beq.n	40a480 <_write+0x28>
  40a474:	68fb      	ldr	r3, [r7, #12]
  40a476:	2b03      	cmp	r3, #3
  40a478:	d002      	beq.n	40a480 <_write+0x28>
		return -1;
  40a47a:	f04f 33ff 	mov.w	r3, #4294967295
  40a47e:	e01b      	b.n	40a4b8 <_write+0x60>
	}

	for (; len != 0; --len) {
  40a480:	e016      	b.n	40a4b0 <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40a482:	4b0f      	ldr	r3, [pc, #60]	; (40a4c0 <_write+0x68>)
  40a484:	681a      	ldr	r2, [r3, #0]
  40a486:	4b0f      	ldr	r3, [pc, #60]	; (40a4c4 <_write+0x6c>)
  40a488:	6819      	ldr	r1, [r3, #0]
  40a48a:	68bb      	ldr	r3, [r7, #8]
  40a48c:	1c58      	adds	r0, r3, #1
  40a48e:	60b8      	str	r0, [r7, #8]
  40a490:	781b      	ldrb	r3, [r3, #0]
  40a492:	4608      	mov	r0, r1
  40a494:	4619      	mov	r1, r3
  40a496:	4790      	blx	r2
  40a498:	4603      	mov	r3, r0
  40a49a:	2b00      	cmp	r3, #0
  40a49c:	da02      	bge.n	40a4a4 <_write+0x4c>
			return -1;
  40a49e:	f04f 33ff 	mov.w	r3, #4294967295
  40a4a2:	e009      	b.n	40a4b8 <_write+0x60>
		}
		++nChars;
  40a4a4:	697b      	ldr	r3, [r7, #20]
  40a4a6:	3301      	adds	r3, #1
  40a4a8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40a4aa:	687b      	ldr	r3, [r7, #4]
  40a4ac:	3b01      	subs	r3, #1
  40a4ae:	607b      	str	r3, [r7, #4]
  40a4b0:	687b      	ldr	r3, [r7, #4]
  40a4b2:	2b00      	cmp	r3, #0
  40a4b4:	d1e5      	bne.n	40a482 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  40a4b6:	697b      	ldr	r3, [r7, #20]
}
  40a4b8:	4618      	mov	r0, r3
  40a4ba:	3718      	adds	r7, #24
  40a4bc:	46bd      	mov	sp, r7
  40a4be:	bd80      	pop	{r7, pc}
  40a4c0:	200099c4 	.word	0x200099c4
  40a4c4:	200099c8 	.word	0x200099c8

0040a4c8 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  40a4c8:	b480      	push	{r7}
  40a4ca:	b083      	sub	sp, #12
  40a4cc:	af00      	add	r7, sp, #0
  40a4ce:	6078      	str	r0, [r7, #4]
  40a4d0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  40a4d2:	683a      	ldr	r2, [r7, #0]
  40a4d4:	f240 2302 	movw	r3, #514	; 0x202
  40a4d8:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  40a4da:	687a      	ldr	r2, [r7, #4]
  40a4dc:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  40a4de:	370c      	adds	r7, #12
  40a4e0:	46bd      	mov	sp, r7
  40a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a4e6:	4770      	bx	lr

0040a4e8 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  40a4e8:	b480      	push	{r7}
  40a4ea:	b083      	sub	sp, #12
  40a4ec:	af00      	add	r7, sp, #0
  40a4ee:	6078      	str	r0, [r7, #4]
  40a4f0:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  40a4f2:	683b      	ldr	r3, [r7, #0]
  40a4f4:	2b00      	cmp	r3, #0
  40a4f6:	d006      	beq.n	40a506 <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  40a4f8:	687b      	ldr	r3, [r7, #4]
  40a4fa:	685b      	ldr	r3, [r3, #4]
  40a4fc:	f043 0201 	orr.w	r2, r3, #1
  40a500:	687b      	ldr	r3, [r7, #4]
  40a502:	605a      	str	r2, [r3, #4]
  40a504:	e005      	b.n	40a512 <rtc_set_hour_mode+0x2a>
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  40a506:	687b      	ldr	r3, [r7, #4]
  40a508:	685b      	ldr	r3, [r3, #4]
  40a50a:	f023 0201 	bic.w	r2, r3, #1
  40a50e:	687b      	ldr	r3, [r7, #4]
  40a510:	605a      	str	r2, [r3, #4]
	}
}
  40a512:	370c      	adds	r7, #12
  40a514:	46bd      	mov	sp, r7
  40a516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a51a:	4770      	bx	lr

0040a51c <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  40a51c:	b480      	push	{r7}
  40a51e:	b087      	sub	sp, #28
  40a520:	af00      	add	r7, sp, #0
  40a522:	60f8      	str	r0, [r7, #12]
  40a524:	60b9      	str	r1, [r7, #8]
  40a526:	607a      	str	r2, [r7, #4]
  40a528:	603b      	str	r3, [r7, #0]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  40a52a:	68fb      	ldr	r3, [r7, #12]
  40a52c:	689b      	ldr	r3, [r3, #8]
  40a52e:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  40a530:	e002      	b.n	40a538 <rtc_get_time+0x1c>
		ul_time = p_rtc->RTC_TIMR;
  40a532:	68fb      	ldr	r3, [r7, #12]
  40a534:	689b      	ldr	r3, [r3, #8]
  40a536:	617b      	str	r3, [r7, #20]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  40a538:	68fb      	ldr	r3, [r7, #12]
  40a53a:	689a      	ldr	r2, [r3, #8]
  40a53c:	697b      	ldr	r3, [r7, #20]
  40a53e:	429a      	cmp	r2, r3
  40a540:	d1f7      	bne.n	40a532 <rtc_get_time+0x16>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  40a542:	68bb      	ldr	r3, [r7, #8]
  40a544:	2b00      	cmp	r3, #0
  40a546:	d01c      	beq.n	40a582 <rtc_get_time+0x66>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
  40a548:	697b      	ldr	r3, [r7, #20]
  40a54a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
  40a54e:	0c1b      	lsrs	r3, r3, #16
  40a550:	613b      	str	r3, [r7, #16]
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40a552:	693b      	ldr	r3, [r7, #16]
  40a554:	091a      	lsrs	r2, r3, #4
  40a556:	4613      	mov	r3, r2
  40a558:	009b      	lsls	r3, r3, #2
  40a55a:	4413      	add	r3, r2
  40a55c:	005b      	lsls	r3, r3, #1
  40a55e:	461a      	mov	r2, r3
  40a560:	693b      	ldr	r3, [r7, #16]
  40a562:	f003 030f 	and.w	r3, r3, #15
  40a566:	441a      	add	r2, r3
  40a568:	68bb      	ldr	r3, [r7, #8]
  40a56a:	601a      	str	r2, [r3, #0]

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  40a56c:	697b      	ldr	r3, [r7, #20]
  40a56e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  40a572:	2b00      	cmp	r3, #0
  40a574:	d005      	beq.n	40a582 <rtc_get_time+0x66>
			*pul_hour += 12;
  40a576:	68bb      	ldr	r3, [r7, #8]
  40a578:	681b      	ldr	r3, [r3, #0]
  40a57a:	f103 020c 	add.w	r2, r3, #12
  40a57e:	68bb      	ldr	r3, [r7, #8]
  40a580:	601a      	str	r2, [r3, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  40a582:	687b      	ldr	r3, [r7, #4]
  40a584:	2b00      	cmp	r3, #0
  40a586:	d011      	beq.n	40a5ac <rtc_get_time+0x90>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
  40a588:	697b      	ldr	r3, [r7, #20]
  40a58a:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
  40a58e:	0a1b      	lsrs	r3, r3, #8
  40a590:	613b      	str	r3, [r7, #16]
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  40a592:	693b      	ldr	r3, [r7, #16]
  40a594:	091a      	lsrs	r2, r3, #4
  40a596:	4613      	mov	r3, r2
  40a598:	009b      	lsls	r3, r3, #2
  40a59a:	4413      	add	r3, r2
  40a59c:	005b      	lsls	r3, r3, #1
  40a59e:	461a      	mov	r2, r3
  40a5a0:	693b      	ldr	r3, [r7, #16]
  40a5a2:	f003 030f 	and.w	r3, r3, #15
  40a5a6:	441a      	add	r2, r3
  40a5a8:	687b      	ldr	r3, [r7, #4]
  40a5aa:	601a      	str	r2, [r3, #0]
	}

	/* Second */
	if (pul_second) {
  40a5ac:	683b      	ldr	r3, [r7, #0]
  40a5ae:	2b00      	cmp	r3, #0
  40a5b0:	d010      	beq.n	40a5d4 <rtc_get_time+0xb8>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
  40a5b2:	697b      	ldr	r3, [r7, #20]
  40a5b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40a5b8:	613b      	str	r3, [r7, #16]
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40a5ba:	693b      	ldr	r3, [r7, #16]
  40a5bc:	091a      	lsrs	r2, r3, #4
  40a5be:	4613      	mov	r3, r2
  40a5c0:	009b      	lsls	r3, r3, #2
  40a5c2:	4413      	add	r3, r2
  40a5c4:	005b      	lsls	r3, r3, #1
  40a5c6:	461a      	mov	r2, r3
  40a5c8:	693b      	ldr	r3, [r7, #16]
  40a5ca:	f003 030f 	and.w	r3, r3, #15
  40a5ce:	441a      	add	r2, r3
  40a5d0:	683b      	ldr	r3, [r7, #0]
  40a5d2:	601a      	str	r2, [r3, #0]
	}
}
  40a5d4:	371c      	adds	r7, #28
  40a5d6:	46bd      	mov	sp, r7
  40a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a5dc:	4770      	bx	lr
  40a5de:	bf00      	nop

0040a5e0 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  40a5e0:	b480      	push	{r7}
  40a5e2:	b087      	sub	sp, #28
  40a5e4:	af00      	add	r7, sp, #0
  40a5e6:	60f8      	str	r0, [r7, #12]
  40a5e8:	60b9      	str	r1, [r7, #8]
  40a5ea:	607a      	str	r2, [r7, #4]
  40a5ec:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  40a5ee:	2300      	movs	r3, #0
  40a5f0:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  40a5f2:	68fb      	ldr	r3, [r7, #12]
  40a5f4:	685b      	ldr	r3, [r3, #4]
  40a5f6:	f003 0301 	and.w	r3, r3, #1
  40a5fa:	2b00      	cmp	r3, #0
  40a5fc:	d009      	beq.n	40a612 <rtc_set_time+0x32>
		if (ul_hour > 12) {
  40a5fe:	68bb      	ldr	r3, [r7, #8]
  40a600:	2b0c      	cmp	r3, #12
  40a602:	d906      	bls.n	40a612 <rtc_set_time+0x32>
			ul_hour -= 12;
  40a604:	68bb      	ldr	r3, [r7, #8]
  40a606:	3b0c      	subs	r3, #12
  40a608:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  40a60a:	697b      	ldr	r3, [r7, #20]
  40a60c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  40a610:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40a612:	68ba      	ldr	r2, [r7, #8]
  40a614:	4b33      	ldr	r3, [pc, #204]	; (40a6e4 <rtc_set_time+0x104>)
  40a616:	fba3 1302 	umull	r1, r3, r3, r2
  40a61a:	08db      	lsrs	r3, r3, #3
  40a61c:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40a61e:	68b9      	ldr	r1, [r7, #8]
  40a620:	4b30      	ldr	r3, [pc, #192]	; (40a6e4 <rtc_set_time+0x104>)
  40a622:	fba3 2301 	umull	r2, r3, r3, r1
  40a626:	08da      	lsrs	r2, r3, #3
  40a628:	4613      	mov	r3, r2
  40a62a:	009b      	lsls	r3, r3, #2
  40a62c:	4413      	add	r3, r2
  40a62e:	005b      	lsls	r3, r3, #1
  40a630:	1aca      	subs	r2, r1, r3
  40a632:	0413      	lsls	r3, r2, #16
			ul_time |= RTC_TIMR_AMPM;
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40a634:	4303      	orrs	r3, r0
  40a636:	697a      	ldr	r2, [r7, #20]
  40a638:	4313      	orrs	r3, r2
  40a63a:	617b      	str	r3, [r7, #20]
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40a63c:	687a      	ldr	r2, [r7, #4]
  40a63e:	4b29      	ldr	r3, [pc, #164]	; (40a6e4 <rtc_set_time+0x104>)
  40a640:	fba3 1302 	umull	r1, r3, r3, r2
  40a644:	08db      	lsrs	r3, r3, #3
  40a646:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40a648:	6879      	ldr	r1, [r7, #4]
  40a64a:	4b26      	ldr	r3, [pc, #152]	; (40a6e4 <rtc_set_time+0x104>)
  40a64c:	fba3 2301 	umull	r2, r3, r3, r1
  40a650:	08da      	lsrs	r2, r3, #3
  40a652:	4613      	mov	r3, r2
  40a654:	009b      	lsls	r3, r3, #2
  40a656:	4413      	add	r3, r2
  40a658:	005b      	lsls	r3, r3, #1
  40a65a:	1aca      	subs	r2, r1, r3
  40a65c:	0213      	lsls	r3, r2, #8
	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40a65e:	4303      	orrs	r3, r0
  40a660:	697a      	ldr	r2, [r7, #20]
  40a662:	4313      	orrs	r3, r2
  40a664:	617b      	str	r3, [r7, #20]
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40a666:	683a      	ldr	r2, [r7, #0]
  40a668:	4b1e      	ldr	r3, [pc, #120]	; (40a6e4 <rtc_set_time+0x104>)
  40a66a:	fba3 1302 	umull	r1, r3, r3, r2
  40a66e:	08db      	lsrs	r3, r3, #3
  40a670:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  40a672:	6839      	ldr	r1, [r7, #0]
  40a674:	4b1b      	ldr	r3, [pc, #108]	; (40a6e4 <rtc_set_time+0x104>)
  40a676:	fba3 2301 	umull	r2, r3, r3, r1
  40a67a:	08da      	lsrs	r2, r3, #3
  40a67c:	4613      	mov	r3, r2
  40a67e:	009b      	lsls	r3, r3, #2
  40a680:	4413      	add	r3, r2
  40a682:	005b      	lsls	r3, r3, #1
  40a684:	1aca      	subs	r2, r1, r3
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40a686:	ea40 0302 	orr.w	r3, r0, r2
  40a68a:	697a      	ldr	r2, [r7, #20]
  40a68c:	4313      	orrs	r3, r2
  40a68e:	617b      	str	r3, [r7, #20]
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  40a690:	68fb      	ldr	r3, [r7, #12]
  40a692:	681b      	ldr	r3, [r3, #0]
  40a694:	f043 0201 	orr.w	r2, r3, #1
  40a698:	68fb      	ldr	r3, [r7, #12]
  40a69a:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40a69c:	bf00      	nop
  40a69e:	68fb      	ldr	r3, [r7, #12]
  40a6a0:	699b      	ldr	r3, [r3, #24]
  40a6a2:	f003 0301 	and.w	r3, r3, #1
  40a6a6:	2b00      	cmp	r3, #0
  40a6a8:	d0f9      	beq.n	40a69e <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40a6aa:	68fb      	ldr	r3, [r7, #12]
  40a6ac:	2201      	movs	r2, #1
  40a6ae:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  40a6b0:	68fb      	ldr	r3, [r7, #12]
  40a6b2:	697a      	ldr	r2, [r7, #20]
  40a6b4:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  40a6b6:	68fb      	ldr	r3, [r7, #12]
  40a6b8:	681b      	ldr	r3, [r3, #0]
  40a6ba:	f023 0201 	bic.w	r2, r3, #1
  40a6be:	68fb      	ldr	r3, [r7, #12]
  40a6c0:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  40a6c2:	68fb      	ldr	r3, [r7, #12]
  40a6c4:	69db      	ldr	r3, [r3, #28]
  40a6c6:	f043 0204 	orr.w	r2, r3, #4
  40a6ca:	68fb      	ldr	r3, [r7, #12]
  40a6cc:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  40a6ce:	68fb      	ldr	r3, [r7, #12]
  40a6d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40a6d2:	f003 0301 	and.w	r3, r3, #1
}
  40a6d6:	4618      	mov	r0, r3
  40a6d8:	371c      	adds	r7, #28
  40a6da:	46bd      	mov	sp, r7
  40a6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a6e0:	4770      	bx	lr
  40a6e2:	bf00      	nop
  40a6e4:	cccccccd 	.word	0xcccccccd

0040a6e8 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  40a6e8:	b480      	push	{r7}
  40a6ea:	b089      	sub	sp, #36	; 0x24
  40a6ec:	af00      	add	r7, sp, #0
  40a6ee:	60f8      	str	r0, [r7, #12]
  40a6f0:	60b9      	str	r1, [r7, #8]
  40a6f2:	607a      	str	r2, [r7, #4]
  40a6f4:	603b      	str	r3, [r7, #0]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  40a6f6:	68fb      	ldr	r3, [r7, #12]
  40a6f8:	68db      	ldr	r3, [r3, #12]
  40a6fa:	61fb      	str	r3, [r7, #28]
	while (ul_date != p_rtc->RTC_CALR) {
  40a6fc:	e002      	b.n	40a704 <rtc_get_date+0x1c>
		ul_date = p_rtc->RTC_CALR;
  40a6fe:	68fb      	ldr	r3, [r7, #12]
  40a700:	68db      	ldr	r3, [r3, #12]
  40a702:	61fb      	str	r3, [r7, #28]
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
	while (ul_date != p_rtc->RTC_CALR) {
  40a704:	68fb      	ldr	r3, [r7, #12]
  40a706:	68da      	ldr	r2, [r3, #12]
  40a708:	69fb      	ldr	r3, [r7, #28]
  40a70a:	429a      	cmp	r2, r3
  40a70c:	d1f7      	bne.n	40a6fe <rtc_get_date+0x16>
		ul_date = p_rtc->RTC_CALR;
	}

	/* Retrieve year */
	if (pul_year) {
  40a70e:	68bb      	ldr	r3, [r7, #8]
  40a710:	2b00      	cmp	r3, #0
  40a712:	d025      	beq.n	40a760 <rtc_get_date+0x78>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
  40a714:	69fb      	ldr	r3, [r7, #28]
  40a716:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40a71a:	61bb      	str	r3, [r7, #24]
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40a71c:	69bb      	ldr	r3, [r7, #24]
  40a71e:	091a      	lsrs	r2, r3, #4
  40a720:	4613      	mov	r3, r2
  40a722:	009b      	lsls	r3, r3, #2
  40a724:	4413      	add	r3, r2
  40a726:	005b      	lsls	r3, r3, #1
  40a728:	461a      	mov	r2, r3
  40a72a:	69bb      	ldr	r3, [r7, #24]
  40a72c:	f003 030f 	and.w	r3, r3, #15
  40a730:	4413      	add	r3, r2
  40a732:	617b      	str	r3, [r7, #20]
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
  40a734:	69fb      	ldr	r3, [r7, #28]
  40a736:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  40a73a:	0a1b      	lsrs	r3, r3, #8
  40a73c:	61bb      	str	r3, [r7, #24]
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40a73e:	697b      	ldr	r3, [r7, #20]
  40a740:	2264      	movs	r2, #100	; 0x64
  40a742:	fb02 f103 	mul.w	r1, r2, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40a746:	69bb      	ldr	r3, [r7, #24]
  40a748:	091a      	lsrs	r2, r3, #4
  40a74a:	4613      	mov	r3, r2
  40a74c:	009b      	lsls	r3, r3, #2
  40a74e:	4413      	add	r3, r2
  40a750:	005b      	lsls	r3, r3, #1
	/* Retrieve year */
	if (pul_year) {
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40a752:	18ca      	adds	r2, r1, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40a754:	69bb      	ldr	r3, [r7, #24]
  40a756:	f003 030f 	and.w	r3, r3, #15
  40a75a:	441a      	add	r2, r3
	/* Retrieve year */
	if (pul_year) {
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40a75c:	68bb      	ldr	r3, [r7, #8]
  40a75e:	601a      	str	r2, [r3, #0]
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
	}

	/* Retrieve month */
	if (pul_month) {
  40a760:	687b      	ldr	r3, [r7, #4]
  40a762:	2b00      	cmp	r3, #0
  40a764:	d011      	beq.n	40a78a <rtc_get_date+0xa2>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
  40a766:	69fb      	ldr	r3, [r7, #28]
  40a768:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
  40a76c:	0c1b      	lsrs	r3, r3, #16
  40a76e:	61bb      	str	r3, [r7, #24]
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40a770:	69bb      	ldr	r3, [r7, #24]
  40a772:	091a      	lsrs	r2, r3, #4
  40a774:	4613      	mov	r3, r2
  40a776:	009b      	lsls	r3, r3, #2
  40a778:	4413      	add	r3, r2
  40a77a:	005b      	lsls	r3, r3, #1
  40a77c:	461a      	mov	r2, r3
  40a77e:	69bb      	ldr	r3, [r7, #24]
  40a780:	f003 030f 	and.w	r3, r3, #15
  40a784:	441a      	add	r2, r3
  40a786:	687b      	ldr	r3, [r7, #4]
  40a788:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  40a78a:	683b      	ldr	r3, [r7, #0]
  40a78c:	2b00      	cmp	r3, #0
  40a78e:	d011      	beq.n	40a7b4 <rtc_get_date+0xcc>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
  40a790:	69fb      	ldr	r3, [r7, #28]
  40a792:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
  40a796:	0e1b      	lsrs	r3, r3, #24
  40a798:	61bb      	str	r3, [r7, #24]
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40a79a:	69bb      	ldr	r3, [r7, #24]
  40a79c:	091a      	lsrs	r2, r3, #4
  40a79e:	4613      	mov	r3, r2
  40a7a0:	009b      	lsls	r3, r3, #2
  40a7a2:	4413      	add	r3, r2
  40a7a4:	005b      	lsls	r3, r3, #1
  40a7a6:	461a      	mov	r2, r3
  40a7a8:	69bb      	ldr	r3, [r7, #24]
  40a7aa:	f003 030f 	and.w	r3, r3, #15
  40a7ae:	441a      	add	r2, r3
  40a7b0:	683b      	ldr	r3, [r7, #0]
  40a7b2:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  40a7b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40a7b6:	2b00      	cmp	r3, #0
  40a7b8:	d005      	beq.n	40a7c6 <rtc_get_date+0xde>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  40a7ba:	69fb      	ldr	r3, [r7, #28]
  40a7bc:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
  40a7c0:	0d5a      	lsrs	r2, r3, #21
  40a7c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40a7c4:	601a      	str	r2, [r3, #0]
	}
}
  40a7c6:	3724      	adds	r7, #36	; 0x24
  40a7c8:	46bd      	mov	sp, r7
  40a7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a7ce:	4770      	bx	lr

0040a7d0 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  40a7d0:	b480      	push	{r7}
  40a7d2:	b087      	sub	sp, #28
  40a7d4:	af00      	add	r7, sp, #0
  40a7d6:	60f8      	str	r0, [r7, #12]
  40a7d8:	60b9      	str	r1, [r7, #8]
  40a7da:	607a      	str	r2, [r7, #4]
  40a7dc:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  40a7de:	2300      	movs	r3, #0
  40a7e0:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40a7e2:	68ba      	ldr	r2, [r7, #8]
  40a7e4:	4b46      	ldr	r3, [pc, #280]	; (40a900 <rtc_set_date+0x130>)
  40a7e6:	fba3 1302 	umull	r1, r3, r3, r2
  40a7ea:	099b      	lsrs	r3, r3, #6
  40a7ec:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  40a7ee:	68ba      	ldr	r2, [r7, #8]
  40a7f0:	4b44      	ldr	r3, [pc, #272]	; (40a904 <rtc_set_date+0x134>)
  40a7f2:	fba3 1302 	umull	r1, r3, r3, r2
  40a7f6:	0959      	lsrs	r1, r3, #5
  40a7f8:	4b43      	ldr	r3, [pc, #268]	; (40a908 <rtc_set_date+0x138>)
  40a7fa:	fba3 2301 	umull	r2, r3, r3, r1
  40a7fe:	08da      	lsrs	r2, r3, #3
  40a800:	4613      	mov	r3, r2
  40a802:	009b      	lsls	r3, r3, #2
  40a804:	4413      	add	r3, r2
  40a806:	005b      	lsls	r3, r3, #1
  40a808:	1aca      	subs	r2, r1, r3
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  40a80a:	ea40 0302 	orr.w	r3, r0, r2
		uint32_t ul_day, uint32_t ul_week)
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40a80e:	697a      	ldr	r2, [r7, #20]
  40a810:	4313      	orrs	r3, r2
  40a812:	617b      	str	r3, [r7, #20]
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40a814:	68ba      	ldr	r2, [r7, #8]
  40a816:	4b3c      	ldr	r3, [pc, #240]	; (40a908 <rtc_set_date+0x138>)
  40a818:	fba3 1302 	umull	r1, r3, r3, r2
  40a81c:	08d9      	lsrs	r1, r3, #3
  40a81e:	4b3a      	ldr	r3, [pc, #232]	; (40a908 <rtc_set_date+0x138>)
  40a820:	fba3 2301 	umull	r2, r3, r3, r1
  40a824:	08da      	lsrs	r2, r3, #3
  40a826:	4613      	mov	r3, r2
  40a828:	009b      	lsls	r3, r3, #2
  40a82a:	4413      	add	r3, r2
  40a82c:	005b      	lsls	r3, r3, #1
  40a82e:	1aca      	subs	r2, r1, r3
  40a830:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40a832:	68b9      	ldr	r1, [r7, #8]
  40a834:	4b34      	ldr	r3, [pc, #208]	; (40a908 <rtc_set_date+0x138>)
  40a836:	fba3 2301 	umull	r2, r3, r3, r1
  40a83a:	08da      	lsrs	r2, r3, #3
  40a83c:	4613      	mov	r3, r2
  40a83e:	009b      	lsls	r3, r3, #2
  40a840:	4413      	add	r3, r2
  40a842:	005b      	lsls	r3, r3, #1
  40a844:	1aca      	subs	r2, r1, r3
  40a846:	0213      	lsls	r3, r2, #8
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  40a848:	4303      	orrs	r3, r0
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40a84a:	697a      	ldr	r2, [r7, #20]
  40a84c:	4313      	orrs	r3, r2
  40a84e:	617b      	str	r3, [r7, #20]
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40a850:	687a      	ldr	r2, [r7, #4]
  40a852:	4b2d      	ldr	r3, [pc, #180]	; (40a908 <rtc_set_date+0x138>)
  40a854:	fba3 1302 	umull	r1, r3, r3, r2
  40a858:	08db      	lsrs	r3, r3, #3
  40a85a:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40a85c:	6879      	ldr	r1, [r7, #4]
  40a85e:	4b2a      	ldr	r3, [pc, #168]	; (40a908 <rtc_set_date+0x138>)
  40a860:	fba3 2301 	umull	r2, r3, r3, r1
  40a864:	08da      	lsrs	r2, r3, #3
  40a866:	4613      	mov	r3, r2
  40a868:	009b      	lsls	r3, r3, #2
  40a86a:	4413      	add	r3, r2
  40a86c:	005b      	lsls	r3, r3, #1
  40a86e:	1aca      	subs	r2, r1, r3
  40a870:	0413      	lsls	r3, r2, #16
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40a872:	4303      	orrs	r3, r0
  40a874:	697a      	ldr	r2, [r7, #20]
  40a876:	4313      	orrs	r3, r2
  40a878:	617b      	str	r3, [r7, #20]
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40a87a:	6a3b      	ldr	r3, [r7, #32]
  40a87c:	055b      	lsls	r3, r3, #21
  40a87e:	697a      	ldr	r2, [r7, #20]
  40a880:	4313      	orrs	r3, r2
  40a882:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40a884:	683a      	ldr	r2, [r7, #0]
  40a886:	4b20      	ldr	r3, [pc, #128]	; (40a908 <rtc_set_date+0x138>)
  40a888:	fba3 1302 	umull	r1, r3, r3, r2
  40a88c:	08db      	lsrs	r3, r3, #3
  40a88e:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  40a890:	6839      	ldr	r1, [r7, #0]
  40a892:	4b1d      	ldr	r3, [pc, #116]	; (40a908 <rtc_set_date+0x138>)
  40a894:	fba3 2301 	umull	r2, r3, r3, r1
  40a898:	08da      	lsrs	r2, r3, #3
  40a89a:	4613      	mov	r3, r2
  40a89c:	009b      	lsls	r3, r3, #2
  40a89e:	4413      	add	r3, r2
  40a8a0:	005b      	lsls	r3, r3, #1
  40a8a2:	1aca      	subs	r2, r1, r3
  40a8a4:	0613      	lsls	r3, r2, #24

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40a8a6:	4303      	orrs	r3, r0
  40a8a8:	697a      	ldr	r2, [r7, #20]
  40a8aa:	4313      	orrs	r3, r2
  40a8ac:	617b      	str	r3, [r7, #20]
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40a8ae:	68fb      	ldr	r3, [r7, #12]
  40a8b0:	681b      	ldr	r3, [r3, #0]
  40a8b2:	f043 0202 	orr.w	r2, r3, #2
  40a8b6:	68fb      	ldr	r3, [r7, #12]
  40a8b8:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40a8ba:	bf00      	nop
  40a8bc:	68fb      	ldr	r3, [r7, #12]
  40a8be:	699b      	ldr	r3, [r3, #24]
  40a8c0:	f003 0301 	and.w	r3, r3, #1
  40a8c4:	2b00      	cmp	r3, #0
  40a8c6:	d0f9      	beq.n	40a8bc <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40a8c8:	68fb      	ldr	r3, [r7, #12]
  40a8ca:	2201      	movs	r2, #1
  40a8cc:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  40a8ce:	68fb      	ldr	r3, [r7, #12]
  40a8d0:	697a      	ldr	r2, [r7, #20]
  40a8d2:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  40a8d4:	68fb      	ldr	r3, [r7, #12]
  40a8d6:	681b      	ldr	r3, [r3, #0]
  40a8d8:	f023 0202 	bic.w	r2, r3, #2
  40a8dc:	68fb      	ldr	r3, [r7, #12]
  40a8de:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  40a8e0:	68fb      	ldr	r3, [r7, #12]
  40a8e2:	69db      	ldr	r3, [r3, #28]
  40a8e4:	f043 0204 	orr.w	r2, r3, #4
  40a8e8:	68fb      	ldr	r3, [r7, #12]
  40a8ea:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40a8ec:	68fb      	ldr	r3, [r7, #12]
  40a8ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40a8f0:	f003 0302 	and.w	r3, r3, #2
}
  40a8f4:	4618      	mov	r0, r3
  40a8f6:	371c      	adds	r7, #28
  40a8f8:	46bd      	mov	sp, r7
  40a8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a8fe:	4770      	bx	lr
  40a900:	10624dd3 	.word	0x10624dd3
  40a904:	51eb851f 	.word	0x51eb851f
  40a908:	cccccccd 	.word	0xcccccccd

0040a90c <rtc_clear_time_alarm>:
 * \brief Clear the RTC time alarm setting.
 *
 * \param p_rtc Pointer to an RTC instance.
 */
void rtc_clear_time_alarm(Rtc *p_rtc)
{
  40a90c:	b480      	push	{r7}
  40a90e:	b083      	sub	sp, #12
  40a910:	af00      	add	r7, sp, #0
  40a912:	6078      	str	r0, [r7, #4]
	p_rtc->RTC_TIMALR = 0;
  40a914:	687b      	ldr	r3, [r7, #4]
  40a916:	2200      	movs	r2, #0
  40a918:	611a      	str	r2, [r3, #16]
}
  40a91a:	370c      	adds	r7, #12
  40a91c:	46bd      	mov	sp, r7
  40a91e:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a922:	4770      	bx	lr

0040a924 <rtc_clear_date_alarm>:
 * \brief Clear the RTC date alarm setting.
 *
 * \param p_rtc Pointer to an RTC instance.
 */
void rtc_clear_date_alarm(Rtc *p_rtc)
{
  40a924:	b480      	push	{r7}
  40a926:	b083      	sub	sp, #12
  40a928:	af00      	add	r7, sp, #0
  40a92a:	6078      	str	r0, [r7, #4]
	/* Need a valid value without enabling */
	p_rtc->RTC_CALALR = RTC_CALALR_MONTH(0x01) | RTC_CALALR_DATE(0x01);
  40a92c:	687b      	ldr	r3, [r7, #4]
  40a92e:	4a03      	ldr	r2, [pc, #12]	; (40a93c <rtc_clear_date_alarm+0x18>)
  40a930:	615a      	str	r2, [r3, #20]
}
  40a932:	370c      	adds	r7, #12
  40a934:	46bd      	mov	sp, r7
  40a936:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a93a:	4770      	bx	lr
  40a93c:	01010000 	.word	0x01010000

0040a940 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40a940:	b480      	push	{r7}
  40a942:	b085      	sub	sp, #20
  40a944:	af00      	add	r7, sp, #0
  40a946:	6078      	str	r0, [r7, #4]
  40a948:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40a94a:	2300      	movs	r3, #0
  40a94c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40a94e:	687b      	ldr	r3, [r7, #4]
  40a950:	22ac      	movs	r2, #172	; 0xac
  40a952:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40a954:	683b      	ldr	r3, [r7, #0]
  40a956:	681a      	ldr	r2, [r3, #0]
  40a958:	683b      	ldr	r3, [r7, #0]
  40a95a:	685b      	ldr	r3, [r3, #4]
  40a95c:	fbb2 f3f3 	udiv	r3, r2, r3
  40a960:	091b      	lsrs	r3, r3, #4
  40a962:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40a964:	68fb      	ldr	r3, [r7, #12]
  40a966:	2b00      	cmp	r3, #0
  40a968:	d003      	beq.n	40a972 <uart_init+0x32>
  40a96a:	68fb      	ldr	r3, [r7, #12]
  40a96c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40a970:	d301      	bcc.n	40a976 <uart_init+0x36>
		return 1;
  40a972:	2301      	movs	r3, #1
  40a974:	e00f      	b.n	40a996 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  40a976:	687b      	ldr	r3, [r7, #4]
  40a978:	68fa      	ldr	r2, [r7, #12]
  40a97a:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40a97c:	683b      	ldr	r3, [r7, #0]
  40a97e:	689a      	ldr	r2, [r3, #8]
  40a980:	687b      	ldr	r3, [r7, #4]
  40a982:	605a      	str	r2, [r3, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40a984:	687b      	ldr	r3, [r7, #4]
  40a986:	f240 2202 	movw	r2, #514	; 0x202
  40a98a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40a98e:	687b      	ldr	r3, [r7, #4]
  40a990:	2250      	movs	r2, #80	; 0x50
  40a992:	601a      	str	r2, [r3, #0]

	return 0;
  40a994:	2300      	movs	r3, #0
}
  40a996:	4618      	mov	r0, r3
  40a998:	3714      	adds	r7, #20
  40a99a:	46bd      	mov	sp, r7
  40a99c:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a9a0:	4770      	bx	lr
  40a9a2:	bf00      	nop

0040a9a4 <uart_disable>:
 * \brief Disable UART receiver and transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable(Uart *p_uart)
{
  40a9a4:	b480      	push	{r7}
  40a9a6:	b083      	sub	sp, #12
  40a9a8:	af00      	add	r7, sp, #0
  40a9aa:	6078      	str	r0, [r7, #4]
	/* Disable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS;
  40a9ac:	687b      	ldr	r3, [r7, #4]
  40a9ae:	22a0      	movs	r2, #160	; 0xa0
  40a9b0:	601a      	str	r2, [r3, #0]
}
  40a9b2:	370c      	adds	r7, #12
  40a9b4:	46bd      	mov	sp, r7
  40a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a9ba:	4770      	bx	lr

0040a9bc <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  40a9bc:	b480      	push	{r7}
  40a9be:	b083      	sub	sp, #12
  40a9c0:	af00      	add	r7, sp, #0
  40a9c2:	6078      	str	r0, [r7, #4]
  40a9c4:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  40a9c6:	687b      	ldr	r3, [r7, #4]
  40a9c8:	683a      	ldr	r2, [r7, #0]
  40a9ca:	60da      	str	r2, [r3, #12]
}
  40a9cc:	370c      	adds	r7, #12
  40a9ce:	46bd      	mov	sp, r7
  40a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a9d4:	4770      	bx	lr
  40a9d6:	bf00      	nop

0040a9d8 <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  40a9d8:	b480      	push	{r7}
  40a9da:	b083      	sub	sp, #12
  40a9dc:	af00      	add	r7, sp, #0
  40a9de:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  40a9e0:	687b      	ldr	r3, [r7, #4]
  40a9e2:	695b      	ldr	r3, [r3, #20]
}
  40a9e4:	4618      	mov	r0, r3
  40a9e6:	370c      	adds	r7, #12
  40a9e8:	46bd      	mov	sp, r7
  40a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a9ee:	4770      	bx	lr

0040a9f0 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  40a9f0:	b480      	push	{r7}
  40a9f2:	b083      	sub	sp, #12
  40a9f4:	af00      	add	r7, sp, #0
  40a9f6:	6078      	str	r0, [r7, #4]
  40a9f8:	460b      	mov	r3, r1
  40a9fa:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40a9fc:	687b      	ldr	r3, [r7, #4]
  40a9fe:	695b      	ldr	r3, [r3, #20]
  40aa00:	f003 0302 	and.w	r3, r3, #2
  40aa04:	2b00      	cmp	r3, #0
  40aa06:	d101      	bne.n	40aa0c <uart_write+0x1c>
		return 1;
  40aa08:	2301      	movs	r3, #1
  40aa0a:	e003      	b.n	40aa14 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40aa0c:	78fa      	ldrb	r2, [r7, #3]
  40aa0e:	687b      	ldr	r3, [r7, #4]
  40aa10:	61da      	str	r2, [r3, #28]
	return 0;
  40aa12:	2300      	movs	r3, #0
}
  40aa14:	4618      	mov	r0, r3
  40aa16:	370c      	adds	r7, #12
  40aa18:	46bd      	mov	sp, r7
  40aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40aa1e:	4770      	bx	lr

0040aa20 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  40aa20:	b480      	push	{r7}
  40aa22:	b083      	sub	sp, #12
  40aa24:	af00      	add	r7, sp, #0
  40aa26:	6078      	str	r0, [r7, #4]
  40aa28:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40aa2a:	687b      	ldr	r3, [r7, #4]
  40aa2c:	695b      	ldr	r3, [r3, #20]
  40aa2e:	f003 0301 	and.w	r3, r3, #1
  40aa32:	2b00      	cmp	r3, #0
  40aa34:	d101      	bne.n	40aa3a <uart_read+0x1a>
		return 1;
  40aa36:	2301      	movs	r3, #1
  40aa38:	e005      	b.n	40aa46 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40aa3a:	687b      	ldr	r3, [r7, #4]
  40aa3c:	699b      	ldr	r3, [r3, #24]
  40aa3e:	b2da      	uxtb	r2, r3
  40aa40:	683b      	ldr	r3, [r7, #0]
  40aa42:	701a      	strb	r2, [r3, #0]
	return 0;
  40aa44:	2300      	movs	r3, #0
}
  40aa46:	4618      	mov	r0, r3
  40aa48:	370c      	adds	r7, #12
  40aa4a:	46bd      	mov	sp, r7
  40aa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  40aa50:	4770      	bx	lr
  40aa52:	bf00      	nop

0040aa54 <rstc_start_software_reset>:
 *
 * \param[out] p_rstc Module hardware register base address pointer
 */
void rstc_start_software_reset(
		Rstc *p_rstc)
{
  40aa54:	b480      	push	{r7}
  40aa56:	b083      	sub	sp, #12
  40aa58:	af00      	add	r7, sp, #0
  40aa5a:	6078      	str	r0, [r7, #4]
	p_rstc->RSTC_CR = RSTC_KEY | RSTC_CR_PROCRST | RSTC_CR_PERRST;
  40aa5c:	687b      	ldr	r3, [r7, #4]
  40aa5e:	4a03      	ldr	r2, [pc, #12]	; (40aa6c <rstc_start_software_reset+0x18>)
  40aa60:	601a      	str	r2, [r3, #0]
}
  40aa62:	370c      	adds	r7, #12
  40aa64:	46bd      	mov	sp, r7
  40aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
  40aa6a:	4770      	bx	lr
  40aa6c:	a5000005 	.word	0xa5000005

0040aa70 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40aa70:	b580      	push	{r7, lr}
  40aa72:	b082      	sub	sp, #8
  40aa74:	af00      	add	r7, sp, #0
  40aa76:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40aa78:	687b      	ldr	r3, [r7, #4]
  40aa7a:	2b07      	cmp	r3, #7
  40aa7c:	d830      	bhi.n	40aae0 <osc_enable+0x70>
  40aa7e:	a201      	add	r2, pc, #4	; (adr r2, 40aa84 <osc_enable+0x14>)
  40aa80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40aa84:	0040aae1 	.word	0x0040aae1
  40aa88:	0040aaa5 	.word	0x0040aaa5
  40aa8c:	0040aaad 	.word	0x0040aaad
  40aa90:	0040aab5 	.word	0x0040aab5
  40aa94:	0040aabd 	.word	0x0040aabd
  40aa98:	0040aac5 	.word	0x0040aac5
  40aa9c:	0040aacd 	.word	0x0040aacd
  40aaa0:	0040aad7 	.word	0x0040aad7
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40aaa4:	2000      	movs	r0, #0
  40aaa6:	4b10      	ldr	r3, [pc, #64]	; (40aae8 <osc_enable+0x78>)
  40aaa8:	4798      	blx	r3
		break;
  40aaaa:	e019      	b.n	40aae0 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40aaac:	2001      	movs	r0, #1
  40aaae:	4b0e      	ldr	r3, [pc, #56]	; (40aae8 <osc_enable+0x78>)
  40aab0:	4798      	blx	r3
		break;
  40aab2:	e015      	b.n	40aae0 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40aab4:	2000      	movs	r0, #0
  40aab6:	4b0d      	ldr	r3, [pc, #52]	; (40aaec <osc_enable+0x7c>)
  40aab8:	4798      	blx	r3
		break;
  40aaba:	e011      	b.n	40aae0 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40aabc:	2010      	movs	r0, #16
  40aabe:	4b0b      	ldr	r3, [pc, #44]	; (40aaec <osc_enable+0x7c>)
  40aac0:	4798      	blx	r3
		break;
  40aac2:	e00d      	b.n	40aae0 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40aac4:	2020      	movs	r0, #32
  40aac6:	4b09      	ldr	r3, [pc, #36]	; (40aaec <osc_enable+0x7c>)
  40aac8:	4798      	blx	r3
		break;
  40aaca:	e009      	b.n	40aae0 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40aacc:	2000      	movs	r0, #0
  40aace:	213e      	movs	r1, #62	; 0x3e
  40aad0:	4b07      	ldr	r3, [pc, #28]	; (40aaf0 <osc_enable+0x80>)
  40aad2:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40aad4:	e004      	b.n	40aae0 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40aad6:	2001      	movs	r0, #1
  40aad8:	213e      	movs	r1, #62	; 0x3e
  40aada:	4b05      	ldr	r3, [pc, #20]	; (40aaf0 <osc_enable+0x80>)
  40aadc:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40aade:	bf00      	nop
	}
}
  40aae0:	3708      	adds	r7, #8
  40aae2:	46bd      	mov	sp, r7
  40aae4:	bd80      	pop	{r7, pc}
  40aae6:	bf00      	nop
  40aae8:	0040b6c5 	.word	0x0040b6c5
  40aaec:	0040b731 	.word	0x0040b731
  40aaf0:	0040b7a1 	.word	0x0040b7a1

0040aaf4 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  40aaf4:	b580      	push	{r7, lr}
  40aaf6:	b082      	sub	sp, #8
  40aaf8:	af00      	add	r7, sp, #0
  40aafa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40aafc:	687b      	ldr	r3, [r7, #4]
  40aafe:	2b07      	cmp	r3, #7
  40ab00:	d826      	bhi.n	40ab50 <osc_is_ready+0x5c>
  40ab02:	a201      	add	r2, pc, #4	; (adr r2, 40ab08 <osc_is_ready+0x14>)
  40ab04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40ab08:	0040ab29 	.word	0x0040ab29
  40ab0c:	0040ab2d 	.word	0x0040ab2d
  40ab10:	0040ab2d 	.word	0x0040ab2d
  40ab14:	0040ab3f 	.word	0x0040ab3f
  40ab18:	0040ab3f 	.word	0x0040ab3f
  40ab1c:	0040ab3f 	.word	0x0040ab3f
  40ab20:	0040ab3f 	.word	0x0040ab3f
  40ab24:	0040ab3f 	.word	0x0040ab3f
	case OSC_SLCK_32K_RC:
		return 1;
  40ab28:	2301      	movs	r3, #1
  40ab2a:	e012      	b.n	40ab52 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40ab2c:	4b0b      	ldr	r3, [pc, #44]	; (40ab5c <osc_is_ready+0x68>)
  40ab2e:	4798      	blx	r3
  40ab30:	4603      	mov	r3, r0
  40ab32:	2b00      	cmp	r3, #0
  40ab34:	bf0c      	ite	eq
  40ab36:	2300      	moveq	r3, #0
  40ab38:	2301      	movne	r3, #1
  40ab3a:	b2db      	uxtb	r3, r3
  40ab3c:	e009      	b.n	40ab52 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40ab3e:	4b08      	ldr	r3, [pc, #32]	; (40ab60 <osc_is_ready+0x6c>)
  40ab40:	4798      	blx	r3
  40ab42:	4603      	mov	r3, r0
  40ab44:	2b00      	cmp	r3, #0
  40ab46:	bf0c      	ite	eq
  40ab48:	2300      	moveq	r3, #0
  40ab4a:	2301      	movne	r3, #1
  40ab4c:	b2db      	uxtb	r3, r3
  40ab4e:	e000      	b.n	40ab52 <osc_is_ready+0x5e>
	}

	return 0;
  40ab50:	2300      	movs	r3, #0
}
  40ab52:	4618      	mov	r0, r3
  40ab54:	3708      	adds	r7, #8
  40ab56:	46bd      	mov	sp, r7
  40ab58:	bd80      	pop	{r7, pc}
  40ab5a:	bf00      	nop
  40ab5c:	0040b6fd 	.word	0x0040b6fd
  40ab60:	0040b819 	.word	0x0040b819

0040ab64 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40ab64:	b480      	push	{r7}
  40ab66:	b083      	sub	sp, #12
  40ab68:	af00      	add	r7, sp, #0
  40ab6a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40ab6c:	687b      	ldr	r3, [r7, #4]
  40ab6e:	2b07      	cmp	r3, #7
  40ab70:	d825      	bhi.n	40abbe <osc_get_rate+0x5a>
  40ab72:	a201      	add	r2, pc, #4	; (adr r2, 40ab78 <osc_get_rate+0x14>)
  40ab74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40ab78:	0040ab99 	.word	0x0040ab99
  40ab7c:	0040ab9f 	.word	0x0040ab9f
  40ab80:	0040aba5 	.word	0x0040aba5
  40ab84:	0040abab 	.word	0x0040abab
  40ab88:	0040abaf 	.word	0x0040abaf
  40ab8c:	0040abb3 	.word	0x0040abb3
  40ab90:	0040abb7 	.word	0x0040abb7
  40ab94:	0040abbb 	.word	0x0040abbb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40ab98:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40ab9c:	e010      	b.n	40abc0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40ab9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40aba2:	e00d      	b.n	40abc0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40aba4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40aba8:	e00a      	b.n	40abc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40abaa:	4b08      	ldr	r3, [pc, #32]	; (40abcc <osc_get_rate+0x68>)
  40abac:	e008      	b.n	40abc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40abae:	4b08      	ldr	r3, [pc, #32]	; (40abd0 <osc_get_rate+0x6c>)
  40abb0:	e006      	b.n	40abc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40abb2:	4b08      	ldr	r3, [pc, #32]	; (40abd4 <osc_get_rate+0x70>)
  40abb4:	e004      	b.n	40abc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40abb6:	4b08      	ldr	r3, [pc, #32]	; (40abd8 <osc_get_rate+0x74>)
  40abb8:	e002      	b.n	40abc0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40abba:	4b07      	ldr	r3, [pc, #28]	; (40abd8 <osc_get_rate+0x74>)
  40abbc:	e000      	b.n	40abc0 <osc_get_rate+0x5c>
	}

	return 0;
  40abbe:	2300      	movs	r3, #0
}
  40abc0:	4618      	mov	r0, r3
  40abc2:	370c      	adds	r7, #12
  40abc4:	46bd      	mov	sp, r7
  40abc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  40abca:	4770      	bx	lr
  40abcc:	003d0900 	.word	0x003d0900
  40abd0:	007a1200 	.word	0x007a1200
  40abd4:	00b71b00 	.word	0x00b71b00
  40abd8:	00f42400 	.word	0x00f42400

0040abdc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  40abdc:	b580      	push	{r7, lr}
  40abde:	b082      	sub	sp, #8
  40abe0:	af00      	add	r7, sp, #0
  40abe2:	4603      	mov	r3, r0
  40abe4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40abe6:	bf00      	nop
  40abe8:	79fb      	ldrb	r3, [r7, #7]
  40abea:	4618      	mov	r0, r3
  40abec:	4b05      	ldr	r3, [pc, #20]	; (40ac04 <osc_wait_ready+0x28>)
  40abee:	4798      	blx	r3
  40abf0:	4603      	mov	r3, r0
  40abf2:	f083 0301 	eor.w	r3, r3, #1
  40abf6:	b2db      	uxtb	r3, r3
  40abf8:	2b00      	cmp	r3, #0
  40abfa:	d1f5      	bne.n	40abe8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  40abfc:	3708      	adds	r7, #8
  40abfe:	46bd      	mov	sp, r7
  40ac00:	bd80      	pop	{r7, pc}
  40ac02:	bf00      	nop
  40ac04:	0040aaf5 	.word	0x0040aaf5

0040ac08 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40ac08:	b580      	push	{r7, lr}
  40ac0a:	b086      	sub	sp, #24
  40ac0c:	af00      	add	r7, sp, #0
  40ac0e:	60f8      	str	r0, [r7, #12]
  40ac10:	607a      	str	r2, [r7, #4]
  40ac12:	603b      	str	r3, [r7, #0]
  40ac14:	460b      	mov	r3, r1
  40ac16:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40ac18:	7afb      	ldrb	r3, [r7, #11]
  40ac1a:	4618      	mov	r0, r3
  40ac1c:	4b0d      	ldr	r3, [pc, #52]	; (40ac54 <pll_config_init+0x4c>)
  40ac1e:	4798      	blx	r3
  40ac20:	4602      	mov	r2, r0
  40ac22:	687b      	ldr	r3, [r7, #4]
  40ac24:	fbb2 f3f3 	udiv	r3, r2, r3
  40ac28:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40ac2a:	697b      	ldr	r3, [r7, #20]
  40ac2c:	683a      	ldr	r2, [r7, #0]
  40ac2e:	fb02 f303 	mul.w	r3, r2, r3
  40ac32:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40ac34:	683b      	ldr	r3, [r7, #0]
  40ac36:	3b01      	subs	r3, #1
  40ac38:	041a      	lsls	r2, r3, #16
  40ac3a:	4b07      	ldr	r3, [pc, #28]	; (40ac58 <pll_config_init+0x50>)
  40ac3c:	4013      	ands	r3, r2
  40ac3e:	687a      	ldr	r2, [r7, #4]
  40ac40:	b2d2      	uxtb	r2, r2
  40ac42:	4313      	orrs	r3, r2
  40ac44:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  40ac48:	68fb      	ldr	r3, [r7, #12]
  40ac4a:	601a      	str	r2, [r3, #0]
}
  40ac4c:	3718      	adds	r7, #24
  40ac4e:	46bd      	mov	sp, r7
  40ac50:	bd80      	pop	{r7, pc}
  40ac52:	bf00      	nop
  40ac54:	0040ab65 	.word	0x0040ab65
  40ac58:	07ff0000 	.word	0x07ff0000

0040ac5c <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  40ac5c:	b580      	push	{r7, lr}
  40ac5e:	b082      	sub	sp, #8
  40ac60:	af00      	add	r7, sp, #0
  40ac62:	6078      	str	r0, [r7, #4]
  40ac64:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40ac66:	683b      	ldr	r3, [r7, #0]
  40ac68:	2b00      	cmp	r3, #0
  40ac6a:	d108      	bne.n	40ac7e <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  40ac6c:	4b08      	ldr	r3, [pc, #32]	; (40ac90 <pll_enable+0x34>)
  40ac6e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40ac70:	4b08      	ldr	r3, [pc, #32]	; (40ac94 <pll_enable+0x38>)
  40ac72:	687a      	ldr	r2, [r7, #4]
  40ac74:	6812      	ldr	r2, [r2, #0]
  40ac76:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  40ac7a:	629a      	str	r2, [r3, #40]	; 0x28
  40ac7c:	e005      	b.n	40ac8a <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  40ac7e:	4b06      	ldr	r3, [pc, #24]	; (40ac98 <pll_enable+0x3c>)
  40ac80:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  40ac82:	4b04      	ldr	r3, [pc, #16]	; (40ac94 <pll_enable+0x38>)
  40ac84:	687a      	ldr	r2, [r7, #4]
  40ac86:	6812      	ldr	r2, [r2, #0]
  40ac88:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
  40ac8a:	3708      	adds	r7, #8
  40ac8c:	46bd      	mov	sp, r7
  40ac8e:	bd80      	pop	{r7, pc}
  40ac90:	0040b835 	.word	0x0040b835
  40ac94:	400e0400 	.word	0x400e0400
  40ac98:	0040b869 	.word	0x0040b869

0040ac9c <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  40ac9c:	b580      	push	{r7, lr}
  40ac9e:	b082      	sub	sp, #8
  40aca0:	af00      	add	r7, sp, #0
  40aca2:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40aca4:	687b      	ldr	r3, [r7, #4]
  40aca6:	2b00      	cmp	r3, #0
  40aca8:	d103      	bne.n	40acb2 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40acaa:	4b05      	ldr	r3, [pc, #20]	; (40acc0 <pll_is_locked+0x24>)
  40acac:	4798      	blx	r3
  40acae:	4603      	mov	r3, r0
  40acb0:	e002      	b.n	40acb8 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  40acb2:	4b04      	ldr	r3, [pc, #16]	; (40acc4 <pll_is_locked+0x28>)
  40acb4:	4798      	blx	r3
  40acb6:	4603      	mov	r3, r0
	}
}
  40acb8:	4618      	mov	r0, r3
  40acba:	3708      	adds	r7, #8
  40acbc:	46bd      	mov	sp, r7
  40acbe:	bd80      	pop	{r7, pc}
  40acc0:	0040b84d 	.word	0x0040b84d
  40acc4:	0040b881 	.word	0x0040b881

0040acc8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40acc8:	b580      	push	{r7, lr}
  40acca:	b082      	sub	sp, #8
  40accc:	af00      	add	r7, sp, #0
  40acce:	4603      	mov	r3, r0
  40acd0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40acd2:	79fb      	ldrb	r3, [r7, #7]
  40acd4:	3b03      	subs	r3, #3
  40acd6:	2b04      	cmp	r3, #4
  40acd8:	d808      	bhi.n	40acec <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40acda:	79fb      	ldrb	r3, [r7, #7]
  40acdc:	4618      	mov	r0, r3
  40acde:	4b05      	ldr	r3, [pc, #20]	; (40acf4 <pll_enable_source+0x2c>)
  40ace0:	4798      	blx	r3
		osc_wait_ready(e_src);
  40ace2:	79fb      	ldrb	r3, [r7, #7]
  40ace4:	4618      	mov	r0, r3
  40ace6:	4b04      	ldr	r3, [pc, #16]	; (40acf8 <pll_enable_source+0x30>)
  40ace8:	4798      	blx	r3
		break;
  40acea:	e000      	b.n	40acee <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  40acec:	bf00      	nop
	}
}
  40acee:	3708      	adds	r7, #8
  40acf0:	46bd      	mov	sp, r7
  40acf2:	bd80      	pop	{r7, pc}
  40acf4:	0040aa71 	.word	0x0040aa71
  40acf8:	0040abdd 	.word	0x0040abdd

0040acfc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40acfc:	b580      	push	{r7, lr}
  40acfe:	b082      	sub	sp, #8
  40ad00:	af00      	add	r7, sp, #0
  40ad02:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40ad04:	bf00      	nop
  40ad06:	6878      	ldr	r0, [r7, #4]
  40ad08:	4b04      	ldr	r3, [pc, #16]	; (40ad1c <pll_wait_for_lock+0x20>)
  40ad0a:	4798      	blx	r3
  40ad0c:	4603      	mov	r3, r0
  40ad0e:	2b00      	cmp	r3, #0
  40ad10:	d0f9      	beq.n	40ad06 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40ad12:	2300      	movs	r3, #0
}
  40ad14:	4618      	mov	r0, r3
  40ad16:	3708      	adds	r7, #8
  40ad18:	46bd      	mov	sp, r7
  40ad1a:	bd80      	pop	{r7, pc}
  40ad1c:	0040ac9d 	.word	0x0040ac9d

0040ad20 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40ad20:	b580      	push	{r7, lr}
  40ad22:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40ad24:	2006      	movs	r0, #6
  40ad26:	4b04      	ldr	r3, [pc, #16]	; (40ad38 <sysclk_get_main_hz+0x18>)
  40ad28:	4798      	blx	r3
  40ad2a:	4602      	mov	r2, r0
  40ad2c:	4613      	mov	r3, r2
  40ad2e:	011b      	lsls	r3, r3, #4
  40ad30:	1a9b      	subs	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40ad32:	4618      	mov	r0, r3
  40ad34:	bd80      	pop	{r7, pc}
  40ad36:	bf00      	nop
  40ad38:	0040ab65 	.word	0x0040ab65

0040ad3c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40ad3c:	b580      	push	{r7, lr}
  40ad3e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40ad40:	4b02      	ldr	r3, [pc, #8]	; (40ad4c <sysclk_get_cpu_hz+0x10>)
  40ad42:	4798      	blx	r3
  40ad44:	4603      	mov	r3, r0
  40ad46:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40ad48:	4618      	mov	r0, r3
  40ad4a:	bd80      	pop	{r7, pc}
  40ad4c:	0040ad21 	.word	0x0040ad21

0040ad50 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
  40ad50:	b590      	push	{r4, r7, lr}
  40ad52:	b083      	sub	sp, #12
  40ad54:	af00      	add	r7, sp, #0

#ifdef CONFIG_PLL1_SOURCE
	if (CONFIG_USBCLK_SOURCE == USBCLK_SRC_PLL1) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL1_SOURCE);
  40ad56:	2006      	movs	r0, #6
  40ad58:	4b0c      	ldr	r3, [pc, #48]	; (40ad8c <sysclk_enable_usb+0x3c>)
  40ad5a:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 1);
  40ad5c:	463b      	mov	r3, r7
  40ad5e:	4618      	mov	r0, r3
  40ad60:	2106      	movs	r1, #6
  40ad62:	2202      	movs	r2, #2
  40ad64:	230c      	movs	r3, #12
  40ad66:	4c0a      	ldr	r4, [pc, #40]	; (40ad90 <sysclk_enable_usb+0x40>)
  40ad68:	47a0      	blx	r4
		pll_enable(&pllcfg, 1);
  40ad6a:	463b      	mov	r3, r7
  40ad6c:	4618      	mov	r0, r3
  40ad6e:	2101      	movs	r1, #1
  40ad70:	4b08      	ldr	r3, [pc, #32]	; (40ad94 <sysclk_enable_usb+0x44>)
  40ad72:	4798      	blx	r3
		pll_wait_for_lock(1);
  40ad74:	2001      	movs	r0, #1
  40ad76:	4b08      	ldr	r3, [pc, #32]	; (40ad98 <sysclk_enable_usb+0x48>)
  40ad78:	4798      	blx	r3
		pmc_switch_udpck_to_pllbck(CONFIG_USBCLK_DIV - 1);
  40ad7a:	2001      	movs	r0, #1
  40ad7c:	4b07      	ldr	r3, [pc, #28]	; (40ad9c <sysclk_enable_usb+0x4c>)
  40ad7e:	4798      	blx	r3
		pmc_enable_udpck();
  40ad80:	4b07      	ldr	r3, [pc, #28]	; (40ada0 <sysclk_enable_usb+0x50>)
  40ad82:	4798      	blx	r3
		return;
  40ad84:	bf00      	nop
	}
#endif
}
  40ad86:	370c      	adds	r7, #12
  40ad88:	46bd      	mov	sp, r7
  40ad8a:	bd90      	pop	{r4, r7, pc}
  40ad8c:	0040acc9 	.word	0x0040acc9
  40ad90:	0040ac09 	.word	0x0040ac09
  40ad94:	0040ac5d 	.word	0x0040ac5d
  40ad98:	0040acfd 	.word	0x0040acfd
  40ad9c:	0040b9a5 	.word	0x0040b9a5
  40ada0:	0040b9cd 	.word	0x0040b9cd

0040ada4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40ada4:	b590      	push	{r4, r7, lr}
  40ada6:	b083      	sub	sp, #12
  40ada8:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40adaa:	4811      	ldr	r0, [pc, #68]	; (40adf0 <sysclk_init+0x4c>)
  40adac:	4b11      	ldr	r3, [pc, #68]	; (40adf4 <sysclk_init+0x50>)
  40adae:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  40adb0:	2006      	movs	r0, #6
  40adb2:	4b11      	ldr	r3, [pc, #68]	; (40adf8 <sysclk_init+0x54>)
  40adb4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  40adb6:	1d3b      	adds	r3, r7, #4
  40adb8:	4618      	mov	r0, r3
  40adba:	2106      	movs	r1, #6
  40adbc:	2201      	movs	r2, #1
  40adbe:	230f      	movs	r3, #15
  40adc0:	4c0e      	ldr	r4, [pc, #56]	; (40adfc <sysclk_init+0x58>)
  40adc2:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40adc4:	1d3b      	adds	r3, r7, #4
  40adc6:	4618      	mov	r0, r3
  40adc8:	2100      	movs	r1, #0
  40adca:	4b0d      	ldr	r3, [pc, #52]	; (40ae00 <sysclk_init+0x5c>)
  40adcc:	4798      	blx	r3
		pll_wait_for_lock(0);
  40adce:	2000      	movs	r0, #0
  40add0:	4b0c      	ldr	r3, [pc, #48]	; (40ae04 <sysclk_init+0x60>)
  40add2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40add4:	2010      	movs	r0, #16
  40add6:	4b0c      	ldr	r3, [pc, #48]	; (40ae08 <sysclk_init+0x64>)
  40add8:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40adda:	4b0c      	ldr	r3, [pc, #48]	; (40ae0c <sysclk_init+0x68>)
  40addc:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40adde:	4b0c      	ldr	r3, [pc, #48]	; (40ae10 <sysclk_init+0x6c>)
  40ade0:	4798      	blx	r3
  40ade2:	4603      	mov	r3, r0
  40ade4:	4618      	mov	r0, r3
  40ade6:	4b03      	ldr	r3, [pc, #12]	; (40adf4 <sysclk_init+0x50>)
  40ade8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40adea:	370c      	adds	r7, #12
  40adec:	46bd      	mov	sp, r7
  40adee:	bd90      	pop	{r4, r7, pc}
  40adf0:	07270e00 	.word	0x07270e00
  40adf4:	0040c1ed 	.word	0x0040c1ed
  40adf8:	0040acc9 	.word	0x0040acc9
  40adfc:	0040ac09 	.word	0x0040ac09
  40ae00:	0040ac5d 	.word	0x0040ac5d
  40ae04:	0040acfd 	.word	0x0040acfd
  40ae08:	0040b641 	.word	0x0040b641
  40ae0c:	0040c051 	.word	0x0040c051
  40ae10:	0040ad3d 	.word	0x0040ad3d

0040ae14 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40ae14:	b580      	push	{r7, lr}
  40ae16:	b082      	sub	sp, #8
  40ae18:	af00      	add	r7, sp, #0
  40ae1a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40ae1c:	6878      	ldr	r0, [r7, #4]
  40ae1e:	4b02      	ldr	r3, [pc, #8]	; (40ae28 <sysclk_enable_peripheral_clock+0x14>)
  40ae20:	4798      	blx	r3
}
  40ae22:	3708      	adds	r7, #8
  40ae24:	46bd      	mov	sp, r7
  40ae26:	bd80      	pop	{r7, pc}
  40ae28:	0040b89d 	.word	0x0040b89d

0040ae2c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  40ae2c:	b580      	push	{r7, lr}
  40ae2e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  40ae30:	200b      	movs	r0, #11
  40ae32:	4b03      	ldr	r3, [pc, #12]	; (40ae40 <ioport_init+0x14>)
  40ae34:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40ae36:	200c      	movs	r0, #12
  40ae38:	4b01      	ldr	r3, [pc, #4]	; (40ae40 <ioport_init+0x14>)
  40ae3a:	4798      	blx	r3
	arch_ioport_init();
}
  40ae3c:	bd80      	pop	{r7, pc}
  40ae3e:	bf00      	nop
  40ae40:	0040ae15 	.word	0x0040ae15

0040ae44 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  40ae44:	b580      	push	{r7, lr}
  40ae46:	af00      	add	r7, sp, #0

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40ae48:	4b01      	ldr	r3, [pc, #4]	; (40ae50 <board_init+0xc>)
  40ae4a:	4798      	blx	r3

#endif  



}
  40ae4c:	bd80      	pop	{r7, pc}
  40ae4e:	bf00      	nop
  40ae50:	0040ae2d 	.word	0x0040ae2d

0040ae54 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40ae54:	b480      	push	{r7}
  40ae56:	b085      	sub	sp, #20
  40ae58:	af00      	add	r7, sp, #0
  40ae5a:	60f8      	str	r0, [r7, #12]
  40ae5c:	60b9      	str	r1, [r7, #8]
  40ae5e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40ae60:	687b      	ldr	r3, [r7, #4]
  40ae62:	2b00      	cmp	r3, #0
  40ae64:	d003      	beq.n	40ae6e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40ae66:	68fb      	ldr	r3, [r7, #12]
  40ae68:	68ba      	ldr	r2, [r7, #8]
  40ae6a:	665a      	str	r2, [r3, #100]	; 0x64
  40ae6c:	e002      	b.n	40ae74 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40ae6e:	68fb      	ldr	r3, [r7, #12]
  40ae70:	68ba      	ldr	r2, [r7, #8]
  40ae72:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  40ae74:	3714      	adds	r7, #20
  40ae76:	46bd      	mov	sp, r7
  40ae78:	f85d 7b04 	ldr.w	r7, [sp], #4
  40ae7c:	4770      	bx	lr
  40ae7e:	bf00      	nop

0040ae80 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  40ae80:	b480      	push	{r7}
  40ae82:	b085      	sub	sp, #20
  40ae84:	af00      	add	r7, sp, #0
  40ae86:	60f8      	str	r0, [r7, #12]
  40ae88:	60b9      	str	r1, [r7, #8]
  40ae8a:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  40ae8c:	68fb      	ldr	r3, [r7, #12]
  40ae8e:	68ba      	ldr	r2, [r7, #8]
  40ae90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  40ae94:	687b      	ldr	r3, [r7, #4]
  40ae96:	005b      	lsls	r3, r3, #1
  40ae98:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40ae9c:	fbb2 f3f3 	udiv	r3, r2, r3
  40aea0:	3b01      	subs	r3, #1
  40aea2:	f3c3 020d 	ubfx	r2, r3, #0, #14
  40aea6:	68fb      	ldr	r3, [r7, #12]
  40aea8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  40aeac:	3714      	adds	r7, #20
  40aeae:	46bd      	mov	sp, r7
  40aeb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  40aeb4:	4770      	bx	lr
  40aeb6:	bf00      	nop

0040aeb8 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40aeb8:	b480      	push	{r7}
  40aeba:	b087      	sub	sp, #28
  40aebc:	af00      	add	r7, sp, #0
  40aebe:	60f8      	str	r0, [r7, #12]
  40aec0:	60b9      	str	r1, [r7, #8]
  40aec2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40aec4:	68fb      	ldr	r3, [r7, #12]
  40aec6:	687a      	ldr	r2, [r7, #4]
  40aec8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  40aeca:	68bb      	ldr	r3, [r7, #8]
  40aecc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40aed0:	d04a      	beq.n	40af68 <pio_set_peripheral+0xb0>
  40aed2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40aed6:	d808      	bhi.n	40aeea <pio_set_peripheral+0x32>
  40aed8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40aedc:	d016      	beq.n	40af0c <pio_set_peripheral+0x54>
  40aede:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40aee2:	d02c      	beq.n	40af3e <pio_set_peripheral+0x86>
  40aee4:	2b00      	cmp	r3, #0
  40aee6:	d069      	beq.n	40afbc <pio_set_peripheral+0x104>
  40aee8:	e064      	b.n	40afb4 <pio_set_peripheral+0xfc>
  40aeea:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40aeee:	d065      	beq.n	40afbc <pio_set_peripheral+0x104>
  40aef0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40aef4:	d803      	bhi.n	40aefe <pio_set_peripheral+0x46>
  40aef6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40aefa:	d04a      	beq.n	40af92 <pio_set_peripheral+0xda>
  40aefc:	e05a      	b.n	40afb4 <pio_set_peripheral+0xfc>
  40aefe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40af02:	d05b      	beq.n	40afbc <pio_set_peripheral+0x104>
  40af04:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40af08:	d058      	beq.n	40afbc <pio_set_peripheral+0x104>
  40af0a:	e053      	b.n	40afb4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40af0c:	68fb      	ldr	r3, [r7, #12]
  40af0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40af10:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40af12:	68fb      	ldr	r3, [r7, #12]
  40af14:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40af16:	687b      	ldr	r3, [r7, #4]
  40af18:	43d9      	mvns	r1, r3
  40af1a:	697b      	ldr	r3, [r7, #20]
  40af1c:	400b      	ands	r3, r1
  40af1e:	401a      	ands	r2, r3
  40af20:	68fb      	ldr	r3, [r7, #12]
  40af22:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40af24:	68fb      	ldr	r3, [r7, #12]
  40af26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40af28:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40af2a:	68fb      	ldr	r3, [r7, #12]
  40af2c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40af2e:	687b      	ldr	r3, [r7, #4]
  40af30:	43d9      	mvns	r1, r3
  40af32:	697b      	ldr	r3, [r7, #20]
  40af34:	400b      	ands	r3, r1
  40af36:	401a      	ands	r2, r3
  40af38:	68fb      	ldr	r3, [r7, #12]
  40af3a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40af3c:	e03a      	b.n	40afb4 <pio_set_peripheral+0xfc>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40af3e:	68fb      	ldr	r3, [r7, #12]
  40af40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40af42:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40af44:	687a      	ldr	r2, [r7, #4]
  40af46:	697b      	ldr	r3, [r7, #20]
  40af48:	431a      	orrs	r2, r3
  40af4a:	68fb      	ldr	r3, [r7, #12]
  40af4c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40af4e:	68fb      	ldr	r3, [r7, #12]
  40af50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40af52:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40af54:	68fb      	ldr	r3, [r7, #12]
  40af56:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40af58:	687b      	ldr	r3, [r7, #4]
  40af5a:	43d9      	mvns	r1, r3
  40af5c:	697b      	ldr	r3, [r7, #20]
  40af5e:	400b      	ands	r3, r1
  40af60:	401a      	ands	r2, r3
  40af62:	68fb      	ldr	r3, [r7, #12]
  40af64:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40af66:	e025      	b.n	40afb4 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40af68:	68fb      	ldr	r3, [r7, #12]
  40af6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40af6c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40af6e:	68fb      	ldr	r3, [r7, #12]
  40af70:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40af72:	687b      	ldr	r3, [r7, #4]
  40af74:	43d9      	mvns	r1, r3
  40af76:	697b      	ldr	r3, [r7, #20]
  40af78:	400b      	ands	r3, r1
  40af7a:	401a      	ands	r2, r3
  40af7c:	68fb      	ldr	r3, [r7, #12]
  40af7e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40af80:	68fb      	ldr	r3, [r7, #12]
  40af82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40af84:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40af86:	687a      	ldr	r2, [r7, #4]
  40af88:	697b      	ldr	r3, [r7, #20]
  40af8a:	431a      	orrs	r2, r3
  40af8c:	68fb      	ldr	r3, [r7, #12]
  40af8e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40af90:	e010      	b.n	40afb4 <pio_set_peripheral+0xfc>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40af92:	68fb      	ldr	r3, [r7, #12]
  40af94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40af96:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40af98:	687a      	ldr	r2, [r7, #4]
  40af9a:	697b      	ldr	r3, [r7, #20]
  40af9c:	431a      	orrs	r2, r3
  40af9e:	68fb      	ldr	r3, [r7, #12]
  40afa0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40afa2:	68fb      	ldr	r3, [r7, #12]
  40afa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40afa6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40afa8:	687a      	ldr	r2, [r7, #4]
  40afaa:	697b      	ldr	r3, [r7, #20]
  40afac:	431a      	orrs	r2, r3
  40afae:	68fb      	ldr	r3, [r7, #12]
  40afb0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40afb2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40afb4:	68fb      	ldr	r3, [r7, #12]
  40afb6:	687a      	ldr	r2, [r7, #4]
  40afb8:	605a      	str	r2, [r3, #4]
  40afba:	e000      	b.n	40afbe <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  40afbc:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40afbe:	371c      	adds	r7, #28
  40afc0:	46bd      	mov	sp, r7
  40afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  40afc6:	4770      	bx	lr

0040afc8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40afc8:	b580      	push	{r7, lr}
  40afca:	b084      	sub	sp, #16
  40afcc:	af00      	add	r7, sp, #0
  40afce:	60f8      	str	r0, [r7, #12]
  40afd0:	60b9      	str	r1, [r7, #8]
  40afd2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40afd4:	68f8      	ldr	r0, [r7, #12]
  40afd6:	68b9      	ldr	r1, [r7, #8]
  40afd8:	4b18      	ldr	r3, [pc, #96]	; (40b03c <pio_set_input+0x74>)
  40afda:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  40afdc:	687b      	ldr	r3, [r7, #4]
  40afde:	f003 0301 	and.w	r3, r3, #1
  40afe2:	68f8      	ldr	r0, [r7, #12]
  40afe4:	68b9      	ldr	r1, [r7, #8]
  40afe6:	461a      	mov	r2, r3
  40afe8:	4b15      	ldr	r3, [pc, #84]	; (40b040 <pio_set_input+0x78>)
  40afea:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40afec:	687b      	ldr	r3, [r7, #4]
  40afee:	f003 030a 	and.w	r3, r3, #10
  40aff2:	2b00      	cmp	r3, #0
  40aff4:	d003      	beq.n	40affe <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40aff6:	68fb      	ldr	r3, [r7, #12]
  40aff8:	68ba      	ldr	r2, [r7, #8]
  40affa:	621a      	str	r2, [r3, #32]
  40affc:	e002      	b.n	40b004 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40affe:	68fb      	ldr	r3, [r7, #12]
  40b000:	68ba      	ldr	r2, [r7, #8]
  40b002:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40b004:	687b      	ldr	r3, [r7, #4]
  40b006:	f003 0302 	and.w	r3, r3, #2
  40b00a:	2b00      	cmp	r3, #0
  40b00c:	d004      	beq.n	40b018 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40b00e:	68fb      	ldr	r3, [r7, #12]
  40b010:	68ba      	ldr	r2, [r7, #8]
  40b012:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40b016:	e008      	b.n	40b02a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40b018:	687b      	ldr	r3, [r7, #4]
  40b01a:	f003 0308 	and.w	r3, r3, #8
  40b01e:	2b00      	cmp	r3, #0
  40b020:	d003      	beq.n	40b02a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40b022:	68fb      	ldr	r3, [r7, #12]
  40b024:	68ba      	ldr	r2, [r7, #8]
  40b026:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40b02a:	68fb      	ldr	r3, [r7, #12]
  40b02c:	68ba      	ldr	r2, [r7, #8]
  40b02e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  40b030:	68fb      	ldr	r3, [r7, #12]
  40b032:	68ba      	ldr	r2, [r7, #8]
  40b034:	601a      	str	r2, [r3, #0]
}
  40b036:	3710      	adds	r7, #16
  40b038:	46bd      	mov	sp, r7
  40b03a:	bd80      	pop	{r7, pc}
  40b03c:	0040b135 	.word	0x0040b135
  40b040:	0040ae55 	.word	0x0040ae55

0040b044 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40b044:	b580      	push	{r7, lr}
  40b046:	b084      	sub	sp, #16
  40b048:	af00      	add	r7, sp, #0
  40b04a:	60f8      	str	r0, [r7, #12]
  40b04c:	60b9      	str	r1, [r7, #8]
  40b04e:	607a      	str	r2, [r7, #4]
  40b050:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40b052:	68f8      	ldr	r0, [r7, #12]
  40b054:	68b9      	ldr	r1, [r7, #8]
  40b056:	4b12      	ldr	r3, [pc, #72]	; (40b0a0 <pio_set_output+0x5c>)
  40b058:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40b05a:	68f8      	ldr	r0, [r7, #12]
  40b05c:	68b9      	ldr	r1, [r7, #8]
  40b05e:	69ba      	ldr	r2, [r7, #24]
  40b060:	4b10      	ldr	r3, [pc, #64]	; (40b0a4 <pio_set_output+0x60>)
  40b062:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40b064:	683b      	ldr	r3, [r7, #0]
  40b066:	2b00      	cmp	r3, #0
  40b068:	d003      	beq.n	40b072 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40b06a:	68fb      	ldr	r3, [r7, #12]
  40b06c:	68ba      	ldr	r2, [r7, #8]
  40b06e:	651a      	str	r2, [r3, #80]	; 0x50
  40b070:	e002      	b.n	40b078 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40b072:	68fb      	ldr	r3, [r7, #12]
  40b074:	68ba      	ldr	r2, [r7, #8]
  40b076:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40b078:	687b      	ldr	r3, [r7, #4]
  40b07a:	2b00      	cmp	r3, #0
  40b07c:	d003      	beq.n	40b086 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40b07e:	68fb      	ldr	r3, [r7, #12]
  40b080:	68ba      	ldr	r2, [r7, #8]
  40b082:	631a      	str	r2, [r3, #48]	; 0x30
  40b084:	e002      	b.n	40b08c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40b086:	68fb      	ldr	r3, [r7, #12]
  40b088:	68ba      	ldr	r2, [r7, #8]
  40b08a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40b08c:	68fb      	ldr	r3, [r7, #12]
  40b08e:	68ba      	ldr	r2, [r7, #8]
  40b090:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40b092:	68fb      	ldr	r3, [r7, #12]
  40b094:	68ba      	ldr	r2, [r7, #8]
  40b096:	601a      	str	r2, [r3, #0]
}
  40b098:	3710      	adds	r7, #16
  40b09a:	46bd      	mov	sp, r7
  40b09c:	bd80      	pop	{r7, pc}
  40b09e:	bf00      	nop
  40b0a0:	0040b135 	.word	0x0040b135
  40b0a4:	0040ae55 	.word	0x0040ae55

0040b0a8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  40b0a8:	b480      	push	{r7}
  40b0aa:	b085      	sub	sp, #20
  40b0ac:	af00      	add	r7, sp, #0
  40b0ae:	60f8      	str	r0, [r7, #12]
  40b0b0:	60b9      	str	r1, [r7, #8]
  40b0b2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40b0b4:	687b      	ldr	r3, [r7, #4]
  40b0b6:	f003 0310 	and.w	r3, r3, #16
  40b0ba:	2b00      	cmp	r3, #0
  40b0bc:	d020      	beq.n	40b100 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40b0be:	68fb      	ldr	r3, [r7, #12]
  40b0c0:	68ba      	ldr	r2, [r7, #8]
  40b0c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40b0c6:	687b      	ldr	r3, [r7, #4]
  40b0c8:	f003 0320 	and.w	r3, r3, #32
  40b0cc:	2b00      	cmp	r3, #0
  40b0ce:	d004      	beq.n	40b0da <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40b0d0:	68fb      	ldr	r3, [r7, #12]
  40b0d2:	68ba      	ldr	r2, [r7, #8]
  40b0d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40b0d8:	e003      	b.n	40b0e2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40b0da:	68fb      	ldr	r3, [r7, #12]
  40b0dc:	68ba      	ldr	r2, [r7, #8]
  40b0de:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40b0e2:	687b      	ldr	r3, [r7, #4]
  40b0e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40b0e8:	2b00      	cmp	r3, #0
  40b0ea:	d004      	beq.n	40b0f6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40b0ec:	68fb      	ldr	r3, [r7, #12]
  40b0ee:	68ba      	ldr	r2, [r7, #8]
  40b0f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  40b0f4:	e008      	b.n	40b108 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40b0f6:	68fb      	ldr	r3, [r7, #12]
  40b0f8:	68ba      	ldr	r2, [r7, #8]
  40b0fa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  40b0fe:	e003      	b.n	40b108 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  40b100:	68fb      	ldr	r3, [r7, #12]
  40b102:	68ba      	ldr	r2, [r7, #8]
  40b104:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  40b108:	3714      	adds	r7, #20
  40b10a:	46bd      	mov	sp, r7
  40b10c:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b110:	4770      	bx	lr
  40b112:	bf00      	nop

0040b114 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40b114:	b480      	push	{r7}
  40b116:	b083      	sub	sp, #12
  40b118:	af00      	add	r7, sp, #0
  40b11a:	6078      	str	r0, [r7, #4]
  40b11c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  40b11e:	687b      	ldr	r3, [r7, #4]
  40b120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40b122:	687b      	ldr	r3, [r7, #4]
  40b124:	683a      	ldr	r2, [r7, #0]
  40b126:	641a      	str	r2, [r3, #64]	; 0x40
}
  40b128:	370c      	adds	r7, #12
  40b12a:	46bd      	mov	sp, r7
  40b12c:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b130:	4770      	bx	lr
  40b132:	bf00      	nop

0040b134 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40b134:	b480      	push	{r7}
  40b136:	b083      	sub	sp, #12
  40b138:	af00      	add	r7, sp, #0
  40b13a:	6078      	str	r0, [r7, #4]
  40b13c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40b13e:	687b      	ldr	r3, [r7, #4]
  40b140:	683a      	ldr	r2, [r7, #0]
  40b142:	645a      	str	r2, [r3, #68]	; 0x44
}
  40b144:	370c      	adds	r7, #12
  40b146:	46bd      	mov	sp, r7
  40b148:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b14c:	4770      	bx	lr
  40b14e:	bf00      	nop

0040b150 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40b150:	b480      	push	{r7}
  40b152:	b083      	sub	sp, #12
  40b154:	af00      	add	r7, sp, #0
  40b156:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40b158:	687b      	ldr	r3, [r7, #4]
  40b15a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40b15c:	4618      	mov	r0, r3
  40b15e:	370c      	adds	r7, #12
  40b160:	46bd      	mov	sp, r7
  40b162:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b166:	4770      	bx	lr

0040b168 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40b168:	b480      	push	{r7}
  40b16a:	b083      	sub	sp, #12
  40b16c:	af00      	add	r7, sp, #0
  40b16e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40b170:	687b      	ldr	r3, [r7, #4]
  40b172:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40b174:	4618      	mov	r0, r3
  40b176:	370c      	adds	r7, #12
  40b178:	46bd      	mov	sp, r7
  40b17a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b17e:	4770      	bx	lr

0040b180 <pio_get_pin_value>:
 *       level.
 * \note If pin is input: PIOx must be clocked to sample the signal.
 *       See PMC driver.
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
  40b180:	b580      	push	{r7, lr}
  40b182:	b084      	sub	sp, #16
  40b184:	af00      	add	r7, sp, #0
  40b186:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40b188:	6878      	ldr	r0, [r7, #4]
  40b18a:	4b08      	ldr	r3, [pc, #32]	; (40b1ac <pio_get_pin_value+0x2c>)
  40b18c:	4798      	blx	r3
  40b18e:	60f8      	str	r0, [r7, #12]

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  40b190:	68fb      	ldr	r3, [r7, #12]
  40b192:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  40b194:	687b      	ldr	r3, [r7, #4]
  40b196:	f003 031f 	and.w	r3, r3, #31
  40b19a:	fa22 f303 	lsr.w	r3, r2, r3
  40b19e:	f003 0301 	and.w	r3, r3, #1
}
  40b1a2:	4618      	mov	r0, r3
  40b1a4:	3710      	adds	r7, #16
  40b1a6:	46bd      	mov	sp, r7
  40b1a8:	bd80      	pop	{r7, pc}
  40b1aa:	bf00      	nop
  40b1ac:	0040b415 	.word	0x0040b415

0040b1b0 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  40b1b0:	b580      	push	{r7, lr}
  40b1b2:	b084      	sub	sp, #16
  40b1b4:	af00      	add	r7, sp, #0
  40b1b6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40b1b8:	6878      	ldr	r0, [r7, #4]
  40b1ba:	4b07      	ldr	r3, [pc, #28]	; (40b1d8 <pio_set_pin_high+0x28>)
  40b1bc:	4798      	blx	r3
  40b1be:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40b1c0:	687b      	ldr	r3, [r7, #4]
  40b1c2:	f003 031f 	and.w	r3, r3, #31
  40b1c6:	2201      	movs	r2, #1
  40b1c8:	fa02 f303 	lsl.w	r3, r2, r3
  40b1cc:	461a      	mov	r2, r3
  40b1ce:	68fb      	ldr	r3, [r7, #12]
  40b1d0:	631a      	str	r2, [r3, #48]	; 0x30
}
  40b1d2:	3710      	adds	r7, #16
  40b1d4:	46bd      	mov	sp, r7
  40b1d6:	bd80      	pop	{r7, pc}
  40b1d8:	0040b415 	.word	0x0040b415

0040b1dc <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  40b1dc:	b580      	push	{r7, lr}
  40b1de:	b084      	sub	sp, #16
  40b1e0:	af00      	add	r7, sp, #0
  40b1e2:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40b1e4:	6878      	ldr	r0, [r7, #4]
  40b1e6:	4b07      	ldr	r3, [pc, #28]	; (40b204 <pio_set_pin_low+0x28>)
  40b1e8:	4798      	blx	r3
  40b1ea:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40b1ec:	687b      	ldr	r3, [r7, #4]
  40b1ee:	f003 031f 	and.w	r3, r3, #31
  40b1f2:	2201      	movs	r2, #1
  40b1f4:	fa02 f303 	lsl.w	r3, r2, r3
  40b1f8:	461a      	mov	r2, r3
  40b1fa:	68fb      	ldr	r3, [r7, #12]
  40b1fc:	635a      	str	r2, [r3, #52]	; 0x34
}
  40b1fe:	3710      	adds	r7, #16
  40b200:	46bd      	mov	sp, r7
  40b202:	bd80      	pop	{r7, pc}
  40b204:	0040b415 	.word	0x0040b415

0040b208 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  40b208:	b580      	push	{r7, lr}
  40b20a:	b084      	sub	sp, #16
  40b20c:	af00      	add	r7, sp, #0
  40b20e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40b210:	6878      	ldr	r0, [r7, #4]
  40b212:	4b12      	ldr	r3, [pc, #72]	; (40b25c <pio_toggle_pin+0x54>)
  40b214:	4798      	blx	r3
  40b216:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  40b218:	68fb      	ldr	r3, [r7, #12]
  40b21a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40b21c:	687b      	ldr	r3, [r7, #4]
  40b21e:	f003 031f 	and.w	r3, r3, #31
  40b222:	2101      	movs	r1, #1
  40b224:	fa01 f303 	lsl.w	r3, r1, r3
  40b228:	4013      	ands	r3, r2
  40b22a:	2b00      	cmp	r3, #0
  40b22c:	d009      	beq.n	40b242 <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40b22e:	687b      	ldr	r3, [r7, #4]
  40b230:	f003 031f 	and.w	r3, r3, #31
  40b234:	2201      	movs	r2, #1
  40b236:	fa02 f303 	lsl.w	r3, r2, r3
  40b23a:	461a      	mov	r2, r3
  40b23c:	68fb      	ldr	r3, [r7, #12]
  40b23e:	635a      	str	r2, [r3, #52]	; 0x34
  40b240:	e008      	b.n	40b254 <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40b242:	687b      	ldr	r3, [r7, #4]
  40b244:	f003 031f 	and.w	r3, r3, #31
  40b248:	2201      	movs	r2, #1
  40b24a:	fa02 f303 	lsl.w	r3, r2, r3
  40b24e:	461a      	mov	r2, r3
  40b250:	68fb      	ldr	r3, [r7, #12]
  40b252:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  40b254:	3710      	adds	r7, #16
  40b256:	46bd      	mov	sp, r7
  40b258:	bd80      	pop	{r7, pc}
  40b25a:	bf00      	nop
  40b25c:	0040b415 	.word	0x0040b415

0040b260 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40b260:	b590      	push	{r4, r7, lr}
  40b262:	b087      	sub	sp, #28
  40b264:	af02      	add	r7, sp, #8
  40b266:	6078      	str	r0, [r7, #4]
  40b268:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40b26a:	6878      	ldr	r0, [r7, #4]
  40b26c:	4b64      	ldr	r3, [pc, #400]	; (40b400 <pio_configure_pin+0x1a0>)
  40b26e:	4798      	blx	r3
  40b270:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40b272:	683b      	ldr	r3, [r7, #0]
  40b274:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  40b278:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40b27c:	d06b      	beq.n	40b356 <pio_configure_pin+0xf6>
  40b27e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40b282:	d809      	bhi.n	40b298 <pio_configure_pin+0x38>
  40b284:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40b288:	d02d      	beq.n	40b2e6 <pio_configure_pin+0x86>
  40b28a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40b28e:	d046      	beq.n	40b31e <pio_configure_pin+0xbe>
  40b290:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40b294:	d00b      	beq.n	40b2ae <pio_configure_pin+0x4e>
  40b296:	e0ac      	b.n	40b3f2 <pio_configure_pin+0x192>
  40b298:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40b29c:	f000 8083 	beq.w	40b3a6 <pio_configure_pin+0x146>
  40b2a0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40b2a4:	d07f      	beq.n	40b3a6 <pio_configure_pin+0x146>
  40b2a6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40b2aa:	d070      	beq.n	40b38e <pio_configure_pin+0x12e>
  40b2ac:	e0a1      	b.n	40b3f2 <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40b2ae:	687b      	ldr	r3, [r7, #4]
  40b2b0:	f003 031f 	and.w	r3, r3, #31
  40b2b4:	2201      	movs	r2, #1
  40b2b6:	fa02 f303 	lsl.w	r3, r2, r3
  40b2ba:	68f8      	ldr	r0, [r7, #12]
  40b2bc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40b2c0:	461a      	mov	r2, r3
  40b2c2:	4b50      	ldr	r3, [pc, #320]	; (40b404 <pio_configure_pin+0x1a4>)
  40b2c4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40b2c6:	687b      	ldr	r3, [r7, #4]
  40b2c8:	f003 031f 	and.w	r3, r3, #31
  40b2cc:	2201      	movs	r2, #1
  40b2ce:	fa02 f303 	lsl.w	r3, r2, r3
  40b2d2:	461a      	mov	r2, r3
  40b2d4:	683b      	ldr	r3, [r7, #0]
  40b2d6:	f003 0301 	and.w	r3, r3, #1
  40b2da:	68f8      	ldr	r0, [r7, #12]
  40b2dc:	4611      	mov	r1, r2
  40b2de:	461a      	mov	r2, r3
  40b2e0:	4b49      	ldr	r3, [pc, #292]	; (40b408 <pio_configure_pin+0x1a8>)
  40b2e2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40b2e4:	e087      	b.n	40b3f6 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40b2e6:	687b      	ldr	r3, [r7, #4]
  40b2e8:	f003 031f 	and.w	r3, r3, #31
  40b2ec:	2201      	movs	r2, #1
  40b2ee:	fa02 f303 	lsl.w	r3, r2, r3
  40b2f2:	68f8      	ldr	r0, [r7, #12]
  40b2f4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40b2f8:	461a      	mov	r2, r3
  40b2fa:	4b42      	ldr	r3, [pc, #264]	; (40b404 <pio_configure_pin+0x1a4>)
  40b2fc:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40b2fe:	687b      	ldr	r3, [r7, #4]
  40b300:	f003 031f 	and.w	r3, r3, #31
  40b304:	2201      	movs	r2, #1
  40b306:	fa02 f303 	lsl.w	r3, r2, r3
  40b30a:	461a      	mov	r2, r3
  40b30c:	683b      	ldr	r3, [r7, #0]
  40b30e:	f003 0301 	and.w	r3, r3, #1
  40b312:	68f8      	ldr	r0, [r7, #12]
  40b314:	4611      	mov	r1, r2
  40b316:	461a      	mov	r2, r3
  40b318:	4b3b      	ldr	r3, [pc, #236]	; (40b408 <pio_configure_pin+0x1a8>)
  40b31a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40b31c:	e06b      	b.n	40b3f6 <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40b31e:	687b      	ldr	r3, [r7, #4]
  40b320:	f003 031f 	and.w	r3, r3, #31
  40b324:	2201      	movs	r2, #1
  40b326:	fa02 f303 	lsl.w	r3, r2, r3
  40b32a:	68f8      	ldr	r0, [r7, #12]
  40b32c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40b330:	461a      	mov	r2, r3
  40b332:	4b34      	ldr	r3, [pc, #208]	; (40b404 <pio_configure_pin+0x1a4>)
  40b334:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40b336:	687b      	ldr	r3, [r7, #4]
  40b338:	f003 031f 	and.w	r3, r3, #31
  40b33c:	2201      	movs	r2, #1
  40b33e:	fa02 f303 	lsl.w	r3, r2, r3
  40b342:	461a      	mov	r2, r3
  40b344:	683b      	ldr	r3, [r7, #0]
  40b346:	f003 0301 	and.w	r3, r3, #1
  40b34a:	68f8      	ldr	r0, [r7, #12]
  40b34c:	4611      	mov	r1, r2
  40b34e:	461a      	mov	r2, r3
  40b350:	4b2d      	ldr	r3, [pc, #180]	; (40b408 <pio_configure_pin+0x1a8>)
  40b352:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40b354:	e04f      	b.n	40b3f6 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40b356:	687b      	ldr	r3, [r7, #4]
  40b358:	f003 031f 	and.w	r3, r3, #31
  40b35c:	2201      	movs	r2, #1
  40b35e:	fa02 f303 	lsl.w	r3, r2, r3
  40b362:	68f8      	ldr	r0, [r7, #12]
  40b364:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40b368:	461a      	mov	r2, r3
  40b36a:	4b26      	ldr	r3, [pc, #152]	; (40b404 <pio_configure_pin+0x1a4>)
  40b36c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40b36e:	687b      	ldr	r3, [r7, #4]
  40b370:	f003 031f 	and.w	r3, r3, #31
  40b374:	2201      	movs	r2, #1
  40b376:	fa02 f303 	lsl.w	r3, r2, r3
  40b37a:	461a      	mov	r2, r3
  40b37c:	683b      	ldr	r3, [r7, #0]
  40b37e:	f003 0301 	and.w	r3, r3, #1
  40b382:	68f8      	ldr	r0, [r7, #12]
  40b384:	4611      	mov	r1, r2
  40b386:	461a      	mov	r2, r3
  40b388:	4b1f      	ldr	r3, [pc, #124]	; (40b408 <pio_configure_pin+0x1a8>)
  40b38a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40b38c:	e033      	b.n	40b3f6 <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40b38e:	687b      	ldr	r3, [r7, #4]
  40b390:	f003 031f 	and.w	r3, r3, #31
  40b394:	2201      	movs	r2, #1
  40b396:	fa02 f303 	lsl.w	r3, r2, r3
  40b39a:	68f8      	ldr	r0, [r7, #12]
  40b39c:	4619      	mov	r1, r3
  40b39e:	683a      	ldr	r2, [r7, #0]
  40b3a0:	4b1a      	ldr	r3, [pc, #104]	; (40b40c <pio_configure_pin+0x1ac>)
  40b3a2:	4798      	blx	r3
		break;
  40b3a4:	e027      	b.n	40b3f6 <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40b3a6:	687b      	ldr	r3, [r7, #4]
  40b3a8:	f003 031f 	and.w	r3, r3, #31
  40b3ac:	2201      	movs	r2, #1
  40b3ae:	fa02 f303 	lsl.w	r3, r2, r3
  40b3b2:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40b3b4:	683b      	ldr	r3, [r7, #0]
  40b3b6:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40b3ba:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40b3be:	bf14      	ite	ne
  40b3c0:	2300      	movne	r3, #0
  40b3c2:	2301      	moveq	r3, #1
  40b3c4:	b2db      	uxtb	r3, r3
  40b3c6:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40b3c8:	683b      	ldr	r3, [r7, #0]
  40b3ca:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40b3ce:	2b00      	cmp	r3, #0
  40b3d0:	bf0c      	ite	eq
  40b3d2:	2300      	moveq	r3, #0
  40b3d4:	2301      	movne	r3, #1
  40b3d6:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  40b3d8:	6838      	ldr	r0, [r7, #0]
  40b3da:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40b3de:	2800      	cmp	r0, #0
  40b3e0:	bf0c      	ite	eq
  40b3e2:	2000      	moveq	r0, #0
  40b3e4:	2001      	movne	r0, #1
  40b3e6:	b2c0      	uxtb	r0, r0
  40b3e8:	9000      	str	r0, [sp, #0]
  40b3ea:	68f8      	ldr	r0, [r7, #12]
  40b3ec:	4c08      	ldr	r4, [pc, #32]	; (40b410 <pio_configure_pin+0x1b0>)
  40b3ee:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40b3f0:	e001      	b.n	40b3f6 <pio_configure_pin+0x196>

	default:
		return 0;
  40b3f2:	2300      	movs	r3, #0
  40b3f4:	e000      	b.n	40b3f8 <pio_configure_pin+0x198>
	}

	return 1;
  40b3f6:	2301      	movs	r3, #1
}
  40b3f8:	4618      	mov	r0, r3
  40b3fa:	3714      	adds	r7, #20
  40b3fc:	46bd      	mov	sp, r7
  40b3fe:	bd90      	pop	{r4, r7, pc}
  40b400:	0040b415 	.word	0x0040b415
  40b404:	0040aeb9 	.word	0x0040aeb9
  40b408:	0040ae55 	.word	0x0040ae55
  40b40c:	0040afc9 	.word	0x0040afc9
  40b410:	0040b045 	.word	0x0040b045

0040b414 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  40b414:	b480      	push	{r7}
  40b416:	b085      	sub	sp, #20
  40b418:	af00      	add	r7, sp, #0
  40b41a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40b41c:	687b      	ldr	r3, [r7, #4]
  40b41e:	095b      	lsrs	r3, r3, #5
  40b420:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40b424:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40b428:	025b      	lsls	r3, r3, #9
  40b42a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  40b42c:	68fb      	ldr	r3, [r7, #12]
}
  40b42e:	4618      	mov	r0, r3
  40b430:	3714      	adds	r7, #20
  40b432:	46bd      	mov	sp, r7
  40b434:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b438:	4770      	bx	lr
  40b43a:	bf00      	nop

0040b43c <pio_get_pin_group_id>:
 * \param ul_pin The pin index.
 *
 * \return GPIO port peripheral ID.
 */
uint32_t pio_get_pin_group_id(uint32_t ul_pin)
{
  40b43c:	b480      	push	{r7}
  40b43e:	b085      	sub	sp, #20
  40b440:	af00      	add	r7, sp, #0
  40b442:	6078      	str	r0, [r7, #4]
		ul_id = ID_PIOC;
	} else {
		ul_id = ID_PIOA + (ul_pin >> 5);
	}
#else
	ul_id = ID_PIOA + (ul_pin >> 5);
  40b444:	687b      	ldr	r3, [r7, #4]
  40b446:	095b      	lsrs	r3, r3, #5
  40b448:	330b      	adds	r3, #11
  40b44a:	60fb      	str	r3, [r7, #12]
#endif
	return ul_id;
  40b44c:	68fb      	ldr	r3, [r7, #12]
}
  40b44e:	4618      	mov	r0, r3
  40b450:	3714      	adds	r7, #20
  40b452:	46bd      	mov	sp, r7
  40b454:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b458:	4770      	bx	lr
  40b45a:	bf00      	nop

0040b45c <pio_get_pin_group_mask>:
 * \param ul_pin The pin index.
 *
 * \return GPIO port pin mask.
 */
uint32_t pio_get_pin_group_mask(uint32_t ul_pin)
{
  40b45c:	b480      	push	{r7}
  40b45e:	b085      	sub	sp, #20
  40b460:	af00      	add	r7, sp, #0
  40b462:	6078      	str	r0, [r7, #4]
	uint32_t ul_mask = 1 << (ul_pin & 0x1F);
  40b464:	687b      	ldr	r3, [r7, #4]
  40b466:	f003 031f 	and.w	r3, r3, #31
  40b46a:	2201      	movs	r2, #1
  40b46c:	fa02 f303 	lsl.w	r3, r2, r3
  40b470:	60fb      	str	r3, [r7, #12]
	return ul_mask;
  40b472:	68fb      	ldr	r3, [r7, #12]
}
  40b474:	4618      	mov	r0, r3
  40b476:	3714      	adds	r7, #20
  40b478:	46bd      	mov	sp, r7
  40b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b47e:	4770      	bx	lr

0040b480 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40b480:	b580      	push	{r7, lr}
  40b482:	b084      	sub	sp, #16
  40b484:	af00      	add	r7, sp, #0
  40b486:	6078      	str	r0, [r7, #4]
  40b488:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40b48a:	6878      	ldr	r0, [r7, #4]
  40b48c:	4b2a      	ldr	r3, [pc, #168]	; (40b538 <pio_handler_process+0xb8>)
  40b48e:	4798      	blx	r3
  40b490:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40b492:	6878      	ldr	r0, [r7, #4]
  40b494:	4b29      	ldr	r3, [pc, #164]	; (40b53c <pio_handler_process+0xbc>)
  40b496:	4798      	blx	r3
  40b498:	4603      	mov	r3, r0
  40b49a:	68fa      	ldr	r2, [r7, #12]
  40b49c:	4013      	ands	r3, r2
  40b49e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40b4a0:	68fb      	ldr	r3, [r7, #12]
  40b4a2:	2b00      	cmp	r3, #0
  40b4a4:	d039      	beq.n	40b51a <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  40b4a6:	2300      	movs	r3, #0
  40b4a8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40b4aa:	e033      	b.n	40b514 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40b4ac:	4a24      	ldr	r2, [pc, #144]	; (40b540 <pio_handler_process+0xc0>)
  40b4ae:	68bb      	ldr	r3, [r7, #8]
  40b4b0:	011b      	lsls	r3, r3, #4
  40b4b2:	4413      	add	r3, r2
  40b4b4:	681a      	ldr	r2, [r3, #0]
  40b4b6:	683b      	ldr	r3, [r7, #0]
  40b4b8:	429a      	cmp	r2, r3
  40b4ba:	d124      	bne.n	40b506 <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40b4bc:	4a20      	ldr	r2, [pc, #128]	; (40b540 <pio_handler_process+0xc0>)
  40b4be:	68bb      	ldr	r3, [r7, #8]
  40b4c0:	011b      	lsls	r3, r3, #4
  40b4c2:	4413      	add	r3, r2
  40b4c4:	685a      	ldr	r2, [r3, #4]
  40b4c6:	68fb      	ldr	r3, [r7, #12]
  40b4c8:	4013      	ands	r3, r2
  40b4ca:	2b00      	cmp	r3, #0
  40b4cc:	d01b      	beq.n	40b506 <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40b4ce:	4a1c      	ldr	r2, [pc, #112]	; (40b540 <pio_handler_process+0xc0>)
  40b4d0:	68bb      	ldr	r3, [r7, #8]
  40b4d2:	011b      	lsls	r3, r3, #4
  40b4d4:	4413      	add	r3, r2
  40b4d6:	3308      	adds	r3, #8
  40b4d8:	685b      	ldr	r3, [r3, #4]
  40b4da:	4919      	ldr	r1, [pc, #100]	; (40b540 <pio_handler_process+0xc0>)
  40b4dc:	68ba      	ldr	r2, [r7, #8]
  40b4de:	0112      	lsls	r2, r2, #4
  40b4e0:	440a      	add	r2, r1
  40b4e2:	6811      	ldr	r1, [r2, #0]
  40b4e4:	4816      	ldr	r0, [pc, #88]	; (40b540 <pio_handler_process+0xc0>)
  40b4e6:	68ba      	ldr	r2, [r7, #8]
  40b4e8:	0112      	lsls	r2, r2, #4
  40b4ea:	4402      	add	r2, r0
  40b4ec:	6852      	ldr	r2, [r2, #4]
  40b4ee:	4608      	mov	r0, r1
  40b4f0:	4611      	mov	r1, r2
  40b4f2:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40b4f4:	4a12      	ldr	r2, [pc, #72]	; (40b540 <pio_handler_process+0xc0>)
  40b4f6:	68bb      	ldr	r3, [r7, #8]
  40b4f8:	011b      	lsls	r3, r3, #4
  40b4fa:	4413      	add	r3, r2
  40b4fc:	685b      	ldr	r3, [r3, #4]
  40b4fe:	43db      	mvns	r3, r3
  40b500:	68fa      	ldr	r2, [r7, #12]
  40b502:	4013      	ands	r3, r2
  40b504:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40b506:	68bb      	ldr	r3, [r7, #8]
  40b508:	3301      	adds	r3, #1
  40b50a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40b50c:	68bb      	ldr	r3, [r7, #8]
  40b50e:	2b06      	cmp	r3, #6
  40b510:	d900      	bls.n	40b514 <pio_handler_process+0x94>
				break;
  40b512:	e002      	b.n	40b51a <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40b514:	68fb      	ldr	r3, [r7, #12]
  40b516:	2b00      	cmp	r3, #0
  40b518:	d1c8      	bne.n	40b4ac <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40b51a:	4b0a      	ldr	r3, [pc, #40]	; (40b544 <pio_handler_process+0xc4>)
  40b51c:	681b      	ldr	r3, [r3, #0]
  40b51e:	2b00      	cmp	r3, #0
  40b520:	d007      	beq.n	40b532 <pio_handler_process+0xb2>
		if (pio_capture_handler) {
  40b522:	4b09      	ldr	r3, [pc, #36]	; (40b548 <pio_handler_process+0xc8>)
  40b524:	681b      	ldr	r3, [r3, #0]
  40b526:	2b00      	cmp	r3, #0
  40b528:	d003      	beq.n	40b532 <pio_handler_process+0xb2>
			pio_capture_handler(p_pio);
  40b52a:	4b07      	ldr	r3, [pc, #28]	; (40b548 <pio_handler_process+0xc8>)
  40b52c:	681b      	ldr	r3, [r3, #0]
  40b52e:	6878      	ldr	r0, [r7, #4]
  40b530:	4798      	blx	r3
		}
	}
#endif
}
  40b532:	3710      	adds	r7, #16
  40b534:	46bd      	mov	sp, r7
  40b536:	bd80      	pop	{r7, pc}
  40b538:	0040b151 	.word	0x0040b151
  40b53c:	0040b169 	.word	0x0040b169
  40b540:	20008894 	.word	0x20008894
  40b544:	200099cc 	.word	0x200099cc
  40b548:	20008908 	.word	0x20008908

0040b54c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40b54c:	b580      	push	{r7, lr}
  40b54e:	b086      	sub	sp, #24
  40b550:	af00      	add	r7, sp, #0
  40b552:	60f8      	str	r0, [r7, #12]
  40b554:	60b9      	str	r1, [r7, #8]
  40b556:	607a      	str	r2, [r7, #4]
  40b558:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;
	
	//search to see if there's already an entry. 
	int i = 0;
  40b55a:	2300      	movs	r3, #0
  40b55c:	617b      	str	r3, [r7, #20]
	for(i=0;i<gs_ul_nb_sources; i++)
  40b55e:	2300      	movs	r3, #0
  40b560:	617b      	str	r3, [r7, #20]
  40b562:	e022      	b.n	40b5aa <pio_handler_set+0x5e>
	{
		if(gs_interrupt_sources[i].id == ul_id)
  40b564:	4a27      	ldr	r2, [pc, #156]	; (40b604 <pio_handler_set+0xb8>)
  40b566:	697b      	ldr	r3, [r7, #20]
  40b568:	011b      	lsls	r3, r3, #4
  40b56a:	4413      	add	r3, r2
  40b56c:	681a      	ldr	r2, [r3, #0]
  40b56e:	68bb      	ldr	r3, [r7, #8]
  40b570:	429a      	cmp	r2, r3
  40b572:	d117      	bne.n	40b5a4 <pio_handler_set+0x58>
		{
			pSource = &(gs_interrupt_sources[i]);
  40b574:	697b      	ldr	r3, [r7, #20]
  40b576:	011a      	lsls	r2, r3, #4
  40b578:	4b22      	ldr	r3, [pc, #136]	; (40b604 <pio_handler_set+0xb8>)
  40b57a:	4413      	add	r3, r2
  40b57c:	613b      	str	r3, [r7, #16]
			pSource->id = ul_id;
  40b57e:	693b      	ldr	r3, [r7, #16]
  40b580:	68ba      	ldr	r2, [r7, #8]
  40b582:	601a      	str	r2, [r3, #0]
			pSource->mask = ul_mask;
  40b584:	693b      	ldr	r3, [r7, #16]
  40b586:	687a      	ldr	r2, [r7, #4]
  40b588:	605a      	str	r2, [r3, #4]
			pSource->attr = ul_attr;
  40b58a:	693b      	ldr	r3, [r7, #16]
  40b58c:	683a      	ldr	r2, [r7, #0]
  40b58e:	609a      	str	r2, [r3, #8]
			pSource->handler = p_handler;	
  40b590:	693b      	ldr	r3, [r7, #16]
  40b592:	6a3a      	ldr	r2, [r7, #32]
  40b594:	60da      	str	r2, [r3, #12]
			/* Configure interrupt mode */
			pio_configure_interrupt(p_pio, ul_mask, ul_attr);	
  40b596:	68f8      	ldr	r0, [r7, #12]
  40b598:	6879      	ldr	r1, [r7, #4]
  40b59a:	683a      	ldr	r2, [r7, #0]
  40b59c:	4b1a      	ldr	r3, [pc, #104]	; (40b608 <pio_handler_set+0xbc>)
  40b59e:	4798      	blx	r3
			return 0;
  40b5a0:	2300      	movs	r3, #0
  40b5a2:	e02a      	b.n	40b5fa <pio_handler_set+0xae>
{
	struct s_interrupt_source *pSource;
	
	//search to see if there's already an entry. 
	int i = 0;
	for(i=0;i<gs_ul_nb_sources; i++)
  40b5a4:	697b      	ldr	r3, [r7, #20]
  40b5a6:	3301      	adds	r3, #1
  40b5a8:	617b      	str	r3, [r7, #20]
  40b5aa:	697a      	ldr	r2, [r7, #20]
  40b5ac:	4b17      	ldr	r3, [pc, #92]	; (40b60c <pio_handler_set+0xc0>)
  40b5ae:	681b      	ldr	r3, [r3, #0]
  40b5b0:	429a      	cmp	r2, r3
  40b5b2:	d3d7      	bcc.n	40b564 <pio_handler_set+0x18>
			pio_configure_interrupt(p_pio, ul_mask, ul_attr);	
			return 0;
		}
	}
	
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40b5b4:	4b15      	ldr	r3, [pc, #84]	; (40b60c <pio_handler_set+0xc0>)
  40b5b6:	681b      	ldr	r3, [r3, #0]
  40b5b8:	2b06      	cmp	r3, #6
  40b5ba:	d901      	bls.n	40b5c0 <pio_handler_set+0x74>
		return 1;
  40b5bc:	2301      	movs	r3, #1
  40b5be:	e01c      	b.n	40b5fa <pio_handler_set+0xae>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  40b5c0:	4b12      	ldr	r3, [pc, #72]	; (40b60c <pio_handler_set+0xc0>)
  40b5c2:	681b      	ldr	r3, [r3, #0]
  40b5c4:	011a      	lsls	r2, r3, #4
  40b5c6:	4b0f      	ldr	r3, [pc, #60]	; (40b604 <pio_handler_set+0xb8>)
  40b5c8:	4413      	add	r3, r2
  40b5ca:	613b      	str	r3, [r7, #16]
	pSource->id = ul_id;
  40b5cc:	693b      	ldr	r3, [r7, #16]
  40b5ce:	68ba      	ldr	r2, [r7, #8]
  40b5d0:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  40b5d2:	693b      	ldr	r3, [r7, #16]
  40b5d4:	687a      	ldr	r2, [r7, #4]
  40b5d6:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40b5d8:	693b      	ldr	r3, [r7, #16]
  40b5da:	683a      	ldr	r2, [r7, #0]
  40b5dc:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  40b5de:	693b      	ldr	r3, [r7, #16]
  40b5e0:	6a3a      	ldr	r2, [r7, #32]
  40b5e2:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  40b5e4:	4b09      	ldr	r3, [pc, #36]	; (40b60c <pio_handler_set+0xc0>)
  40b5e6:	681b      	ldr	r3, [r3, #0]
  40b5e8:	1c5a      	adds	r2, r3, #1
  40b5ea:	4b08      	ldr	r3, [pc, #32]	; (40b60c <pio_handler_set+0xc0>)
  40b5ec:	601a      	str	r2, [r3, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40b5ee:	68f8      	ldr	r0, [r7, #12]
  40b5f0:	6879      	ldr	r1, [r7, #4]
  40b5f2:	683a      	ldr	r2, [r7, #0]
  40b5f4:	4b04      	ldr	r3, [pc, #16]	; (40b608 <pio_handler_set+0xbc>)
  40b5f6:	4798      	blx	r3

	return 0;
  40b5f8:	2300      	movs	r3, #0
}
  40b5fa:	4618      	mov	r0, r3
  40b5fc:	3718      	adds	r7, #24
  40b5fe:	46bd      	mov	sp, r7
  40b600:	bd80      	pop	{r7, pc}
  40b602:	bf00      	nop
  40b604:	20008894 	.word	0x20008894
  40b608:	0040b0a9 	.word	0x0040b0a9
  40b60c:	20008904 	.word	0x20008904

0040b610 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40b610:	b580      	push	{r7, lr}
  40b612:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40b614:	4802      	ldr	r0, [pc, #8]	; (40b620 <PIOA_Handler+0x10>)
  40b616:	210b      	movs	r1, #11
  40b618:	4b02      	ldr	r3, [pc, #8]	; (40b624 <PIOA_Handler+0x14>)
  40b61a:	4798      	blx	r3
}
  40b61c:	bd80      	pop	{r7, pc}
  40b61e:	bf00      	nop
  40b620:	400e0e00 	.word	0x400e0e00
  40b624:	0040b481 	.word	0x0040b481

0040b628 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40b628:	b580      	push	{r7, lr}
  40b62a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40b62c:	4802      	ldr	r0, [pc, #8]	; (40b638 <PIOB_Handler+0x10>)
  40b62e:	210c      	movs	r1, #12
  40b630:	4b02      	ldr	r3, [pc, #8]	; (40b63c <PIOB_Handler+0x14>)
  40b632:	4798      	blx	r3
}
  40b634:	bd80      	pop	{r7, pc}
  40b636:	bf00      	nop
  40b638:	400e1000 	.word	0x400e1000
  40b63c:	0040b481 	.word	0x0040b481

0040b640 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40b640:	b480      	push	{r7}
  40b642:	b085      	sub	sp, #20
  40b644:	af00      	add	r7, sp, #0
  40b646:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40b648:	4b1d      	ldr	r3, [pc, #116]	; (40b6c0 <pmc_switch_mck_to_pllack+0x80>)
  40b64a:	4a1d      	ldr	r2, [pc, #116]	; (40b6c0 <pmc_switch_mck_to_pllack+0x80>)
  40b64c:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40b64e:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  40b652:	687a      	ldr	r2, [r7, #4]
  40b654:	430a      	orrs	r2, r1
  40b656:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40b658:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40b65c:	60fb      	str	r3, [r7, #12]
  40b65e:	e007      	b.n	40b670 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40b660:	68fb      	ldr	r3, [r7, #12]
  40b662:	2b00      	cmp	r3, #0
  40b664:	d101      	bne.n	40b66a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40b666:	2301      	movs	r3, #1
  40b668:	e023      	b.n	40b6b2 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40b66a:	68fb      	ldr	r3, [r7, #12]
  40b66c:	3b01      	subs	r3, #1
  40b66e:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40b670:	4b13      	ldr	r3, [pc, #76]	; (40b6c0 <pmc_switch_mck_to_pllack+0x80>)
  40b672:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b674:	f003 0308 	and.w	r3, r3, #8
  40b678:	2b00      	cmp	r3, #0
  40b67a:	d0f1      	beq.n	40b660 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40b67c:	4b10      	ldr	r3, [pc, #64]	; (40b6c0 <pmc_switch_mck_to_pllack+0x80>)
  40b67e:	4a10      	ldr	r2, [pc, #64]	; (40b6c0 <pmc_switch_mck_to_pllack+0x80>)
  40b680:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40b682:	f022 0203 	bic.w	r2, r2, #3
  40b686:	f042 0202 	orr.w	r2, r2, #2
  40b68a:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40b68c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40b690:	60fb      	str	r3, [r7, #12]
  40b692:	e007      	b.n	40b6a4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40b694:	68fb      	ldr	r3, [r7, #12]
  40b696:	2b00      	cmp	r3, #0
  40b698:	d101      	bne.n	40b69e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40b69a:	2301      	movs	r3, #1
  40b69c:	e009      	b.n	40b6b2 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40b69e:	68fb      	ldr	r3, [r7, #12]
  40b6a0:	3b01      	subs	r3, #1
  40b6a2:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40b6a4:	4b06      	ldr	r3, [pc, #24]	; (40b6c0 <pmc_switch_mck_to_pllack+0x80>)
  40b6a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b6a8:	f003 0308 	and.w	r3, r3, #8
  40b6ac:	2b00      	cmp	r3, #0
  40b6ae:	d0f1      	beq.n	40b694 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40b6b0:	2300      	movs	r3, #0
}
  40b6b2:	4618      	mov	r0, r3
  40b6b4:	3714      	adds	r7, #20
  40b6b6:	46bd      	mov	sp, r7
  40b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b6bc:	4770      	bx	lr
  40b6be:	bf00      	nop
  40b6c0:	400e0400 	.word	0x400e0400

0040b6c4 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  40b6c4:	b480      	push	{r7}
  40b6c6:	b083      	sub	sp, #12
  40b6c8:	af00      	add	r7, sp, #0
  40b6ca:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40b6cc:	687b      	ldr	r3, [r7, #4]
  40b6ce:	2b01      	cmp	r3, #1
  40b6d0:	d107      	bne.n	40b6e2 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40b6d2:	4a08      	ldr	r2, [pc, #32]	; (40b6f4 <pmc_switch_sclk_to_32kxtal+0x30>)
  40b6d4:	4b07      	ldr	r3, [pc, #28]	; (40b6f4 <pmc_switch_sclk_to_32kxtal+0x30>)
  40b6d6:	689b      	ldr	r3, [r3, #8]
  40b6d8:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  40b6dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40b6e0:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40b6e2:	4b04      	ldr	r3, [pc, #16]	; (40b6f4 <pmc_switch_sclk_to_32kxtal+0x30>)
  40b6e4:	4a04      	ldr	r2, [pc, #16]	; (40b6f8 <pmc_switch_sclk_to_32kxtal+0x34>)
  40b6e6:	601a      	str	r2, [r3, #0]
}
  40b6e8:	370c      	adds	r7, #12
  40b6ea:	46bd      	mov	sp, r7
  40b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b6f0:	4770      	bx	lr
  40b6f2:	bf00      	nop
  40b6f4:	400e1410 	.word	0x400e1410
  40b6f8:	a5000008 	.word	0xa5000008

0040b6fc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40b6fc:	b480      	push	{r7}
  40b6fe:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40b700:	4b09      	ldr	r3, [pc, #36]	; (40b728 <pmc_osc_is_ready_32kxtal+0x2c>)
  40b702:	695b      	ldr	r3, [r3, #20]
  40b704:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40b708:	2b00      	cmp	r3, #0
  40b70a:	d007      	beq.n	40b71c <pmc_osc_is_ready_32kxtal+0x20>
  40b70c:	4b07      	ldr	r3, [pc, #28]	; (40b72c <pmc_osc_is_ready_32kxtal+0x30>)
  40b70e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b710:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40b714:	2b00      	cmp	r3, #0
  40b716:	d001      	beq.n	40b71c <pmc_osc_is_ready_32kxtal+0x20>
  40b718:	2301      	movs	r3, #1
  40b71a:	e000      	b.n	40b71e <pmc_osc_is_ready_32kxtal+0x22>
  40b71c:	2300      	movs	r3, #0
}
  40b71e:	4618      	mov	r0, r3
  40b720:	46bd      	mov	sp, r7
  40b722:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b726:	4770      	bx	lr
  40b728:	400e1410 	.word	0x400e1410
  40b72c:	400e0400 	.word	0x400e0400

0040b730 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40b730:	b480      	push	{r7}
  40b732:	b083      	sub	sp, #12
  40b734:	af00      	add	r7, sp, #0
  40b736:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40b738:	4a18      	ldr	r2, [pc, #96]	; (40b79c <pmc_switch_mainck_to_fastrc+0x6c>)
  40b73a:	4b18      	ldr	r3, [pc, #96]	; (40b79c <pmc_switch_mainck_to_fastrc+0x6c>)
  40b73c:	6a1b      	ldr	r3, [r3, #32]
  40b73e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40b742:	f043 0308 	orr.w	r3, r3, #8
  40b746:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40b748:	bf00      	nop
  40b74a:	4b14      	ldr	r3, [pc, #80]	; (40b79c <pmc_switch_mainck_to_fastrc+0x6c>)
  40b74c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b74e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40b752:	2b00      	cmp	r3, #0
  40b754:	d0f9      	beq.n	40b74a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40b756:	4a11      	ldr	r2, [pc, #68]	; (40b79c <pmc_switch_mainck_to_fastrc+0x6c>)
  40b758:	4b10      	ldr	r3, [pc, #64]	; (40b79c <pmc_switch_mainck_to_fastrc+0x6c>)
  40b75a:	6a1b      	ldr	r3, [r3, #32]
  40b75c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40b760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40b764:	6879      	ldr	r1, [r7, #4]
  40b766:	430b      	orrs	r3, r1
  40b768:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40b76c:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40b76e:	bf00      	nop
  40b770:	4b0a      	ldr	r3, [pc, #40]	; (40b79c <pmc_switch_mainck_to_fastrc+0x6c>)
  40b772:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40b778:	2b00      	cmp	r3, #0
  40b77a:	d0f9      	beq.n	40b770 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40b77c:	4a07      	ldr	r2, [pc, #28]	; (40b79c <pmc_switch_mainck_to_fastrc+0x6c>)
  40b77e:	4b07      	ldr	r3, [pc, #28]	; (40b79c <pmc_switch_mainck_to_fastrc+0x6c>)
  40b780:	6a1b      	ldr	r3, [r3, #32]
  40b782:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40b786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40b78a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40b78e:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  40b790:	370c      	adds	r7, #12
  40b792:	46bd      	mov	sp, r7
  40b794:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b798:	4770      	bx	lr
  40b79a:	bf00      	nop
  40b79c:	400e0400 	.word	0x400e0400

0040b7a0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40b7a0:	b480      	push	{r7}
  40b7a2:	b083      	sub	sp, #12
  40b7a4:	af00      	add	r7, sp, #0
  40b7a6:	6078      	str	r0, [r7, #4]
  40b7a8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40b7aa:	687b      	ldr	r3, [r7, #4]
  40b7ac:	2b00      	cmp	r3, #0
  40b7ae:	d008      	beq.n	40b7c2 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40b7b0:	4916      	ldr	r1, [pc, #88]	; (40b80c <pmc_switch_mainck_to_xtal+0x6c>)
  40b7b2:	4b16      	ldr	r3, [pc, #88]	; (40b80c <pmc_switch_mainck_to_xtal+0x6c>)
  40b7b4:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40b7b6:	4a16      	ldr	r2, [pc, #88]	; (40b810 <pmc_switch_mainck_to_xtal+0x70>)
  40b7b8:	401a      	ands	r2, r3
  40b7ba:	4b16      	ldr	r3, [pc, #88]	; (40b814 <pmc_switch_mainck_to_xtal+0x74>)
  40b7bc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40b7be:	620b      	str	r3, [r1, #32]
  40b7c0:	e01e      	b.n	40b800 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40b7c2:	4a12      	ldr	r2, [pc, #72]	; (40b80c <pmc_switch_mainck_to_xtal+0x6c>)
  40b7c4:	4b11      	ldr	r3, [pc, #68]	; (40b80c <pmc_switch_mainck_to_xtal+0x6c>)
  40b7c6:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40b7c8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40b7cc:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40b7d0:	6839      	ldr	r1, [r7, #0]
  40b7d2:	0209      	lsls	r1, r1, #8
  40b7d4:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40b7d6:	430b      	orrs	r3, r1
  40b7d8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40b7dc:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40b7e0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40b7e2:	bf00      	nop
  40b7e4:	4b09      	ldr	r3, [pc, #36]	; (40b80c <pmc_switch_mainck_to_xtal+0x6c>)
  40b7e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b7e8:	f003 0301 	and.w	r3, r3, #1
  40b7ec:	2b00      	cmp	r3, #0
  40b7ee:	d0f9      	beq.n	40b7e4 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40b7f0:	4a06      	ldr	r2, [pc, #24]	; (40b80c <pmc_switch_mainck_to_xtal+0x6c>)
  40b7f2:	4b06      	ldr	r3, [pc, #24]	; (40b80c <pmc_switch_mainck_to_xtal+0x6c>)
  40b7f4:	6a1b      	ldr	r3, [r3, #32]
  40b7f6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40b7fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40b7fe:	6213      	str	r3, [r2, #32]
	}
}
  40b800:	370c      	adds	r7, #12
  40b802:	46bd      	mov	sp, r7
  40b804:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b808:	4770      	bx	lr
  40b80a:	bf00      	nop
  40b80c:	400e0400 	.word	0x400e0400
  40b810:	fec8fffc 	.word	0xfec8fffc
  40b814:	01370002 	.word	0x01370002

0040b818 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40b818:	b480      	push	{r7}
  40b81a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40b81c:	4b04      	ldr	r3, [pc, #16]	; (40b830 <pmc_osc_is_ready_mainck+0x18>)
  40b81e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b820:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  40b824:	4618      	mov	r0, r3
  40b826:	46bd      	mov	sp, r7
  40b828:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b82c:	4770      	bx	lr
  40b82e:	bf00      	nop
  40b830:	400e0400 	.word	0x400e0400

0040b834 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  40b834:	b480      	push	{r7}
  40b836:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40b838:	4b03      	ldr	r3, [pc, #12]	; (40b848 <pmc_disable_pllack+0x14>)
  40b83a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40b83e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40b840:	46bd      	mov	sp, r7
  40b842:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b846:	4770      	bx	lr
  40b848:	400e0400 	.word	0x400e0400

0040b84c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40b84c:	b480      	push	{r7}
  40b84e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40b850:	4b04      	ldr	r3, [pc, #16]	; (40b864 <pmc_is_locked_pllack+0x18>)
  40b852:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b854:	f003 0302 	and.w	r3, r3, #2
}
  40b858:	4618      	mov	r0, r3
  40b85a:	46bd      	mov	sp, r7
  40b85c:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b860:	4770      	bx	lr
  40b862:	bf00      	nop
  40b864:	400e0400 	.word	0x400e0400

0040b868 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  40b868:	b480      	push	{r7}
  40b86a:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  40b86c:	4b03      	ldr	r3, [pc, #12]	; (40b87c <pmc_disable_pllbck+0x14>)
  40b86e:	2200      	movs	r2, #0
  40b870:	62da      	str	r2, [r3, #44]	; 0x2c
}
  40b872:	46bd      	mov	sp, r7
  40b874:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b878:	4770      	bx	lr
  40b87a:	bf00      	nop
  40b87c:	400e0400 	.word	0x400e0400

0040b880 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  40b880:	b480      	push	{r7}
  40b882:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  40b884:	4b04      	ldr	r3, [pc, #16]	; (40b898 <pmc_is_locked_pllbck+0x18>)
  40b886:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40b888:	f003 0304 	and.w	r3, r3, #4
}
  40b88c:	4618      	mov	r0, r3
  40b88e:	46bd      	mov	sp, r7
  40b890:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b894:	4770      	bx	lr
  40b896:	bf00      	nop
  40b898:	400e0400 	.word	0x400e0400

0040b89c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  40b89c:	b480      	push	{r7}
  40b89e:	b083      	sub	sp, #12
  40b8a0:	af00      	add	r7, sp, #0
  40b8a2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  40b8a4:	687b      	ldr	r3, [r7, #4]
  40b8a6:	2b22      	cmp	r3, #34	; 0x22
  40b8a8:	d901      	bls.n	40b8ae <pmc_enable_periph_clk+0x12>
		return 1;
  40b8aa:	2301      	movs	r3, #1
  40b8ac:	e02f      	b.n	40b90e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40b8ae:	687b      	ldr	r3, [r7, #4]
  40b8b0:	2b1f      	cmp	r3, #31
  40b8b2:	d813      	bhi.n	40b8dc <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40b8b4:	4b19      	ldr	r3, [pc, #100]	; (40b91c <pmc_enable_periph_clk+0x80>)
  40b8b6:	699a      	ldr	r2, [r3, #24]
  40b8b8:	687b      	ldr	r3, [r7, #4]
  40b8ba:	2101      	movs	r1, #1
  40b8bc:	fa01 f303 	lsl.w	r3, r1, r3
  40b8c0:	401a      	ands	r2, r3
  40b8c2:	687b      	ldr	r3, [r7, #4]
  40b8c4:	2101      	movs	r1, #1
  40b8c6:	fa01 f303 	lsl.w	r3, r1, r3
  40b8ca:	429a      	cmp	r2, r3
  40b8cc:	d01e      	beq.n	40b90c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40b8ce:	4b13      	ldr	r3, [pc, #76]	; (40b91c <pmc_enable_periph_clk+0x80>)
  40b8d0:	687a      	ldr	r2, [r7, #4]
  40b8d2:	2101      	movs	r1, #1
  40b8d4:	fa01 f202 	lsl.w	r2, r1, r2
  40b8d8:	611a      	str	r2, [r3, #16]
  40b8da:	e017      	b.n	40b90c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
  40b8dc:	687b      	ldr	r3, [r7, #4]
  40b8de:	3b20      	subs	r3, #32
  40b8e0:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40b8e2:	4b0e      	ldr	r3, [pc, #56]	; (40b91c <pmc_enable_periph_clk+0x80>)
  40b8e4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40b8e8:	687b      	ldr	r3, [r7, #4]
  40b8ea:	2101      	movs	r1, #1
  40b8ec:	fa01 f303 	lsl.w	r3, r1, r3
  40b8f0:	401a      	ands	r2, r3
  40b8f2:	687b      	ldr	r3, [r7, #4]
  40b8f4:	2101      	movs	r1, #1
  40b8f6:	fa01 f303 	lsl.w	r3, r1, r3
  40b8fa:	429a      	cmp	r2, r3
  40b8fc:	d006      	beq.n	40b90c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40b8fe:	4b07      	ldr	r3, [pc, #28]	; (40b91c <pmc_enable_periph_clk+0x80>)
  40b900:	687a      	ldr	r2, [r7, #4]
  40b902:	2101      	movs	r1, #1
  40b904:	fa01 f202 	lsl.w	r2, r1, r2
  40b908:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  40b90c:	2300      	movs	r3, #0
}
  40b90e:	4618      	mov	r0, r3
  40b910:	370c      	adds	r7, #12
  40b912:	46bd      	mov	sp, r7
  40b914:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b918:	4770      	bx	lr
  40b91a:	bf00      	nop
  40b91c:	400e0400 	.word	0x400e0400

0040b920 <pmc_disable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
  40b920:	b480      	push	{r7}
  40b922:	b083      	sub	sp, #12
  40b924:	af00      	add	r7, sp, #0
  40b926:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  40b928:	687b      	ldr	r3, [r7, #4]
  40b92a:	2b22      	cmp	r3, #34	; 0x22
  40b92c:	d901      	bls.n	40b932 <pmc_disable_periph_clk+0x12>
		return 1;
  40b92e:	2301      	movs	r3, #1
  40b930:	e02f      	b.n	40b992 <pmc_disable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40b932:	687b      	ldr	r3, [r7, #4]
  40b934:	2b1f      	cmp	r3, #31
  40b936:	d813      	bhi.n	40b960 <pmc_disable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
  40b938:	4b19      	ldr	r3, [pc, #100]	; (40b9a0 <pmc_disable_periph_clk+0x80>)
  40b93a:	699a      	ldr	r2, [r3, #24]
  40b93c:	687b      	ldr	r3, [r7, #4]
  40b93e:	2101      	movs	r1, #1
  40b940:	fa01 f303 	lsl.w	r3, r1, r3
  40b944:	401a      	ands	r2, r3
  40b946:	687b      	ldr	r3, [r7, #4]
  40b948:	2101      	movs	r1, #1
  40b94a:	fa01 f303 	lsl.w	r3, r1, r3
  40b94e:	429a      	cmp	r2, r3
  40b950:	d11e      	bne.n	40b990 <pmc_disable_periph_clk+0x70>
			PMC->PMC_PCDR0 = 1 << ul_id;
  40b952:	4b13      	ldr	r3, [pc, #76]	; (40b9a0 <pmc_disable_periph_clk+0x80>)
  40b954:	687a      	ldr	r2, [r7, #4]
  40b956:	2101      	movs	r1, #1
  40b958:	fa01 f202 	lsl.w	r2, r1, r2
  40b95c:	615a      	str	r2, [r3, #20]
  40b95e:	e017      	b.n	40b990 <pmc_disable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
  40b960:	687b      	ldr	r3, [r7, #4]
  40b962:	3b20      	subs	r3, #32
  40b964:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  40b966:	4b0e      	ldr	r3, [pc, #56]	; (40b9a0 <pmc_disable_periph_clk+0x80>)
  40b968:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40b96c:	687b      	ldr	r3, [r7, #4]
  40b96e:	2101      	movs	r1, #1
  40b970:	fa01 f303 	lsl.w	r3, r1, r3
  40b974:	401a      	ands	r2, r3
  40b976:	687b      	ldr	r3, [r7, #4]
  40b978:	2101      	movs	r1, #1
  40b97a:	fa01 f303 	lsl.w	r3, r1, r3
  40b97e:	429a      	cmp	r2, r3
  40b980:	d106      	bne.n	40b990 <pmc_disable_periph_clk+0x70>
			PMC->PMC_PCDR1 = 1 << ul_id;
  40b982:	4b07      	ldr	r3, [pc, #28]	; (40b9a0 <pmc_disable_periph_clk+0x80>)
  40b984:	687a      	ldr	r2, [r7, #4]
  40b986:	2101      	movs	r1, #1
  40b988:	fa01 f202 	lsl.w	r2, r1, r2
  40b98c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		}
#endif
	}
	return 0;
  40b990:	2300      	movs	r3, #0
}
  40b992:	4618      	mov	r0, r3
  40b994:	370c      	adds	r7, #12
  40b996:	46bd      	mov	sp, r7
  40b998:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b99c:	4770      	bx	lr
  40b99e:	bf00      	nop
  40b9a0:	400e0400 	.word	0x400e0400

0040b9a4 <pmc_switch_udpck_to_pllbck>:
 * \brief Switch UDP (USB) clock source selection to PLLB clock.
 *
 * \param ul_usbdiv Clock divisor.
 */
void pmc_switch_udpck_to_pllbck(uint32_t ul_usbdiv)
{
  40b9a4:	b480      	push	{r7}
  40b9a6:	b083      	sub	sp, #12
  40b9a8:	af00      	add	r7, sp, #0
  40b9aa:	6078      	str	r0, [r7, #4]
	PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS;
  40b9ac:	4b06      	ldr	r3, [pc, #24]	; (40b9c8 <pmc_switch_udpck_to_pllbck+0x24>)
  40b9ae:	687a      	ldr	r2, [r7, #4]
  40b9b0:	0212      	lsls	r2, r2, #8
  40b9b2:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
  40b9b6:	f042 0201 	orr.w	r2, r2, #1
  40b9ba:	639a      	str	r2, [r3, #56]	; 0x38
}
  40b9bc:	370c      	adds	r7, #12
  40b9be:	46bd      	mov	sp, r7
  40b9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b9c4:	4770      	bx	lr
  40b9c6:	bf00      	nop
  40b9c8:	400e0400 	.word	0x400e0400

0040b9cc <pmc_enable_udpck>:
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAMG55)
/**
 * \brief Enable UDP (USB) clock.
 */
void pmc_enable_udpck(void)
{
  40b9cc:	b480      	push	{r7}
  40b9ce:	af00      	add	r7, sp, #0
# if (SAM3S || SAM4S || SAM4E || SAMG55)
	PMC->PMC_SCER = PMC_SCER_UDP;
  40b9d0:	4b03      	ldr	r3, [pc, #12]	; (40b9e0 <pmc_enable_udpck+0x14>)
  40b9d2:	2280      	movs	r2, #128	; 0x80
  40b9d4:	601a      	str	r2, [r3, #0]
# else
	PMC->PMC_SCER = PMC_SCER_UOTGCLK;
# endif
}
  40b9d6:	46bd      	mov	sp, r7
  40b9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  40b9dc:	4770      	bx	lr
  40b9de:	bf00      	nop
  40b9e0:	400e0400 	.word	0x400e0400

0040b9e4 <pmc_set_fast_startup_input>:
 *        (event generation).
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
  40b9e4:	b480      	push	{r7}
  40b9e6:	b083      	sub	sp, #12
  40b9e8:	af00      	add	r7, sp, #0
  40b9ea:	6078      	str	r0, [r7, #4]
	ul_inputs &= PMC_FAST_STARTUP_Msk;
  40b9ec:	687b      	ldr	r3, [r7, #4]
  40b9ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
  40b9f2:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR |= ul_inputs;
  40b9f4:	4b05      	ldr	r3, [pc, #20]	; (40ba0c <pmc_set_fast_startup_input+0x28>)
  40b9f6:	4a05      	ldr	r2, [pc, #20]	; (40ba0c <pmc_set_fast_startup_input+0x28>)
  40b9f8:	6f11      	ldr	r1, [r2, #112]	; 0x70
  40b9fa:	687a      	ldr	r2, [r7, #4]
  40b9fc:	430a      	orrs	r2, r1
  40b9fe:	671a      	str	r2, [r3, #112]	; 0x70
}
  40ba00:	370c      	adds	r7, #12
  40ba02:	46bd      	mov	sp, r7
  40ba04:	f85d 7b04 	ldr.w	r7, [sp], #4
  40ba08:	4770      	bx	lr
  40ba0a:	bf00      	nop
  40ba0c:	400e0400 	.word	0x400e0400

0040ba10 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  40ba10:	b480      	push	{r7}
  40ba12:	b083      	sub	sp, #12
  40ba14:	af00      	add	r7, sp, #0
  40ba16:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  40ba18:	4b03      	ldr	r3, [pc, #12]	; (40ba28 <pmc_set_flash_in_wait_mode+0x18>)
  40ba1a:	687a      	ldr	r2, [r7, #4]
  40ba1c:	601a      	str	r2, [r3, #0]
}
  40ba1e:	370c      	adds	r7, #12
  40ba20:	46bd      	mov	sp, r7
  40ba22:	f85d 7b04 	ldr.w	r7, [sp], #4
  40ba26:	4770      	bx	lr
  40ba28:	20000368 	.word	0x20000368

0040ba2c <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to 
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  40ba2c:	b480      	push	{r7}
  40ba2e:	b083      	sub	sp, #12
  40ba30:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  40ba32:	4b21      	ldr	r3, [pc, #132]	; (40bab8 <pmc_enable_waitmode+0x8c>)
  40ba34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40ba36:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  40ba38:	687b      	ldr	r3, [r7, #4]
  40ba3a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  40ba3e:	607b      	str	r3, [r7, #4]
	i |= ul_flash_in_wait_mode;
  40ba40:	4b1e      	ldr	r3, [pc, #120]	; (40babc <pmc_enable_waitmode+0x90>)
  40ba42:	681b      	ldr	r3, [r3, #0]
  40ba44:	687a      	ldr	r2, [r7, #4]
  40ba46:	4313      	orrs	r3, r2
  40ba48:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  40ba4a:	4b1b      	ldr	r3, [pc, #108]	; (40bab8 <pmc_enable_waitmode+0x8c>)
  40ba4c:	687a      	ldr	r2, [r7, #4]
  40ba4e:	671a      	str	r2, [r3, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40ba50:	4a19      	ldr	r2, [pc, #100]	; (40bab8 <pmc_enable_waitmode+0x8c>)
  40ba52:	4b19      	ldr	r3, [pc, #100]	; (40bab8 <pmc_enable_waitmode+0x8c>)
  40ba54:	6a1b      	ldr	r3, [r3, #32]
  40ba56:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40ba5a:	f043 0304 	orr.w	r3, r3, #4
  40ba5e:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40ba60:	bf00      	nop
  40ba62:	4b15      	ldr	r3, [pc, #84]	; (40bab8 <pmc_enable_waitmode+0x8c>)
  40ba64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40ba66:	f003 0308 	and.w	r3, r3, #8
  40ba6a:	2b00      	cmp	r3, #0
  40ba6c:	d0f9      	beq.n	40ba62 <pmc_enable_waitmode+0x36>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40ba6e:	2300      	movs	r3, #0
  40ba70:	607b      	str	r3, [r7, #4]
  40ba72:	e003      	b.n	40ba7c <pmc_enable_waitmode+0x50>
  40ba74:	bf00      	nop
  40ba76:	687b      	ldr	r3, [r7, #4]
  40ba78:	3301      	adds	r3, #1
  40ba7a:	607b      	str	r3, [r7, #4]
  40ba7c:	687b      	ldr	r3, [r7, #4]
  40ba7e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  40ba82:	d3f7      	bcc.n	40ba74 <pmc_enable_waitmode+0x48>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  40ba84:	bf00      	nop
  40ba86:	4b0c      	ldr	r3, [pc, #48]	; (40bab8 <pmc_enable_waitmode+0x8c>)
  40ba88:	6a1b      	ldr	r3, [r3, #32]
  40ba8a:	f003 0308 	and.w	r3, r3, #8
  40ba8e:	2b00      	cmp	r3, #0
  40ba90:	d0f9      	beq.n	40ba86 <pmc_enable_waitmode+0x5a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40ba92:	4b09      	ldr	r3, [pc, #36]	; (40bab8 <pmc_enable_waitmode+0x8c>)
  40ba94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40ba96:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  40ba98:	687b      	ldr	r3, [r7, #4]
  40ba9a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  40ba9e:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40baa0:	687b      	ldr	r3, [r7, #4]
  40baa2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  40baa6:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  40baa8:	4b03      	ldr	r3, [pc, #12]	; (40bab8 <pmc_enable_waitmode+0x8c>)
  40baaa:	687a      	ldr	r2, [r7, #4]
  40baac:	671a      	str	r2, [r3, #112]	; 0x70
#endif
}
  40baae:	370c      	adds	r7, #12
  40bab0:	46bd      	mov	sp, r7
  40bab2:	f85d 7b04 	ldr.w	r7, [sp], #4
  40bab6:	4770      	bx	lr
  40bab8:	400e0400 	.word	0x400e0400
  40babc:	20000368 	.word	0x20000368

0040bac0 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  40bac0:	b590      	push	{r4, r7, lr}
  40bac2:	b099      	sub	sp, #100	; 0x64
  40bac4:	af00      	add	r7, sp, #0
  40bac6:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  40bac8:	687b      	ldr	r3, [r7, #4]
  40baca:	3b01      	subs	r3, #1
  40bacc:	2b04      	cmp	r3, #4
  40bace:	f200 81c5 	bhi.w	40be5c <pmc_sleep+0x39c>
  40bad2:	a201      	add	r2, pc, #4	; (adr r2, 40bad8 <pmc_sleep+0x18>)
  40bad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40bad8:	0040baed 	.word	0x0040baed
  40badc:	0040baed 	.word	0x0040baed
  40bae0:	0040bb09 	.word	0x0040bb09
  40bae4:	0040bb09 	.word	0x0040bb09
  40bae8:	0040be3b 	.word	0x0040be3b
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  40baec:	4b76      	ldr	r3, [pc, #472]	; (40bcc8 <pmc_sleep+0x208>)
  40baee:	4a76      	ldr	r2, [pc, #472]	; (40bcc8 <pmc_sleep+0x208>)
  40baf0:	6912      	ldr	r2, [r2, #16]
  40baf2:	f022 0204 	bic.w	r2, r2, #4
  40baf6:	611a      	str	r2, [r3, #16]
		cpu_irq_enable();
  40baf8:	4b74      	ldr	r3, [pc, #464]	; (40bccc <pmc_sleep+0x20c>)
  40bafa:	2201      	movs	r2, #1
  40bafc:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40bafe:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  40bb02:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  40bb04:	bf30      	wfi
		__WFI();
		break;
  40bb06:	e1a9      	b.n	40be5c <pmc_sleep+0x39c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  40bb08:	687b      	ldr	r3, [r7, #4]
  40bb0a:	2b03      	cmp	r3, #3
  40bb0c:	d103      	bne.n	40bb16 <pmc_sleep+0x56>
  40bb0e:	2000      	movs	r0, #0
  40bb10:	4b6f      	ldr	r3, [pc, #444]	; (40bcd0 <pmc_sleep+0x210>)
  40bb12:	4798      	blx	r3
  40bb14:	e003      	b.n	40bb1e <pmc_sleep+0x5e>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40bb16:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  40bb1a:	4b6d      	ldr	r3, [pc, #436]	; (40bcd0 <pmc_sleep+0x210>)
  40bb1c:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40bb1e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40bb20:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  40bb24:	4b69      	ldr	r3, [pc, #420]	; (40bccc <pmc_sleep+0x20c>)
  40bb26:	2200      	movs	r2, #0
  40bb28:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40bb2a:	4b6a      	ldr	r3, [pc, #424]	; (40bcd4 <pmc_sleep+0x214>)
  40bb2c:	2201      	movs	r2, #1
  40bb2e:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  40bb30:	687b      	ldr	r3, [r7, #4]
  40bb32:	2b04      	cmp	r3, #4
  40bb34:	bf14      	ite	ne
  40bb36:	2300      	movne	r3, #0
  40bb38:	2301      	moveq	r3, #1
  40bb3a:	b2db      	uxtb	r3, r3
  40bb3c:	f107 021c 	add.w	r2, r7, #28
  40bb40:	65fa      	str	r2, [r7, #92]	; 0x5c
  40bb42:	f107 0218 	add.w	r2, r7, #24
  40bb46:	65ba      	str	r2, [r7, #88]	; 0x58
  40bb48:	f107 0214 	add.w	r2, r7, #20
  40bb4c:	657a      	str	r2, [r7, #84]	; 0x54
  40bb4e:	f107 0210 	add.w	r2, r7, #16
  40bb52:	653a      	str	r2, [r7, #80]	; 0x50
  40bb54:	f107 020c 	add.w	r2, r7, #12
  40bb58:	64fa      	str	r2, [r7, #76]	; 0x4c
  40bb5a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
  40bb5e:	4b5e      	ldr	r3, [pc, #376]	; (40bcd8 <pmc_sleep+0x218>)
  40bb60:	6a1b      	ldr	r3, [r3, #32]
  40bb62:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t mckr = PMC->PMC_MCKR;
  40bb64:	4b5c      	ldr	r3, [pc, #368]	; (40bcd8 <pmc_sleep+0x218>)
  40bb66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40bb68:	643b      	str	r3, [r7, #64]	; 0x40
	uint32_t fmr  = EFC0->EEFC_FMR;
  40bb6a:	4b5c      	ldr	r3, [pc, #368]	; (40bcdc <pmc_sleep+0x21c>)
  40bb6c:	681b      	ldr	r3, [r3, #0]
  40bb6e:	63fb      	str	r3, [r7, #60]	; 0x3c
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
# endif

	if (p_osc_setting) {
  40bb70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40bb72:	2b00      	cmp	r3, #0
  40bb74:	d002      	beq.n	40bb7c <pmc_sleep+0xbc>
		*p_osc_setting = mor;
  40bb76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40bb78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  40bb7a:	601a      	str	r2, [r3, #0]
	}
	if (p_pll0_setting) {
  40bb7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  40bb7e:	2b00      	cmp	r3, #0
  40bb80:	d003      	beq.n	40bb8a <pmc_sleep+0xca>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40bb82:	4b55      	ldr	r3, [pc, #340]	; (40bcd8 <pmc_sleep+0x218>)
  40bb84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40bb86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  40bb88:	601a      	str	r2, [r3, #0]
	}
	if (p_pll1_setting) {
  40bb8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  40bb8c:	2b00      	cmp	r3, #0
  40bb8e:	d003      	beq.n	40bb98 <pmc_sleep+0xd8>
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
  40bb90:	4b51      	ldr	r3, [pc, #324]	; (40bcd8 <pmc_sleep+0x218>)
  40bb92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40bb94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
  40bb96:	601a      	str	r2, [r3, #0]
		*p_pll1_setting = PMC->CKGR_UCKR;
#else
		*p_pll1_setting = 0;
#endif
	}
	if (p_mck_setting) {
  40bb98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40bb9a:	2b00      	cmp	r3, #0
  40bb9c:	d002      	beq.n	40bba4 <pmc_sleep+0xe4>
		*p_mck_setting  = mckr;
  40bb9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40bba0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
  40bba2:	601a      	str	r2, [r3, #0]
	}
	if (p_fmr_setting) {
  40bba4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40bba6:	2b00      	cmp	r3, #0
  40bba8:	d002      	beq.n	40bbb0 <pmc_sleep+0xf0>
		*p_fmr_setting  = fmr;
  40bbaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40bbac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  40bbae:	601a      	str	r2, [r3, #0]
		*p_fmr_setting1 = fmr1;
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40bbb0:	4a49      	ldr	r2, [pc, #292]	; (40bcd8 <pmc_sleep+0x218>)
  40bbb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  40bbb4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40bbb8:	f043 0308 	orr.w	r3, r3, #8
  40bbbc:	6213      	str	r3, [r2, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  40bbbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40bbc0:	f003 0303 	and.w	r3, r3, #3
  40bbc4:	2b01      	cmp	r3, #1
  40bbc6:	d90e      	bls.n	40bbe6 <pmc_sleep+0x126>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  40bbc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40bbca:	f023 0303 	bic.w	r3, r3, #3
  40bbce:	f043 0301 	orr.w	r3, r3, #1
  40bbd2:	643b      	str	r3, [r7, #64]	; 0x40
		PMC->PMC_MCKR = mckr;
  40bbd4:	4b40      	ldr	r3, [pc, #256]	; (40bcd8 <pmc_sleep+0x218>)
  40bbd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
  40bbd8:	631a      	str	r2, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40bbda:	4b3f      	ldr	r3, [pc, #252]	; (40bcd8 <pmc_sleep+0x218>)
  40bbdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bbde:	f003 0308 	and.w	r3, r3, #8
  40bbe2:	2b00      	cmp	r3, #0
  40bbe4:	d0f9      	beq.n	40bbda <pmc_sleep+0x11a>
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
  40bbe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40bbe8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40bbec:	2b00      	cmp	r3, #0
  40bbee:	d00c      	beq.n	40bc0a <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40bbf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40bbf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40bbf6:	643b      	str	r3, [r7, #64]	; 0x40
		PMC->PMC_MCKR = mckr;
  40bbf8:	4b37      	ldr	r3, [pc, #220]	; (40bcd8 <pmc_sleep+0x218>)
  40bbfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
  40bbfc:	631a      	str	r2, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40bbfe:	4b36      	ldr	r3, [pc, #216]	; (40bcd8 <pmc_sleep+0x218>)
  40bc00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bc02:	f003 0308 	and.w	r3, r3, #8
  40bc06:	2b00      	cmp	r3, #0
  40bc08:	d0f9      	beq.n	40bbfe <pmc_sleep+0x13e>
	}
	/* Disable PLLs */
	pmc_disable_pllack();
  40bc0a:	4b35      	ldr	r3, [pc, #212]	; (40bce0 <pmc_sleep+0x220>)
  40bc0c:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	pmc_disable_pllbck();
  40bc0e:	4b35      	ldr	r3, [pc, #212]	; (40bce4 <pmc_sleep+0x224>)
  40bc10:	4798      	blx	r3
	pmc_disable_upll_clock();
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40bc12:	4b31      	ldr	r3, [pc, #196]	; (40bcd8 <pmc_sleep+0x218>)
  40bc14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bc16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40bc1a:	2b00      	cmp	r3, #0
  40bc1c:	d0f9      	beq.n	40bc12 <pmc_sleep+0x152>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40bc1e:	4a2e      	ldr	r2, [pc, #184]	; (40bcd8 <pmc_sleep+0x218>)
  40bc20:	4b2d      	ldr	r3, [pc, #180]	; (40bcd8 <pmc_sleep+0x218>)
  40bc22:	6a1b      	ldr	r3, [r3, #32]
  40bc24:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40bc28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40bc2c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40bc30:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40bc32:	4b29      	ldr	r3, [pc, #164]	; (40bcd8 <pmc_sleep+0x218>)
  40bc34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bc36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40bc3a:	2b00      	cmp	r3, #0
  40bc3c:	d0f9      	beq.n	40bc32 <pmc_sleep+0x172>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  40bc3e:	4b27      	ldr	r3, [pc, #156]	; (40bcdc <pmc_sleep+0x21c>)
  40bc40:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  40bc42:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  40bc46:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
  40bc48:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
  40bc4c:	2b00      	cmp	r3, #0
  40bc4e:	d009      	beq.n	40bc64 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40bc50:	4a21      	ldr	r2, [pc, #132]	; (40bcd8 <pmc_sleep+0x218>)
  40bc52:	4b21      	ldr	r3, [pc, #132]	; (40bcd8 <pmc_sleep+0x218>)
  40bc54:	6a1b      	ldr	r3, [r3, #32]
  40bc56:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40bc5a:	f023 0301 	bic.w	r3, r3, #1
  40bc5e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40bc62:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  40bc64:	4b19      	ldr	r3, [pc, #100]	; (40bccc <pmc_sleep+0x20c>)
  40bc66:	2201      	movs	r2, #1
  40bc68:	701a      	strb	r2, [r3, #0]
  40bc6a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  40bc6e:	b662      	cpsie	i

		pmc_enable_waitmode();
  40bc70:	4b1d      	ldr	r3, [pc, #116]	; (40bce8 <pmc_sleep+0x228>)
  40bc72:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  40bc74:	b672      	cpsid	i
  40bc76:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40bc7a:	4b14      	ldr	r3, [pc, #80]	; (40bccc <pmc_sleep+0x20c>)
  40bc7c:	2200      	movs	r2, #0
  40bc7e:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  40bc80:	69fc      	ldr	r4, [r7, #28]
  40bc82:	69b8      	ldr	r0, [r7, #24]
  40bc84:	6979      	ldr	r1, [r7, #20]
  40bc86:	693a      	ldr	r2, [r7, #16]
  40bc88:	68fb      	ldr	r3, [r7, #12]
  40bc8a:	63bc      	str	r4, [r7, #56]	; 0x38
  40bc8c:	6378      	str	r0, [r7, #52]	; 0x34
  40bc8e:	6339      	str	r1, [r7, #48]	; 0x30
  40bc90:	62fa      	str	r2, [r7, #44]	; 0x2c
  40bc92:	62bb      	str	r3, [r7, #40]	; 0x28
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
  40bc94:	2300      	movs	r3, #0
  40bc96:	627b      	str	r3, [r7, #36]	; 0x24

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40bc98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40bc9a:	f003 0302 	and.w	r3, r3, #2
  40bc9e:	2b00      	cmp	r3, #0
  40bca0:	d028      	beq.n	40bcf4 <pmc_sleep+0x234>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40bca2:	490d      	ldr	r1, [pc, #52]	; (40bcd8 <pmc_sleep+0x218>)
  40bca4:	4b0c      	ldr	r3, [pc, #48]	; (40bcd8 <pmc_sleep+0x218>)
  40bca6:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40bca8:	4a10      	ldr	r2, [pc, #64]	; (40bcec <pmc_sleep+0x22c>)
  40bcaa:	401a      	ands	r2, r3
  40bcac:	4b10      	ldr	r3, [pc, #64]	; (40bcf0 <pmc_sleep+0x230>)
  40bcae:	4313      	orrs	r3, r2
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40bcb0:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40bcb2:	4a09      	ldr	r2, [pc, #36]	; (40bcd8 <pmc_sleep+0x218>)
  40bcb4:	4b08      	ldr	r3, [pc, #32]	; (40bcd8 <pmc_sleep+0x218>)
  40bcb6:	6a1b      	ldr	r3, [r3, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
  40bcb8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40bcbc:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  40bcc0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40bcc4:	6213      	str	r3, [r2, #32]
  40bcc6:	e050      	b.n	40bd6a <pmc_sleep+0x2aa>
  40bcc8:	e000ed00 	.word	0xe000ed00
  40bccc:	20000364 	.word	0x20000364
  40bcd0:	0040ba11 	.word	0x0040ba11
  40bcd4:	2000890c 	.word	0x2000890c
  40bcd8:	400e0400 	.word	0x400e0400
  40bcdc:	400e0a00 	.word	0x400e0a00
  40bce0:	0040b835 	.word	0x0040b835
  40bce4:	0040b869 	.word	0x0040b869
  40bce8:	0040ba2d 	.word	0x0040ba2d
  40bcec:	fec8fffc 	.word	0xfec8fffc
  40bcf0:	01370002 	.word	0x01370002
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  40bcf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40bcf6:	f003 0301 	and.w	r3, r3, #1
  40bcfa:	2b00      	cmp	r3, #0
  40bcfc:	d035      	beq.n	40bd6a <pmc_sleep+0x2aa>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40bcfe:	4b59      	ldr	r3, [pc, #356]	; (40be64 <pmc_sleep+0x3a4>)
  40bd00:	6a1b      	ldr	r3, [r3, #32]
  40bd02:	f003 0301 	and.w	r3, r3, #1
  40bd06:	2b00      	cmp	r3, #0
  40bd08:	d111      	bne.n	40bd2e <pmc_sleep+0x26e>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40bd0a:	4a56      	ldr	r2, [pc, #344]	; (40be64 <pmc_sleep+0x3a4>)
  40bd0c:	4b55      	ldr	r3, [pc, #340]	; (40be64 <pmc_sleep+0x3a4>)
  40bd0e:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  40bd10:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40bd14:	f023 0303 	bic.w	r3, r3, #3
  40bd18:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40bd1c:	f043 0301 	orr.w	r3, r3, #1
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40bd20:	6213      	str	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40bd22:	4b50      	ldr	r3, [pc, #320]	; (40be64 <pmc_sleep+0x3a4>)
  40bd24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bd26:	f003 0301 	and.w	r3, r3, #1
  40bd2a:	2b00      	cmp	r3, #0
  40bd2c:	d0f9      	beq.n	40bd22 <pmc_sleep+0x262>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  40bd2e:	4b4d      	ldr	r3, [pc, #308]	; (40be64 <pmc_sleep+0x3a4>)
  40bd30:	6a1b      	ldr	r3, [r3, #32]
  40bd32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40bd36:	2b00      	cmp	r3, #0
  40bd38:	d10d      	bne.n	40bd56 <pmc_sleep+0x296>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40bd3a:	4a4a      	ldr	r2, [pc, #296]	; (40be64 <pmc_sleep+0x3a4>)
  40bd3c:	4b49      	ldr	r3, [pc, #292]	; (40be64 <pmc_sleep+0x3a4>)
  40bd3e:	6a1b      	ldr	r3, [r3, #32]
  40bd40:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40bd44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40bd48:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40bd4a:	4b46      	ldr	r3, [pc, #280]	; (40be64 <pmc_sleep+0x3a4>)
  40bd4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bd4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40bd52:	2b00      	cmp	r3, #0
  40bd54:	d0f9      	beq.n	40bd4a <pmc_sleep+0x28a>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40bd56:	4a43      	ldr	r2, [pc, #268]	; (40be64 <pmc_sleep+0x3a4>)
  40bd58:	4b42      	ldr	r3, [pc, #264]	; (40be64 <pmc_sleep+0x3a4>)
  40bd5a:	6a1b      	ldr	r3, [r3, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
  40bd5c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40bd60:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  40bd64:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40bd68:	6213      	str	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40bd6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  40bd6c:	4b3e      	ldr	r3, [pc, #248]	; (40be68 <pmc_sleep+0x3a8>)
  40bd6e:	4013      	ands	r3, r2
  40bd70:	2b00      	cmp	r3, #0
  40bd72:	d008      	beq.n	40bd86 <pmc_sleep+0x2c6>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40bd74:	4b3b      	ldr	r3, [pc, #236]	; (40be64 <pmc_sleep+0x3a4>)
  40bd76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  40bd78:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  40bd7c:	629a      	str	r2, [r3, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
  40bd7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40bd80:	f043 0302 	orr.w	r3, r3, #2
  40bd84:	627b      	str	r3, [r7, #36]	; 0x24
	}
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
  40bd86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  40bd88:	4b37      	ldr	r3, [pc, #220]	; (40be68 <pmc_sleep+0x3a8>)
  40bd8a:	4013      	ands	r3, r2
  40bd8c:	2b00      	cmp	r3, #0
  40bd8e:	d006      	beq.n	40bd9e <pmc_sleep+0x2de>
		PMC->CKGR_PLLBR = pll1_setting;
  40bd90:	4b34      	ldr	r3, [pc, #208]	; (40be64 <pmc_sleep+0x3a4>)
  40bd92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  40bd94:	62da      	str	r2, [r3, #44]	; 0x2c
		pll_sr |= PMC_SR_LOCKB;
  40bd96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40bd98:	f043 0304 	orr.w	r3, r3, #4
  40bd9c:	627b      	str	r3, [r7, #36]	; 0x24
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40bd9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40bda0:	f003 0303 	and.w	r3, r3, #3
  40bda4:	2b02      	cmp	r3, #2
  40bda6:	d002      	beq.n	40bdae <pmc_sleep+0x2ee>
  40bda8:	2b03      	cmp	r3, #3
  40bdaa:	d007      	beq.n	40bdbc <pmc_sleep+0x2fc>
  40bdac:	e00c      	b.n	40bdc8 <pmc_sleep+0x308>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  40bdae:	4b2d      	ldr	r3, [pc, #180]	; (40be64 <pmc_sleep+0x3a4>)
  40bdb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bdb2:	f003 0302 	and.w	r3, r3, #2
  40bdb6:	2b00      	cmp	r3, #0
  40bdb8:	d0f9      	beq.n	40bdae <pmc_sleep+0x2ee>
  40bdba:	e005      	b.n	40bdc8 <pmc_sleep+0x308>
		break;
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	case PMC_MCKR_CSS_PLLB_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
  40bdbc:	4b29      	ldr	r3, [pc, #164]	; (40be64 <pmc_sleep+0x3a4>)
  40bdbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bdc0:	f003 0304 	and.w	r3, r3, #4
  40bdc4:	2b00      	cmp	r3, #0
  40bdc6:	d0f9      	beq.n	40bdbc <pmc_sleep+0x2fc>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
  40bdc8:	4b26      	ldr	r3, [pc, #152]	; (40be64 <pmc_sleep+0x3a4>)
  40bdca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40bdcc:	623b      	str	r3, [r7, #32]

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40bdce:	4b25      	ldr	r3, [pc, #148]	; (40be64 <pmc_sleep+0x3a4>)
  40bdd0:	6a3a      	ldr	r2, [r7, #32]
  40bdd2:	f022 0170 	bic.w	r1, r2, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40bdd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  40bdd8:	f002 0270 	and.w	r2, r2, #112	; 0x70
  40bddc:	430a      	orrs	r2, r1

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40bdde:	631a      	str	r2, [r3, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40bde0:	4b20      	ldr	r3, [pc, #128]	; (40be64 <pmc_sleep+0x3a4>)
  40bde2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bde4:	f003 0308 	and.w	r3, r3, #8
  40bde8:	2b00      	cmp	r3, #0
  40bdea:	d0f9      	beq.n	40bde0 <pmc_sleep+0x320>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
  40bdec:	4b1f      	ldr	r3, [pc, #124]	; (40be6c <pmc_sleep+0x3ac>)
  40bdee:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40bdf0:	601a      	str	r2, [r3, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
  40bdf2:	4b1c      	ldr	r3, [pc, #112]	; (40be64 <pmc_sleep+0x3a4>)
  40bdf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  40bdf6:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40bdf8:	4b1a      	ldr	r3, [pc, #104]	; (40be64 <pmc_sleep+0x3a4>)
  40bdfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40bdfc:	f003 0308 	and.w	r3, r3, #8
  40be00:	2b00      	cmp	r3, #0
  40be02:	d0f9      	beq.n	40bdf8 <pmc_sleep+0x338>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
  40be04:	4b17      	ldr	r3, [pc, #92]	; (40be64 <pmc_sleep+0x3a4>)
  40be06:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  40be08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40be0a:	4013      	ands	r3, r2
  40be0c:	2b00      	cmp	r3, #0
  40be0e:	d0f9      	beq.n	40be04 <pmc_sleep+0x344>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40be10:	4b17      	ldr	r3, [pc, #92]	; (40be70 <pmc_sleep+0x3b0>)
  40be12:	2200      	movs	r2, #0
  40be14:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  40be16:	4b17      	ldr	r3, [pc, #92]	; (40be74 <pmc_sleep+0x3b4>)
  40be18:	681b      	ldr	r3, [r3, #0]
  40be1a:	2b00      	cmp	r3, #0
  40be1c:	d005      	beq.n	40be2a <pmc_sleep+0x36a>
			callback_clocks_restored();
  40be1e:	4b15      	ldr	r3, [pc, #84]	; (40be74 <pmc_sleep+0x3b4>)
  40be20:	681b      	ldr	r3, [r3, #0]
  40be22:	4798      	blx	r3
			callback_clocks_restored = NULL;
  40be24:	4b13      	ldr	r3, [pc, #76]	; (40be74 <pmc_sleep+0x3b4>)
  40be26:	2200      	movs	r2, #0
  40be28:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40be2a:	4b13      	ldr	r3, [pc, #76]	; (40be78 <pmc_sleep+0x3b8>)
  40be2c:	2201      	movs	r2, #1
  40be2e:	701a      	strb	r2, [r3, #0]
  40be30:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  40be34:	b662      	cpsie	i

		break;
  40be36:	bf00      	nop
  40be38:	e010      	b.n	40be5c <pmc_sleep+0x39c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  40be3a:	4b10      	ldr	r3, [pc, #64]	; (40be7c <pmc_sleep+0x3bc>)
  40be3c:	4a0f      	ldr	r2, [pc, #60]	; (40be7c <pmc_sleep+0x3bc>)
  40be3e:	6912      	ldr	r2, [r2, #16]
  40be40:	f042 0204 	orr.w	r2, r2, #4
  40be44:	611a      	str	r2, [r3, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40be46:	4b0e      	ldr	r3, [pc, #56]	; (40be80 <pmc_sleep+0x3c0>)
  40be48:	4a0e      	ldr	r2, [pc, #56]	; (40be84 <pmc_sleep+0x3c4>)
  40be4a:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  40be4c:	4b0a      	ldr	r3, [pc, #40]	; (40be78 <pmc_sleep+0x3b8>)
  40be4e:	2201      	movs	r2, #1
  40be50:	701a      	strb	r2, [r3, #0]
  40be52:	f3bf 8f5f 	dmb	sy
  40be56:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  40be58:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  40be5a:	bf00      	nop
#endif
	}
}
  40be5c:	3764      	adds	r7, #100	; 0x64
  40be5e:	46bd      	mov	sp, r7
  40be60:	bd90      	pop	{r4, r7, pc}
  40be62:	bf00      	nop
  40be64:	400e0400 	.word	0x400e0400
  40be68:	07ff0000 	.word	0x07ff0000
  40be6c:	400e0a00 	.word	0x400e0a00
  40be70:	2000890c 	.word	0x2000890c
  40be74:	20008910 	.word	0x20008910
  40be78:	20000364 	.word	0x20000364
  40be7c:	e000ed00 	.word	0xe000ed00
  40be80:	400e1410 	.word	0x400e1410
  40be84:	a5000004 	.word	0xa5000004

0040be88 <pmc_is_wakeup_clocks_restored>:

bool pmc_is_wakeup_clocks_restored(void)
{
  40be88:	b480      	push	{r7}
  40be8a:	af00      	add	r7, sp, #0
	return !b_is_sleep_clock_used;
  40be8c:	4b09      	ldr	r3, [pc, #36]	; (40beb4 <pmc_is_wakeup_clocks_restored+0x2c>)
  40be8e:	781b      	ldrb	r3, [r3, #0]
  40be90:	b2db      	uxtb	r3, r3
  40be92:	2b00      	cmp	r3, #0
  40be94:	bf0c      	ite	eq
  40be96:	2300      	moveq	r3, #0
  40be98:	2301      	movne	r3, #1
  40be9a:	b2db      	uxtb	r3, r3
  40be9c:	f083 0301 	eor.w	r3, r3, #1
  40bea0:	b2db      	uxtb	r3, r3
  40bea2:	f003 0301 	and.w	r3, r3, #1
  40bea6:	b2db      	uxtb	r3, r3
}
  40bea8:	4618      	mov	r0, r3
  40beaa:	46bd      	mov	sp, r7
  40beac:	f85d 7b04 	ldr.w	r7, [sp], #4
  40beb0:	4770      	bx	lr
  40beb2:	bf00      	nop
  40beb4:	2000890c 	.word	0x2000890c

0040beb8 <wdt_get_timeout_value>:
 *
 * \return If the desired period is beyond the watchdog period, this function
 * returns WDT_INVALID_ARGUMENT. Otherwise it returns valid value.
 */
uint32_t wdt_get_timeout_value(uint32_t ul_us, uint32_t ul_sclk)
{
  40beb8:	b480      	push	{r7}
  40beba:	b085      	sub	sp, #20
  40bebc:	af00      	add	r7, sp, #0
  40bebe:	6078      	str	r0, [r7, #4]
  40bec0:	6039      	str	r1, [r7, #0]
	uint32_t max, min;

	min = WDT_SLCK_DIV * 1000000 / ul_sclk;
  40bec2:	4a10      	ldr	r2, [pc, #64]	; (40bf04 <wdt_get_timeout_value+0x4c>)
  40bec4:	683b      	ldr	r3, [r7, #0]
  40bec6:	fbb2 f3f3 	udiv	r3, r2, r3
  40beca:	60fb      	str	r3, [r7, #12]
	max = min * WDT_MAX_VALUE;
  40becc:	68fa      	ldr	r2, [r7, #12]
  40bece:	4613      	mov	r3, r2
  40bed0:	031b      	lsls	r3, r3, #12
  40bed2:	1a9b      	subs	r3, r3, r2
  40bed4:	60bb      	str	r3, [r7, #8]

	if ((ul_us < min) || (ul_us > max)) {
  40bed6:	687a      	ldr	r2, [r7, #4]
  40bed8:	68fb      	ldr	r3, [r7, #12]
  40beda:	429a      	cmp	r2, r3
  40bedc:	d303      	bcc.n	40bee6 <wdt_get_timeout_value+0x2e>
  40bede:	687a      	ldr	r2, [r7, #4]
  40bee0:	68bb      	ldr	r3, [r7, #8]
  40bee2:	429a      	cmp	r2, r3
  40bee4:	d902      	bls.n	40beec <wdt_get_timeout_value+0x34>
		return WDT_INVALID_ARGUMENT;
  40bee6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40beea:	e005      	b.n	40bef8 <wdt_get_timeout_value+0x40>
	}

	return WDT_MR_WDV(ul_us / min);
  40beec:	687a      	ldr	r2, [r7, #4]
  40beee:	68fb      	ldr	r3, [r7, #12]
  40bef0:	fbb2 f3f3 	udiv	r3, r2, r3
  40bef4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
  40bef8:	4618      	mov	r0, r3
  40befa:	3714      	adds	r7, #20
  40befc:	46bd      	mov	sp, r7
  40befe:	f85d 7b04 	ldr.w	r7, [sp], #4
  40bf02:	4770      	bx	lr
  40bf04:	07a12000 	.word	0x07a12000

0040bf08 <wdt_init>:
 * \param us_counter The value loaded in the 12-bit Watchdog Counter.
 * \param us_delta The permitted range for reloading the Watchdog Timer.
 */
void wdt_init(Wdt *p_wdt, uint32_t ul_mode, uint16_t us_counter,
		uint16_t us_delta)
{
  40bf08:	b480      	push	{r7}
  40bf0a:	b085      	sub	sp, #20
  40bf0c:	af00      	add	r7, sp, #0
  40bf0e:	60f8      	str	r0, [r7, #12]
  40bf10:	60b9      	str	r1, [r7, #8]
  40bf12:	80fa      	strh	r2, [r7, #6]
  40bf14:	80bb      	strh	r3, [r7, #4]
	p_wdt->WDT_MR = ul_mode |
  40bf16:	88fb      	ldrh	r3, [r7, #6]
  40bf18:	f3c3 020b 	ubfx	r2, r3, #0, #12
  40bf1c:	68bb      	ldr	r3, [r7, #8]
  40bf1e:	431a      	orrs	r2, r3
			WDT_MR_WDV(us_counter) | WDT_MR_WDD(us_delta);
  40bf20:	88bb      	ldrh	r3, [r7, #4]
  40bf22:	041b      	lsls	r3, r3, #16
  40bf24:	4619      	mov	r1, r3
  40bf26:	4b05      	ldr	r3, [pc, #20]	; (40bf3c <wdt_init+0x34>)
  40bf28:	400b      	ands	r3, r1
  40bf2a:	431a      	orrs	r2, r3
 * \param us_delta The permitted range for reloading the Watchdog Timer.
 */
void wdt_init(Wdt *p_wdt, uint32_t ul_mode, uint16_t us_counter,
		uint16_t us_delta)
{
	p_wdt->WDT_MR = ul_mode |
  40bf2c:	68fb      	ldr	r3, [r7, #12]
  40bf2e:	605a      	str	r2, [r3, #4]
			WDT_MR_WDV(us_counter) | WDT_MR_WDD(us_delta);
}
  40bf30:	3714      	adds	r7, #20
  40bf32:	46bd      	mov	sp, r7
  40bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
  40bf38:	4770      	bx	lr
  40bf3a:	bf00      	nop
  40bf3c:	0fff0000 	.word	0x0fff0000

0040bf40 <wdt_restart>:

/**
 * \brief Restart the watchdog timer.
 */
void wdt_restart(Wdt *p_wdt)
{
  40bf40:	b480      	push	{r7}
  40bf42:	b083      	sub	sp, #12
  40bf44:	af00      	add	r7, sp, #0
  40bf46:	6078      	str	r0, [r7, #4]
	if (p_wdt == WDT) {
  40bf48:	687a      	ldr	r2, [r7, #4]
  40bf4a:	4b05      	ldr	r3, [pc, #20]	; (40bf60 <wdt_restart+0x20>)
  40bf4c:	429a      	cmp	r2, r3
  40bf4e:	d102      	bne.n	40bf56 <wdt_restart+0x16>
		p_wdt->WDT_CR = WDT_KEY_PASSWORD | WDT_CR_WDRSTT;
  40bf50:	687b      	ldr	r3, [r7, #4]
  40bf52:	4a04      	ldr	r2, [pc, #16]	; (40bf64 <wdt_restart+0x24>)
  40bf54:	601a      	str	r2, [r3, #0]
#if (SAM4C || SAM4CM || SAM4CP)
	else {
		p_wdt->WDT_CR = RSWDT_CR_KEY(0xC4u) | RSWDT_CR_WDRSTT;
	}
#endif
}
  40bf56:	370c      	adds	r7, #12
  40bf58:	46bd      	mov	sp, r7
  40bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40bf5e:	4770      	bx	lr
  40bf60:	400e1450 	.word	0x400e1450
  40bf64:	a5000001 	.word	0xa5000001

0040bf68 <wdt_get_status>:
 * \brief Check the watchdog timer status.
 *
 * \return Bitmask of watchdog timer status.
 */
uint32_t wdt_get_status(Wdt *p_wdt)
{
  40bf68:	b480      	push	{r7}
  40bf6a:	b083      	sub	sp, #12
  40bf6c:	af00      	add	r7, sp, #0
  40bf6e:	6078      	str	r0, [r7, #4]
	return p_wdt->WDT_SR;
  40bf70:	687b      	ldr	r3, [r7, #4]
  40bf72:	689b      	ldr	r3, [r3, #8]
}
  40bf74:	4618      	mov	r0, r3
  40bf76:	370c      	adds	r7, #12
  40bf78:	46bd      	mov	sp, r7
  40bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40bf7e:	4770      	bx	lr

0040bf80 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40bf80:	b580      	push	{r7, lr}
  40bf82:	b084      	sub	sp, #16
  40bf84:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40bf86:	4b27      	ldr	r3, [pc, #156]	; (40c024 <Reset_Handler+0xa4>)
  40bf88:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  40bf8a:	4b27      	ldr	r3, [pc, #156]	; (40c028 <Reset_Handler+0xa8>)
  40bf8c:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  40bf8e:	68fa      	ldr	r2, [r7, #12]
  40bf90:	68bb      	ldr	r3, [r7, #8]
  40bf92:	429a      	cmp	r2, r3
  40bf94:	d90d      	bls.n	40bfb2 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40bf96:	e007      	b.n	40bfa8 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  40bf98:	68bb      	ldr	r3, [r7, #8]
  40bf9a:	1d1a      	adds	r2, r3, #4
  40bf9c:	60ba      	str	r2, [r7, #8]
  40bf9e:	68fa      	ldr	r2, [r7, #12]
  40bfa0:	1d11      	adds	r1, r2, #4
  40bfa2:	60f9      	str	r1, [r7, #12]
  40bfa4:	6812      	ldr	r2, [r2, #0]
  40bfa6:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40bfa8:	68ba      	ldr	r2, [r7, #8]
  40bfaa:	4b20      	ldr	r3, [pc, #128]	; (40c02c <Reset_Handler+0xac>)
  40bfac:	429a      	cmp	r2, r3
  40bfae:	d3f3      	bcc.n	40bf98 <Reset_Handler+0x18>
  40bfb0:	e020      	b.n	40bff4 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40bfb2:	68fa      	ldr	r2, [r7, #12]
  40bfb4:	68bb      	ldr	r3, [r7, #8]
  40bfb6:	429a      	cmp	r2, r3
  40bfb8:	d21c      	bcs.n	40bff4 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40bfba:	4a1c      	ldr	r2, [pc, #112]	; (40c02c <Reset_Handler+0xac>)
  40bfbc:	4b1a      	ldr	r3, [pc, #104]	; (40c028 <Reset_Handler+0xa8>)
  40bfbe:	1ad3      	subs	r3, r2, r3
  40bfc0:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40bfc2:	68fa      	ldr	r2, [r7, #12]
  40bfc4:	687b      	ldr	r3, [r7, #4]
  40bfc6:	4413      	add	r3, r2
  40bfc8:	3b04      	subs	r3, #4
  40bfca:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  40bfcc:	68ba      	ldr	r2, [r7, #8]
  40bfce:	687b      	ldr	r3, [r7, #4]
  40bfd0:	4413      	add	r3, r2
  40bfd2:	3b04      	subs	r3, #4
  40bfd4:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  40bfd6:	e00a      	b.n	40bfee <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  40bfd8:	68bb      	ldr	r3, [r7, #8]
  40bfda:	1f1a      	subs	r2, r3, #4
  40bfdc:	60ba      	str	r2, [r7, #8]
  40bfde:	68fa      	ldr	r2, [r7, #12]
  40bfe0:	1f11      	subs	r1, r2, #4
  40bfe2:	60f9      	str	r1, [r7, #12]
  40bfe4:	6812      	ldr	r2, [r2, #0]
  40bfe6:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40bfe8:	687b      	ldr	r3, [r7, #4]
  40bfea:	3b04      	subs	r3, #4
  40bfec:	607b      	str	r3, [r7, #4]
  40bfee:	687b      	ldr	r3, [r7, #4]
  40bff0:	2b00      	cmp	r3, #0
  40bff2:	d1f1      	bne.n	40bfd8 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40bff4:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40bff6:	4b0e      	ldr	r3, [pc, #56]	; (40c030 <Reset_Handler+0xb0>)
  40bff8:	60bb      	str	r3, [r7, #8]
  40bffa:	e004      	b.n	40c006 <Reset_Handler+0x86>
		*pDest++ = 0;
  40bffc:	68bb      	ldr	r3, [r7, #8]
  40bffe:	1d1a      	adds	r2, r3, #4
  40c000:	60ba      	str	r2, [r7, #8]
  40c002:	2200      	movs	r2, #0
  40c004:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40c006:	68ba      	ldr	r2, [r7, #8]
  40c008:	4b0a      	ldr	r3, [pc, #40]	; (40c034 <Reset_Handler+0xb4>)
  40c00a:	429a      	cmp	r2, r3
  40c00c:	d3f6      	bcc.n	40bffc <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  40c00e:	4b0a      	ldr	r3, [pc, #40]	; (40c038 <Reset_Handler+0xb8>)
  40c010:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  40c012:	4b0a      	ldr	r3, [pc, #40]	; (40c03c <Reset_Handler+0xbc>)
  40c014:	68fa      	ldr	r2, [r7, #12]
  40c016:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  40c018:	4b09      	ldr	r3, [pc, #36]	; (40c040 <Reset_Handler+0xc0>)
  40c01a:	4798      	blx	r3

	/* Branch to main function */
	main();
  40c01c:	4b09      	ldr	r3, [pc, #36]	; (40c044 <Reset_Handler+0xc4>)
  40c01e:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40c020:	e7fe      	b.n	40c020 <Reset_Handler+0xa0>
  40c022:	bf00      	nop
  40c024:	0041669c 	.word	0x0041669c
  40c028:	20000000 	.word	0x20000000
  40c02c:	20000c14 	.word	0x20000c14
  40c030:	20000c18 	.word	0x20000c18
  40c034:	200099d4 	.word	0x200099d4
  40c038:	00400000 	.word	0x00400000
  40c03c:	e000ed00 	.word	0xe000ed00
  40c040:	0040ca7d 	.word	0x0040ca7d
  40c044:	0040c429 	.word	0x0040c429

0040c048 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40c048:	b480      	push	{r7}
  40c04a:	af00      	add	r7, sp, #0
	while (1) {
	}
  40c04c:	e7fe      	b.n	40c04c <Dummy_Handler+0x4>
  40c04e:	bf00      	nop

0040c050 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  40c050:	b480      	push	{r7}
  40c052:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40c054:	4b5d      	ldr	r3, [pc, #372]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40c058:	f003 0303 	and.w	r3, r3, #3
  40c05c:	2b03      	cmp	r3, #3
  40c05e:	f200 8096 	bhi.w	40c18e <SystemCoreClockUpdate+0x13e>
  40c062:	a101      	add	r1, pc, #4	; (adr r1, 40c068 <SystemCoreClockUpdate+0x18>)
  40c064:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
  40c068:	0040c079 	.word	0x0040c079
  40c06c:	0040c099 	.word	0x0040c099
  40c070:	0040c0e3 	.word	0x0040c0e3
  40c074:	0040c0e3 	.word	0x0040c0e3
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40c078:	4b55      	ldr	r3, [pc, #340]	; (40c1d0 <SystemCoreClockUpdate+0x180>)
  40c07a:	695b      	ldr	r3, [r3, #20]
  40c07c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40c080:	2b00      	cmp	r3, #0
  40c082:	d004      	beq.n	40c08e <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40c084:	4b53      	ldr	r3, [pc, #332]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c086:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40c08a:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  40c08c:	e080      	b.n	40c190 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40c08e:	4b51      	ldr	r3, [pc, #324]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c090:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40c094:	601a      	str	r2, [r3, #0]
			}
		break;
  40c096:	e07b      	b.n	40c190 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40c098:	4b4c      	ldr	r3, [pc, #304]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c09a:	6a1b      	ldr	r3, [r3, #32]
  40c09c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40c0a0:	2b00      	cmp	r3, #0
  40c0a2:	d003      	beq.n	40c0ac <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40c0a4:	4b4b      	ldr	r3, [pc, #300]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c0a6:	4a4c      	ldr	r2, [pc, #304]	; (40c1d8 <SystemCoreClockUpdate+0x188>)
  40c0a8:	601a      	str	r2, [r3, #0]
  40c0aa:	e019      	b.n	40c0e0 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40c0ac:	4b49      	ldr	r3, [pc, #292]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c0ae:	4a4b      	ldr	r2, [pc, #300]	; (40c1dc <SystemCoreClockUpdate+0x18c>)
  40c0b0:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40c0b2:	4b46      	ldr	r3, [pc, #280]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c0b4:	6a1b      	ldr	r3, [r3, #32]
  40c0b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40c0ba:	2b10      	cmp	r3, #16
  40c0bc:	d008      	beq.n	40c0d0 <SystemCoreClockUpdate+0x80>
  40c0be:	2b20      	cmp	r3, #32
  40c0c0:	d00a      	beq.n	40c0d8 <SystemCoreClockUpdate+0x88>
  40c0c2:	2b00      	cmp	r3, #0
  40c0c4:	d000      	beq.n	40c0c8 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  40c0c6:	e00b      	b.n	40c0e0 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40c0c8:	4b42      	ldr	r3, [pc, #264]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c0ca:	4a44      	ldr	r2, [pc, #272]	; (40c1dc <SystemCoreClockUpdate+0x18c>)
  40c0cc:	601a      	str	r2, [r3, #0]
			break;
  40c0ce:	e007      	b.n	40c0e0 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40c0d0:	4b40      	ldr	r3, [pc, #256]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c0d2:	4a43      	ldr	r2, [pc, #268]	; (40c1e0 <SystemCoreClockUpdate+0x190>)
  40c0d4:	601a      	str	r2, [r3, #0]
			break;
  40c0d6:	e003      	b.n	40c0e0 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40c0d8:	4b3e      	ldr	r3, [pc, #248]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c0da:	4a3f      	ldr	r2, [pc, #252]	; (40c1d8 <SystemCoreClockUpdate+0x188>)
  40c0dc:	601a      	str	r2, [r3, #0]
			break;
  40c0de:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  40c0e0:	e056      	b.n	40c190 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40c0e2:	4b3a      	ldr	r3, [pc, #232]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c0e4:	6a1b      	ldr	r3, [r3, #32]
  40c0e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40c0ea:	2b00      	cmp	r3, #0
  40c0ec:	d003      	beq.n	40c0f6 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40c0ee:	4b39      	ldr	r3, [pc, #228]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c0f0:	4a39      	ldr	r2, [pc, #228]	; (40c1d8 <SystemCoreClockUpdate+0x188>)
  40c0f2:	601a      	str	r2, [r3, #0]
  40c0f4:	e019      	b.n	40c12a <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40c0f6:	4b37      	ldr	r3, [pc, #220]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c0f8:	4a38      	ldr	r2, [pc, #224]	; (40c1dc <SystemCoreClockUpdate+0x18c>)
  40c0fa:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40c0fc:	4b33      	ldr	r3, [pc, #204]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c0fe:	6a1b      	ldr	r3, [r3, #32]
  40c100:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40c104:	2b10      	cmp	r3, #16
  40c106:	d008      	beq.n	40c11a <SystemCoreClockUpdate+0xca>
  40c108:	2b20      	cmp	r3, #32
  40c10a:	d00a      	beq.n	40c122 <SystemCoreClockUpdate+0xd2>
  40c10c:	2b00      	cmp	r3, #0
  40c10e:	d000      	beq.n	40c112 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  40c110:	e00b      	b.n	40c12a <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40c112:	4b30      	ldr	r3, [pc, #192]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c114:	4a31      	ldr	r2, [pc, #196]	; (40c1dc <SystemCoreClockUpdate+0x18c>)
  40c116:	601a      	str	r2, [r3, #0]
					break;
  40c118:	e007      	b.n	40c12a <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40c11a:	4b2e      	ldr	r3, [pc, #184]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c11c:	4a30      	ldr	r2, [pc, #192]	; (40c1e0 <SystemCoreClockUpdate+0x190>)
  40c11e:	601a      	str	r2, [r3, #0]
					break;
  40c120:	e003      	b.n	40c12a <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40c122:	4b2c      	ldr	r3, [pc, #176]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c124:	4a2c      	ldr	r2, [pc, #176]	; (40c1d8 <SystemCoreClockUpdate+0x188>)
  40c126:	601a      	str	r2, [r3, #0]
					break;
  40c128:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40c12a:	4b28      	ldr	r3, [pc, #160]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c12c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40c12e:	f003 0303 	and.w	r3, r3, #3
  40c132:	2b02      	cmp	r3, #2
  40c134:	d115      	bne.n	40c162 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40c136:	4b25      	ldr	r3, [pc, #148]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c138:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40c13a:	4b2a      	ldr	r3, [pc, #168]	; (40c1e4 <SystemCoreClockUpdate+0x194>)
  40c13c:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  40c13e:	0c1b      	lsrs	r3, r3, #16
  40c140:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40c142:	4a24      	ldr	r2, [pc, #144]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c144:	6812      	ldr	r2, [r2, #0]
  40c146:	fb02 f203 	mul.w	r2, r2, r3
  40c14a:	4b22      	ldr	r3, [pc, #136]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c14c:	601a      	str	r2, [r3, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40c14e:	4b21      	ldr	r3, [pc, #132]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c150:	681a      	ldr	r2, [r3, #0]
  40c152:	4b1e      	ldr	r3, [pc, #120]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  40c156:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40c158:	fbb2 f2f3 	udiv	r2, r2, r3
  40c15c:	4b1d      	ldr	r3, [pc, #116]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c15e:	601a      	str	r2, [r3, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  40c160:	e016      	b.n	40c190 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40c162:	4b1a      	ldr	r3, [pc, #104]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40c166:	4b1f      	ldr	r3, [pc, #124]	; (40c1e4 <SystemCoreClockUpdate+0x194>)
  40c168:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40c16a:	0c1b      	lsrs	r3, r3, #16
  40c16c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40c16e:	4a19      	ldr	r2, [pc, #100]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c170:	6812      	ldr	r2, [r2, #0]
  40c172:	fb02 f203 	mul.w	r2, r2, r3
  40c176:	4b17      	ldr	r3, [pc, #92]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c178:	601a      	str	r2, [r3, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40c17a:	4b16      	ldr	r3, [pc, #88]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c17c:	681a      	ldr	r2, [r3, #0]
  40c17e:	4b13      	ldr	r3, [pc, #76]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  40c182:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40c184:	fbb2 f2f3 	udiv	r2, r2, r3
  40c188:	4b12      	ldr	r3, [pc, #72]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c18a:	601a      	str	r2, [r3, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  40c18c:	e000      	b.n	40c190 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  40c18e:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40c190:	4b0e      	ldr	r3, [pc, #56]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40c194:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40c198:	2b70      	cmp	r3, #112	; 0x70
  40c19a:	d108      	bne.n	40c1ae <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  40c19c:	4b0d      	ldr	r3, [pc, #52]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c19e:	681a      	ldr	r2, [r3, #0]
  40c1a0:	4b11      	ldr	r3, [pc, #68]	; (40c1e8 <SystemCoreClockUpdate+0x198>)
  40c1a2:	fba3 1302 	umull	r1, r3, r3, r2
  40c1a6:	085a      	lsrs	r2, r3, #1
  40c1a8:	4b0a      	ldr	r3, [pc, #40]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c1aa:	601a      	str	r2, [r3, #0]
  40c1ac:	e009      	b.n	40c1c2 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
  40c1ae:	4b09      	ldr	r3, [pc, #36]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c1b0:	681a      	ldr	r2, [r3, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40c1b2:	4b06      	ldr	r3, [pc, #24]	; (40c1cc <SystemCoreClockUpdate+0x17c>)
  40c1b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40c1b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40c1ba:	091b      	lsrs	r3, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40c1bc:	40da      	lsrs	r2, r3
  40c1be:	4b05      	ldr	r3, [pc, #20]	; (40c1d4 <SystemCoreClockUpdate+0x184>)
  40c1c0:	601a      	str	r2, [r3, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  40c1c2:	46bd      	mov	sp, r7
  40c1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c1c8:	4770      	bx	lr
  40c1ca:	bf00      	nop
  40c1cc:	400e0400 	.word	0x400e0400
  40c1d0:	400e1410 	.word	0x400e1410
  40c1d4:	2000036c 	.word	0x2000036c
  40c1d8:	00b71b00 	.word	0x00b71b00
  40c1dc:	003d0900 	.word	0x003d0900
  40c1e0:	007a1200 	.word	0x007a1200
  40c1e4:	07ff0000 	.word	0x07ff0000
  40c1e8:	aaaaaaab 	.word	0xaaaaaaab

0040c1ec <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  40c1ec:	b480      	push	{r7}
  40c1ee:	b083      	sub	sp, #12
  40c1f0:	af00      	add	r7, sp, #0
  40c1f2:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40c1f4:	687a      	ldr	r2, [r7, #4]
  40c1f6:	4b18      	ldr	r3, [pc, #96]	; (40c258 <system_init_flash+0x6c>)
  40c1f8:	429a      	cmp	r2, r3
  40c1fa:	d804      	bhi.n	40c206 <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40c1fc:	4b17      	ldr	r3, [pc, #92]	; (40c25c <system_init_flash+0x70>)
  40c1fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40c202:	601a      	str	r2, [r3, #0]
  40c204:	e023      	b.n	40c24e <system_init_flash+0x62>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40c206:	687a      	ldr	r2, [r7, #4]
  40c208:	4b15      	ldr	r3, [pc, #84]	; (40c260 <system_init_flash+0x74>)
  40c20a:	429a      	cmp	r2, r3
  40c20c:	d803      	bhi.n	40c216 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40c20e:	4b13      	ldr	r3, [pc, #76]	; (40c25c <system_init_flash+0x70>)
  40c210:	4a14      	ldr	r2, [pc, #80]	; (40c264 <system_init_flash+0x78>)
  40c212:	601a      	str	r2, [r3, #0]
  40c214:	e01b      	b.n	40c24e <system_init_flash+0x62>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40c216:	687a      	ldr	r2, [r7, #4]
  40c218:	4b13      	ldr	r3, [pc, #76]	; (40c268 <system_init_flash+0x7c>)
  40c21a:	429a      	cmp	r2, r3
  40c21c:	d803      	bhi.n	40c226 <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40c21e:	4b0f      	ldr	r3, [pc, #60]	; (40c25c <system_init_flash+0x70>)
  40c220:	4a12      	ldr	r2, [pc, #72]	; (40c26c <system_init_flash+0x80>)
  40c222:	601a      	str	r2, [r3, #0]
  40c224:	e013      	b.n	40c24e <system_init_flash+0x62>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40c226:	687a      	ldr	r2, [r7, #4]
  40c228:	4b11      	ldr	r3, [pc, #68]	; (40c270 <system_init_flash+0x84>)
  40c22a:	429a      	cmp	r2, r3
  40c22c:	d803      	bhi.n	40c236 <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40c22e:	4b0b      	ldr	r3, [pc, #44]	; (40c25c <system_init_flash+0x70>)
  40c230:	4a10      	ldr	r2, [pc, #64]	; (40c274 <system_init_flash+0x88>)
  40c232:	601a      	str	r2, [r3, #0]
  40c234:	e00b      	b.n	40c24e <system_init_flash+0x62>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40c236:	687a      	ldr	r2, [r7, #4]
  40c238:	4b0f      	ldr	r3, [pc, #60]	; (40c278 <system_init_flash+0x8c>)
  40c23a:	429a      	cmp	r2, r3
  40c23c:	d804      	bhi.n	40c248 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40c23e:	4b07      	ldr	r3, [pc, #28]	; (40c25c <system_init_flash+0x70>)
  40c240:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40c244:	601a      	str	r2, [r3, #0]
  40c246:	e002      	b.n	40c24e <system_init_flash+0x62>
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40c248:	4b04      	ldr	r3, [pc, #16]	; (40c25c <system_init_flash+0x70>)
  40c24a:	4a0c      	ldr	r2, [pc, #48]	; (40c27c <system_init_flash+0x90>)
  40c24c:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40c24e:	370c      	adds	r7, #12
  40c250:	46bd      	mov	sp, r7
  40c252:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c256:	4770      	bx	lr
  40c258:	01ba813f 	.word	0x01ba813f
  40c25c:	400e0a00 	.word	0x400e0a00
  40c260:	0375027f 	.word	0x0375027f
  40c264:	04000100 	.word	0x04000100
  40c268:	053ec5ff 	.word	0x053ec5ff
  40c26c:	04000200 	.word	0x04000200
  40c270:	00a4cb7f 	.word	0x00a4cb7f
  40c274:	04000300 	.word	0x04000300
  40c278:	07270dff 	.word	0x07270dff
  40c27c:	04000500 	.word	0x04000500

0040c280 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40c280:	b480      	push	{r7}
  40c282:	b085      	sub	sp, #20
  40c284:	af00      	add	r7, sp, #0
  40c286:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  40c288:	4b10      	ldr	r3, [pc, #64]	; (40c2cc <_sbrk+0x4c>)
  40c28a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  40c28c:	4b10      	ldr	r3, [pc, #64]	; (40c2d0 <_sbrk+0x50>)
  40c28e:	681b      	ldr	r3, [r3, #0]
  40c290:	2b00      	cmp	r3, #0
  40c292:	d102      	bne.n	40c29a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  40c294:	4b0e      	ldr	r3, [pc, #56]	; (40c2d0 <_sbrk+0x50>)
  40c296:	4a0f      	ldr	r2, [pc, #60]	; (40c2d4 <_sbrk+0x54>)
  40c298:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40c29a:	4b0d      	ldr	r3, [pc, #52]	; (40c2d0 <_sbrk+0x50>)
  40c29c:	681b      	ldr	r3, [r3, #0]
  40c29e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40c2a0:	68ba      	ldr	r2, [r7, #8]
  40c2a2:	687b      	ldr	r3, [r7, #4]
  40c2a4:	441a      	add	r2, r3
  40c2a6:	68fb      	ldr	r3, [r7, #12]
  40c2a8:	429a      	cmp	r2, r3
  40c2aa:	dd02      	ble.n	40c2b2 <_sbrk+0x32>
		return (caddr_t) -1;	
  40c2ac:	f04f 33ff 	mov.w	r3, #4294967295
  40c2b0:	e006      	b.n	40c2c0 <_sbrk+0x40>
	}

	heap += incr;
  40c2b2:	4b07      	ldr	r3, [pc, #28]	; (40c2d0 <_sbrk+0x50>)
  40c2b4:	681a      	ldr	r2, [r3, #0]
  40c2b6:	687b      	ldr	r3, [r7, #4]
  40c2b8:	441a      	add	r2, r3
  40c2ba:	4b05      	ldr	r3, [pc, #20]	; (40c2d0 <_sbrk+0x50>)
  40c2bc:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  40c2be:	68bb      	ldr	r3, [r7, #8]
}
  40c2c0:	4618      	mov	r0, r3
  40c2c2:	3714      	adds	r7, #20
  40c2c4:	46bd      	mov	sp, r7
  40c2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c2ca:	4770      	bx	lr
  40c2cc:	2000fffc 	.word	0x2000fffc
  40c2d0:	20008914 	.word	0x20008914
  40c2d4:	2000c9d8 	.word	0x2000c9d8

0040c2d8 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  40c2d8:	b480      	push	{r7}
  40c2da:	b083      	sub	sp, #12
  40c2dc:	af00      	add	r7, sp, #0
  40c2de:	6078      	str	r0, [r7, #4]
	return -1;
  40c2e0:	f04f 33ff 	mov.w	r3, #4294967295
}
  40c2e4:	4618      	mov	r0, r3
  40c2e6:	370c      	adds	r7, #12
  40c2e8:	46bd      	mov	sp, r7
  40c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c2ee:	4770      	bx	lr

0040c2f0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40c2f0:	b480      	push	{r7}
  40c2f2:	b083      	sub	sp, #12
  40c2f4:	af00      	add	r7, sp, #0
  40c2f6:	6078      	str	r0, [r7, #4]
  40c2f8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40c2fa:	683b      	ldr	r3, [r7, #0]
  40c2fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40c300:	605a      	str	r2, [r3, #4]

	return 0;
  40c302:	2300      	movs	r3, #0
}
  40c304:	4618      	mov	r0, r3
  40c306:	370c      	adds	r7, #12
  40c308:	46bd      	mov	sp, r7
  40c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c30e:	4770      	bx	lr

0040c310 <_isatty>:

extern int _isatty(int file)
{
  40c310:	b480      	push	{r7}
  40c312:	b083      	sub	sp, #12
  40c314:	af00      	add	r7, sp, #0
  40c316:	6078      	str	r0, [r7, #4]
	return 1;
  40c318:	2301      	movs	r3, #1
}
  40c31a:	4618      	mov	r0, r3
  40c31c:	370c      	adds	r7, #12
  40c31e:	46bd      	mov	sp, r7
  40c320:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c324:	4770      	bx	lr
  40c326:	bf00      	nop

0040c328 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  40c328:	b480      	push	{r7}
  40c32a:	b085      	sub	sp, #20
  40c32c:	af00      	add	r7, sp, #0
  40c32e:	60f8      	str	r0, [r7, #12]
  40c330:	60b9      	str	r1, [r7, #8]
  40c332:	607a      	str	r2, [r7, #4]
	return 0;
  40c334:	2300      	movs	r3, #0
}
  40c336:	4618      	mov	r0, r3
  40c338:	3714      	adds	r7, #20
  40c33a:	46bd      	mov	sp, r7
  40c33c:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c340:	4770      	bx	lr
  40c342:	bf00      	nop

0040c344 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40c344:	b480      	push	{r7}
  40c346:	b08b      	sub	sp, #44	; 0x2c
  40c348:	af00      	add	r7, sp, #0
  40c34a:	6078      	str	r0, [r7, #4]
  40c34c:	460b      	mov	r3, r1
  40c34e:	70fb      	strb	r3, [r7, #3]
  40c350:	687b      	ldr	r3, [r7, #4]
  40c352:	627b      	str	r3, [r7, #36]	; 0x24
  40c354:	78fb      	ldrb	r3, [r7, #3]
  40c356:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40c35a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40c35c:	61fb      	str	r3, [r7, #28]
  40c35e:	69fb      	ldr	r3, [r7, #28]
  40c360:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40c362:	69bb      	ldr	r3, [r7, #24]
  40c364:	095b      	lsrs	r3, r3, #5
  40c366:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40c368:	697b      	ldr	r3, [r7, #20]
  40c36a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40c36e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40c372:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40c374:	613b      	str	r3, [r7, #16]

	if (level) {
  40c376:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40c37a:	2b00      	cmp	r3, #0
  40c37c:	d009      	beq.n	40c392 <ioport_set_pin_level+0x4e>
  40c37e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40c380:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40c382:	68fb      	ldr	r3, [r7, #12]
  40c384:	f003 031f 	and.w	r3, r3, #31
  40c388:	2201      	movs	r2, #1
  40c38a:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40c38c:	693b      	ldr	r3, [r7, #16]
  40c38e:	631a      	str	r2, [r3, #48]	; 0x30
  40c390:	e008      	b.n	40c3a4 <ioport_set_pin_level+0x60>
  40c392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40c394:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40c396:	68bb      	ldr	r3, [r7, #8]
  40c398:	f003 031f 	and.w	r3, r3, #31
  40c39c:	2201      	movs	r2, #1
  40c39e:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40c3a0:	693b      	ldr	r3, [r7, #16]
  40c3a2:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  40c3a4:	372c      	adds	r7, #44	; 0x2c
  40c3a6:	46bd      	mov	sp, r7
  40c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c3ac:	4770      	bx	lr
  40c3ae:	bf00      	nop

0040c3b0 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  40c3b0:	b480      	push	{r7}
  40c3b2:	b089      	sub	sp, #36	; 0x24
  40c3b4:	af00      	add	r7, sp, #0
  40c3b6:	6078      	str	r0, [r7, #4]
  40c3b8:	687b      	ldr	r3, [r7, #4]
  40c3ba:	61fb      	str	r3, [r7, #28]
  40c3bc:	69fb      	ldr	r3, [r7, #28]
  40c3be:	61bb      	str	r3, [r7, #24]
  40c3c0:	69bb      	ldr	r3, [r7, #24]
  40c3c2:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40c3c4:	697b      	ldr	r3, [r7, #20]
  40c3c6:	095b      	lsrs	r3, r3, #5
  40c3c8:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40c3ca:	693b      	ldr	r3, [r7, #16]
  40c3cc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40c3d0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40c3d4:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40c3d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  40c3d8:	69fb      	ldr	r3, [r7, #28]
  40c3da:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40c3dc:	68fb      	ldr	r3, [r7, #12]
  40c3de:	f003 031f 	and.w	r3, r3, #31
  40c3e2:	2101      	movs	r1, #1
  40c3e4:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40c3e8:	4013      	ands	r3, r2
  40c3ea:	2b00      	cmp	r3, #0
  40c3ec:	bf0c      	ite	eq
  40c3ee:	2300      	moveq	r3, #0
  40c3f0:	2301      	movne	r3, #1
  40c3f2:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  40c3f4:	4618      	mov	r0, r3
  40c3f6:	3724      	adds	r7, #36	; 0x24
  40c3f8:	46bd      	mov	sp, r7
  40c3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  40c3fe:	4770      	bx	lr

0040c400 <HardFault_Handler>:
#include "chrg_chargeMonitor.h"

extern void xPortSysTickHandler(void);
extern void vApplicationMallocFailedHook( void );
void HardFault_Handler()
{
  40c400:	b480      	push	{r7}
  40c402:	af00      	add	r7, sp, #0
	while(1); 
  40c404:	e7fe      	b.n	40c404 <HardFault_Handler+0x4>
  40c406:	bf00      	nop

0040c408 <MemManage_Handler>:
}
void MemManage_Handler()
{
  40c408:	b480      	push	{r7}
  40c40a:	af00      	add	r7, sp, #0
	while(1); 
  40c40c:	e7fe      	b.n	40c40c <MemManage_Handler+0x4>
  40c40e:	bf00      	nop

0040c410 <BusFault_Handler>:
}
void BusFault_Handler()
{
  40c410:	b480      	push	{r7}
  40c412:	af00      	add	r7, sp, #0
	while(1); 
  40c414:	e7fe      	b.n	40c414 <BusFault_Handler+0x4>
  40c416:	bf00      	nop

0040c418 <UsageFault_Handler>:
}
void UsageFault_Handler()
{
  40c418:	b480      	push	{r7}
  40c41a:	af00      	add	r7, sp, #0
	while(1); 
  40c41c:	e7fe      	b.n	40c41c <UsageFault_Handler+0x4>
  40c41e:	bf00      	nop

0040c420 <vApplicationMallocFailedHook>:
}

void vApplicationMallocFailedHook( void )
{
  40c420:	b480      	push	{r7}
  40c422:	af00      	add	r7, sp, #0
	while(1);
  40c424:	e7fe      	b.n	40c424 <vApplicationMallocFailedHook+0x4>
  40c426:	bf00      	nop

0040c428 <main>:
	////sgSysTickCount++;
	//xPortSysTickHandler();
//}

int main (void)
{
  40c428:	b590      	push	{r4, r7, lr}
  40c42a:	b087      	sub	sp, #28
  40c42c:	af04      	add	r7, sp, #16
	irq_initialize_vectors();
	cpu_irq_enable();
  40c42e:	4b1c      	ldr	r3, [pc, #112]	; (40c4a0 <main+0x78>)
  40c430:	2201      	movs	r2, #1
  40c432:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40c434:	f3bf 8f5f 	dmb	sy
  40c438:	b662      	cpsie	i
	////Initialize system clock and peripherals
	sysclk_init();	
  40c43a:	4b1a      	ldr	r3, [pc, #104]	; (40c4a4 <main+0x7c>)
  40c43c:	4798      	blx	r3
	
	board_init();
  40c43e:	4b1a      	ldr	r3, [pc, #104]	; (40c4a8 <main+0x80>)
  40c440:	4798      	blx	r3
	brd_enableWatchdog();
  40c442:	4b1a      	ldr	r3, [pc, #104]	; (40c4ac <main+0x84>)
  40c444:	4798      	blx	r3
	//drv_gpio_setPinState(DRV_GPIO_PIN_LED_RED, DRV_GPIO_PIN_STATE_LOW);
	//drv_gpio_setPinState(DRV_GPIO_PIN_LED_BLUE, DRV_GPIO_PIN_STATE_LOW);
	//drv_gpio_setPinState(DRV_GPIO_PIN_LED_GREEN, DRV_GPIO_PIN_STATE_LOW);
	// Insert application code here, after the board has been initialized.
	//start all the tasks
	int retCode = xTaskCreate(mgr_managerTask, "MGR", TASK_MANAGER_STACK_SIZE, NULL, TASK_MANAGER_PRIORITY, NULL);
  40c446:	2304      	movs	r3, #4
  40c448:	9300      	str	r3, [sp, #0]
  40c44a:	2300      	movs	r3, #0
  40c44c:	9301      	str	r3, [sp, #4]
  40c44e:	2300      	movs	r3, #0
  40c450:	9302      	str	r3, [sp, #8]
  40c452:	2300      	movs	r3, #0
  40c454:	9303      	str	r3, [sp, #12]
  40c456:	4816      	ldr	r0, [pc, #88]	; (40c4b0 <main+0x88>)
  40c458:	4916      	ldr	r1, [pc, #88]	; (40c4b4 <main+0x8c>)
  40c45a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40c45e:	2300      	movs	r3, #0
  40c460:	4c15      	ldr	r4, [pc, #84]	; (40c4b8 <main+0x90>)
  40c462:	47a0      	blx	r4
  40c464:	6078      	str	r0, [r7, #4]
	if (retCode != pdPASS)
  40c466:	687b      	ldr	r3, [r7, #4]
  40c468:	2b01      	cmp	r3, #1
  40c46a:	d003      	beq.n	40c474 <main+0x4c>
	{
		printf("Failed to create MGR task code %d\r\n", retCode);
  40c46c:	4813      	ldr	r0, [pc, #76]	; (40c4bc <main+0x94>)
  40c46e:	6879      	ldr	r1, [r7, #4]
  40c470:	4b13      	ldr	r3, [pc, #76]	; (40c4c0 <main+0x98>)
  40c472:	4798      	blx	r3
	}	
	/* Start the scheduler. */
	vTaskStartScheduler();	
  40c474:	4b13      	ldr	r3, [pc, #76]	; (40c4c4 <main+0x9c>)
  40c476:	4798      	blx	r3
	
	// This skeleton code simply sets the LED to the state of the button.
	while (1) 
	{
		// Is button pressed?
		if (ioport_get_pin_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) 
  40c478:	2002      	movs	r0, #2
  40c47a:	4b13      	ldr	r3, [pc, #76]	; (40c4c8 <main+0xa0>)
  40c47c:	4798      	blx	r3
  40c47e:	4603      	mov	r3, r0
  40c480:	f083 0301 	eor.w	r3, r3, #1
  40c484:	b2db      	uxtb	r3, r3
  40c486:	2b00      	cmp	r3, #0
  40c488:	d004      	beq.n	40c494 <main+0x6c>
		{
			// Yes, so turn LED on.
			ioport_set_pin_level(LED_0_PIN, LED_0_ACTIVE);
  40c48a:	2057      	movs	r0, #87	; 0x57
  40c48c:	2100      	movs	r1, #0
  40c48e:	4b0f      	ldr	r3, [pc, #60]	; (40c4cc <main+0xa4>)
  40c490:	4798      	blx	r3
		{
			// No, so turn LED off.
			ioport_set_pin_level(LED_0_PIN, !LED_0_ACTIVE);
		}

	}
  40c492:	e7f1      	b.n	40c478 <main+0x50>
			ioport_set_pin_level(LED_0_PIN, LED_0_ACTIVE);
		}
		else 
		{
			// No, so turn LED off.
			ioport_set_pin_level(LED_0_PIN, !LED_0_ACTIVE);
  40c494:	2057      	movs	r0, #87	; 0x57
  40c496:	2101      	movs	r1, #1
  40c498:	4b0c      	ldr	r3, [pc, #48]	; (40c4cc <main+0xa4>)
  40c49a:	4798      	blx	r3
		}

	}
  40c49c:	e7ec      	b.n	40c478 <main+0x50>
  40c49e:	bf00      	nop
  40c4a0:	20000364 	.word	0x20000364
  40c4a4:	0040ada5 	.word	0x0040ada5
  40c4a8:	0040ae45 	.word	0x0040ae45
  40c4ac:	004043c1 	.word	0x004043c1
  40c4b0:	00405e01 	.word	0x00405e01
  40c4b4:	0041620c 	.word	0x0041620c
  40c4b8:	0040910d 	.word	0x0040910d
  40c4bc:	00416210 	.word	0x00416210
  40c4c0:	0040cacd 	.word	0x0040cacd
  40c4c4:	00409331 	.word	0x00409331
  40c4c8:	0040c3b1 	.word	0x0040c3b1
  40c4cc:	0040c345 	.word	0x0040c345

0040c4d0 <__aeabi_uldivmod>:
  40c4d0:	b94b      	cbnz	r3, 40c4e6 <__aeabi_uldivmod+0x16>
  40c4d2:	b942      	cbnz	r2, 40c4e6 <__aeabi_uldivmod+0x16>
  40c4d4:	2900      	cmp	r1, #0
  40c4d6:	bf08      	it	eq
  40c4d8:	2800      	cmpeq	r0, #0
  40c4da:	d002      	beq.n	40c4e2 <__aeabi_uldivmod+0x12>
  40c4dc:	f04f 31ff 	mov.w	r1, #4294967295
  40c4e0:	4608      	mov	r0, r1
  40c4e2:	f000 b83b 	b.w	40c55c <__aeabi_idiv0>
  40c4e6:	b082      	sub	sp, #8
  40c4e8:	46ec      	mov	ip, sp
  40c4ea:	e92d 5000 	stmdb	sp!, {ip, lr}
  40c4ee:	f000 f81d 	bl	40c52c <__gnu_uldivmod_helper>
  40c4f2:	f8dd e004 	ldr.w	lr, [sp, #4]
  40c4f6:	b002      	add	sp, #8
  40c4f8:	bc0c      	pop	{r2, r3}
  40c4fa:	4770      	bx	lr

0040c4fc <__gnu_ldivmod_helper>:
  40c4fc:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  40c500:	9e06      	ldr	r6, [sp, #24]
  40c502:	4614      	mov	r4, r2
  40c504:	461d      	mov	r5, r3
  40c506:	4680      	mov	r8, r0
  40c508:	4689      	mov	r9, r1
  40c50a:	f000 f829 	bl	40c560 <__divdi3>
  40c50e:	fb04 f301 	mul.w	r3, r4, r1
  40c512:	fb00 3305 	mla	r3, r0, r5, r3
  40c516:	fba4 4500 	umull	r4, r5, r4, r0
  40c51a:	441d      	add	r5, r3
  40c51c:	ebb8 0404 	subs.w	r4, r8, r4
  40c520:	eb69 0505 	sbc.w	r5, r9, r5
  40c524:	e9c6 4500 	strd	r4, r5, [r6]
  40c528:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

0040c52c <__gnu_uldivmod_helper>:
  40c52c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  40c530:	9e06      	ldr	r6, [sp, #24]
  40c532:	4614      	mov	r4, r2
  40c534:	4680      	mov	r8, r0
  40c536:	4689      	mov	r9, r1
  40c538:	461d      	mov	r5, r3
  40c53a:	f000 f95d 	bl	40c7f8 <__udivdi3>
  40c53e:	fb00 f505 	mul.w	r5, r0, r5
  40c542:	fb04 5301 	mla	r3, r4, r1, r5
  40c546:	fba0 4504 	umull	r4, r5, r0, r4
  40c54a:	441d      	add	r5, r3
  40c54c:	ebb8 0404 	subs.w	r4, r8, r4
  40c550:	eb69 0505 	sbc.w	r5, r9, r5
  40c554:	e9c6 4500 	strd	r4, r5, [r6]
  40c558:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

0040c55c <__aeabi_idiv0>:
  40c55c:	4770      	bx	lr
  40c55e:	bf00      	nop

0040c560 <__divdi3>:
  40c560:	2900      	cmp	r1, #0
  40c562:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c566:	f2c0 809f 	blt.w	40c6a8 <__divdi3+0x148>
  40c56a:	2400      	movs	r4, #0
  40c56c:	2b00      	cmp	r3, #0
  40c56e:	f2c0 8096 	blt.w	40c69e <__divdi3+0x13e>
  40c572:	4615      	mov	r5, r2
  40c574:	4606      	mov	r6, r0
  40c576:	460f      	mov	r7, r1
  40c578:	2b00      	cmp	r3, #0
  40c57a:	d13e      	bne.n	40c5fa <__divdi3+0x9a>
  40c57c:	428a      	cmp	r2, r1
  40c57e:	d957      	bls.n	40c630 <__divdi3+0xd0>
  40c580:	fab2 f382 	clz	r3, r2
  40c584:	b14b      	cbz	r3, 40c59a <__divdi3+0x3a>
  40c586:	f1c3 0220 	rsb	r2, r3, #32
  40c58a:	fa01 f703 	lsl.w	r7, r1, r3
  40c58e:	fa20 f202 	lsr.w	r2, r0, r2
  40c592:	409d      	lsls	r5, r3
  40c594:	4317      	orrs	r7, r2
  40c596:	fa00 f603 	lsl.w	r6, r0, r3
  40c59a:	0c29      	lsrs	r1, r5, #16
  40c59c:	fbb7 f2f1 	udiv	r2, r7, r1
  40c5a0:	0c33      	lsrs	r3, r6, #16
  40c5a2:	fb01 7c12 	mls	ip, r1, r2, r7
  40c5a6:	b2a8      	uxth	r0, r5
  40c5a8:	ea43 470c 	orr.w	r7, r3, ip, lsl #16
  40c5ac:	fb00 f302 	mul.w	r3, r0, r2
  40c5b0:	42bb      	cmp	r3, r7
  40c5b2:	d909      	bls.n	40c5c8 <__divdi3+0x68>
  40c5b4:	197f      	adds	r7, r7, r5
  40c5b6:	f102 3cff 	add.w	ip, r2, #4294967295
  40c5ba:	f080 8101 	bcs.w	40c7c0 <__divdi3+0x260>
  40c5be:	42bb      	cmp	r3, r7
  40c5c0:	f240 80fe 	bls.w	40c7c0 <__divdi3+0x260>
  40c5c4:	3a02      	subs	r2, #2
  40c5c6:	442f      	add	r7, r5
  40c5c8:	1aff      	subs	r7, r7, r3
  40c5ca:	fbb7 f3f1 	udiv	r3, r7, r1
  40c5ce:	b2b6      	uxth	r6, r6
  40c5d0:	fb01 7113 	mls	r1, r1, r3, r7
  40c5d4:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40c5d8:	fb00 f003 	mul.w	r0, r0, r3
  40c5dc:	4288      	cmp	r0, r1
  40c5de:	d908      	bls.n	40c5f2 <__divdi3+0x92>
  40c5e0:	1949      	adds	r1, r1, r5
  40c5e2:	f103 37ff 	add.w	r7, r3, #4294967295
  40c5e6:	f080 80ed 	bcs.w	40c7c4 <__divdi3+0x264>
  40c5ea:	4288      	cmp	r0, r1
  40c5ec:	f240 80ea 	bls.w	40c7c4 <__divdi3+0x264>
  40c5f0:	3b02      	subs	r3, #2
  40c5f2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40c5f6:	2300      	movs	r3, #0
  40c5f8:	e003      	b.n	40c602 <__divdi3+0xa2>
  40c5fa:	428b      	cmp	r3, r1
  40c5fc:	d90a      	bls.n	40c614 <__divdi3+0xb4>
  40c5fe:	2300      	movs	r3, #0
  40c600:	461a      	mov	r2, r3
  40c602:	4610      	mov	r0, r2
  40c604:	4619      	mov	r1, r3
  40c606:	b114      	cbz	r4, 40c60e <__divdi3+0xae>
  40c608:	4240      	negs	r0, r0
  40c60a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40c60e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c612:	4770      	bx	lr
  40c614:	fab3 f883 	clz	r8, r3
  40c618:	f1b8 0f00 	cmp.w	r8, #0
  40c61c:	f040 8084 	bne.w	40c728 <__divdi3+0x1c8>
  40c620:	428b      	cmp	r3, r1
  40c622:	d302      	bcc.n	40c62a <__divdi3+0xca>
  40c624:	4282      	cmp	r2, r0
  40c626:	f200 80de 	bhi.w	40c7e6 <__divdi3+0x286>
  40c62a:	2300      	movs	r3, #0
  40c62c:	2201      	movs	r2, #1
  40c62e:	e7e8      	b.n	40c602 <__divdi3+0xa2>
  40c630:	b912      	cbnz	r2, 40c638 <__divdi3+0xd8>
  40c632:	2301      	movs	r3, #1
  40c634:	fbb3 f5f2 	udiv	r5, r3, r2
  40c638:	fab5 f285 	clz	r2, r5
  40c63c:	2a00      	cmp	r2, #0
  40c63e:	d139      	bne.n	40c6b4 <__divdi3+0x154>
  40c640:	1b7f      	subs	r7, r7, r5
  40c642:	0c28      	lsrs	r0, r5, #16
  40c644:	fa1f fc85 	uxth.w	ip, r5
  40c648:	2301      	movs	r3, #1
  40c64a:	fbb7 f1f0 	udiv	r1, r7, r0
  40c64e:	0c32      	lsrs	r2, r6, #16
  40c650:	fb00 7711 	mls	r7, r0, r1, r7
  40c654:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40c658:	fb0c f201 	mul.w	r2, ip, r1
  40c65c:	42ba      	cmp	r2, r7
  40c65e:	d907      	bls.n	40c670 <__divdi3+0x110>
  40c660:	197f      	adds	r7, r7, r5
  40c662:	f101 38ff 	add.w	r8, r1, #4294967295
  40c666:	d202      	bcs.n	40c66e <__divdi3+0x10e>
  40c668:	42ba      	cmp	r2, r7
  40c66a:	f200 80c1 	bhi.w	40c7f0 <__divdi3+0x290>
  40c66e:	4641      	mov	r1, r8
  40c670:	1abf      	subs	r7, r7, r2
  40c672:	fbb7 f2f0 	udiv	r2, r7, r0
  40c676:	b2b6      	uxth	r6, r6
  40c678:	fb00 7012 	mls	r0, r0, r2, r7
  40c67c:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40c680:	fb0c fc02 	mul.w	ip, ip, r2
  40c684:	4584      	cmp	ip, r0
  40c686:	d907      	bls.n	40c698 <__divdi3+0x138>
  40c688:	1940      	adds	r0, r0, r5
  40c68a:	f102 37ff 	add.w	r7, r2, #4294967295
  40c68e:	d202      	bcs.n	40c696 <__divdi3+0x136>
  40c690:	4584      	cmp	ip, r0
  40c692:	f200 80ab 	bhi.w	40c7ec <__divdi3+0x28c>
  40c696:	463a      	mov	r2, r7
  40c698:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40c69c:	e7b1      	b.n	40c602 <__divdi3+0xa2>
  40c69e:	43e4      	mvns	r4, r4
  40c6a0:	4252      	negs	r2, r2
  40c6a2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40c6a6:	e764      	b.n	40c572 <__divdi3+0x12>
  40c6a8:	4240      	negs	r0, r0
  40c6aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40c6ae:	f04f 34ff 	mov.w	r4, #4294967295
  40c6b2:	e75b      	b.n	40c56c <__divdi3+0xc>
  40c6b4:	4095      	lsls	r5, r2
  40c6b6:	f1c2 0320 	rsb	r3, r2, #32
  40c6ba:	fa27 f103 	lsr.w	r1, r7, r3
  40c6be:	0c28      	lsrs	r0, r5, #16
  40c6c0:	fa26 f303 	lsr.w	r3, r6, r3
  40c6c4:	4097      	lsls	r7, r2
  40c6c6:	fbb1 f8f0 	udiv	r8, r1, r0
  40c6ca:	431f      	orrs	r7, r3
  40c6cc:	0c3b      	lsrs	r3, r7, #16
  40c6ce:	fb00 1118 	mls	r1, r0, r8, r1
  40c6d2:	fa1f fc85 	uxth.w	ip, r5
  40c6d6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40c6da:	fb0c f308 	mul.w	r3, ip, r8
  40c6de:	428b      	cmp	r3, r1
  40c6e0:	fa06 f602 	lsl.w	r6, r6, r2
  40c6e4:	d908      	bls.n	40c6f8 <__divdi3+0x198>
  40c6e6:	1949      	adds	r1, r1, r5
  40c6e8:	f108 32ff 	add.w	r2, r8, #4294967295
  40c6ec:	d279      	bcs.n	40c7e2 <__divdi3+0x282>
  40c6ee:	428b      	cmp	r3, r1
  40c6f0:	d977      	bls.n	40c7e2 <__divdi3+0x282>
  40c6f2:	f1a8 0802 	sub.w	r8, r8, #2
  40c6f6:	4429      	add	r1, r5
  40c6f8:	1ac9      	subs	r1, r1, r3
  40c6fa:	fbb1 f3f0 	udiv	r3, r1, r0
  40c6fe:	b2bf      	uxth	r7, r7
  40c700:	fb00 1113 	mls	r1, r0, r3, r1
  40c704:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
  40c708:	fb0c f203 	mul.w	r2, ip, r3
  40c70c:	42ba      	cmp	r2, r7
  40c70e:	d907      	bls.n	40c720 <__divdi3+0x1c0>
  40c710:	197f      	adds	r7, r7, r5
  40c712:	f103 31ff 	add.w	r1, r3, #4294967295
  40c716:	d260      	bcs.n	40c7da <__divdi3+0x27a>
  40c718:	42ba      	cmp	r2, r7
  40c71a:	d95e      	bls.n	40c7da <__divdi3+0x27a>
  40c71c:	3b02      	subs	r3, #2
  40c71e:	442f      	add	r7, r5
  40c720:	1abf      	subs	r7, r7, r2
  40c722:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40c726:	e790      	b.n	40c64a <__divdi3+0xea>
  40c728:	f1c8 0220 	rsb	r2, r8, #32
  40c72c:	fa03 fc08 	lsl.w	ip, r3, r8
  40c730:	fa25 f302 	lsr.w	r3, r5, r2
  40c734:	ea43 0c0c 	orr.w	ip, r3, ip
  40c738:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40c73c:	fa21 f302 	lsr.w	r3, r1, r2
  40c740:	fa01 f708 	lsl.w	r7, r1, r8
  40c744:	fa20 f202 	lsr.w	r2, r0, r2
  40c748:	fbb3 f1f9 	udiv	r1, r3, r9
  40c74c:	4317      	orrs	r7, r2
  40c74e:	fb09 3311 	mls	r3, r9, r1, r3
  40c752:	0c3a      	lsrs	r2, r7, #16
  40c754:	fa1f fb8c 	uxth.w	fp, ip
  40c758:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40c75c:	fb0b fa01 	mul.w	sl, fp, r1
  40c760:	459a      	cmp	sl, r3
  40c762:	fa05 f008 	lsl.w	r0, r5, r8
  40c766:	d908      	bls.n	40c77a <__divdi3+0x21a>
  40c768:	eb13 030c 	adds.w	r3, r3, ip
  40c76c:	f101 32ff 	add.w	r2, r1, #4294967295
  40c770:	d235      	bcs.n	40c7de <__divdi3+0x27e>
  40c772:	459a      	cmp	sl, r3
  40c774:	d933      	bls.n	40c7de <__divdi3+0x27e>
  40c776:	3902      	subs	r1, #2
  40c778:	4463      	add	r3, ip
  40c77a:	ebca 0303 	rsb	r3, sl, r3
  40c77e:	fbb3 f2f9 	udiv	r2, r3, r9
  40c782:	fb09 3312 	mls	r3, r9, r2, r3
  40c786:	b2bf      	uxth	r7, r7
  40c788:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40c78c:	fb0b f902 	mul.w	r9, fp, r2
  40c790:	45b9      	cmp	r9, r7
  40c792:	d908      	bls.n	40c7a6 <__divdi3+0x246>
  40c794:	eb17 070c 	adds.w	r7, r7, ip
  40c798:	f102 33ff 	add.w	r3, r2, #4294967295
  40c79c:	d21b      	bcs.n	40c7d6 <__divdi3+0x276>
  40c79e:	45b9      	cmp	r9, r7
  40c7a0:	d919      	bls.n	40c7d6 <__divdi3+0x276>
  40c7a2:	3a02      	subs	r2, #2
  40c7a4:	4467      	add	r7, ip
  40c7a6:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40c7aa:	fba5 0100 	umull	r0, r1, r5, r0
  40c7ae:	ebc9 0707 	rsb	r7, r9, r7
  40c7b2:	428f      	cmp	r7, r1
  40c7b4:	f04f 0300 	mov.w	r3, #0
  40c7b8:	d30a      	bcc.n	40c7d0 <__divdi3+0x270>
  40c7ba:	d005      	beq.n	40c7c8 <__divdi3+0x268>
  40c7bc:	462a      	mov	r2, r5
  40c7be:	e720      	b.n	40c602 <__divdi3+0xa2>
  40c7c0:	4662      	mov	r2, ip
  40c7c2:	e701      	b.n	40c5c8 <__divdi3+0x68>
  40c7c4:	463b      	mov	r3, r7
  40c7c6:	e714      	b.n	40c5f2 <__divdi3+0x92>
  40c7c8:	fa06 f608 	lsl.w	r6, r6, r8
  40c7cc:	4286      	cmp	r6, r0
  40c7ce:	d2f5      	bcs.n	40c7bc <__divdi3+0x25c>
  40c7d0:	1e6a      	subs	r2, r5, #1
  40c7d2:	2300      	movs	r3, #0
  40c7d4:	e715      	b.n	40c602 <__divdi3+0xa2>
  40c7d6:	461a      	mov	r2, r3
  40c7d8:	e7e5      	b.n	40c7a6 <__divdi3+0x246>
  40c7da:	460b      	mov	r3, r1
  40c7dc:	e7a0      	b.n	40c720 <__divdi3+0x1c0>
  40c7de:	4611      	mov	r1, r2
  40c7e0:	e7cb      	b.n	40c77a <__divdi3+0x21a>
  40c7e2:	4690      	mov	r8, r2
  40c7e4:	e788      	b.n	40c6f8 <__divdi3+0x198>
  40c7e6:	4643      	mov	r3, r8
  40c7e8:	4642      	mov	r2, r8
  40c7ea:	e70a      	b.n	40c602 <__divdi3+0xa2>
  40c7ec:	3a02      	subs	r2, #2
  40c7ee:	e753      	b.n	40c698 <__divdi3+0x138>
  40c7f0:	3902      	subs	r1, #2
  40c7f2:	442f      	add	r7, r5
  40c7f4:	e73c      	b.n	40c670 <__divdi3+0x110>
  40c7f6:	bf00      	nop

0040c7f8 <__udivdi3>:
  40c7f8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c7fc:	4614      	mov	r4, r2
  40c7fe:	4605      	mov	r5, r0
  40c800:	460e      	mov	r6, r1
  40c802:	2b00      	cmp	r3, #0
  40c804:	d143      	bne.n	40c88e <__udivdi3+0x96>
  40c806:	428a      	cmp	r2, r1
  40c808:	d953      	bls.n	40c8b2 <__udivdi3+0xba>
  40c80a:	fab2 f782 	clz	r7, r2
  40c80e:	b157      	cbz	r7, 40c826 <__udivdi3+0x2e>
  40c810:	f1c7 0620 	rsb	r6, r7, #32
  40c814:	fa20 f606 	lsr.w	r6, r0, r6
  40c818:	fa01 f307 	lsl.w	r3, r1, r7
  40c81c:	fa02 f407 	lsl.w	r4, r2, r7
  40c820:	431e      	orrs	r6, r3
  40c822:	fa00 f507 	lsl.w	r5, r0, r7
  40c826:	0c21      	lsrs	r1, r4, #16
  40c828:	fbb6 f2f1 	udiv	r2, r6, r1
  40c82c:	0c2b      	lsrs	r3, r5, #16
  40c82e:	fb01 6712 	mls	r7, r1, r2, r6
  40c832:	b2a0      	uxth	r0, r4
  40c834:	ea43 4607 	orr.w	r6, r3, r7, lsl #16
  40c838:	fb00 f302 	mul.w	r3, r0, r2
  40c83c:	42b3      	cmp	r3, r6
  40c83e:	d909      	bls.n	40c854 <__udivdi3+0x5c>
  40c840:	1936      	adds	r6, r6, r4
  40c842:	f102 37ff 	add.w	r7, r2, #4294967295
  40c846:	f080 80f6 	bcs.w	40ca36 <__udivdi3+0x23e>
  40c84a:	42b3      	cmp	r3, r6
  40c84c:	f240 80f3 	bls.w	40ca36 <__udivdi3+0x23e>
  40c850:	3a02      	subs	r2, #2
  40c852:	4426      	add	r6, r4
  40c854:	1af6      	subs	r6, r6, r3
  40c856:	fbb6 f3f1 	udiv	r3, r6, r1
  40c85a:	b2ad      	uxth	r5, r5
  40c85c:	fb01 6113 	mls	r1, r1, r3, r6
  40c860:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40c864:	fb00 f003 	mul.w	r0, r0, r3
  40c868:	4288      	cmp	r0, r1
  40c86a:	d908      	bls.n	40c87e <__udivdi3+0x86>
  40c86c:	1909      	adds	r1, r1, r4
  40c86e:	f103 36ff 	add.w	r6, r3, #4294967295
  40c872:	f080 80e2 	bcs.w	40ca3a <__udivdi3+0x242>
  40c876:	4288      	cmp	r0, r1
  40c878:	f240 80df 	bls.w	40ca3a <__udivdi3+0x242>
  40c87c:	3b02      	subs	r3, #2
  40c87e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40c882:	2300      	movs	r3, #0
  40c884:	4610      	mov	r0, r2
  40c886:	4619      	mov	r1, r3
  40c888:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c88c:	4770      	bx	lr
  40c88e:	428b      	cmp	r3, r1
  40c890:	d84a      	bhi.n	40c928 <__udivdi3+0x130>
  40c892:	fab3 f683 	clz	r6, r3
  40c896:	2e00      	cmp	r6, #0
  40c898:	d14d      	bne.n	40c936 <__udivdi3+0x13e>
  40c89a:	428b      	cmp	r3, r1
  40c89c:	d302      	bcc.n	40c8a4 <__udivdi3+0xac>
  40c89e:	4282      	cmp	r2, r0
  40c8a0:	f200 80d6 	bhi.w	40ca50 <__udivdi3+0x258>
  40c8a4:	2300      	movs	r3, #0
  40c8a6:	2201      	movs	r2, #1
  40c8a8:	4610      	mov	r0, r2
  40c8aa:	4619      	mov	r1, r3
  40c8ac:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c8b0:	4770      	bx	lr
  40c8b2:	b912      	cbnz	r2, 40c8ba <__udivdi3+0xc2>
  40c8b4:	2401      	movs	r4, #1
  40c8b6:	fbb4 f4f2 	udiv	r4, r4, r2
  40c8ba:	fab4 f284 	clz	r2, r4
  40c8be:	2a00      	cmp	r2, #0
  40c8c0:	d17c      	bne.n	40c9bc <__udivdi3+0x1c4>
  40c8c2:	1b09      	subs	r1, r1, r4
  40c8c4:	0c26      	lsrs	r6, r4, #16
  40c8c6:	b2a7      	uxth	r7, r4
  40c8c8:	2301      	movs	r3, #1
  40c8ca:	fbb1 f0f6 	udiv	r0, r1, r6
  40c8ce:	0c2a      	lsrs	r2, r5, #16
  40c8d0:	fb06 1110 	mls	r1, r6, r0, r1
  40c8d4:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
  40c8d8:	fb07 f200 	mul.w	r2, r7, r0
  40c8dc:	428a      	cmp	r2, r1
  40c8de:	d907      	bls.n	40c8f0 <__udivdi3+0xf8>
  40c8e0:	1909      	adds	r1, r1, r4
  40c8e2:	f100 3cff 	add.w	ip, r0, #4294967295
  40c8e6:	d202      	bcs.n	40c8ee <__udivdi3+0xf6>
  40c8e8:	428a      	cmp	r2, r1
  40c8ea:	f200 80c3 	bhi.w	40ca74 <__udivdi3+0x27c>
  40c8ee:	4660      	mov	r0, ip
  40c8f0:	1a89      	subs	r1, r1, r2
  40c8f2:	fbb1 f2f6 	udiv	r2, r1, r6
  40c8f6:	b2ad      	uxth	r5, r5
  40c8f8:	fb06 1112 	mls	r1, r6, r2, r1
  40c8fc:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40c900:	fb07 f702 	mul.w	r7, r7, r2
  40c904:	42af      	cmp	r7, r5
  40c906:	d908      	bls.n	40c91a <__udivdi3+0x122>
  40c908:	192c      	adds	r4, r5, r4
  40c90a:	f102 31ff 	add.w	r1, r2, #4294967295
  40c90e:	f080 8096 	bcs.w	40ca3e <__udivdi3+0x246>
  40c912:	42a7      	cmp	r7, r4
  40c914:	f240 8093 	bls.w	40ca3e <__udivdi3+0x246>
  40c918:	3a02      	subs	r2, #2
  40c91a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40c91e:	4610      	mov	r0, r2
  40c920:	4619      	mov	r1, r3
  40c922:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c926:	4770      	bx	lr
  40c928:	2300      	movs	r3, #0
  40c92a:	461a      	mov	r2, r3
  40c92c:	4610      	mov	r0, r2
  40c92e:	4619      	mov	r1, r3
  40c930:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40c934:	4770      	bx	lr
  40c936:	f1c6 0520 	rsb	r5, r6, #32
  40c93a:	fa22 f405 	lsr.w	r4, r2, r5
  40c93e:	40b3      	lsls	r3, r6
  40c940:	431c      	orrs	r4, r3
  40c942:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40c946:	fa21 f305 	lsr.w	r3, r1, r5
  40c94a:	fa01 f706 	lsl.w	r7, r1, r6
  40c94e:	fa20 f505 	lsr.w	r5, r0, r5
  40c952:	fbb3 fcf8 	udiv	ip, r3, r8
  40c956:	432f      	orrs	r7, r5
  40c958:	fb08 331c 	mls	r3, r8, ip, r3
  40c95c:	0c3d      	lsrs	r5, r7, #16
  40c95e:	fa1f fa84 	uxth.w	sl, r4
  40c962:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40c966:	fb0a f90c 	mul.w	r9, sl, ip
  40c96a:	4599      	cmp	r9, r3
  40c96c:	fa02 fb06 	lsl.w	fp, r2, r6
  40c970:	d904      	bls.n	40c97c <__udivdi3+0x184>
  40c972:	191b      	adds	r3, r3, r4
  40c974:	f10c 32ff 	add.w	r2, ip, #4294967295
  40c978:	d36d      	bcc.n	40ca56 <__udivdi3+0x25e>
  40c97a:	4694      	mov	ip, r2
  40c97c:	ebc9 0303 	rsb	r3, r9, r3
  40c980:	fbb3 f5f8 	udiv	r5, r3, r8
  40c984:	fb08 3315 	mls	r3, r8, r5, r3
  40c988:	b2bf      	uxth	r7, r7
  40c98a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40c98e:	fb0a f805 	mul.w	r8, sl, r5
  40c992:	45b8      	cmp	r8, r7
  40c994:	d904      	bls.n	40c9a0 <__udivdi3+0x1a8>
  40c996:	193f      	adds	r7, r7, r4
  40c998:	f105 33ff 	add.w	r3, r5, #4294967295
  40c99c:	d361      	bcc.n	40ca62 <__udivdi3+0x26a>
  40c99e:	461d      	mov	r5, r3
  40c9a0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40c9a4:	fbac 230b 	umull	r2, r3, ip, fp
  40c9a8:	ebc8 0707 	rsb	r7, r8, r7
  40c9ac:	429f      	cmp	r7, r3
  40c9ae:	f04f 0500 	mov.w	r5, #0
  40c9b2:	d349      	bcc.n	40ca48 <__udivdi3+0x250>
  40c9b4:	d045      	beq.n	40ca42 <__udivdi3+0x24a>
  40c9b6:	4662      	mov	r2, ip
  40c9b8:	462b      	mov	r3, r5
  40c9ba:	e763      	b.n	40c884 <__udivdi3+0x8c>
  40c9bc:	4094      	lsls	r4, r2
  40c9be:	f1c2 0320 	rsb	r3, r2, #32
  40c9c2:	fa21 fc03 	lsr.w	ip, r1, r3
  40c9c6:	0c26      	lsrs	r6, r4, #16
  40c9c8:	fa20 f303 	lsr.w	r3, r0, r3
  40c9cc:	fa01 f502 	lsl.w	r5, r1, r2
  40c9d0:	fbbc f8f6 	udiv	r8, ip, r6
  40c9d4:	ea43 0105 	orr.w	r1, r3, r5
  40c9d8:	0c0b      	lsrs	r3, r1, #16
  40c9da:	fb06 cc18 	mls	ip, r6, r8, ip
  40c9de:	b2a7      	uxth	r7, r4
  40c9e0:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
  40c9e4:	fb07 f308 	mul.w	r3, r7, r8
  40c9e8:	4563      	cmp	r3, ip
  40c9ea:	fa00 f502 	lsl.w	r5, r0, r2
  40c9ee:	d909      	bls.n	40ca04 <__udivdi3+0x20c>
  40c9f0:	eb1c 0c04 	adds.w	ip, ip, r4
  40c9f4:	f108 32ff 	add.w	r2, r8, #4294967295
  40c9f8:	d23a      	bcs.n	40ca70 <__udivdi3+0x278>
  40c9fa:	4563      	cmp	r3, ip
  40c9fc:	d938      	bls.n	40ca70 <__udivdi3+0x278>
  40c9fe:	f1a8 0802 	sub.w	r8, r8, #2
  40ca02:	44a4      	add	ip, r4
  40ca04:	ebc3 0c0c 	rsb	ip, r3, ip
  40ca08:	fbbc f3f6 	udiv	r3, ip, r6
  40ca0c:	b289      	uxth	r1, r1
  40ca0e:	fb06 cc13 	mls	ip, r6, r3, ip
  40ca12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  40ca16:	fb07 f203 	mul.w	r2, r7, r3
  40ca1a:	428a      	cmp	r2, r1
  40ca1c:	d907      	bls.n	40ca2e <__udivdi3+0x236>
  40ca1e:	1909      	adds	r1, r1, r4
  40ca20:	f103 30ff 	add.w	r0, r3, #4294967295
  40ca24:	d222      	bcs.n	40ca6c <__udivdi3+0x274>
  40ca26:	428a      	cmp	r2, r1
  40ca28:	d920      	bls.n	40ca6c <__udivdi3+0x274>
  40ca2a:	3b02      	subs	r3, #2
  40ca2c:	4421      	add	r1, r4
  40ca2e:	1a89      	subs	r1, r1, r2
  40ca30:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40ca34:	e749      	b.n	40c8ca <__udivdi3+0xd2>
  40ca36:	463a      	mov	r2, r7
  40ca38:	e70c      	b.n	40c854 <__udivdi3+0x5c>
  40ca3a:	4633      	mov	r3, r6
  40ca3c:	e71f      	b.n	40c87e <__udivdi3+0x86>
  40ca3e:	460a      	mov	r2, r1
  40ca40:	e76b      	b.n	40c91a <__udivdi3+0x122>
  40ca42:	40b0      	lsls	r0, r6
  40ca44:	4290      	cmp	r0, r2
  40ca46:	d2b6      	bcs.n	40c9b6 <__udivdi3+0x1be>
  40ca48:	f10c 32ff 	add.w	r2, ip, #4294967295
  40ca4c:	2300      	movs	r3, #0
  40ca4e:	e719      	b.n	40c884 <__udivdi3+0x8c>
  40ca50:	4633      	mov	r3, r6
  40ca52:	4632      	mov	r2, r6
  40ca54:	e716      	b.n	40c884 <__udivdi3+0x8c>
  40ca56:	4599      	cmp	r9, r3
  40ca58:	d98f      	bls.n	40c97a <__udivdi3+0x182>
  40ca5a:	f1ac 0c02 	sub.w	ip, ip, #2
  40ca5e:	4423      	add	r3, r4
  40ca60:	e78c      	b.n	40c97c <__udivdi3+0x184>
  40ca62:	45b8      	cmp	r8, r7
  40ca64:	d99b      	bls.n	40c99e <__udivdi3+0x1a6>
  40ca66:	3d02      	subs	r5, #2
  40ca68:	4427      	add	r7, r4
  40ca6a:	e799      	b.n	40c9a0 <__udivdi3+0x1a8>
  40ca6c:	4603      	mov	r3, r0
  40ca6e:	e7de      	b.n	40ca2e <__udivdi3+0x236>
  40ca70:	4690      	mov	r8, r2
  40ca72:	e7c7      	b.n	40ca04 <__udivdi3+0x20c>
  40ca74:	3802      	subs	r0, #2
  40ca76:	4421      	add	r1, r4
  40ca78:	e73a      	b.n	40c8f0 <__udivdi3+0xf8>
  40ca7a:	bf00      	nop

0040ca7c <__libc_init_array>:
  40ca7c:	b570      	push	{r4, r5, r6, lr}
  40ca7e:	4e0f      	ldr	r6, [pc, #60]	; (40cabc <__libc_init_array+0x40>)
  40ca80:	4d0f      	ldr	r5, [pc, #60]	; (40cac0 <__libc_init_array+0x44>)
  40ca82:	1b76      	subs	r6, r6, r5
  40ca84:	10b6      	asrs	r6, r6, #2
  40ca86:	d007      	beq.n	40ca98 <__libc_init_array+0x1c>
  40ca88:	3d04      	subs	r5, #4
  40ca8a:	2400      	movs	r4, #0
  40ca8c:	3401      	adds	r4, #1
  40ca8e:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40ca92:	4798      	blx	r3
  40ca94:	42a6      	cmp	r6, r4
  40ca96:	d1f9      	bne.n	40ca8c <__libc_init_array+0x10>
  40ca98:	4e0a      	ldr	r6, [pc, #40]	; (40cac4 <__libc_init_array+0x48>)
  40ca9a:	4d0b      	ldr	r5, [pc, #44]	; (40cac8 <__libc_init_array+0x4c>)
  40ca9c:	1b76      	subs	r6, r6, r5
  40ca9e:	f009 fde7 	bl	416670 <_init>
  40caa2:	10b6      	asrs	r6, r6, #2
  40caa4:	d008      	beq.n	40cab8 <__libc_init_array+0x3c>
  40caa6:	3d04      	subs	r5, #4
  40caa8:	2400      	movs	r4, #0
  40caaa:	3401      	adds	r4, #1
  40caac:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40cab0:	4798      	blx	r3
  40cab2:	42a6      	cmp	r6, r4
  40cab4:	d1f9      	bne.n	40caaa <__libc_init_array+0x2e>
  40cab6:	bd70      	pop	{r4, r5, r6, pc}
  40cab8:	bd70      	pop	{r4, r5, r6, pc}
  40caba:	bf00      	nop
  40cabc:	0041667c 	.word	0x0041667c
  40cac0:	0041667c 	.word	0x0041667c
  40cac4:	00416684 	.word	0x00416684
  40cac8:	0041667c 	.word	0x0041667c

0040cacc <iprintf>:
  40cacc:	b40f      	push	{r0, r1, r2, r3}
  40cace:	b500      	push	{lr}
  40cad0:	4a07      	ldr	r2, [pc, #28]	; (40caf0 <iprintf+0x24>)
  40cad2:	b083      	sub	sp, #12
  40cad4:	ab04      	add	r3, sp, #16
  40cad6:	6810      	ldr	r0, [r2, #0]
  40cad8:	f853 2b04 	ldr.w	r2, [r3], #4
  40cadc:	6881      	ldr	r1, [r0, #8]
  40cade:	9301      	str	r3, [sp, #4]
  40cae0:	f002 fcf2 	bl	40f4c8 <_vfiprintf_r>
  40cae4:	b003      	add	sp, #12
  40cae6:	f85d eb04 	ldr.w	lr, [sp], #4
  40caea:	b004      	add	sp, #16
  40caec:	4770      	bx	lr
  40caee:	bf00      	nop
  40caf0:	20000798 	.word	0x20000798

0040caf4 <memcpy>:
  40caf4:	4684      	mov	ip, r0
  40caf6:	ea41 0300 	orr.w	r3, r1, r0
  40cafa:	f013 0303 	ands.w	r3, r3, #3
  40cafe:	d16d      	bne.n	40cbdc <memcpy+0xe8>
  40cb00:	3a40      	subs	r2, #64	; 0x40
  40cb02:	d341      	bcc.n	40cb88 <memcpy+0x94>
  40cb04:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb08:	f840 3b04 	str.w	r3, [r0], #4
  40cb0c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb10:	f840 3b04 	str.w	r3, [r0], #4
  40cb14:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb18:	f840 3b04 	str.w	r3, [r0], #4
  40cb1c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb20:	f840 3b04 	str.w	r3, [r0], #4
  40cb24:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb28:	f840 3b04 	str.w	r3, [r0], #4
  40cb2c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb30:	f840 3b04 	str.w	r3, [r0], #4
  40cb34:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb38:	f840 3b04 	str.w	r3, [r0], #4
  40cb3c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb40:	f840 3b04 	str.w	r3, [r0], #4
  40cb44:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb48:	f840 3b04 	str.w	r3, [r0], #4
  40cb4c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb50:	f840 3b04 	str.w	r3, [r0], #4
  40cb54:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb58:	f840 3b04 	str.w	r3, [r0], #4
  40cb5c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb60:	f840 3b04 	str.w	r3, [r0], #4
  40cb64:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb68:	f840 3b04 	str.w	r3, [r0], #4
  40cb6c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb70:	f840 3b04 	str.w	r3, [r0], #4
  40cb74:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb78:	f840 3b04 	str.w	r3, [r0], #4
  40cb7c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb80:	f840 3b04 	str.w	r3, [r0], #4
  40cb84:	3a40      	subs	r2, #64	; 0x40
  40cb86:	d2bd      	bcs.n	40cb04 <memcpy+0x10>
  40cb88:	3230      	adds	r2, #48	; 0x30
  40cb8a:	d311      	bcc.n	40cbb0 <memcpy+0xbc>
  40cb8c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb90:	f840 3b04 	str.w	r3, [r0], #4
  40cb94:	f851 3b04 	ldr.w	r3, [r1], #4
  40cb98:	f840 3b04 	str.w	r3, [r0], #4
  40cb9c:	f851 3b04 	ldr.w	r3, [r1], #4
  40cba0:	f840 3b04 	str.w	r3, [r0], #4
  40cba4:	f851 3b04 	ldr.w	r3, [r1], #4
  40cba8:	f840 3b04 	str.w	r3, [r0], #4
  40cbac:	3a10      	subs	r2, #16
  40cbae:	d2ed      	bcs.n	40cb8c <memcpy+0x98>
  40cbb0:	320c      	adds	r2, #12
  40cbb2:	d305      	bcc.n	40cbc0 <memcpy+0xcc>
  40cbb4:	f851 3b04 	ldr.w	r3, [r1], #4
  40cbb8:	f840 3b04 	str.w	r3, [r0], #4
  40cbbc:	3a04      	subs	r2, #4
  40cbbe:	d2f9      	bcs.n	40cbb4 <memcpy+0xc0>
  40cbc0:	3204      	adds	r2, #4
  40cbc2:	d008      	beq.n	40cbd6 <memcpy+0xe2>
  40cbc4:	07d2      	lsls	r2, r2, #31
  40cbc6:	bf1c      	itt	ne
  40cbc8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40cbcc:	f800 3b01 	strbne.w	r3, [r0], #1
  40cbd0:	d301      	bcc.n	40cbd6 <memcpy+0xe2>
  40cbd2:	880b      	ldrh	r3, [r1, #0]
  40cbd4:	8003      	strh	r3, [r0, #0]
  40cbd6:	4660      	mov	r0, ip
  40cbd8:	4770      	bx	lr
  40cbda:	bf00      	nop
  40cbdc:	2a08      	cmp	r2, #8
  40cbde:	d313      	bcc.n	40cc08 <memcpy+0x114>
  40cbe0:	078b      	lsls	r3, r1, #30
  40cbe2:	d08d      	beq.n	40cb00 <memcpy+0xc>
  40cbe4:	f010 0303 	ands.w	r3, r0, #3
  40cbe8:	d08a      	beq.n	40cb00 <memcpy+0xc>
  40cbea:	f1c3 0304 	rsb	r3, r3, #4
  40cbee:	1ad2      	subs	r2, r2, r3
  40cbf0:	07db      	lsls	r3, r3, #31
  40cbf2:	bf1c      	itt	ne
  40cbf4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40cbf8:	f800 3b01 	strbne.w	r3, [r0], #1
  40cbfc:	d380      	bcc.n	40cb00 <memcpy+0xc>
  40cbfe:	f831 3b02 	ldrh.w	r3, [r1], #2
  40cc02:	f820 3b02 	strh.w	r3, [r0], #2
  40cc06:	e77b      	b.n	40cb00 <memcpy+0xc>
  40cc08:	3a04      	subs	r2, #4
  40cc0a:	d3d9      	bcc.n	40cbc0 <memcpy+0xcc>
  40cc0c:	3a01      	subs	r2, #1
  40cc0e:	f811 3b01 	ldrb.w	r3, [r1], #1
  40cc12:	f800 3b01 	strb.w	r3, [r0], #1
  40cc16:	d2f9      	bcs.n	40cc0c <memcpy+0x118>
  40cc18:	780b      	ldrb	r3, [r1, #0]
  40cc1a:	7003      	strb	r3, [r0, #0]
  40cc1c:	784b      	ldrb	r3, [r1, #1]
  40cc1e:	7043      	strb	r3, [r0, #1]
  40cc20:	788b      	ldrb	r3, [r1, #2]
  40cc22:	7083      	strb	r3, [r0, #2]
  40cc24:	4660      	mov	r0, ip
  40cc26:	4770      	bx	lr

0040cc28 <memset>:
  40cc28:	b4f0      	push	{r4, r5, r6, r7}
  40cc2a:	0784      	lsls	r4, r0, #30
  40cc2c:	d043      	beq.n	40ccb6 <memset+0x8e>
  40cc2e:	1e54      	subs	r4, r2, #1
  40cc30:	2a00      	cmp	r2, #0
  40cc32:	d03e      	beq.n	40ccb2 <memset+0x8a>
  40cc34:	b2cd      	uxtb	r5, r1
  40cc36:	4603      	mov	r3, r0
  40cc38:	e003      	b.n	40cc42 <memset+0x1a>
  40cc3a:	1e62      	subs	r2, r4, #1
  40cc3c:	2c00      	cmp	r4, #0
  40cc3e:	d038      	beq.n	40ccb2 <memset+0x8a>
  40cc40:	4614      	mov	r4, r2
  40cc42:	f803 5b01 	strb.w	r5, [r3], #1
  40cc46:	079a      	lsls	r2, r3, #30
  40cc48:	d1f7      	bne.n	40cc3a <memset+0x12>
  40cc4a:	2c03      	cmp	r4, #3
  40cc4c:	d92a      	bls.n	40cca4 <memset+0x7c>
  40cc4e:	b2cd      	uxtb	r5, r1
  40cc50:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40cc54:	2c0f      	cmp	r4, #15
  40cc56:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40cc5a:	d915      	bls.n	40cc88 <memset+0x60>
  40cc5c:	f1a4 0710 	sub.w	r7, r4, #16
  40cc60:	093f      	lsrs	r7, r7, #4
  40cc62:	f103 0610 	add.w	r6, r3, #16
  40cc66:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40cc6a:	461a      	mov	r2, r3
  40cc6c:	6015      	str	r5, [r2, #0]
  40cc6e:	6055      	str	r5, [r2, #4]
  40cc70:	6095      	str	r5, [r2, #8]
  40cc72:	60d5      	str	r5, [r2, #12]
  40cc74:	3210      	adds	r2, #16
  40cc76:	42b2      	cmp	r2, r6
  40cc78:	d1f8      	bne.n	40cc6c <memset+0x44>
  40cc7a:	f004 040f 	and.w	r4, r4, #15
  40cc7e:	3701      	adds	r7, #1
  40cc80:	2c03      	cmp	r4, #3
  40cc82:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40cc86:	d90d      	bls.n	40cca4 <memset+0x7c>
  40cc88:	461e      	mov	r6, r3
  40cc8a:	4622      	mov	r2, r4
  40cc8c:	3a04      	subs	r2, #4
  40cc8e:	2a03      	cmp	r2, #3
  40cc90:	f846 5b04 	str.w	r5, [r6], #4
  40cc94:	d8fa      	bhi.n	40cc8c <memset+0x64>
  40cc96:	1f22      	subs	r2, r4, #4
  40cc98:	f022 0203 	bic.w	r2, r2, #3
  40cc9c:	3204      	adds	r2, #4
  40cc9e:	4413      	add	r3, r2
  40cca0:	f004 0403 	and.w	r4, r4, #3
  40cca4:	b12c      	cbz	r4, 40ccb2 <memset+0x8a>
  40cca6:	b2c9      	uxtb	r1, r1
  40cca8:	441c      	add	r4, r3
  40ccaa:	f803 1b01 	strb.w	r1, [r3], #1
  40ccae:	42a3      	cmp	r3, r4
  40ccb0:	d1fb      	bne.n	40ccaa <memset+0x82>
  40ccb2:	bcf0      	pop	{r4, r5, r6, r7}
  40ccb4:	4770      	bx	lr
  40ccb6:	4614      	mov	r4, r2
  40ccb8:	4603      	mov	r3, r0
  40ccba:	e7c6      	b.n	40cc4a <memset+0x22>

0040ccbc <_puts_r>:
  40ccbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ccbe:	4604      	mov	r4, r0
  40ccc0:	b089      	sub	sp, #36	; 0x24
  40ccc2:	4608      	mov	r0, r1
  40ccc4:	460d      	mov	r5, r1
  40ccc6:	f000 f94d 	bl	40cf64 <strlen>
  40ccca:	68a3      	ldr	r3, [r4, #8]
  40cccc:	4f11      	ldr	r7, [pc, #68]	; (40cd14 <_puts_r+0x58>)
  40ccce:	899a      	ldrh	r2, [r3, #12]
  40ccd0:	9504      	str	r5, [sp, #16]
  40ccd2:	2102      	movs	r1, #2
  40ccd4:	f100 0e01 	add.w	lr, r0, #1
  40ccd8:	2601      	movs	r6, #1
  40ccda:	ad04      	add	r5, sp, #16
  40ccdc:	9102      	str	r1, [sp, #8]
  40ccde:	0491      	lsls	r1, r2, #18
  40cce0:	9005      	str	r0, [sp, #20]
  40cce2:	f8cd e00c 	str.w	lr, [sp, #12]
  40cce6:	9706      	str	r7, [sp, #24]
  40cce8:	9607      	str	r6, [sp, #28]
  40ccea:	9501      	str	r5, [sp, #4]
  40ccec:	d406      	bmi.n	40ccfc <_puts_r+0x40>
  40ccee:	6e59      	ldr	r1, [r3, #100]	; 0x64
  40ccf0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40ccf4:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40ccf8:	819a      	strh	r2, [r3, #12]
  40ccfa:	6659      	str	r1, [r3, #100]	; 0x64
  40ccfc:	4620      	mov	r0, r4
  40ccfe:	4619      	mov	r1, r3
  40cd00:	aa01      	add	r2, sp, #4
  40cd02:	f004 fd6b 	bl	4117dc <__sfvwrite_r>
  40cd06:	2800      	cmp	r0, #0
  40cd08:	bf0c      	ite	eq
  40cd0a:	200a      	moveq	r0, #10
  40cd0c:	f04f 30ff 	movne.w	r0, #4294967295
  40cd10:	b009      	add	sp, #36	; 0x24
  40cd12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40cd14:	0041623c 	.word	0x0041623c

0040cd18 <puts>:
  40cd18:	4b02      	ldr	r3, [pc, #8]	; (40cd24 <puts+0xc>)
  40cd1a:	4601      	mov	r1, r0
  40cd1c:	6818      	ldr	r0, [r3, #0]
  40cd1e:	f7ff bfcd 	b.w	40ccbc <_puts_r>
  40cd22:	bf00      	nop
  40cd24:	20000798 	.word	0x20000798

0040cd28 <setbuf>:
  40cd28:	2900      	cmp	r1, #0
  40cd2a:	bf0c      	ite	eq
  40cd2c:	2202      	moveq	r2, #2
  40cd2e:	2200      	movne	r2, #0
  40cd30:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40cd34:	f000 b800 	b.w	40cd38 <setvbuf>

0040cd38 <setvbuf>:
  40cd38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40cd3c:	4c3c      	ldr	r4, [pc, #240]	; (40ce30 <setvbuf+0xf8>)
  40cd3e:	6825      	ldr	r5, [r4, #0]
  40cd40:	4688      	mov	r8, r1
  40cd42:	4604      	mov	r4, r0
  40cd44:	4616      	mov	r6, r2
  40cd46:	461f      	mov	r7, r3
  40cd48:	b115      	cbz	r5, 40cd50 <setvbuf+0x18>
  40cd4a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40cd4c:	2b00      	cmp	r3, #0
  40cd4e:	d04f      	beq.n	40cdf0 <setvbuf+0xb8>
  40cd50:	2e02      	cmp	r6, #2
  40cd52:	d830      	bhi.n	40cdb6 <setvbuf+0x7e>
  40cd54:	2f00      	cmp	r7, #0
  40cd56:	db2e      	blt.n	40cdb6 <setvbuf+0x7e>
  40cd58:	4628      	mov	r0, r5
  40cd5a:	4621      	mov	r1, r4
  40cd5c:	f004 fb12 	bl	411384 <_fflush_r>
  40cd60:	89a3      	ldrh	r3, [r4, #12]
  40cd62:	2200      	movs	r2, #0
  40cd64:	6062      	str	r2, [r4, #4]
  40cd66:	61a2      	str	r2, [r4, #24]
  40cd68:	061a      	lsls	r2, r3, #24
  40cd6a:	d428      	bmi.n	40cdbe <setvbuf+0x86>
  40cd6c:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40cd70:	b29b      	uxth	r3, r3
  40cd72:	2e02      	cmp	r6, #2
  40cd74:	81a3      	strh	r3, [r4, #12]
  40cd76:	d02d      	beq.n	40cdd4 <setvbuf+0x9c>
  40cd78:	f1b8 0f00 	cmp.w	r8, #0
  40cd7c:	d03c      	beq.n	40cdf8 <setvbuf+0xc0>
  40cd7e:	2e01      	cmp	r6, #1
  40cd80:	d013      	beq.n	40cdaa <setvbuf+0x72>
  40cd82:	b29b      	uxth	r3, r3
  40cd84:	f003 0008 	and.w	r0, r3, #8
  40cd88:	4a2a      	ldr	r2, [pc, #168]	; (40ce34 <setvbuf+0xfc>)
  40cd8a:	63ea      	str	r2, [r5, #60]	; 0x3c
  40cd8c:	b280      	uxth	r0, r0
  40cd8e:	f8c4 8000 	str.w	r8, [r4]
  40cd92:	f8c4 8010 	str.w	r8, [r4, #16]
  40cd96:	6167      	str	r7, [r4, #20]
  40cd98:	b178      	cbz	r0, 40cdba <setvbuf+0x82>
  40cd9a:	f013 0f03 	tst.w	r3, #3
  40cd9e:	bf18      	it	ne
  40cda0:	2700      	movne	r7, #0
  40cda2:	60a7      	str	r7, [r4, #8]
  40cda4:	2000      	movs	r0, #0
  40cda6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40cdaa:	f043 0301 	orr.w	r3, r3, #1
  40cdae:	427a      	negs	r2, r7
  40cdb0:	81a3      	strh	r3, [r4, #12]
  40cdb2:	61a2      	str	r2, [r4, #24]
  40cdb4:	e7e5      	b.n	40cd82 <setvbuf+0x4a>
  40cdb6:	f04f 30ff 	mov.w	r0, #4294967295
  40cdba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40cdbe:	4628      	mov	r0, r5
  40cdc0:	6921      	ldr	r1, [r4, #16]
  40cdc2:	f004 fc3d 	bl	411640 <_free_r>
  40cdc6:	89a3      	ldrh	r3, [r4, #12]
  40cdc8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40cdcc:	b29b      	uxth	r3, r3
  40cdce:	2e02      	cmp	r6, #2
  40cdd0:	81a3      	strh	r3, [r4, #12]
  40cdd2:	d1d1      	bne.n	40cd78 <setvbuf+0x40>
  40cdd4:	2000      	movs	r0, #0
  40cdd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40cdda:	f043 0302 	orr.w	r3, r3, #2
  40cdde:	2500      	movs	r5, #0
  40cde0:	2101      	movs	r1, #1
  40cde2:	81a3      	strh	r3, [r4, #12]
  40cde4:	60a5      	str	r5, [r4, #8]
  40cde6:	6022      	str	r2, [r4, #0]
  40cde8:	6122      	str	r2, [r4, #16]
  40cdea:	6161      	str	r1, [r4, #20]
  40cdec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40cdf0:	4628      	mov	r0, r5
  40cdf2:	f004 fae3 	bl	4113bc <__sinit>
  40cdf6:	e7ab      	b.n	40cd50 <setvbuf+0x18>
  40cdf8:	2f00      	cmp	r7, #0
  40cdfa:	bf08      	it	eq
  40cdfc:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40ce00:	4638      	mov	r0, r7
  40ce02:	f004 ff3d 	bl	411c80 <malloc>
  40ce06:	4680      	mov	r8, r0
  40ce08:	b128      	cbz	r0, 40ce16 <setvbuf+0xde>
  40ce0a:	89a3      	ldrh	r3, [r4, #12]
  40ce0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40ce10:	b29b      	uxth	r3, r3
  40ce12:	81a3      	strh	r3, [r4, #12]
  40ce14:	e7b3      	b.n	40cd7e <setvbuf+0x46>
  40ce16:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40ce1a:	f004 ff31 	bl	411c80 <malloc>
  40ce1e:	4680      	mov	r8, r0
  40ce20:	b918      	cbnz	r0, 40ce2a <setvbuf+0xf2>
  40ce22:	89a3      	ldrh	r3, [r4, #12]
  40ce24:	f04f 30ff 	mov.w	r0, #4294967295
  40ce28:	e7d5      	b.n	40cdd6 <setvbuf+0x9e>
  40ce2a:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40ce2e:	e7ec      	b.n	40ce0a <setvbuf+0xd2>
  40ce30:	20000798 	.word	0x20000798
  40ce34:	004113b1 	.word	0x004113b1

0040ce38 <sprintf>:
  40ce38:	b40e      	push	{r1, r2, r3}
  40ce3a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ce3c:	b09c      	sub	sp, #112	; 0x70
  40ce3e:	ab21      	add	r3, sp, #132	; 0x84
  40ce40:	490f      	ldr	r1, [pc, #60]	; (40ce80 <sprintf+0x48>)
  40ce42:	f853 2b04 	ldr.w	r2, [r3], #4
  40ce46:	9301      	str	r3, [sp, #4]
  40ce48:	4605      	mov	r5, r0
  40ce4a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40ce4e:	6808      	ldr	r0, [r1, #0]
  40ce50:	9502      	str	r5, [sp, #8]
  40ce52:	f44f 7702 	mov.w	r7, #520	; 0x208
  40ce56:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40ce5a:	a902      	add	r1, sp, #8
  40ce5c:	9506      	str	r5, [sp, #24]
  40ce5e:	f8ad 7014 	strh.w	r7, [sp, #20]
  40ce62:	9404      	str	r4, [sp, #16]
  40ce64:	9407      	str	r4, [sp, #28]
  40ce66:	f8ad 6016 	strh.w	r6, [sp, #22]
  40ce6a:	f000 f937 	bl	40d0dc <_svfprintf_r>
  40ce6e:	9b02      	ldr	r3, [sp, #8]
  40ce70:	2200      	movs	r2, #0
  40ce72:	701a      	strb	r2, [r3, #0]
  40ce74:	b01c      	add	sp, #112	; 0x70
  40ce76:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40ce7a:	b003      	add	sp, #12
  40ce7c:	4770      	bx	lr
  40ce7e:	bf00      	nop
  40ce80:	20000798 	.word	0x20000798

0040ce84 <sscanf>:
  40ce84:	b40e      	push	{r1, r2, r3}
  40ce86:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ce88:	b09c      	sub	sp, #112	; 0x70
  40ce8a:	ac21      	add	r4, sp, #132	; 0x84
  40ce8c:	f44f 7201 	mov.w	r2, #516	; 0x204
  40ce90:	f854 6b04 	ldr.w	r6, [r4], #4
  40ce94:	f8ad 2014 	strh.w	r2, [sp, #20]
  40ce98:	9002      	str	r0, [sp, #8]
  40ce9a:	9006      	str	r0, [sp, #24]
  40ce9c:	f000 f862 	bl	40cf64 <strlen>
  40cea0:	4b0c      	ldr	r3, [pc, #48]	; (40ced4 <sscanf+0x50>)
  40cea2:	9401      	str	r4, [sp, #4]
  40cea4:	4605      	mov	r5, r0
  40cea6:	4632      	mov	r2, r6
  40cea8:	4f0b      	ldr	r7, [pc, #44]	; (40ced8 <sscanf+0x54>)
  40ceaa:	6818      	ldr	r0, [r3, #0]
  40ceac:	9503      	str	r5, [sp, #12]
  40ceae:	4623      	mov	r3, r4
  40ceb0:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40ceb4:	2400      	movs	r4, #0
  40ceb6:	a902      	add	r1, sp, #8
  40ceb8:	9507      	str	r5, [sp, #28]
  40ceba:	970a      	str	r7, [sp, #40]	; 0x28
  40cebc:	940e      	str	r4, [sp, #56]	; 0x38
  40cebe:	9413      	str	r4, [sp, #76]	; 0x4c
  40cec0:	f8ad 6016 	strh.w	r6, [sp, #22]
  40cec4:	f001 fb86 	bl	40e5d4 <__ssvfscanf_r>
  40cec8:	b01c      	add	sp, #112	; 0x70
  40ceca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40cece:	b003      	add	sp, #12
  40ced0:	4770      	bx	lr
  40ced2:	bf00      	nop
  40ced4:	20000798 	.word	0x20000798
  40ced8:	0040cf01 	.word	0x0040cf01

0040cedc <__sread>:
  40cedc:	b510      	push	{r4, lr}
  40cede:	460c      	mov	r4, r1
  40cee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cee4:	f005 feac 	bl	412c40 <_read_r>
  40cee8:	2800      	cmp	r0, #0
  40ceea:	db03      	blt.n	40cef4 <__sread+0x18>
  40ceec:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40ceee:	4403      	add	r3, r0
  40cef0:	6523      	str	r3, [r4, #80]	; 0x50
  40cef2:	bd10      	pop	{r4, pc}
  40cef4:	89a3      	ldrh	r3, [r4, #12]
  40cef6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40cefa:	81a3      	strh	r3, [r4, #12]
  40cefc:	bd10      	pop	{r4, pc}
  40cefe:	bf00      	nop

0040cf00 <__seofread>:
  40cf00:	2000      	movs	r0, #0
  40cf02:	4770      	bx	lr

0040cf04 <__swrite>:
  40cf04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40cf08:	460c      	mov	r4, r1
  40cf0a:	8989      	ldrh	r1, [r1, #12]
  40cf0c:	461d      	mov	r5, r3
  40cf0e:	05cb      	lsls	r3, r1, #23
  40cf10:	4616      	mov	r6, r2
  40cf12:	4607      	mov	r7, r0
  40cf14:	d506      	bpl.n	40cf24 <__swrite+0x20>
  40cf16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40cf1a:	2200      	movs	r2, #0
  40cf1c:	2302      	movs	r3, #2
  40cf1e:	f004 fe2b 	bl	411b78 <_lseek_r>
  40cf22:	89a1      	ldrh	r1, [r4, #12]
  40cf24:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40cf28:	81a1      	strh	r1, [r4, #12]
  40cf2a:	4638      	mov	r0, r7
  40cf2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40cf30:	4632      	mov	r2, r6
  40cf32:	462b      	mov	r3, r5
  40cf34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40cf38:	f003 b92c 	b.w	410194 <_write_r>

0040cf3c <__sseek>:
  40cf3c:	b510      	push	{r4, lr}
  40cf3e:	460c      	mov	r4, r1
  40cf40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cf44:	f004 fe18 	bl	411b78 <_lseek_r>
  40cf48:	89a3      	ldrh	r3, [r4, #12]
  40cf4a:	1c42      	adds	r2, r0, #1
  40cf4c:	bf0e      	itee	eq
  40cf4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40cf52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40cf56:	6520      	strne	r0, [r4, #80]	; 0x50
  40cf58:	81a3      	strh	r3, [r4, #12]
  40cf5a:	bd10      	pop	{r4, pc}

0040cf5c <__sclose>:
  40cf5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cf60:	f003 b99e 	b.w	4102a0 <_close_r>

0040cf64 <strlen>:
  40cf64:	f020 0103 	bic.w	r1, r0, #3
  40cf68:	f010 0003 	ands.w	r0, r0, #3
  40cf6c:	f1c0 0000 	rsb	r0, r0, #0
  40cf70:	f851 3b04 	ldr.w	r3, [r1], #4
  40cf74:	f100 0c04 	add.w	ip, r0, #4
  40cf78:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40cf7c:	f06f 0200 	mvn.w	r2, #0
  40cf80:	bf1c      	itt	ne
  40cf82:	fa22 f20c 	lsrne.w	r2, r2, ip
  40cf86:	4313      	orrne	r3, r2
  40cf88:	f04f 0c01 	mov.w	ip, #1
  40cf8c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40cf90:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40cf94:	eba3 020c 	sub.w	r2, r3, ip
  40cf98:	ea22 0203 	bic.w	r2, r2, r3
  40cf9c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40cfa0:	bf04      	itt	eq
  40cfa2:	f851 3b04 	ldreq.w	r3, [r1], #4
  40cfa6:	3004      	addeq	r0, #4
  40cfa8:	d0f4      	beq.n	40cf94 <strlen+0x30>
  40cfaa:	f013 0fff 	tst.w	r3, #255	; 0xff
  40cfae:	bf1f      	itttt	ne
  40cfb0:	3001      	addne	r0, #1
  40cfb2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40cfb6:	3001      	addne	r0, #1
  40cfb8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40cfbc:	bf18      	it	ne
  40cfbe:	3001      	addne	r0, #1
  40cfc0:	4770      	bx	lr
  40cfc2:	bf00      	nop

0040cfc4 <strncmp>:
  40cfc4:	b430      	push	{r4, r5}
  40cfc6:	2a00      	cmp	r2, #0
  40cfc8:	d04a      	beq.n	40d060 <strncmp+0x9c>
  40cfca:	ea40 0301 	orr.w	r3, r0, r1
  40cfce:	f013 0303 	ands.w	r3, r3, #3
  40cfd2:	d12d      	bne.n	40d030 <strncmp+0x6c>
  40cfd4:	2a03      	cmp	r2, #3
  40cfd6:	d92b      	bls.n	40d030 <strncmp+0x6c>
  40cfd8:	6804      	ldr	r4, [r0, #0]
  40cfda:	680d      	ldr	r5, [r1, #0]
  40cfdc:	42ac      	cmp	r4, r5
  40cfde:	d127      	bne.n	40d030 <strncmp+0x6c>
  40cfe0:	3a04      	subs	r2, #4
  40cfe2:	d03d      	beq.n	40d060 <strncmp+0x9c>
  40cfe4:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40cfe8:	ea25 0404 	bic.w	r4, r5, r4
  40cfec:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40cff0:	d13c      	bne.n	40d06c <strncmp+0xa8>
  40cff2:	460c      	mov	r4, r1
  40cff4:	4603      	mov	r3, r0
  40cff6:	e00e      	b.n	40d016 <strncmp+0x52>
  40cff8:	685b      	ldr	r3, [r3, #4]
  40cffa:	6864      	ldr	r4, [r4, #4]
  40cffc:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40d000:	42a3      	cmp	r3, r4
  40d002:	ea25 0503 	bic.w	r5, r5, r3
  40d006:	d113      	bne.n	40d030 <strncmp+0x6c>
  40d008:	3a04      	subs	r2, #4
  40d00a:	d029      	beq.n	40d060 <strncmp+0x9c>
  40d00c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40d010:	d129      	bne.n	40d066 <strncmp+0xa2>
  40d012:	4603      	mov	r3, r0
  40d014:	460c      	mov	r4, r1
  40d016:	2a03      	cmp	r2, #3
  40d018:	f100 0004 	add.w	r0, r0, #4
  40d01c:	f101 0104 	add.w	r1, r1, #4
  40d020:	d8ea      	bhi.n	40cff8 <strncmp+0x34>
  40d022:	1e55      	subs	r5, r2, #1
  40d024:	b92a      	cbnz	r2, 40d032 <strncmp+0x6e>
  40d026:	7918      	ldrb	r0, [r3, #4]
  40d028:	7922      	ldrb	r2, [r4, #4]
  40d02a:	1a80      	subs	r0, r0, r2
  40d02c:	bc30      	pop	{r4, r5}
  40d02e:	4770      	bx	lr
  40d030:	1e55      	subs	r5, r2, #1
  40d032:	7803      	ldrb	r3, [r0, #0]
  40d034:	780a      	ldrb	r2, [r1, #0]
  40d036:	4293      	cmp	r3, r2
  40d038:	d11a      	bne.n	40d070 <strncmp+0xac>
  40d03a:	b1dd      	cbz	r5, 40d074 <strncmp+0xb0>
  40d03c:	b1b3      	cbz	r3, 40d06c <strncmp+0xa8>
  40d03e:	1c6c      	adds	r4, r5, #1
  40d040:	440c      	add	r4, r1
  40d042:	1c8b      	adds	r3, r1, #2
  40d044:	4601      	mov	r1, r0
  40d046:	e004      	b.n	40d052 <strncmp+0x8e>
  40d048:	42a3      	cmp	r3, r4
  40d04a:	d00c      	beq.n	40d066 <strncmp+0xa2>
  40d04c:	3301      	adds	r3, #1
  40d04e:	2800      	cmp	r0, #0
  40d050:	d0ec      	beq.n	40d02c <strncmp+0x68>
  40d052:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40d056:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40d05a:	4290      	cmp	r0, r2
  40d05c:	d0f4      	beq.n	40d048 <strncmp+0x84>
  40d05e:	e7e4      	b.n	40d02a <strncmp+0x66>
  40d060:	4610      	mov	r0, r2
  40d062:	bc30      	pop	{r4, r5}
  40d064:	4770      	bx	lr
  40d066:	2000      	movs	r0, #0
  40d068:	bc30      	pop	{r4, r5}
  40d06a:	4770      	bx	lr
  40d06c:	4618      	mov	r0, r3
  40d06e:	e7dd      	b.n	40d02c <strncmp+0x68>
  40d070:	4618      	mov	r0, r3
  40d072:	e7da      	b.n	40d02a <strncmp+0x66>
  40d074:	4628      	mov	r0, r5
  40d076:	e7d9      	b.n	40d02c <strncmp+0x68>

0040d078 <strncpy>:
  40d078:	ea40 0301 	orr.w	r3, r0, r1
  40d07c:	079b      	lsls	r3, r3, #30
  40d07e:	b470      	push	{r4, r5, r6}
  40d080:	d12a      	bne.n	40d0d8 <strncpy+0x60>
  40d082:	2a03      	cmp	r2, #3
  40d084:	d928      	bls.n	40d0d8 <strncpy+0x60>
  40d086:	460c      	mov	r4, r1
  40d088:	4603      	mov	r3, r0
  40d08a:	4621      	mov	r1, r4
  40d08c:	f854 5b04 	ldr.w	r5, [r4], #4
  40d090:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  40d094:	ea26 0605 	bic.w	r6, r6, r5
  40d098:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  40d09c:	d105      	bne.n	40d0aa <strncpy+0x32>
  40d09e:	3a04      	subs	r2, #4
  40d0a0:	2a03      	cmp	r2, #3
  40d0a2:	f843 5b04 	str.w	r5, [r3], #4
  40d0a6:	4621      	mov	r1, r4
  40d0a8:	d8ef      	bhi.n	40d08a <strncpy+0x12>
  40d0aa:	b19a      	cbz	r2, 40d0d4 <strncpy+0x5c>
  40d0ac:	780c      	ldrb	r4, [r1, #0]
  40d0ae:	701c      	strb	r4, [r3, #0]
  40d0b0:	3a01      	subs	r2, #1
  40d0b2:	3301      	adds	r3, #1
  40d0b4:	b13c      	cbz	r4, 40d0c6 <strncpy+0x4e>
  40d0b6:	b16a      	cbz	r2, 40d0d4 <strncpy+0x5c>
  40d0b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40d0bc:	f803 4b01 	strb.w	r4, [r3], #1
  40d0c0:	3a01      	subs	r2, #1
  40d0c2:	2c00      	cmp	r4, #0
  40d0c4:	d1f7      	bne.n	40d0b6 <strncpy+0x3e>
  40d0c6:	b12a      	cbz	r2, 40d0d4 <strncpy+0x5c>
  40d0c8:	441a      	add	r2, r3
  40d0ca:	2100      	movs	r1, #0
  40d0cc:	f803 1b01 	strb.w	r1, [r3], #1
  40d0d0:	4293      	cmp	r3, r2
  40d0d2:	d1fb      	bne.n	40d0cc <strncpy+0x54>
  40d0d4:	bc70      	pop	{r4, r5, r6}
  40d0d6:	4770      	bx	lr
  40d0d8:	4603      	mov	r3, r0
  40d0da:	e7e6      	b.n	40d0aa <strncpy+0x32>

0040d0dc <_svfprintf_r>:
  40d0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d0e0:	b0c9      	sub	sp, #292	; 0x124
  40d0e2:	4691      	mov	r9, r2
  40d0e4:	9310      	str	r3, [sp, #64]	; 0x40
  40d0e6:	910c      	str	r1, [sp, #48]	; 0x30
  40d0e8:	900d      	str	r0, [sp, #52]	; 0x34
  40d0ea:	f004 fd41 	bl	411b70 <_localeconv_r>
  40d0ee:	6800      	ldr	r0, [r0, #0]
  40d0f0:	9015      	str	r0, [sp, #84]	; 0x54
  40d0f2:	f7ff ff37 	bl	40cf64 <strlen>
  40d0f6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40d0f8:	9018      	str	r0, [sp, #96]	; 0x60
  40d0fa:	89a3      	ldrh	r3, [r4, #12]
  40d0fc:	061a      	lsls	r2, r3, #24
  40d0fe:	d503      	bpl.n	40d108 <_svfprintf_r+0x2c>
  40d100:	6923      	ldr	r3, [r4, #16]
  40d102:	2b00      	cmp	r3, #0
  40d104:	f001 808d 	beq.w	40e222 <_svfprintf_r+0x1146>
  40d108:	ac38      	add	r4, sp, #224	; 0xe0
  40d10a:	46a4      	mov	ip, r4
  40d10c:	9408      	str	r4, [sp, #32]
  40d10e:	942b      	str	r4, [sp, #172]	; 0xac
  40d110:	2500      	movs	r5, #0
  40d112:	2400      	movs	r4, #0
  40d114:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40d118:	2300      	movs	r3, #0
  40d11a:	9311      	str	r3, [sp, #68]	; 0x44
  40d11c:	932d      	str	r3, [sp, #180]	; 0xb4
  40d11e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d120:	931a      	str	r3, [sp, #104]	; 0x68
  40d122:	9319      	str	r3, [sp, #100]	; 0x64
  40d124:	930e      	str	r3, [sp, #56]	; 0x38
  40d126:	4666      	mov	r6, ip
  40d128:	f899 3000 	ldrb.w	r3, [r9]
  40d12c:	2b00      	cmp	r3, #0
  40d12e:	f000 80f8 	beq.w	40d322 <_svfprintf_r+0x246>
  40d132:	2b25      	cmp	r3, #37	; 0x25
  40d134:	f000 80f5 	beq.w	40d322 <_svfprintf_r+0x246>
  40d138:	f109 0201 	add.w	r2, r9, #1
  40d13c:	e001      	b.n	40d142 <_svfprintf_r+0x66>
  40d13e:	2b25      	cmp	r3, #37	; 0x25
  40d140:	d004      	beq.n	40d14c <_svfprintf_r+0x70>
  40d142:	4614      	mov	r4, r2
  40d144:	3201      	adds	r2, #1
  40d146:	7823      	ldrb	r3, [r4, #0]
  40d148:	2b00      	cmp	r3, #0
  40d14a:	d1f8      	bne.n	40d13e <_svfprintf_r+0x62>
  40d14c:	ebc9 0504 	rsb	r5, r9, r4
  40d150:	b17d      	cbz	r5, 40d172 <_svfprintf_r+0x96>
  40d152:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d154:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d156:	f8c6 9000 	str.w	r9, [r6]
  40d15a:	3301      	adds	r3, #1
  40d15c:	442a      	add	r2, r5
  40d15e:	2b07      	cmp	r3, #7
  40d160:	6075      	str	r5, [r6, #4]
  40d162:	922d      	str	r2, [sp, #180]	; 0xb4
  40d164:	932c      	str	r3, [sp, #176]	; 0xb0
  40d166:	f300 80c2 	bgt.w	40d2ee <_svfprintf_r+0x212>
  40d16a:	3608      	adds	r6, #8
  40d16c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40d16e:	4428      	add	r0, r5
  40d170:	900e      	str	r0, [sp, #56]	; 0x38
  40d172:	7823      	ldrb	r3, [r4, #0]
  40d174:	2b00      	cmp	r3, #0
  40d176:	f000 80c2 	beq.w	40d2fe <_svfprintf_r+0x222>
  40d17a:	2300      	movs	r3, #0
  40d17c:	f894 8001 	ldrb.w	r8, [r4, #1]
  40d180:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40d184:	461a      	mov	r2, r3
  40d186:	930f      	str	r3, [sp, #60]	; 0x3c
  40d188:	9309      	str	r3, [sp, #36]	; 0x24
  40d18a:	f104 0901 	add.w	r9, r4, #1
  40d18e:	f04f 34ff 	mov.w	r4, #4294967295
  40d192:	940a      	str	r4, [sp, #40]	; 0x28
  40d194:	f109 0901 	add.w	r9, r9, #1
  40d198:	f1a8 0320 	sub.w	r3, r8, #32
  40d19c:	2b58      	cmp	r3, #88	; 0x58
  40d19e:	f200 83c7 	bhi.w	40d930 <_svfprintf_r+0x854>
  40d1a2:	e8df f013 	tbh	[pc, r3, lsl #1]
  40d1a6:	026a      	.short	0x026a
  40d1a8:	03c503c5 	.word	0x03c503c5
  40d1ac:	03c50271 	.word	0x03c50271
  40d1b0:	03c503c5 	.word	0x03c503c5
  40d1b4:	03c503c5 	.word	0x03c503c5
  40d1b8:	031403c5 	.word	0x031403c5
  40d1bc:	03c50364 	.word	0x03c50364
  40d1c0:	00c0009d 	.word	0x00c0009d
  40d1c4:	027803c5 	.word	0x027803c5
  40d1c8:	027f027f 	.word	0x027f027f
  40d1cc:	027f027f 	.word	0x027f027f
  40d1d0:	027f027f 	.word	0x027f027f
  40d1d4:	027f027f 	.word	0x027f027f
  40d1d8:	03c5027f 	.word	0x03c5027f
  40d1dc:	03c503c5 	.word	0x03c503c5
  40d1e0:	03c503c5 	.word	0x03c503c5
  40d1e4:	03c503c5 	.word	0x03c503c5
  40d1e8:	03c503c5 	.word	0x03c503c5
  40d1ec:	029003c5 	.word	0x029003c5
  40d1f0:	03c5036f 	.word	0x03c5036f
  40d1f4:	03c5036f 	.word	0x03c5036f
  40d1f8:	03c503c5 	.word	0x03c503c5
  40d1fc:	036803c5 	.word	0x036803c5
  40d200:	03c503c5 	.word	0x03c503c5
  40d204:	03c50078 	.word	0x03c50078
  40d208:	03c503c5 	.word	0x03c503c5
  40d20c:	03c503c5 	.word	0x03c503c5
  40d210:	03c50059 	.word	0x03c50059
  40d214:	02af03c5 	.word	0x02af03c5
  40d218:	03c503c5 	.word	0x03c503c5
  40d21c:	03c503c5 	.word	0x03c503c5
  40d220:	03c503c5 	.word	0x03c503c5
  40d224:	03c503c5 	.word	0x03c503c5
  40d228:	03c503c5 	.word	0x03c503c5
  40d22c:	03480337 	.word	0x03480337
  40d230:	036f036f 	.word	0x036f036f
  40d234:	02ff036f 	.word	0x02ff036f
  40d238:	03c50348 	.word	0x03c50348
  40d23c:	030803c5 	.word	0x030803c5
  40d240:	02c503c5 	.word	0x02c503c5
  40d244:	0321007c 	.word	0x0321007c
  40d248:	03c503a5 	.word	0x03c503a5
  40d24c:	03c502d9 	.word	0x03c502d9
  40d250:	03c5005f 	.word	0x03c5005f
  40d254:	00de03c5 	.word	0x00de03c5
  40d258:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d25c:	f04c 0c10 	orr.w	ip, ip, #16
  40d260:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d264:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d266:	06a2      	lsls	r2, r4, #26
  40d268:	f100 8356 	bmi.w	40d918 <_svfprintf_r+0x83c>
  40d26c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d26e:	06e3      	lsls	r3, r4, #27
  40d270:	f100 85e0 	bmi.w	40de34 <_svfprintf_r+0xd58>
  40d274:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d278:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40d27c:	f000 85da 	beq.w	40de34 <_svfprintf_r+0xd58>
  40d280:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d284:	f8bc 4000 	ldrh.w	r4, [ip]
  40d288:	f10c 0c04 	add.w	ip, ip, #4
  40d28c:	2500      	movs	r5, #0
  40d28e:	2301      	movs	r3, #1
  40d290:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d294:	e08c      	b.n	40d3b0 <_svfprintf_r+0x2d4>
  40d296:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d298:	f045 0510 	orr.w	r5, r5, #16
  40d29c:	9509      	str	r5, [sp, #36]	; 0x24
  40d29e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d2a2:	f01c 0320 	ands.w	r3, ip, #32
  40d2a6:	f040 832c 	bne.w	40d902 <_svfprintf_r+0x826>
  40d2aa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d2ae:	f01c 0210 	ands.w	r2, ip, #16
  40d2b2:	f040 85b8 	bne.w	40de26 <_svfprintf_r+0xd4a>
  40d2b6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d2ba:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40d2be:	f000 85b2 	beq.w	40de26 <_svfprintf_r+0xd4a>
  40d2c2:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d2c6:	f8bc 4000 	ldrh.w	r4, [ip]
  40d2ca:	f10c 0c04 	add.w	ip, ip, #4
  40d2ce:	4613      	mov	r3, r2
  40d2d0:	2500      	movs	r5, #0
  40d2d2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d2d6:	e06b      	b.n	40d3b0 <_svfprintf_r+0x2d4>
  40d2d8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40d2da:	9310      	str	r3, [sp, #64]	; 0x40
  40d2dc:	4264      	negs	r4, r4
  40d2de:	940f      	str	r4, [sp, #60]	; 0x3c
  40d2e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d2e2:	f045 0504 	orr.w	r5, r5, #4
  40d2e6:	9509      	str	r5, [sp, #36]	; 0x24
  40d2e8:	f899 8000 	ldrb.w	r8, [r9]
  40d2ec:	e752      	b.n	40d194 <_svfprintf_r+0xb8>
  40d2ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d2f0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d2f2:	aa2b      	add	r2, sp, #172	; 0xac
  40d2f4:	f007 f984 	bl	414600 <__ssprint_r>
  40d2f8:	b940      	cbnz	r0, 40d30c <_svfprintf_r+0x230>
  40d2fa:	ae38      	add	r6, sp, #224	; 0xe0
  40d2fc:	e736      	b.n	40d16c <_svfprintf_r+0x90>
  40d2fe:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40d300:	b123      	cbz	r3, 40d30c <_svfprintf_r+0x230>
  40d302:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d304:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d306:	aa2b      	add	r2, sp, #172	; 0xac
  40d308:	f007 f97a 	bl	414600 <__ssprint_r>
  40d30c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40d30e:	980e      	ldr	r0, [sp, #56]	; 0x38
  40d310:	89a3      	ldrh	r3, [r4, #12]
  40d312:	f013 0f40 	tst.w	r3, #64	; 0x40
  40d316:	bf18      	it	ne
  40d318:	f04f 30ff 	movne.w	r0, #4294967295
  40d31c:	b049      	add	sp, #292	; 0x124
  40d31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d322:	464c      	mov	r4, r9
  40d324:	e725      	b.n	40d172 <_svfprintf_r+0x96>
  40d326:	f899 8000 	ldrb.w	r8, [r9]
  40d32a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40d32e:	f109 0001 	add.w	r0, r9, #1
  40d332:	f001 8118 	beq.w	40e566 <_svfprintf_r+0x148a>
  40d336:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40d33a:	2b09      	cmp	r3, #9
  40d33c:	bf98      	it	ls
  40d33e:	2100      	movls	r1, #0
  40d340:	f201 8077 	bhi.w	40e432 <_svfprintf_r+0x1356>
  40d344:	f810 8b01 	ldrb.w	r8, [r0], #1
  40d348:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40d34c:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40d350:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40d354:	2b09      	cmp	r3, #9
  40d356:	d9f5      	bls.n	40d344 <_svfprintf_r+0x268>
  40d358:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  40d35c:	910a      	str	r1, [sp, #40]	; 0x28
  40d35e:	4681      	mov	r9, r0
  40d360:	e71a      	b.n	40d198 <_svfprintf_r+0xbc>
  40d362:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d364:	4ca1      	ldr	r4, [pc, #644]	; (40d5ec <_svfprintf_r+0x510>)
  40d366:	941a      	str	r4, [sp, #104]	; 0x68
  40d368:	06af      	lsls	r7, r5, #26
  40d36a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d36e:	f140 81d1 	bpl.w	40d714 <_svfprintf_r+0x638>
  40d372:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d376:	f10c 0307 	add.w	r3, ip, #7
  40d37a:	f023 0307 	bic.w	r3, r3, #7
  40d37e:	f103 0408 	add.w	r4, r3, #8
  40d382:	9410      	str	r4, [sp, #64]	; 0x40
  40d384:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d388:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d38c:	f01c 0f01 	tst.w	ip, #1
  40d390:	f000 8464 	beq.w	40dc5c <_svfprintf_r+0xb80>
  40d394:	ea54 0005 	orrs.w	r0, r4, r5
  40d398:	f000 8460 	beq.w	40dc5c <_svfprintf_r+0xb80>
  40d39c:	2330      	movs	r3, #48	; 0x30
  40d39e:	f04c 0c02 	orr.w	ip, ip, #2
  40d3a2:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40d3a6:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40d3aa:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d3ae:	2302      	movs	r3, #2
  40d3b0:	f04f 0a00 	mov.w	sl, #0
  40d3b4:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d3b8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d3ba:	2900      	cmp	r1, #0
  40d3bc:	db05      	blt.n	40d3ca <_svfprintf_r+0x2ee>
  40d3be:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d3c2:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40d3c6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d3ca:	ea54 0005 	orrs.w	r0, r4, r5
  40d3ce:	f040 82c7 	bne.w	40d960 <_svfprintf_r+0x884>
  40d3d2:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d3d4:	2900      	cmp	r1, #0
  40d3d6:	f040 82c3 	bne.w	40d960 <_svfprintf_r+0x884>
  40d3da:	2b00      	cmp	r3, #0
  40d3dc:	f040 843a 	bne.w	40dc54 <_svfprintf_r+0xb78>
  40d3e0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d3e4:	f01c 0f01 	tst.w	ip, #1
  40d3e8:	f000 8434 	beq.w	40dc54 <_svfprintf_r+0xb78>
  40d3ec:	af48      	add	r7, sp, #288	; 0x120
  40d3ee:	2330      	movs	r3, #48	; 0x30
  40d3f0:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40d3f4:	9d08      	ldr	r5, [sp, #32]
  40d3f6:	1bec      	subs	r4, r5, r7
  40d3f8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  40d3fc:	2500      	movs	r5, #0
  40d3fe:	4564      	cmp	r4, ip
  40d400:	bfa8      	it	ge
  40d402:	46a4      	movge	ip, r4
  40d404:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d408:	9514      	str	r5, [sp, #80]	; 0x50
  40d40a:	f1ba 0f00 	cmp.w	sl, #0
  40d40e:	d002      	beq.n	40d416 <_svfprintf_r+0x33a>
  40d410:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40d412:	3501      	adds	r5, #1
  40d414:	950b      	str	r5, [sp, #44]	; 0x2c
  40d416:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40d418:	f013 0302 	ands.w	r3, r3, #2
  40d41c:	9312      	str	r3, [sp, #72]	; 0x48
  40d41e:	d002      	beq.n	40d426 <_svfprintf_r+0x34a>
  40d420:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40d422:	3502      	adds	r5, #2
  40d424:	950b      	str	r5, [sp, #44]	; 0x2c
  40d426:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d42a:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40d42e:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40d432:	f040 8292 	bne.w	40d95a <_svfprintf_r+0x87e>
  40d436:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d438:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40d43c:	ebcc 0b05 	rsb	fp, ip, r5
  40d440:	f1bb 0f00 	cmp.w	fp, #0
  40d444:	f340 8289 	ble.w	40d95a <_svfprintf_r+0x87e>
  40d448:	f1bb 0f10 	cmp.w	fp, #16
  40d44c:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d44e:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40d450:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 40d5f4 <_svfprintf_r+0x518>
  40d454:	dd2c      	ble.n	40d4b0 <_svfprintf_r+0x3d4>
  40d456:	971b      	str	r7, [sp, #108]	; 0x6c
  40d458:	4630      	mov	r0, r6
  40d45a:	4657      	mov	r7, sl
  40d45c:	2510      	movs	r5, #16
  40d45e:	46ca      	mov	sl, r9
  40d460:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40d462:	46a1      	mov	r9, r4
  40d464:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40d466:	e006      	b.n	40d476 <_svfprintf_r+0x39a>
  40d468:	f1ab 0b10 	sub.w	fp, fp, #16
  40d46c:	f1bb 0f10 	cmp.w	fp, #16
  40d470:	f100 0008 	add.w	r0, r0, #8
  40d474:	dd17      	ble.n	40d4a6 <_svfprintf_r+0x3ca>
  40d476:	3201      	adds	r2, #1
  40d478:	3110      	adds	r1, #16
  40d47a:	2a07      	cmp	r2, #7
  40d47c:	912d      	str	r1, [sp, #180]	; 0xb4
  40d47e:	922c      	str	r2, [sp, #176]	; 0xb0
  40d480:	6007      	str	r7, [r0, #0]
  40d482:	6045      	str	r5, [r0, #4]
  40d484:	ddf0      	ble.n	40d468 <_svfprintf_r+0x38c>
  40d486:	4620      	mov	r0, r4
  40d488:	4631      	mov	r1, r6
  40d48a:	aa2b      	add	r2, sp, #172	; 0xac
  40d48c:	f007 f8b8 	bl	414600 <__ssprint_r>
  40d490:	2800      	cmp	r0, #0
  40d492:	f47f af3b 	bne.w	40d30c <_svfprintf_r+0x230>
  40d496:	f1ab 0b10 	sub.w	fp, fp, #16
  40d49a:	f1bb 0f10 	cmp.w	fp, #16
  40d49e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d4a0:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40d4a2:	a838      	add	r0, sp, #224	; 0xe0
  40d4a4:	dce7      	bgt.n	40d476 <_svfprintf_r+0x39a>
  40d4a6:	464c      	mov	r4, r9
  40d4a8:	46d1      	mov	r9, sl
  40d4aa:	46ba      	mov	sl, r7
  40d4ac:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40d4ae:	4606      	mov	r6, r0
  40d4b0:	3201      	adds	r2, #1
  40d4b2:	eb0b 0c01 	add.w	ip, fp, r1
  40d4b6:	2a07      	cmp	r2, #7
  40d4b8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d4bc:	922c      	str	r2, [sp, #176]	; 0xb0
  40d4be:	e886 0c00 	stmia.w	r6, {sl, fp}
  40d4c2:	f300 841c 	bgt.w	40dcfe <_svfprintf_r+0xc22>
  40d4c6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d4ca:	3608      	adds	r6, #8
  40d4cc:	f1ba 0f00 	cmp.w	sl, #0
  40d4d0:	d00f      	beq.n	40d4f2 <_svfprintf_r+0x416>
  40d4d2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d4d4:	3301      	adds	r3, #1
  40d4d6:	f10c 0c01 	add.w	ip, ip, #1
  40d4da:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40d4de:	2201      	movs	r2, #1
  40d4e0:	2b07      	cmp	r3, #7
  40d4e2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d4e6:	932c      	str	r3, [sp, #176]	; 0xb0
  40d4e8:	e886 0006 	stmia.w	r6, {r1, r2}
  40d4ec:	f300 839a 	bgt.w	40dc24 <_svfprintf_r+0xb48>
  40d4f0:	3608      	adds	r6, #8
  40d4f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40d4f4:	b173      	cbz	r3, 40d514 <_svfprintf_r+0x438>
  40d4f6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d4f8:	3301      	adds	r3, #1
  40d4fa:	f10c 0c02 	add.w	ip, ip, #2
  40d4fe:	a924      	add	r1, sp, #144	; 0x90
  40d500:	2202      	movs	r2, #2
  40d502:	2b07      	cmp	r3, #7
  40d504:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d508:	932c      	str	r3, [sp, #176]	; 0xb0
  40d50a:	e886 0006 	stmia.w	r6, {r1, r2}
  40d50e:	f300 8395 	bgt.w	40dc3c <_svfprintf_r+0xb60>
  40d512:	3608      	adds	r6, #8
  40d514:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40d516:	2d80      	cmp	r5, #128	; 0x80
  40d518:	f000 82cc 	beq.w	40dab4 <_svfprintf_r+0x9d8>
  40d51c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d51e:	ebc4 0a05 	rsb	sl, r4, r5
  40d522:	f1ba 0f00 	cmp.w	sl, #0
  40d526:	dd3b      	ble.n	40d5a0 <_svfprintf_r+0x4c4>
  40d528:	f1ba 0f10 	cmp.w	sl, #16
  40d52c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d52e:	4d30      	ldr	r5, [pc, #192]	; (40d5f0 <_svfprintf_r+0x514>)
  40d530:	dd2b      	ble.n	40d58a <_svfprintf_r+0x4ae>
  40d532:	940a      	str	r4, [sp, #40]	; 0x28
  40d534:	4632      	mov	r2, r6
  40d536:	f04f 0b10 	mov.w	fp, #16
  40d53a:	462e      	mov	r6, r5
  40d53c:	4661      	mov	r1, ip
  40d53e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40d540:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40d542:	e006      	b.n	40d552 <_svfprintf_r+0x476>
  40d544:	f1aa 0a10 	sub.w	sl, sl, #16
  40d548:	f1ba 0f10 	cmp.w	sl, #16
  40d54c:	f102 0208 	add.w	r2, r2, #8
  40d550:	dd17      	ble.n	40d582 <_svfprintf_r+0x4a6>
  40d552:	3301      	adds	r3, #1
  40d554:	3110      	adds	r1, #16
  40d556:	2b07      	cmp	r3, #7
  40d558:	912d      	str	r1, [sp, #180]	; 0xb4
  40d55a:	932c      	str	r3, [sp, #176]	; 0xb0
  40d55c:	e882 0840 	stmia.w	r2, {r6, fp}
  40d560:	ddf0      	ble.n	40d544 <_svfprintf_r+0x468>
  40d562:	4620      	mov	r0, r4
  40d564:	4629      	mov	r1, r5
  40d566:	aa2b      	add	r2, sp, #172	; 0xac
  40d568:	f007 f84a 	bl	414600 <__ssprint_r>
  40d56c:	2800      	cmp	r0, #0
  40d56e:	f47f aecd 	bne.w	40d30c <_svfprintf_r+0x230>
  40d572:	f1aa 0a10 	sub.w	sl, sl, #16
  40d576:	f1ba 0f10 	cmp.w	sl, #16
  40d57a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d57c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d57e:	aa38      	add	r2, sp, #224	; 0xe0
  40d580:	dce7      	bgt.n	40d552 <_svfprintf_r+0x476>
  40d582:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d584:	4635      	mov	r5, r6
  40d586:	468c      	mov	ip, r1
  40d588:	4616      	mov	r6, r2
  40d58a:	3301      	adds	r3, #1
  40d58c:	44d4      	add	ip, sl
  40d58e:	2b07      	cmp	r3, #7
  40d590:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d594:	932c      	str	r3, [sp, #176]	; 0xb0
  40d596:	e886 0420 	stmia.w	r6, {r5, sl}
  40d59a:	f300 8337 	bgt.w	40dc0c <_svfprintf_r+0xb30>
  40d59e:	3608      	adds	r6, #8
  40d5a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d5a2:	05ed      	lsls	r5, r5, #23
  40d5a4:	f100 8226 	bmi.w	40d9f4 <_svfprintf_r+0x918>
  40d5a8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d5aa:	6037      	str	r7, [r6, #0]
  40d5ac:	3301      	adds	r3, #1
  40d5ae:	44a4      	add	ip, r4
  40d5b0:	2b07      	cmp	r3, #7
  40d5b2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d5b6:	6074      	str	r4, [r6, #4]
  40d5b8:	932c      	str	r3, [sp, #176]	; 0xb0
  40d5ba:	f300 8311 	bgt.w	40dbe0 <_svfprintf_r+0xb04>
  40d5be:	3608      	adds	r6, #8
  40d5c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d5c2:	0763      	lsls	r3, r4, #29
  40d5c4:	d549      	bpl.n	40d65a <_svfprintf_r+0x57e>
  40d5c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d5c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40d5ca:	1a2c      	subs	r4, r5, r0
  40d5cc:	2c00      	cmp	r4, #0
  40d5ce:	dd44      	ble.n	40d65a <_svfprintf_r+0x57e>
  40d5d0:	2c10      	cmp	r4, #16
  40d5d2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d5d4:	f8df a01c 	ldr.w	sl, [pc, #28]	; 40d5f4 <_svfprintf_r+0x518>
  40d5d8:	dd2b      	ble.n	40d632 <_svfprintf_r+0x556>
  40d5da:	4657      	mov	r7, sl
  40d5dc:	2510      	movs	r5, #16
  40d5de:	4662      	mov	r2, ip
  40d5e0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  40d5e4:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  40d5e8:	e00b      	b.n	40d602 <_svfprintf_r+0x526>
  40d5ea:	bf00      	nop
  40d5ec:	00416274 	.word	0x00416274
  40d5f0:	00416240 	.word	0x00416240
  40d5f4:	00416294 	.word	0x00416294
  40d5f8:	3c10      	subs	r4, #16
  40d5fa:	2c10      	cmp	r4, #16
  40d5fc:	f106 0608 	add.w	r6, r6, #8
  40d600:	dd15      	ble.n	40d62e <_svfprintf_r+0x552>
  40d602:	3301      	adds	r3, #1
  40d604:	3210      	adds	r2, #16
  40d606:	2b07      	cmp	r3, #7
  40d608:	922d      	str	r2, [sp, #180]	; 0xb4
  40d60a:	932c      	str	r3, [sp, #176]	; 0xb0
  40d60c:	6037      	str	r7, [r6, #0]
  40d60e:	6075      	str	r5, [r6, #4]
  40d610:	ddf2      	ble.n	40d5f8 <_svfprintf_r+0x51c>
  40d612:	4650      	mov	r0, sl
  40d614:	4641      	mov	r1, r8
  40d616:	aa2b      	add	r2, sp, #172	; 0xac
  40d618:	f006 fff2 	bl	414600 <__ssprint_r>
  40d61c:	2800      	cmp	r0, #0
  40d61e:	f47f ae75 	bne.w	40d30c <_svfprintf_r+0x230>
  40d622:	3c10      	subs	r4, #16
  40d624:	2c10      	cmp	r4, #16
  40d626:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d628:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d62a:	ae38      	add	r6, sp, #224	; 0xe0
  40d62c:	dce9      	bgt.n	40d602 <_svfprintf_r+0x526>
  40d62e:	4694      	mov	ip, r2
  40d630:	46ba      	mov	sl, r7
  40d632:	3301      	adds	r3, #1
  40d634:	44a4      	add	ip, r4
  40d636:	2b07      	cmp	r3, #7
  40d638:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d63c:	932c      	str	r3, [sp, #176]	; 0xb0
  40d63e:	f8c6 a000 	str.w	sl, [r6]
  40d642:	6074      	str	r4, [r6, #4]
  40d644:	dd09      	ble.n	40d65a <_svfprintf_r+0x57e>
  40d646:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d648:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d64a:	aa2b      	add	r2, sp, #172	; 0xac
  40d64c:	f006 ffd8 	bl	414600 <__ssprint_r>
  40d650:	2800      	cmp	r0, #0
  40d652:	f47f ae5b 	bne.w	40d30c <_svfprintf_r+0x230>
  40d656:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d65a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40d65c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40d65e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d660:	42a8      	cmp	r0, r5
  40d662:	bfac      	ite	ge
  40d664:	1824      	addge	r4, r4, r0
  40d666:	1964      	addlt	r4, r4, r5
  40d668:	940e      	str	r4, [sp, #56]	; 0x38
  40d66a:	f1bc 0f00 	cmp.w	ip, #0
  40d66e:	f040 82c3 	bne.w	40dbf8 <_svfprintf_r+0xb1c>
  40d672:	2300      	movs	r3, #0
  40d674:	932c      	str	r3, [sp, #176]	; 0xb0
  40d676:	ae38      	add	r6, sp, #224	; 0xe0
  40d678:	e556      	b.n	40d128 <_svfprintf_r+0x4c>
  40d67a:	f899 8000 	ldrb.w	r8, [r9]
  40d67e:	2a00      	cmp	r2, #0
  40d680:	f47f ad88 	bne.w	40d194 <_svfprintf_r+0xb8>
  40d684:	2220      	movs	r2, #32
  40d686:	e585      	b.n	40d194 <_svfprintf_r+0xb8>
  40d688:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d68a:	f045 0501 	orr.w	r5, r5, #1
  40d68e:	9509      	str	r5, [sp, #36]	; 0x24
  40d690:	f899 8000 	ldrb.w	r8, [r9]
  40d694:	e57e      	b.n	40d194 <_svfprintf_r+0xb8>
  40d696:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d698:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40d69c:	9509      	str	r5, [sp, #36]	; 0x24
  40d69e:	f899 8000 	ldrb.w	r8, [r9]
  40d6a2:	e577      	b.n	40d194 <_svfprintf_r+0xb8>
  40d6a4:	2400      	movs	r4, #0
  40d6a6:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40d6aa:	940f      	str	r4, [sp, #60]	; 0x3c
  40d6ac:	4621      	mov	r1, r4
  40d6ae:	f819 8b01 	ldrb.w	r8, [r9], #1
  40d6b2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40d6b6:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40d6ba:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40d6be:	2b09      	cmp	r3, #9
  40d6c0:	d9f5      	bls.n	40d6ae <_svfprintf_r+0x5d2>
  40d6c2:	910f      	str	r1, [sp, #60]	; 0x3c
  40d6c4:	e568      	b.n	40d198 <_svfprintf_r+0xbc>
  40d6c6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d6ca:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d6ce:	f04c 0c10 	orr.w	ip, ip, #16
  40d6d2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d6d6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d6d8:	06a3      	lsls	r3, r4, #26
  40d6da:	f140 80b2 	bpl.w	40d842 <_svfprintf_r+0x766>
  40d6de:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d6e0:	1de9      	adds	r1, r5, #7
  40d6e2:	f021 0107 	bic.w	r1, r1, #7
  40d6e6:	e9d1 2300 	ldrd	r2, r3, [r1]
  40d6ea:	3108      	adds	r1, #8
  40d6ec:	9110      	str	r1, [sp, #64]	; 0x40
  40d6ee:	4614      	mov	r4, r2
  40d6f0:	461d      	mov	r5, r3
  40d6f2:	2a00      	cmp	r2, #0
  40d6f4:	f173 0000 	sbcs.w	r0, r3, #0
  40d6f8:	f2c0 838b 	blt.w	40de12 <_svfprintf_r+0xd36>
  40d6fc:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d700:	2301      	movs	r3, #1
  40d702:	e659      	b.n	40d3b8 <_svfprintf_r+0x2dc>
  40d704:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d706:	4cb7      	ldr	r4, [pc, #732]	; (40d9e4 <_svfprintf_r+0x908>)
  40d708:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d70c:	06af      	lsls	r7, r5, #26
  40d70e:	941a      	str	r4, [sp, #104]	; 0x68
  40d710:	f53f ae2f 	bmi.w	40d372 <_svfprintf_r+0x296>
  40d714:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d716:	06ed      	lsls	r5, r5, #27
  40d718:	f140 845d 	bpl.w	40dfd6 <_svfprintf_r+0xefa>
  40d71c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d720:	f8dc 4000 	ldr.w	r4, [ip]
  40d724:	f10c 0c04 	add.w	ip, ip, #4
  40d728:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d72c:	2500      	movs	r5, #0
  40d72e:	e62b      	b.n	40d388 <_svfprintf_r+0x2ac>
  40d730:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d734:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d738:	f01c 0f20 	tst.w	ip, #32
  40d73c:	f000 843d 	beq.w	40dfba <_svfprintf_r+0xede>
  40d740:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d742:	6821      	ldr	r1, [r4, #0]
  40d744:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40d746:	17e5      	asrs	r5, r4, #31
  40d748:	462b      	mov	r3, r5
  40d74a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d74c:	4622      	mov	r2, r4
  40d74e:	3504      	adds	r5, #4
  40d750:	9510      	str	r5, [sp, #64]	; 0x40
  40d752:	e9c1 2300 	strd	r2, r3, [r1]
  40d756:	e4e7      	b.n	40d128 <_svfprintf_r+0x4c>
  40d758:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d75a:	6827      	ldr	r7, [r4, #0]
  40d75c:	f04f 0a00 	mov.w	sl, #0
  40d760:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d764:	1d25      	adds	r5, r4, #4
  40d766:	2f00      	cmp	r7, #0
  40d768:	f000 85f5 	beq.w	40e356 <_svfprintf_r+0x127a>
  40d76c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d76e:	2c00      	cmp	r4, #0
  40d770:	4638      	mov	r0, r7
  40d772:	f2c0 85a7 	blt.w	40e2c4 <_svfprintf_r+0x11e8>
  40d776:	4651      	mov	r1, sl
  40d778:	4622      	mov	r2, r4
  40d77a:	f004 fd69 	bl	412250 <memchr>
  40d77e:	2800      	cmp	r0, #0
  40d780:	f000 861f 	beq.w	40e3c2 <_svfprintf_r+0x12e6>
  40d784:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d786:	9510      	str	r5, [sp, #64]	; 0x40
  40d788:	1bc0      	subs	r0, r0, r7
  40d78a:	42a0      	cmp	r0, r4
  40d78c:	bfb8      	it	lt
  40d78e:	4604      	movlt	r4, r0
  40d790:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40d794:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d798:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40d79c:	950b      	str	r5, [sp, #44]	; 0x2c
  40d79e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d7a2:	e632      	b.n	40d40a <_svfprintf_r+0x32e>
  40d7a4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d7a8:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40d7ac:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d7b0:	f899 8000 	ldrb.w	r8, [r9]
  40d7b4:	e4ee      	b.n	40d194 <_svfprintf_r+0xb8>
  40d7b6:	f899 8000 	ldrb.w	r8, [r9]
  40d7ba:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40d7be:	464b      	mov	r3, r9
  40d7c0:	f000 848b 	beq.w	40e0da <_svfprintf_r+0xffe>
  40d7c4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d7c6:	f045 0510 	orr.w	r5, r5, #16
  40d7ca:	9509      	str	r5, [sp, #36]	; 0x24
  40d7cc:	e4e2      	b.n	40d194 <_svfprintf_r+0xb8>
  40d7ce:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d7d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d7d2:	6824      	ldr	r4, [r4, #0]
  40d7d4:	940f      	str	r4, [sp, #60]	; 0x3c
  40d7d6:	2c00      	cmp	r4, #0
  40d7d8:	f105 0304 	add.w	r3, r5, #4
  40d7dc:	f6ff ad7c 	blt.w	40d2d8 <_svfprintf_r+0x1fc>
  40d7e0:	9310      	str	r3, [sp, #64]	; 0x40
  40d7e2:	f899 8000 	ldrb.w	r8, [r9]
  40d7e6:	e4d5      	b.n	40d194 <_svfprintf_r+0xb8>
  40d7e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40d7ea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d7ee:	487e      	ldr	r0, [pc, #504]	; (40d9e8 <_svfprintf_r+0x90c>)
  40d7f0:	6814      	ldr	r4, [r2, #0]
  40d7f2:	901a      	str	r0, [sp, #104]	; 0x68
  40d7f4:	2330      	movs	r3, #48	; 0x30
  40d7f6:	1d15      	adds	r5, r2, #4
  40d7f8:	f04f 0878 	mov.w	r8, #120	; 0x78
  40d7fc:	f04c 0c02 	orr.w	ip, ip, #2
  40d800:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40d804:	9510      	str	r5, [sp, #64]	; 0x40
  40d806:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d80a:	2500      	movs	r5, #0
  40d80c:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40d810:	2302      	movs	r3, #2
  40d812:	e5cd      	b.n	40d3b0 <_svfprintf_r+0x2d4>
  40d814:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40d816:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d818:	6812      	ldr	r2, [r2, #0]
  40d81a:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40d81e:	2300      	movs	r3, #0
  40d820:	2401      	movs	r4, #1
  40d822:	3504      	adds	r5, #4
  40d824:	469a      	mov	sl, r3
  40d826:	940b      	str	r4, [sp, #44]	; 0x2c
  40d828:	9510      	str	r5, [sp, #64]	; 0x40
  40d82a:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40d82e:	930a      	str	r3, [sp, #40]	; 0x28
  40d830:	9314      	str	r3, [sp, #80]	; 0x50
  40d832:	af2e      	add	r7, sp, #184	; 0xb8
  40d834:	e5ef      	b.n	40d416 <_svfprintf_r+0x33a>
  40d836:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d838:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d83c:	06a3      	lsls	r3, r4, #26
  40d83e:	f53f af4e 	bmi.w	40d6de <_svfprintf_r+0x602>
  40d842:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d846:	f01c 0f10 	tst.w	ip, #16
  40d84a:	f040 82d2 	bne.w	40ddf2 <_svfprintf_r+0xd16>
  40d84e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d850:	0667      	lsls	r7, r4, #25
  40d852:	f140 82ce 	bpl.w	40ddf2 <_svfprintf_r+0xd16>
  40d856:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d85a:	f9bc 4000 	ldrsh.w	r4, [ip]
  40d85e:	f10c 0c04 	add.w	ip, ip, #4
  40d862:	17e5      	asrs	r5, r4, #31
  40d864:	4622      	mov	r2, r4
  40d866:	462b      	mov	r3, r5
  40d868:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d86c:	e741      	b.n	40d6f2 <_svfprintf_r+0x616>
  40d86e:	f899 8000 	ldrb.w	r8, [r9]
  40d872:	222b      	movs	r2, #43	; 0x2b
  40d874:	e48e      	b.n	40d194 <_svfprintf_r+0xb8>
  40d876:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d878:	f045 0508 	orr.w	r5, r5, #8
  40d87c:	9509      	str	r5, [sp, #36]	; 0x24
  40d87e:	f899 8000 	ldrb.w	r8, [r9]
  40d882:	e487      	b.n	40d194 <_svfprintf_r+0xb8>
  40d884:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d886:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d888:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d88c:	1deb      	adds	r3, r5, #7
  40d88e:	0725      	lsls	r5, r4, #28
  40d890:	f023 0307 	bic.w	r3, r3, #7
  40d894:	f140 838a 	bpl.w	40dfac <_svfprintf_r+0xed0>
  40d898:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d89c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40d8a0:	f103 0c08 	add.w	ip, r3, #8
  40d8a4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d8a8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d8ac:	f005 fbc2 	bl	413034 <__fpclassifyd>
  40d8b0:	2801      	cmp	r0, #1
  40d8b2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d8b6:	f040 835f 	bne.w	40df78 <_svfprintf_r+0xe9c>
  40d8ba:	2200      	movs	r2, #0
  40d8bc:	2300      	movs	r3, #0
  40d8be:	f008 f951 	bl	415b64 <__aeabi_dcmplt>
  40d8c2:	2800      	cmp	r0, #0
  40d8c4:	f040 856d 	bne.w	40e3a2 <_svfprintf_r+0x12c6>
  40d8c8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d8cc:	2503      	movs	r5, #3
  40d8ce:	950b      	str	r5, [sp, #44]	; 0x2c
  40d8d0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d8d2:	4f46      	ldr	r7, [pc, #280]	; (40d9ec <_svfprintf_r+0x910>)
  40d8d4:	4b46      	ldr	r3, [pc, #280]	; (40d9f0 <_svfprintf_r+0x914>)
  40d8d6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40d8da:	2400      	movs	r4, #0
  40d8dc:	9509      	str	r5, [sp, #36]	; 0x24
  40d8de:	2500      	movs	r5, #0
  40d8e0:	940a      	str	r4, [sp, #40]	; 0x28
  40d8e2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40d8e6:	bfd8      	it	le
  40d8e8:	461f      	movle	r7, r3
  40d8ea:	2403      	movs	r4, #3
  40d8ec:	9514      	str	r5, [sp, #80]	; 0x50
  40d8ee:	e58c      	b.n	40d40a <_svfprintf_r+0x32e>
  40d8f0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d8f4:	f04c 0c20 	orr.w	ip, ip, #32
  40d8f8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d8fc:	f899 8000 	ldrb.w	r8, [r9]
  40d900:	e448      	b.n	40d194 <_svfprintf_r+0xb8>
  40d902:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d904:	1de3      	adds	r3, r4, #7
  40d906:	f023 0307 	bic.w	r3, r3, #7
  40d90a:	f103 0508 	add.w	r5, r3, #8
  40d90e:	9510      	str	r5, [sp, #64]	; 0x40
  40d910:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d914:	2300      	movs	r3, #0
  40d916:	e54b      	b.n	40d3b0 <_svfprintf_r+0x2d4>
  40d918:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d91a:	1deb      	adds	r3, r5, #7
  40d91c:	f023 0307 	bic.w	r3, r3, #7
  40d920:	f103 0c08 	add.w	ip, r3, #8
  40d924:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d928:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d92c:	2301      	movs	r3, #1
  40d92e:	e53f      	b.n	40d3b0 <_svfprintf_r+0x2d4>
  40d930:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d934:	f1b8 0f00 	cmp.w	r8, #0
  40d938:	f43f ace1 	beq.w	40d2fe <_svfprintf_r+0x222>
  40d93c:	2300      	movs	r3, #0
  40d93e:	f04f 0c01 	mov.w	ip, #1
  40d942:	469a      	mov	sl, r3
  40d944:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d948:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40d94c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40d950:	930a      	str	r3, [sp, #40]	; 0x28
  40d952:	9314      	str	r3, [sp, #80]	; 0x50
  40d954:	4664      	mov	r4, ip
  40d956:	af2e      	add	r7, sp, #184	; 0xb8
  40d958:	e55d      	b.n	40d416 <_svfprintf_r+0x33a>
  40d95a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d95e:	e5b5      	b.n	40d4cc <_svfprintf_r+0x3f0>
  40d960:	2b01      	cmp	r3, #1
  40d962:	f000 80ec 	beq.w	40db3e <_svfprintf_r+0xa62>
  40d966:	2b02      	cmp	r3, #2
  40d968:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40d96c:	d118      	bne.n	40d9a0 <_svfprintf_r+0x8c4>
  40d96e:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40d972:	4619      	mov	r1, r3
  40d974:	f004 000f 	and.w	r0, r4, #15
  40d978:	0922      	lsrs	r2, r4, #4
  40d97a:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40d97e:	460f      	mov	r7, r1
  40d980:	092b      	lsrs	r3, r5, #4
  40d982:	f81c 1000 	ldrb.w	r1, [ip, r0]
  40d986:	7039      	strb	r1, [r7, #0]
  40d988:	ea52 0003 	orrs.w	r0, r2, r3
  40d98c:	4614      	mov	r4, r2
  40d98e:	461d      	mov	r5, r3
  40d990:	f107 31ff 	add.w	r1, r7, #4294967295
  40d994:	d1ee      	bne.n	40d974 <_svfprintf_r+0x898>
  40d996:	9d08      	ldr	r5, [sp, #32]
  40d998:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40d99c:	1bec      	subs	r4, r5, r7
  40d99e:	e52b      	b.n	40d3f8 <_svfprintf_r+0x31c>
  40d9a0:	08e0      	lsrs	r0, r4, #3
  40d9a2:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40d9a6:	f004 0207 	and.w	r2, r4, #7
  40d9aa:	08e9      	lsrs	r1, r5, #3
  40d9ac:	3230      	adds	r2, #48	; 0x30
  40d9ae:	ea50 0c01 	orrs.w	ip, r0, r1
  40d9b2:	461f      	mov	r7, r3
  40d9b4:	701a      	strb	r2, [r3, #0]
  40d9b6:	4604      	mov	r4, r0
  40d9b8:	460d      	mov	r5, r1
  40d9ba:	f103 33ff 	add.w	r3, r3, #4294967295
  40d9be:	d1ef      	bne.n	40d9a0 <_svfprintf_r+0x8c4>
  40d9c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d9c2:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40d9c6:	07e0      	lsls	r0, r4, #31
  40d9c8:	4639      	mov	r1, r7
  40d9ca:	f140 80c1 	bpl.w	40db50 <_svfprintf_r+0xa74>
  40d9ce:	2a30      	cmp	r2, #48	; 0x30
  40d9d0:	f000 80be 	beq.w	40db50 <_svfprintf_r+0xa74>
  40d9d4:	9d08      	ldr	r5, [sp, #32]
  40d9d6:	461f      	mov	r7, r3
  40d9d8:	2330      	movs	r3, #48	; 0x30
  40d9da:	1bec      	subs	r4, r5, r7
  40d9dc:	f801 3c01 	strb.w	r3, [r1, #-1]
  40d9e0:	e50a      	b.n	40d3f8 <_svfprintf_r+0x31c>
  40d9e2:	bf00      	nop
  40d9e4:	00416260 	.word	0x00416260
  40d9e8:	00416274 	.word	0x00416274
  40d9ec:	00416254 	.word	0x00416254
  40d9f0:	00416250 	.word	0x00416250
  40d9f4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40d9f8:	f340 80ad 	ble.w	40db56 <_svfprintf_r+0xa7a>
  40d9fc:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40da00:	2200      	movs	r2, #0
  40da02:	2300      	movs	r3, #0
  40da04:	f8cd c01c 	str.w	ip, [sp, #28]
  40da08:	f008 f8a2 	bl	415b50 <__aeabi_dcmpeq>
  40da0c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40da10:	2800      	cmp	r0, #0
  40da12:	f000 8126 	beq.w	40dc62 <_svfprintf_r+0xb86>
  40da16:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40da18:	4aaa      	ldr	r2, [pc, #680]	; (40dcc4 <_svfprintf_r+0xbe8>)
  40da1a:	6032      	str	r2, [r6, #0]
  40da1c:	3301      	adds	r3, #1
  40da1e:	f10c 0c01 	add.w	ip, ip, #1
  40da22:	2201      	movs	r2, #1
  40da24:	2b07      	cmp	r3, #7
  40da26:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40da2a:	932c      	str	r3, [sp, #176]	; 0xb0
  40da2c:	6072      	str	r2, [r6, #4]
  40da2e:	f300 82f7 	bgt.w	40e020 <_svfprintf_r+0xf44>
  40da32:	3608      	adds	r6, #8
  40da34:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40da36:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40da38:	42a3      	cmp	r3, r4
  40da3a:	db03      	blt.n	40da44 <_svfprintf_r+0x968>
  40da3c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40da3e:	07ec      	lsls	r4, r5, #31
  40da40:	f57f adbe 	bpl.w	40d5c0 <_svfprintf_r+0x4e4>
  40da44:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40da46:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40da48:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40da4a:	6034      	str	r4, [r6, #0]
  40da4c:	3301      	adds	r3, #1
  40da4e:	44ac      	add	ip, r5
  40da50:	2b07      	cmp	r3, #7
  40da52:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40da56:	6075      	str	r5, [r6, #4]
  40da58:	932c      	str	r3, [sp, #176]	; 0xb0
  40da5a:	f300 8348 	bgt.w	40e0ee <_svfprintf_r+0x1012>
  40da5e:	3608      	adds	r6, #8
  40da60:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40da62:	1e6c      	subs	r4, r5, #1
  40da64:	2c00      	cmp	r4, #0
  40da66:	f77f adab 	ble.w	40d5c0 <_svfprintf_r+0x4e4>
  40da6a:	2c10      	cmp	r4, #16
  40da6c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40da6e:	4d96      	ldr	r5, [pc, #600]	; (40dcc8 <_svfprintf_r+0xbec>)
  40da70:	f340 8197 	ble.w	40dda2 <_svfprintf_r+0xcc6>
  40da74:	2710      	movs	r7, #16
  40da76:	4662      	mov	r2, ip
  40da78:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40da7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40da80:	e004      	b.n	40da8c <_svfprintf_r+0x9b0>
  40da82:	3608      	adds	r6, #8
  40da84:	3c10      	subs	r4, #16
  40da86:	2c10      	cmp	r4, #16
  40da88:	f340 818a 	ble.w	40dda0 <_svfprintf_r+0xcc4>
  40da8c:	3301      	adds	r3, #1
  40da8e:	3210      	adds	r2, #16
  40da90:	2b07      	cmp	r3, #7
  40da92:	922d      	str	r2, [sp, #180]	; 0xb4
  40da94:	932c      	str	r3, [sp, #176]	; 0xb0
  40da96:	e886 00a0 	stmia.w	r6, {r5, r7}
  40da9a:	ddf2      	ble.n	40da82 <_svfprintf_r+0x9a6>
  40da9c:	4640      	mov	r0, r8
  40da9e:	4651      	mov	r1, sl
  40daa0:	aa2b      	add	r2, sp, #172	; 0xac
  40daa2:	f006 fdad 	bl	414600 <__ssprint_r>
  40daa6:	2800      	cmp	r0, #0
  40daa8:	f47f ac30 	bne.w	40d30c <_svfprintf_r+0x230>
  40daac:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40daae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dab0:	ae38      	add	r6, sp, #224	; 0xe0
  40dab2:	e7e7      	b.n	40da84 <_svfprintf_r+0x9a8>
  40dab4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40dab6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40dab8:	ebc0 0a05 	rsb	sl, r0, r5
  40dabc:	f1ba 0f00 	cmp.w	sl, #0
  40dac0:	f77f ad2c 	ble.w	40d51c <_svfprintf_r+0x440>
  40dac4:	f1ba 0f10 	cmp.w	sl, #16
  40dac8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40daca:	4d7f      	ldr	r5, [pc, #508]	; (40dcc8 <_svfprintf_r+0xbec>)
  40dacc:	dd2b      	ble.n	40db26 <_svfprintf_r+0xa4a>
  40dace:	9412      	str	r4, [sp, #72]	; 0x48
  40dad0:	4632      	mov	r2, r6
  40dad2:	f04f 0b10 	mov.w	fp, #16
  40dad6:	462e      	mov	r6, r5
  40dad8:	4661      	mov	r1, ip
  40dada:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40dadc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40dade:	e006      	b.n	40daee <_svfprintf_r+0xa12>
  40dae0:	f1aa 0a10 	sub.w	sl, sl, #16
  40dae4:	f1ba 0f10 	cmp.w	sl, #16
  40dae8:	f102 0208 	add.w	r2, r2, #8
  40daec:	dd17      	ble.n	40db1e <_svfprintf_r+0xa42>
  40daee:	3301      	adds	r3, #1
  40daf0:	3110      	adds	r1, #16
  40daf2:	2b07      	cmp	r3, #7
  40daf4:	912d      	str	r1, [sp, #180]	; 0xb4
  40daf6:	932c      	str	r3, [sp, #176]	; 0xb0
  40daf8:	e882 0840 	stmia.w	r2, {r6, fp}
  40dafc:	ddf0      	ble.n	40dae0 <_svfprintf_r+0xa04>
  40dafe:	4620      	mov	r0, r4
  40db00:	4629      	mov	r1, r5
  40db02:	aa2b      	add	r2, sp, #172	; 0xac
  40db04:	f006 fd7c 	bl	414600 <__ssprint_r>
  40db08:	2800      	cmp	r0, #0
  40db0a:	f47f abff 	bne.w	40d30c <_svfprintf_r+0x230>
  40db0e:	f1aa 0a10 	sub.w	sl, sl, #16
  40db12:	f1ba 0f10 	cmp.w	sl, #16
  40db16:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40db18:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40db1a:	aa38      	add	r2, sp, #224	; 0xe0
  40db1c:	dce7      	bgt.n	40daee <_svfprintf_r+0xa12>
  40db1e:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40db20:	4635      	mov	r5, r6
  40db22:	468c      	mov	ip, r1
  40db24:	4616      	mov	r6, r2
  40db26:	3301      	adds	r3, #1
  40db28:	44d4      	add	ip, sl
  40db2a:	2b07      	cmp	r3, #7
  40db2c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40db30:	932c      	str	r3, [sp, #176]	; 0xb0
  40db32:	e886 0420 	stmia.w	r6, {r5, sl}
  40db36:	f300 8212 	bgt.w	40df5e <_svfprintf_r+0xe82>
  40db3a:	3608      	adds	r6, #8
  40db3c:	e4ee      	b.n	40d51c <_svfprintf_r+0x440>
  40db3e:	2d00      	cmp	r5, #0
  40db40:	bf08      	it	eq
  40db42:	2c0a      	cmpeq	r4, #10
  40db44:	f080 8138 	bcs.w	40ddb8 <_svfprintf_r+0xcdc>
  40db48:	af48      	add	r7, sp, #288	; 0x120
  40db4a:	3430      	adds	r4, #48	; 0x30
  40db4c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40db50:	9d08      	ldr	r5, [sp, #32]
  40db52:	1bec      	subs	r4, r5, r7
  40db54:	e450      	b.n	40d3f8 <_svfprintf_r+0x31c>
  40db56:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40db58:	2c01      	cmp	r4, #1
  40db5a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40db5c:	f340 81d5 	ble.w	40df0a <_svfprintf_r+0xe2e>
  40db60:	3401      	adds	r4, #1
  40db62:	f10c 0301 	add.w	r3, ip, #1
  40db66:	2201      	movs	r2, #1
  40db68:	2c07      	cmp	r4, #7
  40db6a:	6037      	str	r7, [r6, #0]
  40db6c:	932d      	str	r3, [sp, #180]	; 0xb4
  40db6e:	942c      	str	r4, [sp, #176]	; 0xb0
  40db70:	6072      	str	r2, [r6, #4]
  40db72:	f300 81db 	bgt.w	40df2c <_svfprintf_r+0xe50>
  40db76:	3608      	adds	r6, #8
  40db78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40db7c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40db7e:	6035      	str	r5, [r6, #0]
  40db80:	3401      	adds	r4, #1
  40db82:	4498      	add	r8, r3
  40db84:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40db86:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40db8a:	2c07      	cmp	r4, #7
  40db8c:	942c      	str	r4, [sp, #176]	; 0xb0
  40db8e:	6075      	str	r5, [r6, #4]
  40db90:	f300 81d8 	bgt.w	40df44 <_svfprintf_r+0xe68>
  40db94:	3608      	adds	r6, #8
  40db96:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40db9a:	2200      	movs	r2, #0
  40db9c:	2300      	movs	r3, #0
  40db9e:	f007 ffd7 	bl	415b50 <__aeabi_dcmpeq>
  40dba2:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40dba4:	2800      	cmp	r0, #0
  40dba6:	f040 80b9 	bne.w	40dd1c <_svfprintf_r+0xc40>
  40dbaa:	1e6b      	subs	r3, r5, #1
  40dbac:	3401      	adds	r4, #1
  40dbae:	3701      	adds	r7, #1
  40dbb0:	4498      	add	r8, r3
  40dbb2:	2c07      	cmp	r4, #7
  40dbb4:	942c      	str	r4, [sp, #176]	; 0xb0
  40dbb6:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40dbba:	6037      	str	r7, [r6, #0]
  40dbbc:	6073      	str	r3, [r6, #4]
  40dbbe:	f300 80e2 	bgt.w	40dd86 <_svfprintf_r+0xcaa>
  40dbc2:	3608      	adds	r6, #8
  40dbc4:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40dbc8:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40dbca:	3401      	adds	r4, #1
  40dbcc:	44c4      	add	ip, r8
  40dbce:	ab27      	add	r3, sp, #156	; 0x9c
  40dbd0:	2c07      	cmp	r4, #7
  40dbd2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40dbd6:	942c      	str	r4, [sp, #176]	; 0xb0
  40dbd8:	e886 0028 	stmia.w	r6, {r3, r5}
  40dbdc:	f77f acef 	ble.w	40d5be <_svfprintf_r+0x4e2>
  40dbe0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dbe2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dbe4:	aa2b      	add	r2, sp, #172	; 0xac
  40dbe6:	f006 fd0b 	bl	414600 <__ssprint_r>
  40dbea:	2800      	cmp	r0, #0
  40dbec:	f47f ab8e 	bne.w	40d30c <_svfprintf_r+0x230>
  40dbf0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dbf4:	ae38      	add	r6, sp, #224	; 0xe0
  40dbf6:	e4e3      	b.n	40d5c0 <_svfprintf_r+0x4e4>
  40dbf8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dbfa:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dbfc:	aa2b      	add	r2, sp, #172	; 0xac
  40dbfe:	f006 fcff 	bl	414600 <__ssprint_r>
  40dc02:	2800      	cmp	r0, #0
  40dc04:	f43f ad35 	beq.w	40d672 <_svfprintf_r+0x596>
  40dc08:	f7ff bb80 	b.w	40d30c <_svfprintf_r+0x230>
  40dc0c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dc0e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dc10:	aa2b      	add	r2, sp, #172	; 0xac
  40dc12:	f006 fcf5 	bl	414600 <__ssprint_r>
  40dc16:	2800      	cmp	r0, #0
  40dc18:	f47f ab78 	bne.w	40d30c <_svfprintf_r+0x230>
  40dc1c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dc20:	ae38      	add	r6, sp, #224	; 0xe0
  40dc22:	e4bd      	b.n	40d5a0 <_svfprintf_r+0x4c4>
  40dc24:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dc26:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dc28:	aa2b      	add	r2, sp, #172	; 0xac
  40dc2a:	f006 fce9 	bl	414600 <__ssprint_r>
  40dc2e:	2800      	cmp	r0, #0
  40dc30:	f47f ab6c 	bne.w	40d30c <_svfprintf_r+0x230>
  40dc34:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dc38:	ae38      	add	r6, sp, #224	; 0xe0
  40dc3a:	e45a      	b.n	40d4f2 <_svfprintf_r+0x416>
  40dc3c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dc3e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dc40:	aa2b      	add	r2, sp, #172	; 0xac
  40dc42:	f006 fcdd 	bl	414600 <__ssprint_r>
  40dc46:	2800      	cmp	r0, #0
  40dc48:	f47f ab60 	bne.w	40d30c <_svfprintf_r+0x230>
  40dc4c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dc50:	ae38      	add	r6, sp, #224	; 0xe0
  40dc52:	e45f      	b.n	40d514 <_svfprintf_r+0x438>
  40dc54:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40dc56:	af38      	add	r7, sp, #224	; 0xe0
  40dc58:	f7ff bbce 	b.w	40d3f8 <_svfprintf_r+0x31c>
  40dc5c:	2302      	movs	r3, #2
  40dc5e:	f7ff bba7 	b.w	40d3b0 <_svfprintf_r+0x2d4>
  40dc62:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40dc64:	2b00      	cmp	r3, #0
  40dc66:	f340 81e7 	ble.w	40e038 <_svfprintf_r+0xf5c>
  40dc6a:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40dc6c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40dc6e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  40dc72:	42ac      	cmp	r4, r5
  40dc74:	bfa8      	it	ge
  40dc76:	462c      	movge	r4, r5
  40dc78:	2c00      	cmp	r4, #0
  40dc7a:	44ba      	add	sl, r7
  40dc7c:	dd0b      	ble.n	40dc96 <_svfprintf_r+0xbba>
  40dc7e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dc80:	6037      	str	r7, [r6, #0]
  40dc82:	3301      	adds	r3, #1
  40dc84:	44a4      	add	ip, r4
  40dc86:	2b07      	cmp	r3, #7
  40dc88:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40dc8c:	6074      	str	r4, [r6, #4]
  40dc8e:	932c      	str	r3, [sp, #176]	; 0xb0
  40dc90:	f300 8328 	bgt.w	40e2e4 <_svfprintf_r+0x1208>
  40dc94:	3608      	adds	r6, #8
  40dc96:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40dc98:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40dc9c:	1b2c      	subs	r4, r5, r4
  40dc9e:	2c00      	cmp	r4, #0
  40dca0:	f340 80db 	ble.w	40de5a <_svfprintf_r+0xd7e>
  40dca4:	2c10      	cmp	r4, #16
  40dca6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dca8:	4d07      	ldr	r5, [pc, #28]	; (40dcc8 <_svfprintf_r+0xbec>)
  40dcaa:	f340 81ad 	ble.w	40e008 <_svfprintf_r+0xf2c>
  40dcae:	970a      	str	r7, [sp, #40]	; 0x28
  40dcb0:	f04f 0810 	mov.w	r8, #16
  40dcb4:	462f      	mov	r7, r5
  40dcb6:	4662      	mov	r2, ip
  40dcb8:	4625      	mov	r5, r4
  40dcba:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40dcbe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40dcc0:	e009      	b.n	40dcd6 <_svfprintf_r+0xbfa>
  40dcc2:	bf00      	nop
  40dcc4:	00416290 	.word	0x00416290
  40dcc8:	00416240 	.word	0x00416240
  40dccc:	3608      	adds	r6, #8
  40dcce:	3d10      	subs	r5, #16
  40dcd0:	2d10      	cmp	r5, #16
  40dcd2:	f340 8195 	ble.w	40e000 <_svfprintf_r+0xf24>
  40dcd6:	3301      	adds	r3, #1
  40dcd8:	3210      	adds	r2, #16
  40dcda:	2b07      	cmp	r3, #7
  40dcdc:	922d      	str	r2, [sp, #180]	; 0xb4
  40dcde:	932c      	str	r3, [sp, #176]	; 0xb0
  40dce0:	e886 0180 	stmia.w	r6, {r7, r8}
  40dce4:	ddf2      	ble.n	40dccc <_svfprintf_r+0xbf0>
  40dce6:	4658      	mov	r0, fp
  40dce8:	4621      	mov	r1, r4
  40dcea:	aa2b      	add	r2, sp, #172	; 0xac
  40dcec:	f006 fc88 	bl	414600 <__ssprint_r>
  40dcf0:	2800      	cmp	r0, #0
  40dcf2:	f47f ab0b 	bne.w	40d30c <_svfprintf_r+0x230>
  40dcf6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40dcf8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dcfa:	ae38      	add	r6, sp, #224	; 0xe0
  40dcfc:	e7e7      	b.n	40dcce <_svfprintf_r+0xbf2>
  40dcfe:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dd00:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dd02:	aa2b      	add	r2, sp, #172	; 0xac
  40dd04:	f006 fc7c 	bl	414600 <__ssprint_r>
  40dd08:	2800      	cmp	r0, #0
  40dd0a:	f47f aaff 	bne.w	40d30c <_svfprintf_r+0x230>
  40dd0e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40dd12:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dd16:	ae38      	add	r6, sp, #224	; 0xe0
  40dd18:	f7ff bbd8 	b.w	40d4cc <_svfprintf_r+0x3f0>
  40dd1c:	1e6f      	subs	r7, r5, #1
  40dd1e:	2f00      	cmp	r7, #0
  40dd20:	f77f af50 	ble.w	40dbc4 <_svfprintf_r+0xae8>
  40dd24:	2f10      	cmp	r7, #16
  40dd26:	4db3      	ldr	r5, [pc, #716]	; (40dff4 <_svfprintf_r+0xf18>)
  40dd28:	dd23      	ble.n	40dd72 <_svfprintf_r+0xc96>
  40dd2a:	4643      	mov	r3, r8
  40dd2c:	f04f 0a10 	mov.w	sl, #16
  40dd30:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40dd34:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40dd38:	e004      	b.n	40dd44 <_svfprintf_r+0xc68>
  40dd3a:	3f10      	subs	r7, #16
  40dd3c:	2f10      	cmp	r7, #16
  40dd3e:	f106 0608 	add.w	r6, r6, #8
  40dd42:	dd15      	ble.n	40dd70 <_svfprintf_r+0xc94>
  40dd44:	3401      	adds	r4, #1
  40dd46:	3310      	adds	r3, #16
  40dd48:	2c07      	cmp	r4, #7
  40dd4a:	932d      	str	r3, [sp, #180]	; 0xb4
  40dd4c:	942c      	str	r4, [sp, #176]	; 0xb0
  40dd4e:	e886 0420 	stmia.w	r6, {r5, sl}
  40dd52:	ddf2      	ble.n	40dd3a <_svfprintf_r+0xc5e>
  40dd54:	4640      	mov	r0, r8
  40dd56:	4659      	mov	r1, fp
  40dd58:	aa2b      	add	r2, sp, #172	; 0xac
  40dd5a:	f006 fc51 	bl	414600 <__ssprint_r>
  40dd5e:	2800      	cmp	r0, #0
  40dd60:	f47f aad4 	bne.w	40d30c <_svfprintf_r+0x230>
  40dd64:	3f10      	subs	r7, #16
  40dd66:	2f10      	cmp	r7, #16
  40dd68:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40dd6a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40dd6c:	ae38      	add	r6, sp, #224	; 0xe0
  40dd6e:	dce9      	bgt.n	40dd44 <_svfprintf_r+0xc68>
  40dd70:	4698      	mov	r8, r3
  40dd72:	3401      	adds	r4, #1
  40dd74:	44b8      	add	r8, r7
  40dd76:	2c07      	cmp	r4, #7
  40dd78:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40dd7c:	942c      	str	r4, [sp, #176]	; 0xb0
  40dd7e:	e886 00a0 	stmia.w	r6, {r5, r7}
  40dd82:	f77f af1e 	ble.w	40dbc2 <_svfprintf_r+0xae6>
  40dd86:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dd88:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dd8a:	aa2b      	add	r2, sp, #172	; 0xac
  40dd8c:	f006 fc38 	bl	414600 <__ssprint_r>
  40dd90:	2800      	cmp	r0, #0
  40dd92:	f47f aabb 	bne.w	40d30c <_svfprintf_r+0x230>
  40dd96:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40dd9a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40dd9c:	ae38      	add	r6, sp, #224	; 0xe0
  40dd9e:	e711      	b.n	40dbc4 <_svfprintf_r+0xae8>
  40dda0:	4694      	mov	ip, r2
  40dda2:	3301      	adds	r3, #1
  40dda4:	44a4      	add	ip, r4
  40dda6:	2b07      	cmp	r3, #7
  40dda8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ddac:	932c      	str	r3, [sp, #176]	; 0xb0
  40ddae:	6035      	str	r5, [r6, #0]
  40ddb0:	6074      	str	r4, [r6, #4]
  40ddb2:	f77f ac04 	ble.w	40d5be <_svfprintf_r+0x4e2>
  40ddb6:	e713      	b.n	40dbe0 <_svfprintf_r+0xb04>
  40ddb8:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40ddbc:	4620      	mov	r0, r4
  40ddbe:	4629      	mov	r1, r5
  40ddc0:	220a      	movs	r2, #10
  40ddc2:	2300      	movs	r3, #0
  40ddc4:	f7fe fb84 	bl	40c4d0 <__aeabi_uldivmod>
  40ddc8:	3230      	adds	r2, #48	; 0x30
  40ddca:	f88b 2000 	strb.w	r2, [fp]
  40ddce:	4620      	mov	r0, r4
  40ddd0:	4629      	mov	r1, r5
  40ddd2:	220a      	movs	r2, #10
  40ddd4:	2300      	movs	r3, #0
  40ddd6:	f7fe fb7b 	bl	40c4d0 <__aeabi_uldivmod>
  40ddda:	4604      	mov	r4, r0
  40dddc:	460d      	mov	r5, r1
  40ddde:	ea54 0c05 	orrs.w	ip, r4, r5
  40dde2:	465f      	mov	r7, fp
  40dde4:	f10b 3bff 	add.w	fp, fp, #4294967295
  40dde8:	d1e8      	bne.n	40ddbc <_svfprintf_r+0xce0>
  40ddea:	9d08      	ldr	r5, [sp, #32]
  40ddec:	1bec      	subs	r4, r5, r7
  40ddee:	f7ff bb03 	b.w	40d3f8 <_svfprintf_r+0x31c>
  40ddf2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40ddf4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40ddf8:	682c      	ldr	r4, [r5, #0]
  40ddfa:	17e5      	asrs	r5, r4, #31
  40ddfc:	4622      	mov	r2, r4
  40ddfe:	462b      	mov	r3, r5
  40de00:	f10c 0c04 	add.w	ip, ip, #4
  40de04:	2a00      	cmp	r2, #0
  40de06:	f173 0000 	sbcs.w	r0, r3, #0
  40de0a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40de0e:	f6bf ac75 	bge.w	40d6fc <_svfprintf_r+0x620>
  40de12:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40de16:	4264      	negs	r4, r4
  40de18:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40de1c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40de20:	2301      	movs	r3, #1
  40de22:	f7ff bac9 	b.w	40d3b8 <_svfprintf_r+0x2dc>
  40de26:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40de28:	682c      	ldr	r4, [r5, #0]
  40de2a:	3504      	adds	r5, #4
  40de2c:	9510      	str	r5, [sp, #64]	; 0x40
  40de2e:	2500      	movs	r5, #0
  40de30:	f7ff babe 	b.w	40d3b0 <_svfprintf_r+0x2d4>
  40de34:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40de36:	682c      	ldr	r4, [r5, #0]
  40de38:	3504      	adds	r5, #4
  40de3a:	9510      	str	r5, [sp, #64]	; 0x40
  40de3c:	2301      	movs	r3, #1
  40de3e:	2500      	movs	r5, #0
  40de40:	f7ff bab6 	b.w	40d3b0 <_svfprintf_r+0x2d4>
  40de44:	980d      	ldr	r0, [sp, #52]	; 0x34
  40de46:	990c      	ldr	r1, [sp, #48]	; 0x30
  40de48:	aa2b      	add	r2, sp, #172	; 0xac
  40de4a:	f006 fbd9 	bl	414600 <__ssprint_r>
  40de4e:	2800      	cmp	r0, #0
  40de50:	f47f aa5c 	bne.w	40d30c <_svfprintf_r+0x230>
  40de54:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40de58:	ae38      	add	r6, sp, #224	; 0xe0
  40de5a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40de5c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40de5e:	442f      	add	r7, r5
  40de60:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40de62:	42ac      	cmp	r4, r5
  40de64:	db42      	blt.n	40deec <_svfprintf_r+0xe10>
  40de66:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40de68:	07e9      	lsls	r1, r5, #31
  40de6a:	d43f      	bmi.n	40deec <_svfprintf_r+0xe10>
  40de6c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40de6e:	ebc7 050a 	rsb	r5, r7, sl
  40de72:	1b04      	subs	r4, r0, r4
  40de74:	42ac      	cmp	r4, r5
  40de76:	bfb8      	it	lt
  40de78:	4625      	movlt	r5, r4
  40de7a:	2d00      	cmp	r5, #0
  40de7c:	dd0b      	ble.n	40de96 <_svfprintf_r+0xdba>
  40de7e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40de80:	6037      	str	r7, [r6, #0]
  40de82:	3301      	adds	r3, #1
  40de84:	44ac      	add	ip, r5
  40de86:	2b07      	cmp	r3, #7
  40de88:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40de8c:	6075      	str	r5, [r6, #4]
  40de8e:	932c      	str	r3, [sp, #176]	; 0xb0
  40de90:	f300 8252 	bgt.w	40e338 <_svfprintf_r+0x125c>
  40de94:	3608      	adds	r6, #8
  40de96:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40de9a:	1b64      	subs	r4, r4, r5
  40de9c:	2c00      	cmp	r4, #0
  40de9e:	f77f ab8f 	ble.w	40d5c0 <_svfprintf_r+0x4e4>
  40dea2:	2c10      	cmp	r4, #16
  40dea4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dea6:	4d53      	ldr	r5, [pc, #332]	; (40dff4 <_svfprintf_r+0xf18>)
  40dea8:	f77f af7b 	ble.w	40dda2 <_svfprintf_r+0xcc6>
  40deac:	2710      	movs	r7, #16
  40deae:	4662      	mov	r2, ip
  40deb0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40deb4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40deb8:	e004      	b.n	40dec4 <_svfprintf_r+0xde8>
  40deba:	3608      	adds	r6, #8
  40debc:	3c10      	subs	r4, #16
  40debe:	2c10      	cmp	r4, #16
  40dec0:	f77f af6e 	ble.w	40dda0 <_svfprintf_r+0xcc4>
  40dec4:	3301      	adds	r3, #1
  40dec6:	3210      	adds	r2, #16
  40dec8:	2b07      	cmp	r3, #7
  40deca:	922d      	str	r2, [sp, #180]	; 0xb4
  40decc:	932c      	str	r3, [sp, #176]	; 0xb0
  40dece:	e886 00a0 	stmia.w	r6, {r5, r7}
  40ded2:	ddf2      	ble.n	40deba <_svfprintf_r+0xdde>
  40ded4:	4640      	mov	r0, r8
  40ded6:	4651      	mov	r1, sl
  40ded8:	aa2b      	add	r2, sp, #172	; 0xac
  40deda:	f006 fb91 	bl	414600 <__ssprint_r>
  40dede:	2800      	cmp	r0, #0
  40dee0:	f47f aa14 	bne.w	40d30c <_svfprintf_r+0x230>
  40dee4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40dee6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dee8:	ae38      	add	r6, sp, #224	; 0xe0
  40deea:	e7e7      	b.n	40debc <_svfprintf_r+0xde0>
  40deec:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40deee:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40def0:	6035      	str	r5, [r6, #0]
  40def2:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40def4:	6075      	str	r5, [r6, #4]
  40def6:	3301      	adds	r3, #1
  40def8:	44ac      	add	ip, r5
  40defa:	2b07      	cmp	r3, #7
  40defc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40df00:	932c      	str	r3, [sp, #176]	; 0xb0
  40df02:	f300 81fb 	bgt.w	40e2fc <_svfprintf_r+0x1220>
  40df06:	3608      	adds	r6, #8
  40df08:	e7b0      	b.n	40de6c <_svfprintf_r+0xd90>
  40df0a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40df0c:	07ea      	lsls	r2, r5, #31
  40df0e:	f53f ae27 	bmi.w	40db60 <_svfprintf_r+0xa84>
  40df12:	3401      	adds	r4, #1
  40df14:	f10c 0801 	add.w	r8, ip, #1
  40df18:	2301      	movs	r3, #1
  40df1a:	2c07      	cmp	r4, #7
  40df1c:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40df20:	942c      	str	r4, [sp, #176]	; 0xb0
  40df22:	6037      	str	r7, [r6, #0]
  40df24:	6073      	str	r3, [r6, #4]
  40df26:	f77f ae4c 	ble.w	40dbc2 <_svfprintf_r+0xae6>
  40df2a:	e72c      	b.n	40dd86 <_svfprintf_r+0xcaa>
  40df2c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40df2e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40df30:	aa2b      	add	r2, sp, #172	; 0xac
  40df32:	f006 fb65 	bl	414600 <__ssprint_r>
  40df36:	2800      	cmp	r0, #0
  40df38:	f47f a9e8 	bne.w	40d30c <_svfprintf_r+0x230>
  40df3c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40df3e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40df40:	ae38      	add	r6, sp, #224	; 0xe0
  40df42:	e619      	b.n	40db78 <_svfprintf_r+0xa9c>
  40df44:	980d      	ldr	r0, [sp, #52]	; 0x34
  40df46:	990c      	ldr	r1, [sp, #48]	; 0x30
  40df48:	aa2b      	add	r2, sp, #172	; 0xac
  40df4a:	f006 fb59 	bl	414600 <__ssprint_r>
  40df4e:	2800      	cmp	r0, #0
  40df50:	f47f a9dc 	bne.w	40d30c <_svfprintf_r+0x230>
  40df54:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40df58:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40df5a:	ae38      	add	r6, sp, #224	; 0xe0
  40df5c:	e61b      	b.n	40db96 <_svfprintf_r+0xaba>
  40df5e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40df60:	990c      	ldr	r1, [sp, #48]	; 0x30
  40df62:	aa2b      	add	r2, sp, #172	; 0xac
  40df64:	f006 fb4c 	bl	414600 <__ssprint_r>
  40df68:	2800      	cmp	r0, #0
  40df6a:	f47f a9cf 	bne.w	40d30c <_svfprintf_r+0x230>
  40df6e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40df72:	ae38      	add	r6, sp, #224	; 0xe0
  40df74:	f7ff bad2 	b.w	40d51c <_svfprintf_r+0x440>
  40df78:	f005 f85c 	bl	413034 <__fpclassifyd>
  40df7c:	2800      	cmp	r0, #0
  40df7e:	f040 80c2 	bne.w	40e106 <_svfprintf_r+0x102a>
  40df82:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40df84:	4f1c      	ldr	r7, [pc, #112]	; (40dff8 <_svfprintf_r+0xf1c>)
  40df86:	4b1d      	ldr	r3, [pc, #116]	; (40dffc <_svfprintf_r+0xf20>)
  40df88:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40df8c:	900a      	str	r0, [sp, #40]	; 0x28
  40df8e:	f04f 0c03 	mov.w	ip, #3
  40df92:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40df96:	9409      	str	r4, [sp, #36]	; 0x24
  40df98:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40df9c:	9014      	str	r0, [sp, #80]	; 0x50
  40df9e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40dfa2:	bfd8      	it	le
  40dfa4:	461f      	movle	r7, r3
  40dfa6:	4664      	mov	r4, ip
  40dfa8:	f7ff ba2f 	b.w	40d40a <_svfprintf_r+0x32e>
  40dfac:	e9d3 4500 	ldrd	r4, r5, [r3]
  40dfb0:	3308      	adds	r3, #8
  40dfb2:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40dfb6:	9310      	str	r3, [sp, #64]	; 0x40
  40dfb8:	e476      	b.n	40d8a8 <_svfprintf_r+0x7cc>
  40dfba:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dfbe:	f01c 0f10 	tst.w	ip, #16
  40dfc2:	f000 8155 	beq.w	40e270 <_svfprintf_r+0x1194>
  40dfc6:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40dfc8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40dfca:	6823      	ldr	r3, [r4, #0]
  40dfcc:	3404      	adds	r4, #4
  40dfce:	9410      	str	r4, [sp, #64]	; 0x40
  40dfd0:	601d      	str	r5, [r3, #0]
  40dfd2:	f7ff b8a9 	b.w	40d128 <_svfprintf_r+0x4c>
  40dfd6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dfd8:	0664      	lsls	r4, r4, #25
  40dfda:	f140 8142 	bpl.w	40e262 <_svfprintf_r+0x1186>
  40dfde:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40dfe2:	f8bc 4000 	ldrh.w	r4, [ip]
  40dfe6:	f10c 0c04 	add.w	ip, ip, #4
  40dfea:	2500      	movs	r5, #0
  40dfec:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40dff0:	f7ff b9ca 	b.w	40d388 <_svfprintf_r+0x2ac>
  40dff4:	00416240 	.word	0x00416240
  40dff8:	0041625c 	.word	0x0041625c
  40dffc:	00416258 	.word	0x00416258
  40e000:	462c      	mov	r4, r5
  40e002:	463d      	mov	r5, r7
  40e004:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40e006:	4694      	mov	ip, r2
  40e008:	3301      	adds	r3, #1
  40e00a:	44a4      	add	ip, r4
  40e00c:	2b07      	cmp	r3, #7
  40e00e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e012:	932c      	str	r3, [sp, #176]	; 0xb0
  40e014:	6035      	str	r5, [r6, #0]
  40e016:	6074      	str	r4, [r6, #4]
  40e018:	f73f af14 	bgt.w	40de44 <_svfprintf_r+0xd68>
  40e01c:	3608      	adds	r6, #8
  40e01e:	e71c      	b.n	40de5a <_svfprintf_r+0xd7e>
  40e020:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e022:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e024:	aa2b      	add	r2, sp, #172	; 0xac
  40e026:	f006 faeb 	bl	414600 <__ssprint_r>
  40e02a:	2800      	cmp	r0, #0
  40e02c:	f47f a96e 	bne.w	40d30c <_svfprintf_r+0x230>
  40e030:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e034:	ae38      	add	r6, sp, #224	; 0xe0
  40e036:	e4fd      	b.n	40da34 <_svfprintf_r+0x958>
  40e038:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40e03a:	49b7      	ldr	r1, [pc, #732]	; (40e318 <_svfprintf_r+0x123c>)
  40e03c:	6031      	str	r1, [r6, #0]
  40e03e:	3201      	adds	r2, #1
  40e040:	f10c 0c01 	add.w	ip, ip, #1
  40e044:	2101      	movs	r1, #1
  40e046:	2a07      	cmp	r2, #7
  40e048:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e04c:	922c      	str	r2, [sp, #176]	; 0xb0
  40e04e:	6071      	str	r1, [r6, #4]
  40e050:	f300 80f7 	bgt.w	40e242 <_svfprintf_r+0x1166>
  40e054:	3608      	adds	r6, #8
  40e056:	461c      	mov	r4, r3
  40e058:	b92c      	cbnz	r4, 40e066 <_svfprintf_r+0xf8a>
  40e05a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e05c:	b91d      	cbnz	r5, 40e066 <_svfprintf_r+0xf8a>
  40e05e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e060:	07e8      	lsls	r0, r5, #31
  40e062:	f57f aaad 	bpl.w	40d5c0 <_svfprintf_r+0x4e4>
  40e066:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e068:	9918      	ldr	r1, [sp, #96]	; 0x60
  40e06a:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40e06c:	6035      	str	r5, [r6, #0]
  40e06e:	3301      	adds	r3, #1
  40e070:	4461      	add	r1, ip
  40e072:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40e074:	912d      	str	r1, [sp, #180]	; 0xb4
  40e076:	2b07      	cmp	r3, #7
  40e078:	6075      	str	r5, [r6, #4]
  40e07a:	932c      	str	r3, [sp, #176]	; 0xb0
  40e07c:	f300 81de 	bgt.w	40e43c <_svfprintf_r+0x1360>
  40e080:	f106 0208 	add.w	r2, r6, #8
  40e084:	4264      	negs	r4, r4
  40e086:	2c00      	cmp	r4, #0
  40e088:	f340 810b 	ble.w	40e2a2 <_svfprintf_r+0x11c6>
  40e08c:	2c10      	cmp	r4, #16
  40e08e:	4da3      	ldr	r5, [pc, #652]	; (40e31c <_svfprintf_r+0x1240>)
  40e090:	f340 8148 	ble.w	40e324 <_svfprintf_r+0x1248>
  40e094:	46a3      	mov	fp, r4
  40e096:	2610      	movs	r6, #16
  40e098:	460c      	mov	r4, r1
  40e09a:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e09e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40e0a2:	e006      	b.n	40e0b2 <_svfprintf_r+0xfd6>
  40e0a4:	3208      	adds	r2, #8
  40e0a6:	f1ab 0b10 	sub.w	fp, fp, #16
  40e0aa:	f1bb 0f10 	cmp.w	fp, #16
  40e0ae:	f340 8137 	ble.w	40e320 <_svfprintf_r+0x1244>
  40e0b2:	3301      	adds	r3, #1
  40e0b4:	3410      	adds	r4, #16
  40e0b6:	2b07      	cmp	r3, #7
  40e0b8:	942d      	str	r4, [sp, #180]	; 0xb4
  40e0ba:	932c      	str	r3, [sp, #176]	; 0xb0
  40e0bc:	e882 0060 	stmia.w	r2, {r5, r6}
  40e0c0:	ddf0      	ble.n	40e0a4 <_svfprintf_r+0xfc8>
  40e0c2:	4640      	mov	r0, r8
  40e0c4:	4651      	mov	r1, sl
  40e0c6:	aa2b      	add	r2, sp, #172	; 0xac
  40e0c8:	f006 fa9a 	bl	414600 <__ssprint_r>
  40e0cc:	2800      	cmp	r0, #0
  40e0ce:	f47f a91d 	bne.w	40d30c <_svfprintf_r+0x230>
  40e0d2:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  40e0d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e0d6:	aa38      	add	r2, sp, #224	; 0xe0
  40e0d8:	e7e5      	b.n	40e0a6 <_svfprintf_r+0xfca>
  40e0da:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e0dc:	f893 8001 	ldrb.w	r8, [r3, #1]
  40e0e0:	f044 0420 	orr.w	r4, r4, #32
  40e0e4:	f109 0901 	add.w	r9, r9, #1
  40e0e8:	9409      	str	r4, [sp, #36]	; 0x24
  40e0ea:	f7ff b853 	b.w	40d194 <_svfprintf_r+0xb8>
  40e0ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e0f0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e0f2:	aa2b      	add	r2, sp, #172	; 0xac
  40e0f4:	f006 fa84 	bl	414600 <__ssprint_r>
  40e0f8:	2800      	cmp	r0, #0
  40e0fa:	f47f a907 	bne.w	40d30c <_svfprintf_r+0x230>
  40e0fe:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e102:	ae38      	add	r6, sp, #224	; 0xe0
  40e104:	e4ac      	b.n	40da60 <_svfprintf_r+0x984>
  40e106:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e108:	3501      	adds	r5, #1
  40e10a:	f028 0a20 	bic.w	sl, r8, #32
  40e10e:	f000 80a5 	beq.w	40e25c <_svfprintf_r+0x1180>
  40e112:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40e116:	d104      	bne.n	40e122 <_svfprintf_r+0x1046>
  40e118:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e11a:	2d00      	cmp	r5, #0
  40e11c:	bf08      	it	eq
  40e11e:	2501      	moveq	r5, #1
  40e120:	950a      	str	r5, [sp, #40]	; 0x28
  40e122:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40e126:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e12a:	2b00      	cmp	r3, #0
  40e12c:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40e130:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40e134:	f2c0 819c 	blt.w	40e470 <_svfprintf_r+0x1394>
  40e138:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40e13c:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40e140:	f04f 0b00 	mov.w	fp, #0
  40e144:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40e148:	f000 819b 	beq.w	40e482 <_svfprintf_r+0x13a6>
  40e14c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40e150:	f000 81a9 	beq.w	40e4a6 <_svfprintf_r+0x13ca>
  40e154:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40e158:	bf0a      	itet	eq
  40e15a:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  40e15c:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40e15e:	1c65      	addeq	r5, r4, #1
  40e160:	2002      	movs	r0, #2
  40e162:	a925      	add	r1, sp, #148	; 0x94
  40e164:	aa26      	add	r2, sp, #152	; 0x98
  40e166:	ab29      	add	r3, sp, #164	; 0xa4
  40e168:	e88d 0021 	stmia.w	sp, {r0, r5}
  40e16c:	9203      	str	r2, [sp, #12]
  40e16e:	9304      	str	r3, [sp, #16]
  40e170:	9102      	str	r1, [sp, #8]
  40e172:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e174:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40e178:	f002 f93e 	bl	4103f8 <_dtoa_r>
  40e17c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40e180:	4607      	mov	r7, r0
  40e182:	d002      	beq.n	40e18a <_svfprintf_r+0x10ae>
  40e184:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40e188:	d105      	bne.n	40e196 <_svfprintf_r+0x10ba>
  40e18a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e18e:	f01c 0f01 	tst.w	ip, #1
  40e192:	f000 819c 	beq.w	40e4ce <_svfprintf_r+0x13f2>
  40e196:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40e19a:	eb07 0405 	add.w	r4, r7, r5
  40e19e:	f000 811c 	beq.w	40e3da <_svfprintf_r+0x12fe>
  40e1a2:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40e1a6:	2200      	movs	r2, #0
  40e1a8:	2300      	movs	r3, #0
  40e1aa:	f007 fcd1 	bl	415b50 <__aeabi_dcmpeq>
  40e1ae:	2800      	cmp	r0, #0
  40e1b0:	f040 8105 	bne.w	40e3be <_svfprintf_r+0x12e2>
  40e1b4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e1b6:	429c      	cmp	r4, r3
  40e1b8:	d906      	bls.n	40e1c8 <_svfprintf_r+0x10ec>
  40e1ba:	2130      	movs	r1, #48	; 0x30
  40e1bc:	1c5a      	adds	r2, r3, #1
  40e1be:	9229      	str	r2, [sp, #164]	; 0xa4
  40e1c0:	7019      	strb	r1, [r3, #0]
  40e1c2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e1c4:	429c      	cmp	r4, r3
  40e1c6:	d8f9      	bhi.n	40e1bc <_svfprintf_r+0x10e0>
  40e1c8:	1bdb      	subs	r3, r3, r7
  40e1ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40e1ce:	9311      	str	r3, [sp, #68]	; 0x44
  40e1d0:	f000 80ed 	beq.w	40e3ae <_svfprintf_r+0x12d2>
  40e1d4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40e1d8:	f340 81f2 	ble.w	40e5c0 <_svfprintf_r+0x14e4>
  40e1dc:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40e1e0:	f000 8168 	beq.w	40e4b4 <_svfprintf_r+0x13d8>
  40e1e4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e1e6:	9414      	str	r4, [sp, #80]	; 0x50
  40e1e8:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e1ea:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e1ec:	42ac      	cmp	r4, r5
  40e1ee:	f300 8132 	bgt.w	40e456 <_svfprintf_r+0x137a>
  40e1f2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e1f6:	f01c 0f01 	tst.w	ip, #1
  40e1fa:	f040 81ad 	bne.w	40e558 <_svfprintf_r+0x147c>
  40e1fe:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40e202:	462c      	mov	r4, r5
  40e204:	f04f 0867 	mov.w	r8, #103	; 0x67
  40e208:	f1bb 0f00 	cmp.w	fp, #0
  40e20c:	f040 80b2 	bne.w	40e374 <_svfprintf_r+0x1298>
  40e210:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40e212:	930b      	str	r3, [sp, #44]	; 0x2c
  40e214:	9509      	str	r5, [sp, #36]	; 0x24
  40e216:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40e21a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e21e:	f7ff b8f4 	b.w	40d40a <_svfprintf_r+0x32e>
  40e222:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e224:	2140      	movs	r1, #64	; 0x40
  40e226:	f003 fd33 	bl	411c90 <_malloc_r>
  40e22a:	6020      	str	r0, [r4, #0]
  40e22c:	6120      	str	r0, [r4, #16]
  40e22e:	2800      	cmp	r0, #0
  40e230:	f000 81bf 	beq.w	40e5b2 <_svfprintf_r+0x14d6>
  40e234:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40e238:	2340      	movs	r3, #64	; 0x40
  40e23a:	f8cc 3014 	str.w	r3, [ip, #20]
  40e23e:	f7fe bf63 	b.w	40d108 <_svfprintf_r+0x2c>
  40e242:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e244:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e246:	aa2b      	add	r2, sp, #172	; 0xac
  40e248:	f006 f9da 	bl	414600 <__ssprint_r>
  40e24c:	2800      	cmp	r0, #0
  40e24e:	f47f a85d 	bne.w	40d30c <_svfprintf_r+0x230>
  40e252:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e254:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e258:	ae38      	add	r6, sp, #224	; 0xe0
  40e25a:	e6fd      	b.n	40e058 <_svfprintf_r+0xf7c>
  40e25c:	2406      	movs	r4, #6
  40e25e:	940a      	str	r4, [sp, #40]	; 0x28
  40e260:	e75f      	b.n	40e122 <_svfprintf_r+0x1046>
  40e262:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40e264:	682c      	ldr	r4, [r5, #0]
  40e266:	3504      	adds	r5, #4
  40e268:	9510      	str	r5, [sp, #64]	; 0x40
  40e26a:	2500      	movs	r5, #0
  40e26c:	f7ff b88c 	b.w	40d388 <_svfprintf_r+0x2ac>
  40e270:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e274:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40e278:	f000 8087 	beq.w	40e38a <_svfprintf_r+0x12ae>
  40e27c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40e27e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40e280:	6823      	ldr	r3, [r4, #0]
  40e282:	3404      	adds	r4, #4
  40e284:	9410      	str	r4, [sp, #64]	; 0x40
  40e286:	801d      	strh	r5, [r3, #0]
  40e288:	f7fe bf4e 	b.w	40d128 <_svfprintf_r+0x4c>
  40e28c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e28e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e290:	aa2b      	add	r2, sp, #172	; 0xac
  40e292:	f006 f9b5 	bl	414600 <__ssprint_r>
  40e296:	2800      	cmp	r0, #0
  40e298:	f47f a838 	bne.w	40d30c <_svfprintf_r+0x230>
  40e29c:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40e29e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e2a0:	aa38      	add	r2, sp, #224	; 0xe0
  40e2a2:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40e2a6:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e2a8:	6017      	str	r7, [r2, #0]
  40e2aa:	3301      	adds	r3, #1
  40e2ac:	448c      	add	ip, r1
  40e2ae:	2b07      	cmp	r3, #7
  40e2b0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e2b4:	932c      	str	r3, [sp, #176]	; 0xb0
  40e2b6:	6054      	str	r4, [r2, #4]
  40e2b8:	f73f ac92 	bgt.w	40dbe0 <_svfprintf_r+0xb04>
  40e2bc:	f102 0608 	add.w	r6, r2, #8
  40e2c0:	f7ff b97e 	b.w	40d5c0 <_svfprintf_r+0x4e4>
  40e2c4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40e2c8:	f7fe fe4c 	bl	40cf64 <strlen>
  40e2cc:	9510      	str	r5, [sp, #64]	; 0x40
  40e2ce:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40e2d2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e2d4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40e2d8:	4604      	mov	r4, r0
  40e2da:	9514      	str	r5, [sp, #80]	; 0x50
  40e2dc:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e2e0:	f7ff b893 	b.w	40d40a <_svfprintf_r+0x32e>
  40e2e4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e2e6:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e2e8:	aa2b      	add	r2, sp, #172	; 0xac
  40e2ea:	f006 f989 	bl	414600 <__ssprint_r>
  40e2ee:	2800      	cmp	r0, #0
  40e2f0:	f47f a80c 	bne.w	40d30c <_svfprintf_r+0x230>
  40e2f4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e2f8:	ae38      	add	r6, sp, #224	; 0xe0
  40e2fa:	e4cc      	b.n	40dc96 <_svfprintf_r+0xbba>
  40e2fc:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e2fe:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e300:	aa2b      	add	r2, sp, #172	; 0xac
  40e302:	f006 f97d 	bl	414600 <__ssprint_r>
  40e306:	2800      	cmp	r0, #0
  40e308:	f47f a800 	bne.w	40d30c <_svfprintf_r+0x230>
  40e30c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e30e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e312:	ae38      	add	r6, sp, #224	; 0xe0
  40e314:	e5aa      	b.n	40de6c <_svfprintf_r+0xd90>
  40e316:	bf00      	nop
  40e318:	00416290 	.word	0x00416290
  40e31c:	00416240 	.word	0x00416240
  40e320:	4621      	mov	r1, r4
  40e322:	465c      	mov	r4, fp
  40e324:	3301      	adds	r3, #1
  40e326:	4421      	add	r1, r4
  40e328:	2b07      	cmp	r3, #7
  40e32a:	912d      	str	r1, [sp, #180]	; 0xb4
  40e32c:	932c      	str	r3, [sp, #176]	; 0xb0
  40e32e:	6015      	str	r5, [r2, #0]
  40e330:	6054      	str	r4, [r2, #4]
  40e332:	dcab      	bgt.n	40e28c <_svfprintf_r+0x11b0>
  40e334:	3208      	adds	r2, #8
  40e336:	e7b4      	b.n	40e2a2 <_svfprintf_r+0x11c6>
  40e338:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e33a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e33c:	aa2b      	add	r2, sp, #172	; 0xac
  40e33e:	f006 f95f 	bl	414600 <__ssprint_r>
  40e342:	2800      	cmp	r0, #0
  40e344:	f47e afe2 	bne.w	40d30c <_svfprintf_r+0x230>
  40e348:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e34a:	9911      	ldr	r1, [sp, #68]	; 0x44
  40e34c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e350:	1b0c      	subs	r4, r1, r4
  40e352:	ae38      	add	r6, sp, #224	; 0xe0
  40e354:	e59f      	b.n	40de96 <_svfprintf_r+0xdba>
  40e356:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e358:	9714      	str	r7, [sp, #80]	; 0x50
  40e35a:	2c06      	cmp	r4, #6
  40e35c:	bf28      	it	cs
  40e35e:	2406      	movcs	r4, #6
  40e360:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40e364:	46ba      	mov	sl, r7
  40e366:	970a      	str	r7, [sp, #40]	; 0x28
  40e368:	9510      	str	r5, [sp, #64]	; 0x40
  40e36a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40e36e:	4f97      	ldr	r7, [pc, #604]	; (40e5cc <_svfprintf_r+0x14f0>)
  40e370:	f7ff b84b 	b.w	40d40a <_svfprintf_r+0x32e>
  40e374:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40e376:	9509      	str	r5, [sp, #36]	; 0x24
  40e378:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e37c:	2500      	movs	r5, #0
  40e37e:	930b      	str	r3, [sp, #44]	; 0x2c
  40e380:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e384:	950a      	str	r5, [sp, #40]	; 0x28
  40e386:	f7ff b843 	b.w	40d410 <_svfprintf_r+0x334>
  40e38a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40e38e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e390:	f8dc 3000 	ldr.w	r3, [ip]
  40e394:	f10c 0c04 	add.w	ip, ip, #4
  40e398:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40e39c:	601c      	str	r4, [r3, #0]
  40e39e:	f7fe bec3 	b.w	40d128 <_svfprintf_r+0x4c>
  40e3a2:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e3a6:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e3aa:	f7ff ba8f 	b.w	40d8cc <_svfprintf_r+0x7f0>
  40e3ae:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e3b0:	1cdc      	adds	r4, r3, #3
  40e3b2:	db19      	blt.n	40e3e8 <_svfprintf_r+0x130c>
  40e3b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e3b6:	429c      	cmp	r4, r3
  40e3b8:	db16      	blt.n	40e3e8 <_svfprintf_r+0x130c>
  40e3ba:	9314      	str	r3, [sp, #80]	; 0x50
  40e3bc:	e714      	b.n	40e1e8 <_svfprintf_r+0x110c>
  40e3be:	4623      	mov	r3, r4
  40e3c0:	e702      	b.n	40e1c8 <_svfprintf_r+0x10ec>
  40e3c2:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40e3c6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40e3ca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e3cc:	9510      	str	r5, [sp, #64]	; 0x40
  40e3ce:	900a      	str	r0, [sp, #40]	; 0x28
  40e3d0:	9014      	str	r0, [sp, #80]	; 0x50
  40e3d2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e3d6:	f7ff b818 	b.w	40d40a <_svfprintf_r+0x32e>
  40e3da:	783b      	ldrb	r3, [r7, #0]
  40e3dc:	2b30      	cmp	r3, #48	; 0x30
  40e3de:	f000 80ad 	beq.w	40e53c <_svfprintf_r+0x1460>
  40e3e2:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40e3e4:	442c      	add	r4, r5
  40e3e6:	e6dc      	b.n	40e1a2 <_svfprintf_r+0x10c6>
  40e3e8:	f1a8 0802 	sub.w	r8, r8, #2
  40e3ec:	3b01      	subs	r3, #1
  40e3ee:	2b00      	cmp	r3, #0
  40e3f0:	9325      	str	r3, [sp, #148]	; 0x94
  40e3f2:	bfba      	itte	lt
  40e3f4:	425b      	neglt	r3, r3
  40e3f6:	222d      	movlt	r2, #45	; 0x2d
  40e3f8:	222b      	movge	r2, #43	; 0x2b
  40e3fa:	2b09      	cmp	r3, #9
  40e3fc:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40e400:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
  40e404:	dc65      	bgt.n	40e4d2 <_svfprintf_r+0x13f6>
  40e406:	3330      	adds	r3, #48	; 0x30
  40e408:	2230      	movs	r2, #48	; 0x30
  40e40a:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
  40e40e:	f88d 209e 	strb.w	r2, [sp, #158]	; 0x9e
  40e412:	ab28      	add	r3, sp, #160	; 0xa0
  40e414:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e416:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e418:	aa27      	add	r2, sp, #156	; 0x9c
  40e41a:	1a9a      	subs	r2, r3, r2
  40e41c:	2d01      	cmp	r5, #1
  40e41e:	9219      	str	r2, [sp, #100]	; 0x64
  40e420:	4414      	add	r4, r2
  40e422:	f340 80b7 	ble.w	40e594 <_svfprintf_r+0x14b8>
  40e426:	3401      	adds	r4, #1
  40e428:	2500      	movs	r5, #0
  40e42a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e42e:	9514      	str	r5, [sp, #80]	; 0x50
  40e430:	e6ea      	b.n	40e208 <_svfprintf_r+0x112c>
  40e432:	2400      	movs	r4, #0
  40e434:	4681      	mov	r9, r0
  40e436:	940a      	str	r4, [sp, #40]	; 0x28
  40e438:	f7fe beae 	b.w	40d198 <_svfprintf_r+0xbc>
  40e43c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e43e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e440:	aa2b      	add	r2, sp, #172	; 0xac
  40e442:	f006 f8dd 	bl	414600 <__ssprint_r>
  40e446:	2800      	cmp	r0, #0
  40e448:	f47e af60 	bne.w	40d30c <_svfprintf_r+0x230>
  40e44c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e44e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40e450:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e452:	aa38      	add	r2, sp, #224	; 0xe0
  40e454:	e616      	b.n	40e084 <_svfprintf_r+0xfa8>
  40e456:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40e458:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e45a:	2c00      	cmp	r4, #0
  40e45c:	bfd4      	ite	le
  40e45e:	f1c4 0402 	rsble	r4, r4, #2
  40e462:	2401      	movgt	r4, #1
  40e464:	442c      	add	r4, r5
  40e466:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e46a:	f04f 0867 	mov.w	r8, #103	; 0x67
  40e46e:	e6cb      	b.n	40e208 <_svfprintf_r+0x112c>
  40e470:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40e472:	9816      	ldr	r0, [sp, #88]	; 0x58
  40e474:	9020      	str	r0, [sp, #128]	; 0x80
  40e476:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40e47a:	9121      	str	r1, [sp, #132]	; 0x84
  40e47c:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40e480:	e660      	b.n	40e144 <_svfprintf_r+0x1068>
  40e482:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e484:	9501      	str	r5, [sp, #4]
  40e486:	2003      	movs	r0, #3
  40e488:	a925      	add	r1, sp, #148	; 0x94
  40e48a:	aa26      	add	r2, sp, #152	; 0x98
  40e48c:	ab29      	add	r3, sp, #164	; 0xa4
  40e48e:	9000      	str	r0, [sp, #0]
  40e490:	9203      	str	r2, [sp, #12]
  40e492:	9304      	str	r3, [sp, #16]
  40e494:	9102      	str	r1, [sp, #8]
  40e496:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e498:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40e49c:	f001 ffac 	bl	4103f8 <_dtoa_r>
  40e4a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e4a2:	4607      	mov	r7, r0
  40e4a4:	e677      	b.n	40e196 <_svfprintf_r+0x10ba>
  40e4a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e4a8:	9401      	str	r4, [sp, #4]
  40e4aa:	2003      	movs	r0, #3
  40e4ac:	a925      	add	r1, sp, #148	; 0x94
  40e4ae:	aa26      	add	r2, sp, #152	; 0x98
  40e4b0:	ab29      	add	r3, sp, #164	; 0xa4
  40e4b2:	e7ec      	b.n	40e48e <_svfprintf_r+0x13b2>
  40e4b4:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40e4b6:	9514      	str	r5, [sp, #80]	; 0x50
  40e4b8:	2d00      	cmp	r5, #0
  40e4ba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e4bc:	dd63      	ble.n	40e586 <_svfprintf_r+0x14aa>
  40e4be:	bbb4      	cbnz	r4, 40e52e <_svfprintf_r+0x1452>
  40e4c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e4c2:	07e8      	lsls	r0, r5, #31
  40e4c4:	d433      	bmi.n	40e52e <_svfprintf_r+0x1452>
  40e4c6:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40e4c8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e4cc:	e69c      	b.n	40e208 <_svfprintf_r+0x112c>
  40e4ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e4d0:	e67a      	b.n	40e1c8 <_svfprintf_r+0x10ec>
  40e4d2:	f10d 00aa 	add.w	r0, sp, #170	; 0xaa
  40e4d6:	4d3e      	ldr	r5, [pc, #248]	; (40e5d0 <_svfprintf_r+0x14f4>)
  40e4d8:	17da      	asrs	r2, r3, #31
  40e4da:	fb85 5103 	smull	r5, r1, r5, r3
  40e4de:	ebc2 01a1 	rsb	r1, r2, r1, asr #2
  40e4e2:	eb01 0481 	add.w	r4, r1, r1, lsl #2
  40e4e6:	4602      	mov	r2, r0
  40e4e8:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  40e4ec:	f103 0030 	add.w	r0, r3, #48	; 0x30
  40e4f0:	2909      	cmp	r1, #9
  40e4f2:	7010      	strb	r0, [r2, #0]
  40e4f4:	460b      	mov	r3, r1
  40e4f6:	f102 30ff 	add.w	r0, r2, #4294967295
  40e4fa:	dcec      	bgt.n	40e4d6 <_svfprintf_r+0x13fa>
  40e4fc:	f101 0330 	add.w	r3, r1, #48	; 0x30
  40e500:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40e504:	b2d9      	uxtb	r1, r3
  40e506:	4284      	cmp	r4, r0
  40e508:	f802 1c01 	strb.w	r1, [r2, #-1]
  40e50c:	d95a      	bls.n	40e5c4 <_svfprintf_r+0x14e8>
  40e50e:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40e512:	4613      	mov	r3, r2
  40e514:	e001      	b.n	40e51a <_svfprintf_r+0x143e>
  40e516:	f813 1b01 	ldrb.w	r1, [r3], #1
  40e51a:	42a3      	cmp	r3, r4
  40e51c:	f800 1f01 	strb.w	r1, [r0, #1]!
  40e520:	d1f9      	bne.n	40e516 <_svfprintf_r+0x143a>
  40e522:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40e526:	ebc2 034c 	rsb	r3, r2, ip, lsl #1
  40e52a:	3bf6      	subs	r3, #246	; 0xf6
  40e52c:	e772      	b.n	40e414 <_svfprintf_r+0x1338>
  40e52e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e530:	1c6c      	adds	r4, r5, #1
  40e532:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e534:	442c      	add	r4, r5
  40e536:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e53a:	e665      	b.n	40e208 <_svfprintf_r+0x112c>
  40e53c:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40e540:	2200      	movs	r2, #0
  40e542:	2300      	movs	r3, #0
  40e544:	f007 fb04 	bl	415b50 <__aeabi_dcmpeq>
  40e548:	2800      	cmp	r0, #0
  40e54a:	f47f af4a 	bne.w	40e3e2 <_svfprintf_r+0x1306>
  40e54e:	f1c5 0501 	rsb	r5, r5, #1
  40e552:	9525      	str	r5, [sp, #148]	; 0x94
  40e554:	442c      	add	r4, r5
  40e556:	e624      	b.n	40e1a2 <_svfprintf_r+0x10c6>
  40e558:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e55a:	1c6c      	adds	r4, r5, #1
  40e55c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e560:	f04f 0867 	mov.w	r8, #103	; 0x67
  40e564:	e650      	b.n	40e208 <_svfprintf_r+0x112c>
  40e566:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40e568:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40e56c:	682d      	ldr	r5, [r5, #0]
  40e56e:	f899 8001 	ldrb.w	r8, [r9, #1]
  40e572:	950a      	str	r5, [sp, #40]	; 0x28
  40e574:	f10c 0304 	add.w	r3, ip, #4
  40e578:	2d00      	cmp	r5, #0
  40e57a:	9310      	str	r3, [sp, #64]	; 0x40
  40e57c:	4681      	mov	r9, r0
  40e57e:	f6be ae09 	bge.w	40d194 <_svfprintf_r+0xb8>
  40e582:	f7fe be04 	b.w	40d18e <_svfprintf_r+0xb2>
  40e586:	b97c      	cbnz	r4, 40e5a8 <_svfprintf_r+0x14cc>
  40e588:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e58a:	07e9      	lsls	r1, r5, #31
  40e58c:	d40c      	bmi.n	40e5a8 <_svfprintf_r+0x14cc>
  40e58e:	2301      	movs	r3, #1
  40e590:	461c      	mov	r4, r3
  40e592:	e639      	b.n	40e208 <_svfprintf_r+0x112c>
  40e594:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e598:	f01c 0301 	ands.w	r3, ip, #1
  40e59c:	f47f af43 	bne.w	40e426 <_svfprintf_r+0x134a>
  40e5a0:	9314      	str	r3, [sp, #80]	; 0x50
  40e5a2:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e5a6:	e62f      	b.n	40e208 <_svfprintf_r+0x112c>
  40e5a8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e5aa:	1cac      	adds	r4, r5, #2
  40e5ac:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e5b0:	e62a      	b.n	40e208 <_svfprintf_r+0x112c>
  40e5b2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40e5b4:	230c      	movs	r3, #12
  40e5b6:	602b      	str	r3, [r5, #0]
  40e5b8:	f04f 30ff 	mov.w	r0, #4294967295
  40e5bc:	f7fe beae 	b.w	40d31c <_svfprintf_r+0x240>
  40e5c0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e5c2:	e713      	b.n	40e3ec <_svfprintf_r+0x1310>
  40e5c4:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40e5c8:	e724      	b.n	40e414 <_svfprintf_r+0x1338>
  40e5ca:	bf00      	nop
  40e5cc:	00416288 	.word	0x00416288
  40e5d0:	66666667 	.word	0x66666667

0040e5d4 <__ssvfscanf_r>:
  40e5d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e5d8:	460d      	mov	r5, r1
  40e5da:	8989      	ldrh	r1, [r1, #12]
  40e5dc:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
  40e5e0:	048c      	lsls	r4, r1, #18
  40e5e2:	900e      	str	r0, [sp, #56]	; 0x38
  40e5e4:	9306      	str	r3, [sp, #24]
  40e5e6:	d406      	bmi.n	40e5f6 <__ssvfscanf_r+0x22>
  40e5e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40e5ea:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
  40e5ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40e5f2:	81a9      	strh	r1, [r5, #12]
  40e5f4:	666b      	str	r3, [r5, #100]	; 0x64
  40e5f6:	4692      	mov	sl, r2
  40e5f8:	2400      	movs	r4, #0
  40e5fa:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40e5fe:	9409      	str	r4, [sp, #36]	; 0x24
  40e600:	940c      	str	r4, [sp, #48]	; 0x30
  40e602:	46a1      	mov	r9, r4
  40e604:	940b      	str	r4, [sp, #44]	; 0x2c
  40e606:	f8df 83e4 	ldr.w	r8, [pc, #996]	; 40e9ec <__ssvfscanf_r+0x418>
  40e60a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  40e60c:	9313      	str	r3, [sp, #76]	; 0x4c
  40e60e:	b343      	cbz	r3, 40e662 <__ssvfscanf_r+0x8e>
  40e610:	f8d8 1000 	ldr.w	r1, [r8]
  40e614:	18c8      	adds	r0, r1, r3
  40e616:	7840      	ldrb	r0, [r0, #1]
  40e618:	f000 0008 	and.w	r0, r0, #8
  40e61c:	f000 07ff 	and.w	r7, r0, #255	; 0xff
  40e620:	b320      	cbz	r0, 40e66c <__ssvfscanf_r+0x98>
  40e622:	686b      	ldr	r3, [r5, #4]
  40e624:	e00e      	b.n	40e644 <__ssvfscanf_r+0x70>
  40e626:	682b      	ldr	r3, [r5, #0]
  40e628:	f8d8 2000 	ldr.w	r2, [r8]
  40e62c:	7819      	ldrb	r1, [r3, #0]
  40e62e:	440a      	add	r2, r1
  40e630:	3301      	adds	r3, #1
  40e632:	7852      	ldrb	r2, [r2, #1]
  40e634:	0710      	lsls	r0, r2, #28
  40e636:	d50d      	bpl.n	40e654 <__ssvfscanf_r+0x80>
  40e638:	686a      	ldr	r2, [r5, #4]
  40e63a:	602b      	str	r3, [r5, #0]
  40e63c:	1e53      	subs	r3, r2, #1
  40e63e:	f109 0901 	add.w	r9, r9, #1
  40e642:	606b      	str	r3, [r5, #4]
  40e644:	2b00      	cmp	r3, #0
  40e646:	dcee      	bgt.n	40e626 <__ssvfscanf_r+0x52>
  40e648:	4630      	mov	r0, r6
  40e64a:	4629      	mov	r1, r5
  40e64c:	f006 f898 	bl	414780 <__ssrefill_r>
  40e650:	2800      	cmp	r0, #0
  40e652:	d0e8      	beq.n	40e626 <__ssvfscanf_r+0x52>
  40e654:	4652      	mov	r2, sl
  40e656:	4692      	mov	sl, r2
  40e658:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40e65c:	9313      	str	r3, [sp, #76]	; 0x4c
  40e65e:	2b00      	cmp	r3, #0
  40e660:	d1d6      	bne.n	40e610 <__ssvfscanf_r+0x3c>
  40e662:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40e664:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
  40e668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e66c:	2b25      	cmp	r3, #37	; 0x25
  40e66e:	f040 8084 	bne.w	40e77a <__ssvfscanf_r+0x1a6>
  40e672:	7853      	ldrb	r3, [r2, #1]
  40e674:	463c      	mov	r4, r7
  40e676:	f10a 0201 	add.w	r2, sl, #1
  40e67a:	2b78      	cmp	r3, #120	; 0x78
  40e67c:	f200 82e5 	bhi.w	40ec4a <__ssvfscanf_r+0x676>
  40e680:	e8df f013 	tbh	[pc, r3, lsl #1]
  40e684:	02e3008f 	.word	0x02e3008f
  40e688:	02e302e3 	.word	0x02e302e3
  40e68c:	02e302e3 	.word	0x02e302e3
  40e690:	02e302e3 	.word	0x02e302e3
  40e694:	02e302e3 	.word	0x02e302e3
  40e698:	02e302e3 	.word	0x02e302e3
  40e69c:	02e302e3 	.word	0x02e302e3
  40e6a0:	02e302e3 	.word	0x02e302e3
  40e6a4:	02e302e3 	.word	0x02e302e3
  40e6a8:	02e302e3 	.word	0x02e302e3
  40e6ac:	02e302e3 	.word	0x02e302e3
  40e6b0:	02e302e3 	.word	0x02e302e3
  40e6b4:	02e302e3 	.word	0x02e302e3
  40e6b8:	02e302e3 	.word	0x02e302e3
  40e6bc:	02e302e3 	.word	0x02e302e3
  40e6c0:	02e302e3 	.word	0x02e302e3
  40e6c4:	02e302e3 	.word	0x02e302e3
  40e6c8:	02e302e3 	.word	0x02e302e3
  40e6cc:	007902e3 	.word	0x007902e3
  40e6d0:	02e302e3 	.word	0x02e302e3
  40e6d4:	02e302e3 	.word	0x02e302e3
  40e6d8:	02e30226 	.word	0x02e30226
  40e6dc:	02e302e3 	.word	0x02e302e3
  40e6e0:	02e302e3 	.word	0x02e302e3
  40e6e4:	024f024f 	.word	0x024f024f
  40e6e8:	024f024f 	.word	0x024f024f
  40e6ec:	024f024f 	.word	0x024f024f
  40e6f0:	024f024f 	.word	0x024f024f
  40e6f4:	024f024f 	.word	0x024f024f
  40e6f8:	02e302e3 	.word	0x02e302e3
  40e6fc:	02e302e3 	.word	0x02e302e3
  40e700:	02e302e3 	.word	0x02e302e3
  40e704:	02e302e3 	.word	0x02e302e3
  40e708:	02e302e3 	.word	0x02e302e3
  40e70c:	0273022c 	.word	0x0273022c
  40e710:	027302e3 	.word	0x027302e3
  40e714:	02e302e3 	.word	0x02e302e3
  40e718:	02e302e3 	.word	0x02e302e3
  40e71c:	02e3026d 	.word	0x02e3026d
  40e720:	026302e3 	.word	0x026302e3
  40e724:	02e302e3 	.word	0x02e302e3
  40e728:	02e302e3 	.word	0x02e302e3
  40e72c:	02e302e3 	.word	0x02e302e3
  40e730:	02e302e3 	.word	0x02e302e3
  40e734:	02e30259 	.word	0x02e30259
  40e738:	029302e3 	.word	0x029302e3
  40e73c:	02e302e3 	.word	0x02e302e3
  40e740:	02e302e3 	.word	0x02e302e3
  40e744:	02e302e3 	.word	0x02e302e3
  40e748:	028d02e3 	.word	0x028d02e3
  40e74c:	0273029e 	.word	0x0273029e
  40e750:	02730273 	.word	0x02730273
  40e754:	00950287 	.word	0x00950287
  40e758:	02e302e3 	.word	0x02e302e3
  40e75c:	02e302b6 	.word	0x02e302b6
  40e760:	02770279 	.word	0x02770279
  40e764:	02e302ac 	.word	0x02e302ac
  40e768:	02a802e3 	.word	0x02a802e3
  40e76c:	02a002e3 	.word	0x02a002e3
  40e770:	02e302e3 	.word	0x02e302e3
  40e774:	0259      	.short	0x0259
  40e776:	9207      	str	r2, [sp, #28]
  40e778:	4692      	mov	sl, r2
  40e77a:	686b      	ldr	r3, [r5, #4]
  40e77c:	2b00      	cmp	r3, #0
  40e77e:	f340 8557 	ble.w	40f230 <__ssvfscanf_r+0xc5c>
  40e782:	682b      	ldr	r3, [r5, #0]
  40e784:	f81a 2c01 	ldrb.w	r2, [sl, #-1]
  40e788:	7819      	ldrb	r1, [r3, #0]
  40e78a:	4291      	cmp	r1, r2
  40e78c:	f47f af69 	bne.w	40e662 <__ssvfscanf_r+0x8e>
  40e790:	686a      	ldr	r2, [r5, #4]
  40e792:	3301      	adds	r3, #1
  40e794:	3a01      	subs	r2, #1
  40e796:	606a      	str	r2, [r5, #4]
  40e798:	602b      	str	r3, [r5, #0]
  40e79a:	f109 0901 	add.w	r9, r9, #1
  40e79e:	4652      	mov	r2, sl
  40e7a0:	e759      	b.n	40e656 <__ssvfscanf_r+0x82>
  40e7a2:	f04f 30ff 	mov.w	r0, #4294967295
  40e7a6:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
  40e7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e7ae:	9207      	str	r2, [sp, #28]
  40e7b0:	2300      	movs	r3, #0
  40e7b2:	4a8d      	ldr	r2, [pc, #564]	; (40e9e8 <__ssvfscanf_r+0x414>)
  40e7b4:	9209      	str	r2, [sp, #36]	; 0x24
  40e7b6:	930c      	str	r3, [sp, #48]	; 0x30
  40e7b8:	f04f 0a03 	mov.w	sl, #3
  40e7bc:	686b      	ldr	r3, [r5, #4]
  40e7be:	2b00      	cmp	r3, #0
  40e7c0:	f340 8199 	ble.w	40eaf6 <__ssvfscanf_r+0x522>
  40e7c4:	0679      	lsls	r1, r7, #25
  40e7c6:	d512      	bpl.n	40e7ee <__ssvfscanf_r+0x21a>
  40e7c8:	f10a 3aff 	add.w	sl, sl, #4294967295
  40e7cc:	f1ba 0f03 	cmp.w	sl, #3
  40e7d0:	f200 80b7 	bhi.w	40e942 <__ssvfscanf_r+0x36e>
  40e7d4:	e8df f01a 	tbh	[pc, sl, lsl #1]
  40e7d8:	008e00da 	.word	0x008e00da
  40e7dc:	0244001e 	.word	0x0244001e
  40e7e0:	4630      	mov	r0, r6
  40e7e2:	4629      	mov	r1, r5
  40e7e4:	f005 ffcc 	bl	414780 <__ssrefill_r>
  40e7e8:	2800      	cmp	r0, #0
  40e7ea:	f040 818b 	bne.w	40eb04 <__ssvfscanf_r+0x530>
  40e7ee:	f8d8 1000 	ldr.w	r1, [r8]
  40e7f2:	682b      	ldr	r3, [r5, #0]
  40e7f4:	e000      	b.n	40e7f8 <__ssvfscanf_r+0x224>
  40e7f6:	602b      	str	r3, [r5, #0]
  40e7f8:	781a      	ldrb	r2, [r3, #0]
  40e7fa:	440a      	add	r2, r1
  40e7fc:	3301      	adds	r3, #1
  40e7fe:	7852      	ldrb	r2, [r2, #1]
  40e800:	0712      	lsls	r2, r2, #28
  40e802:	d5e1      	bpl.n	40e7c8 <__ssvfscanf_r+0x1f4>
  40e804:	686a      	ldr	r2, [r5, #4]
  40e806:	3a01      	subs	r2, #1
  40e808:	2a00      	cmp	r2, #0
  40e80a:	f109 0901 	add.w	r9, r9, #1
  40e80e:	606a      	str	r2, [r5, #4]
  40e810:	dcf1      	bgt.n	40e7f6 <__ssvfscanf_r+0x222>
  40e812:	e7e5      	b.n	40e7e0 <__ssvfscanf_r+0x20c>
  40e814:	1e63      	subs	r3, r4, #1
  40e816:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
  40e81a:	bf86      	itte	hi
  40e81c:	f46f 71ae 	mvnhi.w	r1, #348	; 0x15c
  40e820:	1863      	addhi	r3, r4, r1
  40e822:	2300      	movls	r3, #0
  40e824:	f04f 0b00 	mov.w	fp, #0
  40e828:	f50d 7cac 	add.w	ip, sp, #344	; 0x158
  40e82c:	9308      	str	r3, [sp, #32]
  40e82e:	465b      	mov	r3, fp
  40e830:	46b3      	mov	fp, r6
  40e832:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40e834:	f8cd c014 	str.w	ip, [sp, #20]
  40e838:	46e2      	mov	sl, ip
  40e83a:	bf88      	it	hi
  40e83c:	f240 145d 	movwhi	r4, #349	; 0x15d
  40e840:	f447 6758 	orr.w	r7, r7, #3456	; 0xd80
  40e844:	46cc      	mov	ip, r9
  40e846:	6828      	ldr	r0, [r5, #0]
  40e848:	7801      	ldrb	r1, [r0, #0]
  40e84a:	f1a1 022b 	sub.w	r2, r1, #43	; 0x2b
  40e84e:	2a4d      	cmp	r2, #77	; 0x4d
  40e850:	f200 80e2 	bhi.w	40ea18 <__ssvfscanf_r+0x444>
  40e854:	e8df f012 	tbh	[pc, r2, lsl #1]
  40e858:	00e00126 	.word	0x00e00126
  40e85c:	00e00126 	.word	0x00e00126
  40e860:	00fd00e0 	.word	0x00fd00e0
  40e864:	00cc00cc 	.word	0x00cc00cc
  40e868:	00cc00cc 	.word	0x00cc00cc
  40e86c:	00cc00cc 	.word	0x00cc00cc
  40e870:	013600cc 	.word	0x013600cc
  40e874:	00e00136 	.word	0x00e00136
  40e878:	00e000e0 	.word	0x00e000e0
  40e87c:	00e000e0 	.word	0x00e000e0
  40e880:	00e000e0 	.word	0x00e000e0
  40e884:	01210121 	.word	0x01210121
  40e888:	01210121 	.word	0x01210121
  40e88c:	01210121 	.word	0x01210121
  40e890:	00e000e0 	.word	0x00e000e0
  40e894:	00e000e0 	.word	0x00e000e0
  40e898:	00e000e0 	.word	0x00e000e0
  40e89c:	00e000e0 	.word	0x00e000e0
  40e8a0:	00e000e0 	.word	0x00e000e0
  40e8a4:	00e000e0 	.word	0x00e000e0
  40e8a8:	00e000e0 	.word	0x00e000e0
  40e8ac:	00e000e0 	.word	0x00e000e0
  40e8b0:	012b00e0 	.word	0x012b00e0
  40e8b4:	00e000e0 	.word	0x00e000e0
  40e8b8:	00e000e0 	.word	0x00e000e0
  40e8bc:	00e000e0 	.word	0x00e000e0
  40e8c0:	00e000e0 	.word	0x00e000e0
  40e8c4:	01210121 	.word	0x01210121
  40e8c8:	01210121 	.word	0x01210121
  40e8cc:	01210121 	.word	0x01210121
  40e8d0:	00e000e0 	.word	0x00e000e0
  40e8d4:	00e000e0 	.word	0x00e000e0
  40e8d8:	00e000e0 	.word	0x00e000e0
  40e8dc:	00e000e0 	.word	0x00e000e0
  40e8e0:	00e000e0 	.word	0x00e000e0
  40e8e4:	00e000e0 	.word	0x00e000e0
  40e8e8:	00e000e0 	.word	0x00e000e0
  40e8ec:	00e000e0 	.word	0x00e000e0
  40e8f0:	012b00e0 	.word	0x012b00e0
  40e8f4:	2c00      	cmp	r4, #0
  40e8f6:	bf08      	it	eq
  40e8f8:	f04f 34ff 	moveq.w	r4, #4294967295
  40e8fc:	f017 0301 	ands.w	r3, r7, #1
  40e900:	f040 817f 	bne.w	40ec02 <__ssvfscanf_r+0x62e>
  40e904:	06f9      	lsls	r1, r7, #27
  40e906:	f140 8390 	bpl.w	40f02a <__ssvfscanf_r+0xa56>
  40e90a:	461f      	mov	r7, r3
  40e90c:	f8d8 1000 	ldr.w	r1, [r8]
  40e910:	682b      	ldr	r3, [r5, #0]
  40e912:	781a      	ldrb	r2, [r3, #0]
  40e914:	440a      	add	r2, r1
  40e916:	3301      	adds	r3, #1
  40e918:	7852      	ldrb	r2, [r2, #1]
  40e91a:	0712      	lsls	r2, r2, #28
  40e91c:	d431      	bmi.n	40e982 <__ssvfscanf_r+0x3ae>
  40e91e:	686a      	ldr	r2, [r5, #4]
  40e920:	602b      	str	r3, [r5, #0]
  40e922:	3701      	adds	r7, #1
  40e924:	3a01      	subs	r2, #1
  40e926:	42bc      	cmp	r4, r7
  40e928:	606a      	str	r2, [r5, #4]
  40e92a:	d02a      	beq.n	40e982 <__ssvfscanf_r+0x3ae>
  40e92c:	2a00      	cmp	r2, #0
  40e92e:	dcf0      	bgt.n	40e912 <__ssvfscanf_r+0x33e>
  40e930:	4630      	mov	r0, r6
  40e932:	4629      	mov	r1, r5
  40e934:	f005 ff24 	bl	414780 <__ssrefill_r>
  40e938:	bb18      	cbnz	r0, 40e982 <__ssvfscanf_r+0x3ae>
  40e93a:	f8d8 1000 	ldr.w	r1, [r8]
  40e93e:	682b      	ldr	r3, [r5, #0]
  40e940:	e7e7      	b.n	40e912 <__ssvfscanf_r+0x33e>
  40e942:	2c00      	cmp	r4, #0
  40e944:	bf08      	it	eq
  40e946:	2401      	moveq	r4, #1
  40e948:	f017 0301 	ands.w	r3, r7, #1
  40e94c:	f040 839f 	bne.w	40f08e <__ssvfscanf_r+0xaba>
  40e950:	06f9      	lsls	r1, r7, #27
  40e952:	f140 8454 	bpl.w	40f1fe <__ssvfscanf_r+0xc2a>
  40e956:	461f      	mov	r7, r3
  40e958:	e008      	b.n	40e96c <__ssvfscanf_r+0x398>
  40e95a:	441a      	add	r2, r3
  40e95c:	602a      	str	r2, [r5, #0]
  40e95e:	441f      	add	r7, r3
  40e960:	1ae4      	subs	r4, r4, r3
  40e962:	f005 ff0d 	bl	414780 <__ssrefill_r>
  40e966:	2800      	cmp	r0, #0
  40e968:	f040 8441 	bne.w	40f1ee <__ssvfscanf_r+0xc1a>
  40e96c:	686b      	ldr	r3, [r5, #4]
  40e96e:	682a      	ldr	r2, [r5, #0]
  40e970:	42a3      	cmp	r3, r4
  40e972:	4630      	mov	r0, r6
  40e974:	4629      	mov	r1, r5
  40e976:	dbf0      	blt.n	40e95a <__ssvfscanf_r+0x386>
  40e978:	1b1b      	subs	r3, r3, r4
  40e97a:	4422      	add	r2, r4
  40e97c:	606b      	str	r3, [r5, #4]
  40e97e:	4427      	add	r7, r4
  40e980:	602a      	str	r2, [r5, #0]
  40e982:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40e986:	44b9      	add	r9, r7
  40e988:	4652      	mov	r2, sl
  40e98a:	e664      	b.n	40e656 <__ssvfscanf_r+0x82>
  40e98c:	2c00      	cmp	r4, #0
  40e98e:	bf08      	it	eq
  40e990:	f04f 34ff 	moveq.w	r4, #4294967295
  40e994:	06fa      	lsls	r2, r7, #27
  40e996:	f140 8315 	bpl.w	40efc4 <__ssvfscanf_r+0x9f0>
  40e99a:	682b      	ldr	r3, [r5, #0]
  40e99c:	2700      	movs	r7, #0
  40e99e:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
  40e9a2:	781a      	ldrb	r2, [r3, #0]
  40e9a4:	f81b 2002 	ldrb.w	r2, [fp, r2]
  40e9a8:	3301      	adds	r3, #1
  40e9aa:	b1aa      	cbz	r2, 40e9d8 <__ssvfscanf_r+0x404>
  40e9ac:	686a      	ldr	r2, [r5, #4]
  40e9ae:	602b      	str	r3, [r5, #0]
  40e9b0:	3701      	adds	r7, #1
  40e9b2:	3a01      	subs	r2, #1
  40e9b4:	42bc      	cmp	r4, r7
  40e9b6:	606a      	str	r2, [r5, #4]
  40e9b8:	d0e3      	beq.n	40e982 <__ssvfscanf_r+0x3ae>
  40e9ba:	2a00      	cmp	r2, #0
  40e9bc:	dcf1      	bgt.n	40e9a2 <__ssvfscanf_r+0x3ce>
  40e9be:	4630      	mov	r0, r6
  40e9c0:	4629      	mov	r1, r5
  40e9c2:	f005 fedd 	bl	414780 <__ssrefill_r>
  40e9c6:	2800      	cmp	r0, #0
  40e9c8:	d1db      	bne.n	40e982 <__ssvfscanf_r+0x3ae>
  40e9ca:	682b      	ldr	r3, [r5, #0]
  40e9cc:	781a      	ldrb	r2, [r3, #0]
  40e9ce:	f81b 2002 	ldrb.w	r2, [fp, r2]
  40e9d2:	3301      	adds	r3, #1
  40e9d4:	2a00      	cmp	r2, #0
  40e9d6:	d1e9      	bne.n	40e9ac <__ssvfscanf_r+0x3d8>
  40e9d8:	2f00      	cmp	r7, #0
  40e9da:	f43f ae42 	beq.w	40e662 <__ssvfscanf_r+0x8e>
  40e9de:	44b9      	add	r9, r7
  40e9e0:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40e9e4:	e7d0      	b.n	40e988 <__ssvfscanf_r+0x3b4>
  40e9e6:	bf00      	nop
  40e9e8:	004140a1 	.word	0x004140a1
  40e9ec:	2000079c 	.word	0x2000079c
  40e9f0:	f8df 9364 	ldr.w	r9, [pc, #868]	; 40ed58 <__ssvfscanf_r+0x784>
  40e9f4:	f939 6016 	ldrsh.w	r6, [r9, r6, lsl #1]
  40e9f8:	f427 6738 	bic.w	r7, r7, #2944	; 0xb80
  40e9fc:	686a      	ldr	r2, [r5, #4]
  40e9fe:	f88a 1000 	strb.w	r1, [sl]
  40ea02:	3a01      	subs	r2, #1
  40ea04:	2a00      	cmp	r2, #0
  40ea06:	f10a 0a01 	add.w	sl, sl, #1
  40ea0a:	606a      	str	r2, [r5, #4]
  40ea0c:	dd38      	ble.n	40ea80 <__ssvfscanf_r+0x4ac>
  40ea0e:	3001      	adds	r0, #1
  40ea10:	6028      	str	r0, [r5, #0]
  40ea12:	3c01      	subs	r4, #1
  40ea14:	f47f af17 	bne.w	40e846 <__ssvfscanf_r+0x272>
  40ea18:	05f9      	lsls	r1, r7, #23
  40ea1a:	960c      	str	r6, [sp, #48]	; 0x30
  40ea1c:	46e1      	mov	r9, ip
  40ea1e:	465e      	mov	r6, fp
  40ea20:	469b      	mov	fp, r3
  40ea22:	d508      	bpl.n	40ea36 <__ssvfscanf_r+0x462>
  40ea24:	9c05      	ldr	r4, [sp, #20]
  40ea26:	45a2      	cmp	sl, r4
  40ea28:	f200 840a 	bhi.w	40f240 <__ssvfscanf_r+0xc6c>
  40ea2c:	f8dd c014 	ldr.w	ip, [sp, #20]
  40ea30:	45e2      	cmp	sl, ip
  40ea32:	f43f ae16 	beq.w	40e662 <__ssvfscanf_r+0x8e>
  40ea36:	f017 0410 	ands.w	r4, r7, #16
  40ea3a:	f000 8372 	beq.w	40f122 <__ssvfscanf_r+0xb4e>
  40ea3e:	f8dd c014 	ldr.w	ip, [sp, #20]
  40ea42:	ebcc 0a0a 	rsb	sl, ip, sl
  40ea46:	44d3      	add	fp, sl
  40ea48:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40ea4c:	44d9      	add	r9, fp
  40ea4e:	4652      	mov	r2, sl
  40ea50:	e601      	b.n	40e656 <__ssvfscanf_r+0x82>
  40ea52:	053a      	lsls	r2, r7, #20
  40ea54:	d5d2      	bpl.n	40e9fc <__ssvfscanf_r+0x428>
  40ea56:	b916      	cbnz	r6, 40ea5e <__ssvfscanf_r+0x48a>
  40ea58:	f447 7700 	orr.w	r7, r7, #512	; 0x200
  40ea5c:	2608      	movs	r6, #8
  40ea5e:	057a      	lsls	r2, r7, #21
  40ea60:	f100 837d 	bmi.w	40f15e <__ssvfscanf_r+0xb8a>
  40ea64:	9a08      	ldr	r2, [sp, #32]
  40ea66:	f427 7760 	bic.w	r7, r7, #896	; 0x380
  40ea6a:	b112      	cbz	r2, 40ea72 <__ssvfscanf_r+0x49e>
  40ea6c:	3a01      	subs	r2, #1
  40ea6e:	9208      	str	r2, [sp, #32]
  40ea70:	3401      	adds	r4, #1
  40ea72:	686a      	ldr	r2, [r5, #4]
  40ea74:	3a01      	subs	r2, #1
  40ea76:	2a00      	cmp	r2, #0
  40ea78:	f103 0301 	add.w	r3, r3, #1
  40ea7c:	606a      	str	r2, [r5, #4]
  40ea7e:	dcc6      	bgt.n	40ea0e <__ssvfscanf_r+0x43a>
  40ea80:	4658      	mov	r0, fp
  40ea82:	4629      	mov	r1, r5
  40ea84:	9303      	str	r3, [sp, #12]
  40ea86:	f8cd c010 	str.w	ip, [sp, #16]
  40ea8a:	f005 fe79 	bl	414780 <__ssrefill_r>
  40ea8e:	9b03      	ldr	r3, [sp, #12]
  40ea90:	f8dd c010 	ldr.w	ip, [sp, #16]
  40ea94:	2800      	cmp	r0, #0
  40ea96:	d0bc      	beq.n	40ea12 <__ssvfscanf_r+0x43e>
  40ea98:	e7be      	b.n	40ea18 <__ssvfscanf_r+0x444>
  40ea9a:	2e0a      	cmp	r6, #10
  40ea9c:	ddbc      	ble.n	40ea18 <__ssvfscanf_r+0x444>
  40ea9e:	f427 6738 	bic.w	r7, r7, #2944	; 0xb80
  40eaa2:	e7ab      	b.n	40e9fc <__ssvfscanf_r+0x428>
  40eaa4:	063a      	lsls	r2, r7, #24
  40eaa6:	d5b7      	bpl.n	40ea18 <__ssvfscanf_r+0x444>
  40eaa8:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  40eaac:	e7a6      	b.n	40e9fc <__ssvfscanf_r+0x428>
  40eaae:	f407 62c0 	and.w	r2, r7, #1536	; 0x600
  40eab2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40eab6:	d1af      	bne.n	40ea18 <__ssvfscanf_r+0x444>
  40eab8:	f427 7700 	bic.w	r7, r7, #512	; 0x200
  40eabc:	f447 67a0 	orr.w	r7, r7, #1280	; 0x500
  40eac0:	2610      	movs	r6, #16
  40eac2:	e79b      	b.n	40e9fc <__ssvfscanf_r+0x428>
  40eac4:	4aa4      	ldr	r2, [pc, #656]	; (40ed58 <__ssvfscanf_r+0x784>)
  40eac6:	f932 6016 	ldrsh.w	r6, [r2, r6, lsl #1]
  40eaca:	2e08      	cmp	r6, #8
  40eacc:	dce7      	bgt.n	40ea9e <__ssvfscanf_r+0x4ca>
  40eace:	e7a3      	b.n	40ea18 <__ssvfscanf_r+0x444>
  40ead0:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40ead4:	f047 0710 	orr.w	r7, r7, #16
  40ead8:	4692      	mov	sl, r2
  40eada:	e5cc      	b.n	40e676 <__ssvfscanf_r+0xa2>
  40eadc:	9207      	str	r2, [sp, #28]
  40eade:	f047 0701 	orr.w	r7, r7, #1
  40eae2:	686b      	ldr	r3, [r5, #4]
  40eae4:	489d      	ldr	r0, [pc, #628]	; (40ed5c <__ssvfscanf_r+0x788>)
  40eae6:	9009      	str	r0, [sp, #36]	; 0x24
  40eae8:	210a      	movs	r1, #10
  40eaea:	2b00      	cmp	r3, #0
  40eaec:	910c      	str	r1, [sp, #48]	; 0x30
  40eaee:	f04f 0a03 	mov.w	sl, #3
  40eaf2:	f73f ae67 	bgt.w	40e7c4 <__ssvfscanf_r+0x1f0>
  40eaf6:	4630      	mov	r0, r6
  40eaf8:	4629      	mov	r1, r5
  40eafa:	f005 fe41 	bl	414780 <__ssrefill_r>
  40eafe:	2800      	cmp	r0, #0
  40eb00:	f43f ae60 	beq.w	40e7c4 <__ssvfscanf_r+0x1f0>
  40eb04:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40eb06:	2c00      	cmp	r4, #0
  40eb08:	f43f ae4b 	beq.w	40e7a2 <__ssvfscanf_r+0x1ce>
  40eb0c:	89ab      	ldrh	r3, [r5, #12]
  40eb0e:	4620      	mov	r0, r4
  40eb10:	f013 0f40 	tst.w	r3, #64	; 0x40
  40eb14:	bf18      	it	ne
  40eb16:	f04f 30ff 	movne.w	r0, #4294967295
  40eb1a:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
  40eb1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40eb22:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40eb26:	eb03 0344 	add.w	r3, r3, r4, lsl #1
  40eb2a:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
  40eb2e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40eb32:	4692      	mov	sl, r2
  40eb34:	e59f      	b.n	40e676 <__ssvfscanf_r+0xa2>
  40eb36:	9207      	str	r2, [sp, #28]
  40eb38:	2310      	movs	r3, #16
  40eb3a:	4a89      	ldr	r2, [pc, #548]	; (40ed60 <__ssvfscanf_r+0x78c>)
  40eb3c:	9209      	str	r2, [sp, #36]	; 0x24
  40eb3e:	f447 7700 	orr.w	r7, r7, #512	; 0x200
  40eb42:	930c      	str	r3, [sp, #48]	; 0x30
  40eb44:	f04f 0a03 	mov.w	sl, #3
  40eb48:	e638      	b.n	40e7bc <__ssvfscanf_r+0x1e8>
  40eb4a:	9207      	str	r2, [sp, #28]
  40eb4c:	f047 0701 	orr.w	r7, r7, #1
  40eb50:	4a83      	ldr	r2, [pc, #524]	; (40ed60 <__ssvfscanf_r+0x78c>)
  40eb52:	9209      	str	r2, [sp, #36]	; 0x24
  40eb54:	2308      	movs	r3, #8
  40eb56:	930c      	str	r3, [sp, #48]	; 0x30
  40eb58:	f04f 0a03 	mov.w	sl, #3
  40eb5c:	e62e      	b.n	40e7bc <__ssvfscanf_r+0x1e8>
  40eb5e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40eb62:	f047 0702 	orr.w	r7, r7, #2
  40eb66:	4692      	mov	sl, r2
  40eb68:	e585      	b.n	40e676 <__ssvfscanf_r+0xa2>
  40eb6a:	9207      	str	r2, [sp, #28]
  40eb6c:	f04f 0a04 	mov.w	sl, #4
  40eb70:	e624      	b.n	40e7bc <__ssvfscanf_r+0x1e8>
  40eb72:	9207      	str	r2, [sp, #28]
  40eb74:	e7ec      	b.n	40eb50 <__ssvfscanf_r+0x57c>
  40eb76:	06f9      	lsls	r1, r7, #27
  40eb78:	9207      	str	r2, [sp, #28]
  40eb7a:	d462      	bmi.n	40ec42 <__ssvfscanf_r+0x66e>
  40eb7c:	077b      	lsls	r3, r7, #29
  40eb7e:	f140 8381 	bpl.w	40f284 <__ssvfscanf_r+0xcb0>
  40eb82:	9c06      	ldr	r4, [sp, #24]
  40eb84:	6823      	ldr	r3, [r4, #0]
  40eb86:	3404      	adds	r4, #4
  40eb88:	4692      	mov	sl, r2
  40eb8a:	f8a3 9000 	strh.w	r9, [r3]
  40eb8e:	9406      	str	r4, [sp, #24]
  40eb90:	e560      	b.n	40e654 <__ssvfscanf_r+0x80>
  40eb92:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40eb96:	f047 0704 	orr.w	r7, r7, #4
  40eb9a:	4692      	mov	sl, r2
  40eb9c:	e56b      	b.n	40e676 <__ssvfscanf_r+0xa2>
  40eb9e:	9207      	str	r2, [sp, #28]
  40eba0:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40eba4:	f04f 0a00 	mov.w	sl, #0
  40eba8:	e608      	b.n	40e7bc <__ssvfscanf_r+0x1e8>
  40ebaa:	4611      	mov	r1, r2
  40ebac:	a816      	add	r0, sp, #88	; 0x58
  40ebae:	9207      	str	r2, [sp, #28]
  40ebb0:	f004 fa7a 	bl	4130a8 <__sccl>
  40ebb4:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40ebb8:	9007      	str	r0, [sp, #28]
  40ebba:	f04f 0a01 	mov.w	sl, #1
  40ebbe:	e5fd      	b.n	40e7bc <__ssvfscanf_r+0x1e8>
  40ebc0:	9207      	str	r2, [sp, #28]
  40ebc2:	e78e      	b.n	40eae2 <__ssvfscanf_r+0x50e>
  40ebc4:	4866      	ldr	r0, [pc, #408]	; (40ed60 <__ssvfscanf_r+0x78c>)
  40ebc6:	9207      	str	r2, [sp, #28]
  40ebc8:	210a      	movs	r1, #10
  40ebca:	9009      	str	r0, [sp, #36]	; 0x24
  40ebcc:	910c      	str	r1, [sp, #48]	; 0x30
  40ebce:	f04f 0a03 	mov.w	sl, #3
  40ebd2:	e5f3      	b.n	40e7bc <__ssvfscanf_r+0x1e8>
  40ebd4:	9207      	str	r2, [sp, #28]
  40ebd6:	f04f 0a02 	mov.w	sl, #2
  40ebda:	e5ef      	b.n	40e7bc <__ssvfscanf_r+0x1e8>
  40ebdc:	4860      	ldr	r0, [pc, #384]	; (40ed60 <__ssvfscanf_r+0x78c>)
  40ebde:	9207      	str	r2, [sp, #28]
  40ebe0:	2110      	movs	r1, #16
  40ebe2:	f447 7708 	orr.w	r7, r7, #544	; 0x220
  40ebe6:	9009      	str	r0, [sp, #36]	; 0x24
  40ebe8:	910c      	str	r1, [sp, #48]	; 0x30
  40ebea:	f04f 0a03 	mov.w	sl, #3
  40ebee:	e5e5      	b.n	40e7bc <__ssvfscanf_r+0x1e8>
  40ebf0:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40ebf4:	2b6c      	cmp	r3, #108	; 0x6c
  40ebf6:	f000 8336 	beq.w	40f266 <__ssvfscanf_r+0xc92>
  40ebfa:	f047 0701 	orr.w	r7, r7, #1
  40ebfe:	4692      	mov	sl, r2
  40ec00:	e539      	b.n	40e676 <__ssvfscanf_r+0xa2>
  40ec02:	a814      	add	r0, sp, #80	; 0x50
  40ec04:	2100      	movs	r1, #0
  40ec06:	2208      	movs	r2, #8
  40ec08:	900a      	str	r0, [sp, #40]	; 0x28
  40ec0a:	f7fe f80d 	bl	40cc28 <memset>
  40ec0e:	f017 0b10 	ands.w	fp, r7, #16
  40ec12:	f000 82bd 	beq.w	40f190 <__ssvfscanf_r+0xbbc>
  40ec16:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
  40ec1a:	2200      	movs	r2, #0
  40ec1c:	6829      	ldr	r1, [r5, #0]
  40ec1e:	f8d8 3000 	ldr.w	r3, [r8]
  40ec22:	7809      	ldrb	r1, [r1, #0]
  40ec24:	440b      	add	r3, r1
  40ec26:	785b      	ldrb	r3, [r3, #1]
  40ec28:	0718      	lsls	r0, r3, #28
  40ec2a:	d402      	bmi.n	40ec32 <__ssvfscanf_r+0x65e>
  40ec2c:	2c00      	cmp	r4, #0
  40ec2e:	f040 8372 	bne.w	40f316 <__ssvfscanf_r+0xd42>
  40ec32:	f1bb 0f00 	cmp.w	fp, #0
  40ec36:	d104      	bne.n	40ec42 <__ssvfscanf_r+0x66e>
  40ec38:	f8ca b000 	str.w	fp, [sl]
  40ec3c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40ec3e:	3401      	adds	r4, #1
  40ec40:	940b      	str	r4, [sp, #44]	; 0x2c
  40ec42:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40ec46:	4652      	mov	r2, sl
  40ec48:	e505      	b.n	40e656 <__ssvfscanf_r+0x82>
  40ec4a:	440b      	add	r3, r1
  40ec4c:	9207      	str	r2, [sp, #28]
  40ec4e:	785b      	ldrb	r3, [r3, #1]
  40ec50:	f003 0303 	and.w	r3, r3, #3
  40ec54:	2b01      	cmp	r3, #1
  40ec56:	f47f af44 	bne.w	40eae2 <__ssvfscanf_r+0x50e>
  40ec5a:	f047 0701 	orr.w	r7, r7, #1
  40ec5e:	e740      	b.n	40eae2 <__ssvfscanf_r+0x50e>
  40ec60:	4630      	mov	r0, r6
  40ec62:	f002 ff85 	bl	411b70 <_localeconv_r>
  40ec66:	1e63      	subs	r3, r4, #1
  40ec68:	6800      	ldr	r0, [r0, #0]
  40ec6a:	900f      	str	r0, [sp, #60]	; 0x3c
  40ec6c:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
  40ec70:	f240 81a5 	bls.w	40efbe <__ssvfscanf_r+0x9ea>
  40ec74:	f46f 70ae 	mvn.w	r0, #348	; 0x15c
  40ec78:	4404      	add	r4, r0
  40ec7a:	940d      	str	r4, [sp, #52]	; 0x34
  40ec7c:	f240 145d 	movw	r4, #349	; 0x15d
  40ec80:	f04f 0a00 	mov.w	sl, #0
  40ec84:	f50d 7cac 	add.w	ip, sp, #344	; 0x158
  40ec88:	960e      	str	r6, [sp, #56]	; 0x38
  40ec8a:	f8cd c014 	str.w	ip, [sp, #20]
  40ec8e:	f447 67f0 	orr.w	r7, r7, #1920	; 0x780
  40ec92:	4653      	mov	r3, sl
  40ec94:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40ec98:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  40ec9c:	f8cd a020 	str.w	sl, [sp, #32]
  40eca0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40eca4:	46e3      	mov	fp, ip
  40eca6:	4656      	mov	r6, sl
  40eca8:	6828      	ldr	r0, [r5, #0]
  40ecaa:	7802      	ldrb	r2, [r0, #0]
  40ecac:	f1a2 012b 	sub.w	r1, r2, #43	; 0x2b
  40ecb0:	294e      	cmp	r1, #78	; 0x4e
  40ecb2:	f200 8156 	bhi.w	40ef62 <__ssvfscanf_r+0x98e>
  40ecb6:	e8df f011 	tbh	[pc, r1, lsl #1]
  40ecba:	007e      	.short	0x007e
  40ecbc:	007e0154 	.word	0x007e0154
  40ecc0:	01540154 	.word	0x01540154
  40ecc4:	00550072 	.word	0x00550072
  40ecc8:	00550055 	.word	0x00550055
  40eccc:	00550055 	.word	0x00550055
  40ecd0:	00550055 	.word	0x00550055
  40ecd4:	00550055 	.word	0x00550055
  40ecd8:	01540154 	.word	0x01540154
  40ecdc:	01540154 	.word	0x01540154
  40ece0:	01540154 	.word	0x01540154
  40ece4:	014f0154 	.word	0x014f0154
  40ece8:	01540154 	.word	0x01540154
  40ecec:	01350154 	.word	0x01350154
  40ecf0:	0154012e 	.word	0x0154012e
  40ecf4:	00a40154 	.word	0x00a40154
  40ecf8:	01540154 	.word	0x01540154
  40ecfc:	01540154 	.word	0x01540154
  40ed00:	0154008f 	.word	0x0154008f
  40ed04:	01540154 	.word	0x01540154
  40ed08:	01540154 	.word	0x01540154
  40ed0c:	01540089 	.word	0x01540089
  40ed10:	01540154 	.word	0x01540154
  40ed14:	00830154 	.word	0x00830154
  40ed18:	01540154 	.word	0x01540154
  40ed1c:	01540154 	.word	0x01540154
  40ed20:	01540154 	.word	0x01540154
  40ed24:	014f0154 	.word	0x014f0154
  40ed28:	01540154 	.word	0x01540154
  40ed2c:	01350154 	.word	0x01350154
  40ed30:	0154012e 	.word	0x0154012e
  40ed34:	00a40154 	.word	0x00a40154
  40ed38:	01540154 	.word	0x01540154
  40ed3c:	01540154 	.word	0x01540154
  40ed40:	0154008f 	.word	0x0154008f
  40ed44:	01540154 	.word	0x01540154
  40ed48:	01540154 	.word	0x01540154
  40ed4c:	01540089 	.word	0x01540089
  40ed50:	01540154 	.word	0x01540154
  40ed54:	00830154 	.word	0x00830154
  40ed58:	004162a4 	.word	0x004162a4
  40ed5c:	004140a1 	.word	0x004140a1
  40ed60:	00414351 	.word	0x00414351
  40ed64:	eb03 010a 	add.w	r1, r3, sl
  40ed68:	b999      	cbnz	r1, 40ed92 <__ssvfscanf_r+0x7be>
  40ed6a:	f427 77c0 	bic.w	r7, r7, #384	; 0x180
  40ed6e:	f88b 2000 	strb.w	r2, [fp]
  40ed72:	f10b 0b01 	add.w	fp, fp, #1
  40ed76:	686a      	ldr	r2, [r5, #4]
  40ed78:	3a01      	subs	r2, #1
  40ed7a:	2a00      	cmp	r2, #0
  40ed7c:	f104 34ff 	add.w	r4, r4, #4294967295
  40ed80:	f109 0901 	add.w	r9, r9, #1
  40ed84:	606a      	str	r2, [r5, #4]
  40ed86:	f340 80fa 	ble.w	40ef7e <__ssvfscanf_r+0x9aa>
  40ed8a:	3001      	adds	r0, #1
  40ed8c:	6028      	str	r0, [r5, #0]
  40ed8e:	2c00      	cmp	r4, #0
  40ed90:	d18a      	bne.n	40eca8 <__ssvfscanf_r+0x6d4>
  40ed92:	9608      	str	r6, [sp, #32]
  40ed94:	9c08      	ldr	r4, [sp, #32]
  40ed96:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  40ed98:	2c00      	cmp	r4, #0
  40ed9a:	d041      	beq.n	40ee20 <__ssvfscanf_r+0x84c>
  40ed9c:	e10c      	b.n	40efb8 <__ssvfscanf_r+0x9e4>
  40ed9e:	05f9      	lsls	r1, r7, #23
  40eda0:	d5e0      	bpl.n	40ed64 <__ssvfscanf_r+0x790>
  40eda2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40eda4:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  40eda8:	3601      	adds	r6, #1
  40edaa:	2a00      	cmp	r2, #0
  40edac:	d0e3      	beq.n	40ed76 <__ssvfscanf_r+0x7a2>
  40edae:	3a01      	subs	r2, #1
  40edb0:	920d      	str	r2, [sp, #52]	; 0x34
  40edb2:	3401      	adds	r4, #1
  40edb4:	e7df      	b.n	40ed76 <__ssvfscanf_r+0x7a2>
  40edb6:	0639      	lsls	r1, r7, #24
  40edb8:	d5eb      	bpl.n	40ed92 <__ssvfscanf_r+0x7be>
  40edba:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  40edbe:	e7d6      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40edc0:	f1ba 0f07 	cmp.w	sl, #7
  40edc4:	d1e5      	bne.n	40ed92 <__ssvfscanf_r+0x7be>
  40edc6:	f04f 0a08 	mov.w	sl, #8
  40edca:	e7d0      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40edcc:	f1ba 0f06 	cmp.w	sl, #6
  40edd0:	d1df      	bne.n	40ed92 <__ssvfscanf_r+0x7be>
  40edd2:	f04f 0a07 	mov.w	sl, #7
  40edd6:	e7ca      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40edd8:	2b00      	cmp	r3, #0
  40edda:	f040 80e6 	bne.w	40efaa <__ssvfscanf_r+0x9d6>
  40edde:	b92e      	cbnz	r6, 40edec <__ssvfscanf_r+0x818>
  40ede0:	f407 61e0 	and.w	r1, r7, #1792	; 0x700
  40ede4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  40ede8:	f000 8239 	beq.w	40f25e <__ssvfscanf_r+0xc8a>
  40edec:	f1ba 0f01 	cmp.w	sl, #1
  40edf0:	d002      	beq.n	40edf8 <__ssvfscanf_r+0x824>
  40edf2:	f1ba 0f04 	cmp.w	sl, #4
  40edf6:	d1cc      	bne.n	40ed92 <__ssvfscanf_r+0x7be>
  40edf8:	f10a 0a01 	add.w	sl, sl, #1
  40edfc:	fa5f fa8a 	uxtb.w	sl, sl
  40ee00:	e7b5      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40ee02:	f1ba 0f00 	cmp.w	sl, #0
  40ee06:	f040 80c7 	bne.w	40ef98 <__ssvfscanf_r+0x9c4>
  40ee0a:	2e00      	cmp	r6, #0
  40ee0c:	f040 80d2 	bne.w	40efb4 <__ssvfscanf_r+0x9e0>
  40ee10:	f407 61e0 	and.w	r1, r7, #1792	; 0x700
  40ee14:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  40ee18:	f000 821c 	beq.w	40f254 <__ssvfscanf_r+0xc80>
  40ee1c:	9608      	str	r6, [sp, #32]
  40ee1e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  40ee20:	f103 3cff 	add.w	ip, r3, #4294967295
  40ee24:	f1bc 0f01 	cmp.w	ip, #1
  40ee28:	f240 82dc 	bls.w	40f3e4 <__ssvfscanf_r+0xe10>
  40ee2c:	f10a 32ff 	add.w	r2, sl, #4294967295
  40ee30:	2a06      	cmp	r2, #6
  40ee32:	d822      	bhi.n	40ee7a <__ssvfscanf_r+0x8a6>
  40ee34:	f1ba 0f02 	cmp.w	sl, #2
  40ee38:	f240 82ad 	bls.w	40f396 <__ssvfscanf_r+0xdc2>
  40ee3c:	f1ba 0f03 	cmp.w	sl, #3
  40ee40:	d01b      	beq.n	40ee7a <__ssvfscanf_r+0x8a6>
  40ee42:	f1aa 0a04 	sub.w	sl, sl, #4
  40ee46:	fa5f fa8a 	uxtb.w	sl, sl
  40ee4a:	f10b 34ff 	add.w	r4, fp, #4294967295
  40ee4e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40ee52:	ebca 0404 	rsb	r4, sl, r4
  40ee56:	46da      	mov	sl, fp
  40ee58:	f81a 1d01 	ldrb.w	r1, [sl, #-1]!
  40ee5c:	4630      	mov	r0, r6
  40ee5e:	462a      	mov	r2, r5
  40ee60:	f005 fc4e 	bl	414700 <_sungetc_r>
  40ee64:	45a2      	cmp	sl, r4
  40ee66:	d1f7      	bne.n	40ee58 <__ssvfscanf_r+0x884>
  40ee68:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
  40ee6c:	f109 39ff 	add.w	r9, r9, #4294967295
  40ee70:	ea6f 020c 	mvn.w	r2, ip
  40ee74:	ebcc 0909 	rsb	r9, ip, r9
  40ee78:	4493      	add	fp, r2
  40ee7a:	05f8      	lsls	r0, r7, #23
  40ee7c:	d51c      	bpl.n	40eeb8 <__ssvfscanf_r+0x8e4>
  40ee7e:	0579      	lsls	r1, r7, #21
  40ee80:	f100 829b 	bmi.w	40f3ba <__ssvfscanf_r+0xde6>
  40ee84:	f81b 1c01 	ldrb.w	r1, [fp, #-1]
  40ee88:	2965      	cmp	r1, #101	; 0x65
  40ee8a:	f10b 34ff 	add.w	r4, fp, #4294967295
  40ee8e:	f109 3aff 	add.w	sl, r9, #4294967295
  40ee92:	d00b      	beq.n	40eeac <__ssvfscanf_r+0x8d8>
  40ee94:	2945      	cmp	r1, #69	; 0x45
  40ee96:	d009      	beq.n	40eeac <__ssvfscanf_r+0x8d8>
  40ee98:	4630      	mov	r0, r6
  40ee9a:	462a      	mov	r2, r5
  40ee9c:	f005 fc30 	bl	414700 <_sungetc_r>
  40eea0:	f81b 1c02 	ldrb.w	r1, [fp, #-2]
  40eea4:	f1a9 0a02 	sub.w	sl, r9, #2
  40eea8:	f1ab 0402 	sub.w	r4, fp, #2
  40eeac:	4630      	mov	r0, r6
  40eeae:	462a      	mov	r2, r5
  40eeb0:	f005 fc26 	bl	414700 <_sungetc_r>
  40eeb4:	46d1      	mov	r9, sl
  40eeb6:	46a3      	mov	fp, r4
  40eeb8:	f017 0210 	ands.w	r2, r7, #16
  40eebc:	f47f aec1 	bne.w	40ec42 <__ssvfscanf_r+0x66e>
  40eec0:	f407 61c0 	and.w	r1, r7, #1536	; 0x600
  40eec4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
  40eec8:	f88b 2000 	strb.w	r2, [fp]
  40eecc:	f000 81d3 	beq.w	40f276 <__ssvfscanf_r+0xca2>
  40eed0:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40eed2:	2c00      	cmp	r4, #0
  40eed4:	f040 816e 	bne.w	40f1b4 <__ssvfscanf_r+0xbe0>
  40eed8:	2200      	movs	r2, #0
  40eeda:	9905      	ldr	r1, [sp, #20]
  40eedc:	4630      	mov	r0, r6
  40eede:	f004 f93f 	bl	413160 <_strtod_r>
  40eee2:	07fa      	lsls	r2, r7, #31
  40eee4:	4682      	mov	sl, r0
  40eee6:	468b      	mov	fp, r1
  40eee8:	f100 8132 	bmi.w	40f150 <__ssvfscanf_r+0xb7c>
  40eeec:	07bb      	lsls	r3, r7, #30
  40eeee:	f140 81e8 	bpl.w	40f2c2 <__ssvfscanf_r+0xcee>
  40eef2:	f8dd c018 	ldr.w	ip, [sp, #24]
  40eef6:	f8dc 3000 	ldr.w	r3, [ip]
  40eefa:	f10c 0c04 	add.w	ip, ip, #4
  40eefe:	f8cd c018 	str.w	ip, [sp, #24]
  40ef02:	e9c3 ab00 	strd	sl, fp, [r3]
  40ef06:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40ef08:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40ef0c:	3401      	adds	r4, #1
  40ef0e:	940b      	str	r4, [sp, #44]	; 0x2c
  40ef10:	4652      	mov	r2, sl
  40ef12:	f7ff bba0 	b.w	40e656 <__ssvfscanf_r+0x82>
  40ef16:	f1ba 0f02 	cmp.w	sl, #2
  40ef1a:	f47f af3a 	bne.w	40ed92 <__ssvfscanf_r+0x7be>
  40ef1e:	f04f 0a03 	mov.w	sl, #3
  40ef22:	e724      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40ef24:	f407 61a0 	and.w	r1, r7, #1280	; 0x500
  40ef28:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
  40ef2c:	d005      	beq.n	40ef3a <__ssvfscanf_r+0x966>
  40ef2e:	0579      	lsls	r1, r7, #21
  40ef30:	f57f af2f 	bpl.w	40ed92 <__ssvfscanf_r+0x7be>
  40ef34:	2e00      	cmp	r6, #0
  40ef36:	f43f af71 	beq.w	40ee1c <__ssvfscanf_r+0x848>
  40ef3a:	05b9      	lsls	r1, r7, #22
  40ef3c:	d406      	bmi.n	40ef4c <__ssvfscanf_r+0x978>
  40ef3e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  40ef42:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40ef46:	ebcc 0606 	rsb	r6, ip, r6
  40ef4a:	9610      	str	r6, [sp, #64]	; 0x40
  40ef4c:	f427 67f0 	bic.w	r7, r7, #1920	; 0x780
  40ef50:	f447 77c0 	orr.w	r7, r7, #384	; 0x180
  40ef54:	2600      	movs	r6, #0
  40ef56:	e70a      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40ef58:	2b01      	cmp	r3, #1
  40ef5a:	f47f af1a 	bne.w	40ed92 <__ssvfscanf_r+0x7be>
  40ef5e:	2302      	movs	r3, #2
  40ef60:	e705      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40ef62:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40ef66:	f89c 1000 	ldrb.w	r1, [ip]
  40ef6a:	4291      	cmp	r1, r2
  40ef6c:	f47f af11 	bne.w	40ed92 <__ssvfscanf_r+0x7be>
  40ef70:	05b9      	lsls	r1, r7, #22
  40ef72:	f57f af0e 	bpl.w	40ed92 <__ssvfscanf_r+0x7be>
  40ef76:	f427 7720 	bic.w	r7, r7, #640	; 0x280
  40ef7a:	960a      	str	r6, [sp, #40]	; 0x28
  40ef7c:	e6f7      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40ef7e:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ef80:	9303      	str	r3, [sp, #12]
  40ef82:	4629      	mov	r1, r5
  40ef84:	f005 fbfc 	bl	414780 <__ssrefill_r>
  40ef88:	9b03      	ldr	r3, [sp, #12]
  40ef8a:	2800      	cmp	r0, #0
  40ef8c:	f47f af01 	bne.w	40ed92 <__ssvfscanf_r+0x7be>
  40ef90:	2c00      	cmp	r4, #0
  40ef92:	f47f ae89 	bne.w	40eca8 <__ssvfscanf_r+0x6d4>
  40ef96:	e6fc      	b.n	40ed92 <__ssvfscanf_r+0x7be>
  40ef98:	f1ba 0f03 	cmp.w	sl, #3
  40ef9c:	f43f af2c 	beq.w	40edf8 <__ssvfscanf_r+0x824>
  40efa0:	f1ba 0f05 	cmp.w	sl, #5
  40efa4:	f43f af28 	beq.w	40edf8 <__ssvfscanf_r+0x824>
  40efa8:	e6f3      	b.n	40ed92 <__ssvfscanf_r+0x7be>
  40efaa:	2b02      	cmp	r3, #2
  40efac:	f47f af1e 	bne.w	40edec <__ssvfscanf_r+0x818>
  40efb0:	2303      	movs	r3, #3
  40efb2:	e6dc      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40efb4:	9608      	str	r6, [sp, #32]
  40efb6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  40efb8:	f427 7780 	bic.w	r7, r7, #256	; 0x100
  40efbc:	e730      	b.n	40ee20 <__ssvfscanf_r+0x84c>
  40efbe:	2200      	movs	r2, #0
  40efc0:	920d      	str	r2, [sp, #52]	; 0x34
  40efc2:	e65d      	b.n	40ec80 <__ssvfscanf_r+0x6ac>
  40efc4:	f8dd c018 	ldr.w	ip, [sp, #24]
  40efc8:	f8dc 7000 	ldr.w	r7, [ip]
  40efcc:	f10c 0204 	add.w	r2, ip, #4
  40efd0:	9206      	str	r2, [sp, #24]
  40efd2:	46ba      	mov	sl, r7
  40efd4:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
  40efd8:	682b      	ldr	r3, [r5, #0]
  40efda:	781a      	ldrb	r2, [r3, #0]
  40efdc:	f81b 2002 	ldrb.w	r2, [fp, r2]
  40efe0:	1c59      	adds	r1, r3, #1
  40efe2:	b1a2      	cbz	r2, 40f00e <__ssvfscanf_r+0xa3a>
  40efe4:	686a      	ldr	r2, [r5, #4]
  40efe6:	6029      	str	r1, [r5, #0]
  40efe8:	3a01      	subs	r2, #1
  40efea:	606a      	str	r2, [r5, #4]
  40efec:	781b      	ldrb	r3, [r3, #0]
  40efee:	f80a 3b01 	strb.w	r3, [sl], #1
  40eff2:	3c01      	subs	r4, #1
  40eff4:	d00b      	beq.n	40f00e <__ssvfscanf_r+0xa3a>
  40eff6:	686b      	ldr	r3, [r5, #4]
  40eff8:	2b00      	cmp	r3, #0
  40effa:	dced      	bgt.n	40efd8 <__ssvfscanf_r+0xa04>
  40effc:	4630      	mov	r0, r6
  40effe:	4629      	mov	r1, r5
  40f000:	f005 fbbe 	bl	414780 <__ssrefill_r>
  40f004:	2800      	cmp	r0, #0
  40f006:	d0e7      	beq.n	40efd8 <__ssvfscanf_r+0xa04>
  40f008:	4557      	cmp	r7, sl
  40f00a:	f43f ad7b 	beq.w	40eb04 <__ssvfscanf_r+0x530>
  40f00e:	ebba 0707 	subs.w	r7, sl, r7
  40f012:	f43f ab26 	beq.w	40e662 <__ssvfscanf_r+0x8e>
  40f016:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40f018:	2300      	movs	r3, #0
  40f01a:	3401      	adds	r4, #1
  40f01c:	f88a 3000 	strb.w	r3, [sl]
  40f020:	940b      	str	r4, [sp, #44]	; 0x2c
  40f022:	44b9      	add	r9, r7
  40f024:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40f028:	e4ae      	b.n	40e988 <__ssvfscanf_r+0x3b4>
  40f02a:	f8dd c018 	ldr.w	ip, [sp, #24]
  40f02e:	f8dc 7000 	ldr.w	r7, [ip]
  40f032:	f10c 0a04 	add.w	sl, ip, #4
  40f036:	46bb      	mov	fp, r7
  40f038:	682b      	ldr	r3, [r5, #0]
  40f03a:	f8d8 2000 	ldr.w	r2, [r8]
  40f03e:	7819      	ldrb	r1, [r3, #0]
  40f040:	440a      	add	r2, r1
  40f042:	1c59      	adds	r1, r3, #1
  40f044:	7852      	ldrb	r2, [r2, #1]
  40f046:	0710      	lsls	r0, r2, #28
  40f048:	d411      	bmi.n	40f06e <__ssvfscanf_r+0xa9a>
  40f04a:	686a      	ldr	r2, [r5, #4]
  40f04c:	6029      	str	r1, [r5, #0]
  40f04e:	3a01      	subs	r2, #1
  40f050:	606a      	str	r2, [r5, #4]
  40f052:	781b      	ldrb	r3, [r3, #0]
  40f054:	f80b 3b01 	strb.w	r3, [fp], #1
  40f058:	3c01      	subs	r4, #1
  40f05a:	d008      	beq.n	40f06e <__ssvfscanf_r+0xa9a>
  40f05c:	686b      	ldr	r3, [r5, #4]
  40f05e:	2b00      	cmp	r3, #0
  40f060:	dcea      	bgt.n	40f038 <__ssvfscanf_r+0xa64>
  40f062:	4630      	mov	r0, r6
  40f064:	4629      	mov	r1, r5
  40f066:	f005 fb8b 	bl	414780 <__ssrefill_r>
  40f06a:	2800      	cmp	r0, #0
  40f06c:	d0e4      	beq.n	40f038 <__ssvfscanf_r+0xa64>
  40f06e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40f070:	f8cd a018 	str.w	sl, [sp, #24]
  40f074:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40f078:	ebc7 070b 	rsb	r7, r7, fp
  40f07c:	2300      	movs	r3, #0
  40f07e:	3401      	adds	r4, #1
  40f080:	44b9      	add	r9, r7
  40f082:	940b      	str	r4, [sp, #44]	; 0x2c
  40f084:	f88b 3000 	strb.w	r3, [fp]
  40f088:	4652      	mov	r2, sl
  40f08a:	f7ff bae4 	b.w	40e656 <__ssvfscanf_r+0x82>
  40f08e:	ab14      	add	r3, sp, #80	; 0x50
  40f090:	4618      	mov	r0, r3
  40f092:	2100      	movs	r1, #0
  40f094:	2208      	movs	r2, #8
  40f096:	930a      	str	r3, [sp, #40]	; 0x28
  40f098:	f7fd fdc6 	bl	40cc28 <memset>
  40f09c:	f017 0710 	ands.w	r7, r7, #16
  40f0a0:	970d      	str	r7, [sp, #52]	; 0x34
  40f0a2:	d06c      	beq.n	40f17e <__ssvfscanf_r+0xbaa>
  40f0a4:	f04f 0a00 	mov.w	sl, #0
  40f0a8:	9608      	str	r6, [sp, #32]
  40f0aa:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40f0ac:	f8cd 9014 	str.w	r9, [sp, #20]
  40f0b0:	f04f 0b00 	mov.w	fp, #0
  40f0b4:	af56      	add	r7, sp, #344	; 0x158
  40f0b6:	f002 fd55 	bl	411b64 <__locale_mb_cur_max>
  40f0ba:	4558      	cmp	r0, fp
  40f0bc:	f43f ad22 	beq.w	40eb04 <__ssvfscanf_r+0x530>
  40f0c0:	682b      	ldr	r3, [r5, #0]
  40f0c2:	6869      	ldr	r1, [r5, #4]
  40f0c4:	f813 eb01 	ldrb.w	lr, [r3], #1
  40f0c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f0ca:	602b      	str	r3, [r5, #0]
  40f0cc:	3901      	subs	r1, #1
  40f0ce:	f10b 0901 	add.w	r9, fp, #1
  40f0d2:	9000      	str	r0, [sp, #0]
  40f0d4:	464b      	mov	r3, r9
  40f0d6:	6069      	str	r1, [r5, #4]
  40f0d8:	9808      	ldr	r0, [sp, #32]
  40f0da:	f807 e00b 	strb.w	lr, [r7, fp]
  40f0de:	4651      	mov	r1, sl
  40f0e0:	463a      	mov	r2, r7
  40f0e2:	f003 f871 	bl	4121c8 <_mbrtowc_r>
  40f0e6:	1c43      	adds	r3, r0, #1
  40f0e8:	f43f ad0c 	beq.w	40eb04 <__ssvfscanf_r+0x530>
  40f0ec:	2800      	cmp	r0, #0
  40f0ee:	d177      	bne.n	40f1e0 <__ssvfscanf_r+0xc0c>
  40f0f0:	b90e      	cbnz	r6, 40f0f6 <__ssvfscanf_r+0xb22>
  40f0f2:	f8ca 6000 	str.w	r6, [sl]
  40f0f6:	9905      	ldr	r1, [sp, #20]
  40f0f8:	4449      	add	r1, r9
  40f0fa:	9105      	str	r1, [sp, #20]
  40f0fc:	3c01      	subs	r4, #1
  40f0fe:	2e00      	cmp	r6, #0
  40f100:	d172      	bne.n	40f1e8 <__ssvfscanf_r+0xc14>
  40f102:	f10a 0a04 	add.w	sl, sl, #4
  40f106:	46b3      	mov	fp, r6
  40f108:	686b      	ldr	r3, [r5, #4]
  40f10a:	2b00      	cmp	r3, #0
  40f10c:	dd2a      	ble.n	40f164 <__ssvfscanf_r+0xb90>
  40f10e:	2c00      	cmp	r4, #0
  40f110:	d1d1      	bne.n	40f0b6 <__ssvfscanf_r+0xae2>
  40f112:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f116:	9e08      	ldr	r6, [sp, #32]
  40f118:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40f11a:	2c00      	cmp	r4, #0
  40f11c:	f43f ad8e 	beq.w	40ec3c <__ssvfscanf_r+0x668>
  40f120:	e58f      	b.n	40ec42 <__ssvfscanf_r+0x66e>
  40f122:	4622      	mov	r2, r4
  40f124:	f88a 4000 	strb.w	r4, [sl]
  40f128:	4630      	mov	r0, r6
  40f12a:	9905      	ldr	r1, [sp, #20]
  40f12c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40f12e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40f130:	47a0      	blx	r4
  40f132:	06ba      	lsls	r2, r7, #26
  40f134:	d535      	bpl.n	40f1a2 <__ssvfscanf_r+0xbce>
  40f136:	f8dd c018 	ldr.w	ip, [sp, #24]
  40f13a:	f8dc 3000 	ldr.w	r3, [ip]
  40f13e:	f10c 0c04 	add.w	ip, ip, #4
  40f142:	f8cd c018 	str.w	ip, [sp, #24]
  40f146:	6018      	str	r0, [r3, #0]
  40f148:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40f14a:	3401      	adds	r4, #1
  40f14c:	940b      	str	r4, [sp, #44]	; 0x2c
  40f14e:	e476      	b.n	40ea3e <__ssvfscanf_r+0x46a>
  40f150:	9c06      	ldr	r4, [sp, #24]
  40f152:	6823      	ldr	r3, [r4, #0]
  40f154:	3404      	adds	r4, #4
  40f156:	9406      	str	r4, [sp, #24]
  40f158:	e9c3 ab00 	strd	sl, fp, [r3]
  40f15c:	e6d3      	b.n	40ef06 <__ssvfscanf_r+0x932>
  40f15e:	f427 67b0 	bic.w	r7, r7, #1408	; 0x580
  40f162:	e44b      	b.n	40e9fc <__ssvfscanf_r+0x428>
  40f164:	9808      	ldr	r0, [sp, #32]
  40f166:	4629      	mov	r1, r5
  40f168:	f005 fb0a 	bl	414780 <__ssrefill_r>
  40f16c:	2800      	cmp	r0, #0
  40f16e:	d0ce      	beq.n	40f10e <__ssvfscanf_r+0xb3a>
  40f170:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f174:	9e08      	ldr	r6, [sp, #32]
  40f176:	f1bb 0f00 	cmp.w	fp, #0
  40f17a:	d0cd      	beq.n	40f118 <__ssvfscanf_r+0xb44>
  40f17c:	e4c2      	b.n	40eb04 <__ssvfscanf_r+0x530>
  40f17e:	f8dd c018 	ldr.w	ip, [sp, #24]
  40f182:	f8dc a000 	ldr.w	sl, [ip]
  40f186:	f10c 0c04 	add.w	ip, ip, #4
  40f18a:	f8cd c018 	str.w	ip, [sp, #24]
  40f18e:	e78b      	b.n	40f0a8 <__ssvfscanf_r+0xad4>
  40f190:	f8dd c018 	ldr.w	ip, [sp, #24]
  40f194:	f8dc a000 	ldr.w	sl, [ip]
  40f198:	f10c 0c04 	add.w	ip, ip, #4
  40f19c:	f8cd c018 	str.w	ip, [sp, #24]
  40f1a0:	e53b      	b.n	40ec1a <__ssvfscanf_r+0x646>
  40f1a2:	077b      	lsls	r3, r7, #29
  40f1a4:	f140 809b 	bpl.w	40f2de <__ssvfscanf_r+0xd0a>
  40f1a8:	9c06      	ldr	r4, [sp, #24]
  40f1aa:	6823      	ldr	r3, [r4, #0]
  40f1ac:	3404      	adds	r4, #4
  40f1ae:	9406      	str	r4, [sp, #24]
  40f1b0:	8018      	strh	r0, [r3, #0]
  40f1b2:	e7c9      	b.n	40f148 <__ssvfscanf_r+0xb74>
  40f1b4:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40f1b8:	4630      	mov	r0, r6
  40f1ba:	f10c 0101 	add.w	r1, ip, #1
  40f1be:	230a      	movs	r3, #10
  40f1c0:	f004 ff6e 	bl	4140a0 <_strtol_r>
  40f1c4:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
  40f1c8:	1b02      	subs	r2, r0, r4
  40f1ca:	f20d 21ab 	addw	r1, sp, #683	; 0x2ab
  40f1ce:	458b      	cmp	fp, r1
  40f1d0:	bf28      	it	cs
  40f1d2:	f20d 2baa 	addwcs	fp, sp, #682	; 0x2aa
  40f1d6:	4658      	mov	r0, fp
  40f1d8:	499b      	ldr	r1, [pc, #620]	; (40f448 <__ssvfscanf_r+0xe74>)
  40f1da:	f7fd fe2d 	bl	40ce38 <sprintf>
  40f1de:	e67b      	b.n	40eed8 <__ssvfscanf_r+0x904>
  40f1e0:	3002      	adds	r0, #2
  40f1e2:	d188      	bne.n	40f0f6 <__ssvfscanf_r+0xb22>
  40f1e4:	46cb      	mov	fp, r9
  40f1e6:	e78f      	b.n	40f108 <__ssvfscanf_r+0xb34>
  40f1e8:	f04f 0b00 	mov.w	fp, #0
  40f1ec:	e78c      	b.n	40f108 <__ssvfscanf_r+0xb34>
  40f1ee:	2f00      	cmp	r7, #0
  40f1f0:	f43f ac88 	beq.w	40eb04 <__ssvfscanf_r+0x530>
  40f1f4:	44b9      	add	r9, r7
  40f1f6:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40f1fa:	f7ff bbc5 	b.w	40e988 <__ssvfscanf_r+0x3b4>
  40f1fe:	f8dd c018 	ldr.w	ip, [sp, #24]
  40f202:	4623      	mov	r3, r4
  40f204:	f8dc 1000 	ldr.w	r1, [ip]
  40f208:	9500      	str	r5, [sp, #0]
  40f20a:	4630      	mov	r0, r6
  40f20c:	2201      	movs	r2, #1
  40f20e:	f005 fad5 	bl	4147bc <_sfread_r>
  40f212:	9c06      	ldr	r4, [sp, #24]
  40f214:	1d23      	adds	r3, r4, #4
  40f216:	2800      	cmp	r0, #0
  40f218:	f43f ac74 	beq.w	40eb04 <__ssvfscanf_r+0x530>
  40f21c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40f21e:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40f222:	9306      	str	r3, [sp, #24]
  40f224:	3401      	adds	r4, #1
  40f226:	4481      	add	r9, r0
  40f228:	940b      	str	r4, [sp, #44]	; 0x2c
  40f22a:	4652      	mov	r2, sl
  40f22c:	f7ff ba13 	b.w	40e656 <__ssvfscanf_r+0x82>
  40f230:	4630      	mov	r0, r6
  40f232:	4629      	mov	r1, r5
  40f234:	f005 faa4 	bl	414780 <__ssrefill_r>
  40f238:	2800      	cmp	r0, #0
  40f23a:	f43f aaa2 	beq.w	40e782 <__ssvfscanf_r+0x1ae>
  40f23e:	e461      	b.n	40eb04 <__ssvfscanf_r+0x530>
  40f240:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
  40f244:	4630      	mov	r0, r6
  40f246:	462a      	mov	r2, r5
  40f248:	f005 fa5a 	bl	414700 <_sungetc_r>
  40f24c:	f10a 3aff 	add.w	sl, sl, #4294967295
  40f250:	f7ff bbec 	b.w	40ea2c <__ssvfscanf_r+0x458>
  40f254:	f427 67f0 	bic.w	r7, r7, #1920	; 0x780
  40f258:	f04f 0a01 	mov.w	sl, #1
  40f25c:	e587      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40f25e:	f427 67f0 	bic.w	r7, r7, #1920	; 0x780
  40f262:	2301      	movs	r3, #1
  40f264:	e583      	b.n	40ed6e <__ssvfscanf_r+0x79a>
  40f266:	f89a 3002 	ldrb.w	r3, [sl, #2]
  40f26a:	f047 0702 	orr.w	r7, r7, #2
  40f26e:	f10a 0a02 	add.w	sl, sl, #2
  40f272:	f7ff ba00 	b.w	40e676 <__ssvfscanf_r+0xa2>
  40f276:	9b08      	ldr	r3, [sp, #32]
  40f278:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40f27a:	1b19      	subs	r1, r3, r4
  40f27c:	424a      	negs	r2, r1
  40f27e:	2900      	cmp	r1, #0
  40f280:	d1a3      	bne.n	40f1ca <__ssvfscanf_r+0xbf6>
  40f282:	e629      	b.n	40eed8 <__ssvfscanf_r+0x904>
  40f284:	07fc      	lsls	r4, r7, #31
  40f286:	d40e      	bmi.n	40f2a6 <__ssvfscanf_r+0xcd2>
  40f288:	07b8      	lsls	r0, r7, #30
  40f28a:	d50c      	bpl.n	40f2a6 <__ssvfscanf_r+0xcd2>
  40f28c:	9c06      	ldr	r4, [sp, #24]
  40f28e:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40f292:	6821      	ldr	r1, [r4, #0]
  40f294:	464a      	mov	r2, r9
  40f296:	ea4f 73e9 	mov.w	r3, r9, asr #31
  40f29a:	3404      	adds	r4, #4
  40f29c:	9406      	str	r4, [sp, #24]
  40f29e:	e9c1 2300 	strd	r2, r3, [r1]
  40f2a2:	f7ff b9d7 	b.w	40e654 <__ssvfscanf_r+0x80>
  40f2a6:	f8dd c018 	ldr.w	ip, [sp, #24]
  40f2aa:	f8dd a01c 	ldr.w	sl, [sp, #28]
  40f2ae:	f8dc 3000 	ldr.w	r3, [ip]
  40f2b2:	f10c 0c04 	add.w	ip, ip, #4
  40f2b6:	f8c3 9000 	str.w	r9, [r3]
  40f2ba:	f8cd c018 	str.w	ip, [sp, #24]
  40f2be:	f7ff b9c9 	b.w	40e654 <__ssvfscanf_r+0x80>
  40f2c2:	9c06      	ldr	r4, [sp, #24]
  40f2c4:	1d27      	adds	r7, r4, #4
  40f2c6:	6824      	ldr	r4, [r4, #0]
  40f2c8:	f003 feb4 	bl	413034 <__fpclassifyd>
  40f2cc:	2800      	cmp	r0, #0
  40f2ce:	d056      	beq.n	40f37e <__ssvfscanf_r+0xdaa>
  40f2d0:	4650      	mov	r0, sl
  40f2d2:	4659      	mov	r1, fp
  40f2d4:	f006 fcb6 	bl	415c44 <__aeabi_d2f>
  40f2d8:	9706      	str	r7, [sp, #24]
  40f2da:	6020      	str	r0, [r4, #0]
  40f2dc:	e613      	b.n	40ef06 <__ssvfscanf_r+0x932>
  40f2de:	f017 0201 	ands.w	r2, r7, #1
  40f2e2:	f47f af28 	bne.w	40f136 <__ssvfscanf_r+0xb62>
  40f2e6:	07bc      	lsls	r4, r7, #30
  40f2e8:	f140 8097 	bpl.w	40f41a <__ssvfscanf_r+0xe46>
  40f2ec:	4b57      	ldr	r3, [pc, #348]	; (40f44c <__ssvfscanf_r+0xe78>)
  40f2ee:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40f2f0:	9905      	ldr	r1, [sp, #20]
  40f2f2:	429c      	cmp	r4, r3
  40f2f4:	4630      	mov	r0, r6
  40f2f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40f2f8:	f000 80a2 	beq.w	40f440 <__ssvfscanf_r+0xe6c>
  40f2fc:	f004 ff5a 	bl	4141b4 <_strtoll_r>
  40f300:	f8dd c018 	ldr.w	ip, [sp, #24]
  40f304:	f8dc 3000 	ldr.w	r3, [ip]
  40f308:	f10c 0c04 	add.w	ip, ip, #4
  40f30c:	f8cd c018 	str.w	ip, [sp, #24]
  40f310:	e9c3 0100 	strd	r0, r1, [r3]
  40f314:	e718      	b.n	40f148 <__ssvfscanf_r+0xb74>
  40f316:	9204      	str	r2, [sp, #16]
  40f318:	f002 fc24 	bl	411b64 <__locale_mb_cur_max>
  40f31c:	9a04      	ldr	r2, [sp, #16]
  40f31e:	4290      	cmp	r0, r2
  40f320:	f43f abf0 	beq.w	40eb04 <__ssvfscanf_r+0x530>
  40f324:	682b      	ldr	r3, [r5, #0]
  40f326:	6869      	ldr	r1, [r5, #4]
  40f328:	f813 eb01 	ldrb.w	lr, [r3], #1
  40f32c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f32e:	602b      	str	r3, [r5, #0]
  40f330:	f50d 7cac 	add.w	ip, sp, #344	; 0x158
  40f334:	1c57      	adds	r7, r2, #1
  40f336:	3901      	subs	r1, #1
  40f338:	9000      	str	r0, [sp, #0]
  40f33a:	463b      	mov	r3, r7
  40f33c:	6069      	str	r1, [r5, #4]
  40f33e:	f80c e002 	strb.w	lr, [ip, r2]
  40f342:	4630      	mov	r0, r6
  40f344:	4651      	mov	r1, sl
  40f346:	4662      	mov	r2, ip
  40f348:	f002 ff3e 	bl	4121c8 <_mbrtowc_r>
  40f34c:	1c43      	adds	r3, r0, #1
  40f34e:	f43f abd9 	beq.w	40eb04 <__ssvfscanf_r+0x530>
  40f352:	b9c8      	cbnz	r0, 40f388 <__ssvfscanf_r+0xdb4>
  40f354:	f8ca 0000 	str.w	r0, [sl]
  40f358:	f002 fbf2 	bl	411b40 <iswspace>
  40f35c:	2800      	cmp	r0, #0
  40f35e:	d053      	beq.n	40f408 <__ssvfscanf_r+0xe34>
  40f360:	2f00      	cmp	r7, #0
  40f362:	f43f ac66 	beq.w	40ec32 <__ssvfscanf_r+0x65e>
  40f366:	ac56      	add	r4, sp, #344	; 0x158
  40f368:	443c      	add	r4, r7
  40f36a:	3f01      	subs	r7, #1
  40f36c:	4630      	mov	r0, r6
  40f36e:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
  40f372:	462a      	mov	r2, r5
  40f374:	f005 f9c4 	bl	414700 <_sungetc_r>
  40f378:	2f00      	cmp	r7, #0
  40f37a:	d1f6      	bne.n	40f36a <__ssvfscanf_r+0xd96>
  40f37c:	e459      	b.n	40ec32 <__ssvfscanf_r+0x65e>
  40f37e:	f003 fecb 	bl	413118 <nanf>
  40f382:	9706      	str	r7, [sp, #24]
  40f384:	6020      	str	r0, [r4, #0]
  40f386:	e5be      	b.n	40ef06 <__ssvfscanf_r+0x932>
  40f388:	3002      	adds	r0, #2
  40f38a:	d128      	bne.n	40f3de <__ssvfscanf_r+0xe0a>
  40f38c:	686b      	ldr	r3, [r5, #4]
  40f38e:	2b00      	cmp	r3, #0
  40f390:	dd4b      	ble.n	40f42a <__ssvfscanf_r+0xe56>
  40f392:	463a      	mov	r2, r7
  40f394:	e442      	b.n	40ec1c <__ssvfscanf_r+0x648>
  40f396:	9c05      	ldr	r4, [sp, #20]
  40f398:	45a3      	cmp	fp, r4
  40f39a:	bf88      	it	hi
  40f39c:	465c      	movhi	r4, fp
  40f39e:	f67f a960 	bls.w	40e662 <__ssvfscanf_r+0x8e>
  40f3a2:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
  40f3a6:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f3a8:	462a      	mov	r2, r5
  40f3aa:	f005 f9a9 	bl	414700 <_sungetc_r>
  40f3ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f3b2:	454c      	cmp	r4, r9
  40f3b4:	d1f5      	bne.n	40f3a2 <__ssvfscanf_r+0xdce>
  40f3b6:	f7ff b954 	b.w	40e662 <__ssvfscanf_r+0x8e>
  40f3ba:	f8dd c014 	ldr.w	ip, [sp, #20]
  40f3be:	45e3      	cmp	fp, ip
  40f3c0:	f67f a94f 	bls.w	40e662 <__ssvfscanf_r+0x8e>
  40f3c4:	465c      	mov	r4, fp
  40f3c6:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
  40f3ca:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f3cc:	462a      	mov	r2, r5
  40f3ce:	f005 f997 	bl	414700 <_sungetc_r>
  40f3d2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f3d6:	454c      	cmp	r4, r9
  40f3d8:	d1f5      	bne.n	40f3c6 <__ssvfscanf_r+0xdf2>
  40f3da:	f7ff b942 	b.w	40e662 <__ssvfscanf_r+0x8e>
  40f3de:	f8da 0000 	ldr.w	r0, [sl]
  40f3e2:	e7b9      	b.n	40f358 <__ssvfscanf_r+0xd84>
  40f3e4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40f3e8:	45cb      	cmp	fp, r9
  40f3ea:	f67f a93a 	bls.w	40e662 <__ssvfscanf_r+0x8e>
  40f3ee:	465c      	mov	r4, fp
  40f3f0:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
  40f3f4:	980e      	ldr	r0, [sp, #56]	; 0x38
  40f3f6:	462a      	mov	r2, r5
  40f3f8:	f005 f982 	bl	414700 <_sungetc_r>
  40f3fc:	f8dd c014 	ldr.w	ip, [sp, #20]
  40f400:	4564      	cmp	r4, ip
  40f402:	d1f5      	bne.n	40f3f0 <__ssvfscanf_r+0xe1c>
  40f404:	f7ff b92d 	b.w	40e662 <__ssvfscanf_r+0x8e>
  40f408:	44b9      	add	r9, r7
  40f40a:	3c01      	subs	r4, #1
  40f40c:	f1bb 0f00 	cmp.w	fp, #0
  40f410:	d109      	bne.n	40f426 <__ssvfscanf_r+0xe52>
  40f412:	f10a 0a04 	add.w	sl, sl, #4
  40f416:	465f      	mov	r7, fp
  40f418:	e7b8      	b.n	40f38c <__ssvfscanf_r+0xdb8>
  40f41a:	9c06      	ldr	r4, [sp, #24]
  40f41c:	6823      	ldr	r3, [r4, #0]
  40f41e:	3404      	adds	r4, #4
  40f420:	9406      	str	r4, [sp, #24]
  40f422:	6018      	str	r0, [r3, #0]
  40f424:	e690      	b.n	40f148 <__ssvfscanf_r+0xb74>
  40f426:	4607      	mov	r7, r0
  40f428:	e7b0      	b.n	40f38c <__ssvfscanf_r+0xdb8>
  40f42a:	4630      	mov	r0, r6
  40f42c:	4629      	mov	r1, r5
  40f42e:	f005 f9a7 	bl	414780 <__ssrefill_r>
  40f432:	2800      	cmp	r0, #0
  40f434:	d0ad      	beq.n	40f392 <__ssvfscanf_r+0xdbe>
  40f436:	2f00      	cmp	r7, #0
  40f438:	f47f ab64 	bne.w	40eb04 <__ssvfscanf_r+0x530>
  40f43c:	f7ff bbf9 	b.w	40ec32 <__ssvfscanf_r+0x65e>
  40f440:	f005 f816 	bl	414470 <_strtoull_r>
  40f444:	e75c      	b.n	40f300 <__ssvfscanf_r+0xd2c>
  40f446:	bf00      	nop
  40f448:	004162c8 	.word	0x004162c8
  40f44c:	00414351 	.word	0x00414351

0040f450 <__sprint_r.part.0>:
  40f450:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40f452:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40f456:	049c      	lsls	r4, r3, #18
  40f458:	460e      	mov	r6, r1
  40f45a:	4680      	mov	r8, r0
  40f45c:	4691      	mov	r9, r2
  40f45e:	d52a      	bpl.n	40f4b6 <__sprint_r.part.0+0x66>
  40f460:	6893      	ldr	r3, [r2, #8]
  40f462:	6812      	ldr	r2, [r2, #0]
  40f464:	f102 0a08 	add.w	sl, r2, #8
  40f468:	b31b      	cbz	r3, 40f4b2 <__sprint_r.part.0+0x62>
  40f46a:	e91a 00a0 	ldmdb	sl, {r5, r7}
  40f46e:	08bf      	lsrs	r7, r7, #2
  40f470:	d017      	beq.n	40f4a2 <__sprint_r.part.0+0x52>
  40f472:	3d04      	subs	r5, #4
  40f474:	2400      	movs	r4, #0
  40f476:	e001      	b.n	40f47c <__sprint_r.part.0+0x2c>
  40f478:	42a7      	cmp	r7, r4
  40f47a:	d010      	beq.n	40f49e <__sprint_r.part.0+0x4e>
  40f47c:	4640      	mov	r0, r8
  40f47e:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40f482:	4632      	mov	r2, r6
  40f484:	f002 f830 	bl	4114e8 <_fputwc_r>
  40f488:	1c43      	adds	r3, r0, #1
  40f48a:	f104 0401 	add.w	r4, r4, #1
  40f48e:	d1f3      	bne.n	40f478 <__sprint_r.part.0+0x28>
  40f490:	2300      	movs	r3, #0
  40f492:	f8c9 3008 	str.w	r3, [r9, #8]
  40f496:	f8c9 3004 	str.w	r3, [r9, #4]
  40f49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40f49e:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40f4a2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  40f4a6:	f8c9 3008 	str.w	r3, [r9, #8]
  40f4aa:	f10a 0a08 	add.w	sl, sl, #8
  40f4ae:	2b00      	cmp	r3, #0
  40f4b0:	d1db      	bne.n	40f46a <__sprint_r.part.0+0x1a>
  40f4b2:	2000      	movs	r0, #0
  40f4b4:	e7ec      	b.n	40f490 <__sprint_r.part.0+0x40>
  40f4b6:	f002 f991 	bl	4117dc <__sfvwrite_r>
  40f4ba:	2300      	movs	r3, #0
  40f4bc:	f8c9 3008 	str.w	r3, [r9, #8]
  40f4c0:	f8c9 3004 	str.w	r3, [r9, #4]
  40f4c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040f4c8 <_vfiprintf_r>:
  40f4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f4cc:	b0b1      	sub	sp, #196	; 0xc4
  40f4ce:	461c      	mov	r4, r3
  40f4d0:	9102      	str	r1, [sp, #8]
  40f4d2:	4690      	mov	r8, r2
  40f4d4:	9308      	str	r3, [sp, #32]
  40f4d6:	9006      	str	r0, [sp, #24]
  40f4d8:	b118      	cbz	r0, 40f4e2 <_vfiprintf_r+0x1a>
  40f4da:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40f4dc:	2b00      	cmp	r3, #0
  40f4de:	f000 80e8 	beq.w	40f6b2 <_vfiprintf_r+0x1ea>
  40f4e2:	9d02      	ldr	r5, [sp, #8]
  40f4e4:	89ab      	ldrh	r3, [r5, #12]
  40f4e6:	b29a      	uxth	r2, r3
  40f4e8:	0490      	lsls	r0, r2, #18
  40f4ea:	d407      	bmi.n	40f4fc <_vfiprintf_r+0x34>
  40f4ec:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  40f4ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40f4f2:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40f4f6:	81ab      	strh	r3, [r5, #12]
  40f4f8:	b29a      	uxth	r2, r3
  40f4fa:	6669      	str	r1, [r5, #100]	; 0x64
  40f4fc:	0711      	lsls	r1, r2, #28
  40f4fe:	f140 80b7 	bpl.w	40f670 <_vfiprintf_r+0x1a8>
  40f502:	f8dd b008 	ldr.w	fp, [sp, #8]
  40f506:	f8db 3010 	ldr.w	r3, [fp, #16]
  40f50a:	2b00      	cmp	r3, #0
  40f50c:	f000 80b0 	beq.w	40f670 <_vfiprintf_r+0x1a8>
  40f510:	f002 021a 	and.w	r2, r2, #26
  40f514:	2a0a      	cmp	r2, #10
  40f516:	f000 80b7 	beq.w	40f688 <_vfiprintf_r+0x1c0>
  40f51a:	2300      	movs	r3, #0
  40f51c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  40f520:	930a      	str	r3, [sp, #40]	; 0x28
  40f522:	9315      	str	r3, [sp, #84]	; 0x54
  40f524:	9314      	str	r3, [sp, #80]	; 0x50
  40f526:	9309      	str	r3, [sp, #36]	; 0x24
  40f528:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  40f52c:	464e      	mov	r6, r9
  40f52e:	f898 3000 	ldrb.w	r3, [r8]
  40f532:	2b00      	cmp	r3, #0
  40f534:	f000 84c4 	beq.w	40fec0 <_vfiprintf_r+0x9f8>
  40f538:	2b25      	cmp	r3, #37	; 0x25
  40f53a:	f000 84c1 	beq.w	40fec0 <_vfiprintf_r+0x9f8>
  40f53e:	f108 0201 	add.w	r2, r8, #1
  40f542:	e001      	b.n	40f548 <_vfiprintf_r+0x80>
  40f544:	2b25      	cmp	r3, #37	; 0x25
  40f546:	d004      	beq.n	40f552 <_vfiprintf_r+0x8a>
  40f548:	4614      	mov	r4, r2
  40f54a:	3201      	adds	r2, #1
  40f54c:	7823      	ldrb	r3, [r4, #0]
  40f54e:	2b00      	cmp	r3, #0
  40f550:	d1f8      	bne.n	40f544 <_vfiprintf_r+0x7c>
  40f552:	ebc8 0504 	rsb	r5, r8, r4
  40f556:	b195      	cbz	r5, 40f57e <_vfiprintf_r+0xb6>
  40f558:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f55a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f55c:	f8c6 8000 	str.w	r8, [r6]
  40f560:	3301      	adds	r3, #1
  40f562:	442a      	add	r2, r5
  40f564:	2b07      	cmp	r3, #7
  40f566:	6075      	str	r5, [r6, #4]
  40f568:	9215      	str	r2, [sp, #84]	; 0x54
  40f56a:	9314      	str	r3, [sp, #80]	; 0x50
  40f56c:	dd7b      	ble.n	40f666 <_vfiprintf_r+0x19e>
  40f56e:	2a00      	cmp	r2, #0
  40f570:	f040 84d4 	bne.w	40ff1c <_vfiprintf_r+0xa54>
  40f574:	9809      	ldr	r0, [sp, #36]	; 0x24
  40f576:	9214      	str	r2, [sp, #80]	; 0x50
  40f578:	4428      	add	r0, r5
  40f57a:	464e      	mov	r6, r9
  40f57c:	9009      	str	r0, [sp, #36]	; 0x24
  40f57e:	7823      	ldrb	r3, [r4, #0]
  40f580:	2b00      	cmp	r3, #0
  40f582:	f000 83e9 	beq.w	40fd58 <_vfiprintf_r+0x890>
  40f586:	2100      	movs	r1, #0
  40f588:	f04f 0200 	mov.w	r2, #0
  40f58c:	f04f 3cff 	mov.w	ip, #4294967295
  40f590:	7863      	ldrb	r3, [r4, #1]
  40f592:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  40f596:	9104      	str	r1, [sp, #16]
  40f598:	468a      	mov	sl, r1
  40f59a:	f104 0801 	add.w	r8, r4, #1
  40f59e:	4608      	mov	r0, r1
  40f5a0:	4665      	mov	r5, ip
  40f5a2:	f108 0801 	add.w	r8, r8, #1
  40f5a6:	f1a3 0220 	sub.w	r2, r3, #32
  40f5aa:	2a58      	cmp	r2, #88	; 0x58
  40f5ac:	f200 82d5 	bhi.w	40fb5a <_vfiprintf_r+0x692>
  40f5b0:	e8df f012 	tbh	[pc, r2, lsl #1]
  40f5b4:	02d302c7 	.word	0x02d302c7
  40f5b8:	02ce02d3 	.word	0x02ce02d3
  40f5bc:	02d302d3 	.word	0x02d302d3
  40f5c0:	02d302d3 	.word	0x02d302d3
  40f5c4:	02d302d3 	.word	0x02d302d3
  40f5c8:	028b027e 	.word	0x028b027e
  40f5cc:	008402d3 	.word	0x008402d3
  40f5d0:	02d3028f 	.word	0x02d3028f
  40f5d4:	0194012b 	.word	0x0194012b
  40f5d8:	01940194 	.word	0x01940194
  40f5dc:	01940194 	.word	0x01940194
  40f5e0:	01940194 	.word	0x01940194
  40f5e4:	01940194 	.word	0x01940194
  40f5e8:	02d302d3 	.word	0x02d302d3
  40f5ec:	02d302d3 	.word	0x02d302d3
  40f5f0:	02d302d3 	.word	0x02d302d3
  40f5f4:	02d302d3 	.word	0x02d302d3
  40f5f8:	02d302d3 	.word	0x02d302d3
  40f5fc:	02d30130 	.word	0x02d30130
  40f600:	02d302d3 	.word	0x02d302d3
  40f604:	02d302d3 	.word	0x02d302d3
  40f608:	02d302d3 	.word	0x02d302d3
  40f60c:	02d302d3 	.word	0x02d302d3
  40f610:	017902d3 	.word	0x017902d3
  40f614:	02d302d3 	.word	0x02d302d3
  40f618:	02d302d3 	.word	0x02d302d3
  40f61c:	01a202d3 	.word	0x01a202d3
  40f620:	02d302d3 	.word	0x02d302d3
  40f624:	02d301bd 	.word	0x02d301bd
  40f628:	02d302d3 	.word	0x02d302d3
  40f62c:	02d302d3 	.word	0x02d302d3
  40f630:	02d302d3 	.word	0x02d302d3
  40f634:	02d302d3 	.word	0x02d302d3
  40f638:	01e202d3 	.word	0x01e202d3
  40f63c:	02d301f8 	.word	0x02d301f8
  40f640:	02d302d3 	.word	0x02d302d3
  40f644:	01f80214 	.word	0x01f80214
  40f648:	02d302d3 	.word	0x02d302d3
  40f64c:	02d30219 	.word	0x02d30219
  40f650:	00890226 	.word	0x00890226
  40f654:	02790264 	.word	0x02790264
  40f658:	023802d3 	.word	0x023802d3
  40f65c:	011902d3 	.word	0x011902d3
  40f660:	02d302d3 	.word	0x02d302d3
  40f664:	02ab      	.short	0x02ab
  40f666:	3608      	adds	r6, #8
  40f668:	9809      	ldr	r0, [sp, #36]	; 0x24
  40f66a:	4428      	add	r0, r5
  40f66c:	9009      	str	r0, [sp, #36]	; 0x24
  40f66e:	e786      	b.n	40f57e <_vfiprintf_r+0xb6>
  40f670:	9806      	ldr	r0, [sp, #24]
  40f672:	9902      	ldr	r1, [sp, #8]
  40f674:	f000 fda2 	bl	4101bc <__swsetup_r>
  40f678:	b9b0      	cbnz	r0, 40f6a8 <_vfiprintf_r+0x1e0>
  40f67a:	9d02      	ldr	r5, [sp, #8]
  40f67c:	89aa      	ldrh	r2, [r5, #12]
  40f67e:	f002 021a 	and.w	r2, r2, #26
  40f682:	2a0a      	cmp	r2, #10
  40f684:	f47f af49 	bne.w	40f51a <_vfiprintf_r+0x52>
  40f688:	f8dd b008 	ldr.w	fp, [sp, #8]
  40f68c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40f690:	2b00      	cmp	r3, #0
  40f692:	f6ff af42 	blt.w	40f51a <_vfiprintf_r+0x52>
  40f696:	9806      	ldr	r0, [sp, #24]
  40f698:	4659      	mov	r1, fp
  40f69a:	4642      	mov	r2, r8
  40f69c:	4623      	mov	r3, r4
  40f69e:	f000 fd3d 	bl	41011c <__sbprintf>
  40f6a2:	b031      	add	sp, #196	; 0xc4
  40f6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f6a8:	f04f 30ff 	mov.w	r0, #4294967295
  40f6ac:	b031      	add	sp, #196	; 0xc4
  40f6ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f6b2:	f001 fe83 	bl	4113bc <__sinit>
  40f6b6:	e714      	b.n	40f4e2 <_vfiprintf_r+0x1a>
  40f6b8:	4240      	negs	r0, r0
  40f6ba:	9308      	str	r3, [sp, #32]
  40f6bc:	f04a 0a04 	orr.w	sl, sl, #4
  40f6c0:	f898 3000 	ldrb.w	r3, [r8]
  40f6c4:	e76d      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40f6c6:	f01a 0320 	ands.w	r3, sl, #32
  40f6ca:	9004      	str	r0, [sp, #16]
  40f6cc:	46ac      	mov	ip, r5
  40f6ce:	f000 80f2 	beq.w	40f8b6 <_vfiprintf_r+0x3ee>
  40f6d2:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f6d6:	f10b 0307 	add.w	r3, fp, #7
  40f6da:	f023 0307 	bic.w	r3, r3, #7
  40f6de:	f103 0408 	add.w	r4, r3, #8
  40f6e2:	9408      	str	r4, [sp, #32]
  40f6e4:	e9d3 4500 	ldrd	r4, r5, [r3]
  40f6e8:	2300      	movs	r3, #0
  40f6ea:	f04f 0000 	mov.w	r0, #0
  40f6ee:	2100      	movs	r1, #0
  40f6f0:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  40f6f4:	f8cd c014 	str.w	ip, [sp, #20]
  40f6f8:	9107      	str	r1, [sp, #28]
  40f6fa:	f1bc 0f00 	cmp.w	ip, #0
  40f6fe:	bfa8      	it	ge
  40f700:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40f704:	ea54 0205 	orrs.w	r2, r4, r5
  40f708:	f040 80ad 	bne.w	40f866 <_vfiprintf_r+0x39e>
  40f70c:	f1bc 0f00 	cmp.w	ip, #0
  40f710:	f040 80a9 	bne.w	40f866 <_vfiprintf_r+0x39e>
  40f714:	2b00      	cmp	r3, #0
  40f716:	f040 83bc 	bne.w	40fe92 <_vfiprintf_r+0x9ca>
  40f71a:	f01a 0f01 	tst.w	sl, #1
  40f71e:	f000 83b8 	beq.w	40fe92 <_vfiprintf_r+0x9ca>
  40f722:	af30      	add	r7, sp, #192	; 0xc0
  40f724:	2330      	movs	r3, #48	; 0x30
  40f726:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40f72a:	ebc7 0409 	rsb	r4, r7, r9
  40f72e:	9405      	str	r4, [sp, #20]
  40f730:	f8dd b014 	ldr.w	fp, [sp, #20]
  40f734:	9c07      	ldr	r4, [sp, #28]
  40f736:	45e3      	cmp	fp, ip
  40f738:	bfb8      	it	lt
  40f73a:	46e3      	movlt	fp, ip
  40f73c:	f8cd b00c 	str.w	fp, [sp, #12]
  40f740:	b11c      	cbz	r4, 40f74a <_vfiprintf_r+0x282>
  40f742:	f10b 0b01 	add.w	fp, fp, #1
  40f746:	f8cd b00c 	str.w	fp, [sp, #12]
  40f74a:	f01a 0502 	ands.w	r5, sl, #2
  40f74e:	9507      	str	r5, [sp, #28]
  40f750:	d005      	beq.n	40f75e <_vfiprintf_r+0x296>
  40f752:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40f756:	f10b 0b02 	add.w	fp, fp, #2
  40f75a:	f8cd b00c 	str.w	fp, [sp, #12]
  40f75e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  40f762:	930b      	str	r3, [sp, #44]	; 0x2c
  40f764:	f040 8217 	bne.w	40fb96 <_vfiprintf_r+0x6ce>
  40f768:	9d04      	ldr	r5, [sp, #16]
  40f76a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40f76e:	ebcb 0405 	rsb	r4, fp, r5
  40f772:	2c00      	cmp	r4, #0
  40f774:	f340 820f 	ble.w	40fb96 <_vfiprintf_r+0x6ce>
  40f778:	2c10      	cmp	r4, #16
  40f77a:	f340 8488 	ble.w	41008e <_vfiprintf_r+0xbc6>
  40f77e:	4dbd      	ldr	r5, [pc, #756]	; (40fa74 <_vfiprintf_r+0x5ac>)
  40f780:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f782:	9814      	ldr	r0, [sp, #80]	; 0x50
  40f784:	462b      	mov	r3, r5
  40f786:	f04f 0b10 	mov.w	fp, #16
  40f78a:	4625      	mov	r5, r4
  40f78c:	4664      	mov	r4, ip
  40f78e:	46b4      	mov	ip, r6
  40f790:	461e      	mov	r6, r3
  40f792:	e006      	b.n	40f7a2 <_vfiprintf_r+0x2da>
  40f794:	1c83      	adds	r3, r0, #2
  40f796:	f10c 0c08 	add.w	ip, ip, #8
  40f79a:	4608      	mov	r0, r1
  40f79c:	3d10      	subs	r5, #16
  40f79e:	2d10      	cmp	r5, #16
  40f7a0:	dd11      	ble.n	40f7c6 <_vfiprintf_r+0x2fe>
  40f7a2:	1c41      	adds	r1, r0, #1
  40f7a4:	3210      	adds	r2, #16
  40f7a6:	2907      	cmp	r1, #7
  40f7a8:	9215      	str	r2, [sp, #84]	; 0x54
  40f7aa:	e88c 0840 	stmia.w	ip, {r6, fp}
  40f7ae:	9114      	str	r1, [sp, #80]	; 0x50
  40f7b0:	ddf0      	ble.n	40f794 <_vfiprintf_r+0x2cc>
  40f7b2:	2a00      	cmp	r2, #0
  40f7b4:	f040 81e2 	bne.w	40fb7c <_vfiprintf_r+0x6b4>
  40f7b8:	3d10      	subs	r5, #16
  40f7ba:	2d10      	cmp	r5, #16
  40f7bc:	f04f 0301 	mov.w	r3, #1
  40f7c0:	4610      	mov	r0, r2
  40f7c2:	46cc      	mov	ip, r9
  40f7c4:	dced      	bgt.n	40f7a2 <_vfiprintf_r+0x2da>
  40f7c6:	4631      	mov	r1, r6
  40f7c8:	4666      	mov	r6, ip
  40f7ca:	46a4      	mov	ip, r4
  40f7cc:	462c      	mov	r4, r5
  40f7ce:	460d      	mov	r5, r1
  40f7d0:	4422      	add	r2, r4
  40f7d2:	2b07      	cmp	r3, #7
  40f7d4:	9215      	str	r2, [sp, #84]	; 0x54
  40f7d6:	6035      	str	r5, [r6, #0]
  40f7d8:	6074      	str	r4, [r6, #4]
  40f7da:	9314      	str	r3, [sp, #80]	; 0x50
  40f7dc:	f300 8369 	bgt.w	40feb2 <_vfiprintf_r+0x9ea>
  40f7e0:	3608      	adds	r6, #8
  40f7e2:	1c59      	adds	r1, r3, #1
  40f7e4:	e1da      	b.n	40fb9c <_vfiprintf_r+0x6d4>
  40f7e6:	f01a 0f20 	tst.w	sl, #32
  40f7ea:	9004      	str	r0, [sp, #16]
  40f7ec:	46ac      	mov	ip, r5
  40f7ee:	f000 808b 	beq.w	40f908 <_vfiprintf_r+0x440>
  40f7f2:	9d08      	ldr	r5, [sp, #32]
  40f7f4:	1deb      	adds	r3, r5, #7
  40f7f6:	f023 0307 	bic.w	r3, r3, #7
  40f7fa:	f103 0b08 	add.w	fp, r3, #8
  40f7fe:	e9d3 4500 	ldrd	r4, r5, [r3]
  40f802:	f8cd b020 	str.w	fp, [sp, #32]
  40f806:	2301      	movs	r3, #1
  40f808:	e76f      	b.n	40f6ea <_vfiprintf_r+0x222>
  40f80a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  40f80e:	f898 3000 	ldrb.w	r3, [r8]
  40f812:	e6c6      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40f814:	f04a 0a10 	orr.w	sl, sl, #16
  40f818:	f01a 0f20 	tst.w	sl, #32
  40f81c:	9004      	str	r0, [sp, #16]
  40f81e:	46ac      	mov	ip, r5
  40f820:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40f824:	f000 80c6 	beq.w	40f9b4 <_vfiprintf_r+0x4ec>
  40f828:	9c08      	ldr	r4, [sp, #32]
  40f82a:	1de1      	adds	r1, r4, #7
  40f82c:	f021 0107 	bic.w	r1, r1, #7
  40f830:	e9d1 2300 	ldrd	r2, r3, [r1]
  40f834:	3108      	adds	r1, #8
  40f836:	9108      	str	r1, [sp, #32]
  40f838:	4614      	mov	r4, r2
  40f83a:	461d      	mov	r5, r3
  40f83c:	2a00      	cmp	r2, #0
  40f83e:	f173 0000 	sbcs.w	r0, r3, #0
  40f842:	f2c0 83cd 	blt.w	40ffe0 <_vfiprintf_r+0xb18>
  40f846:	f1bc 0f00 	cmp.w	ip, #0
  40f84a:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
  40f84e:	9107      	str	r1, [sp, #28]
  40f850:	bfa8      	it	ge
  40f852:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40f856:	ea54 0205 	orrs.w	r2, r4, r5
  40f85a:	f8cd c014 	str.w	ip, [sp, #20]
  40f85e:	f04f 0301 	mov.w	r3, #1
  40f862:	f43f af53 	beq.w	40f70c <_vfiprintf_r+0x244>
  40f866:	2b01      	cmp	r3, #1
  40f868:	f000 8315 	beq.w	40fe96 <_vfiprintf_r+0x9ce>
  40f86c:	2b02      	cmp	r3, #2
  40f86e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40f872:	f040 8248 	bne.w	40fd06 <_vfiprintf_r+0x83e>
  40f876:	980a      	ldr	r0, [sp, #40]	; 0x28
  40f878:	4619      	mov	r1, r3
  40f87a:	0922      	lsrs	r2, r4, #4
  40f87c:	f004 040f 	and.w	r4, r4, #15
  40f880:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40f884:	460f      	mov	r7, r1
  40f886:	092b      	lsrs	r3, r5, #4
  40f888:	5d01      	ldrb	r1, [r0, r4]
  40f88a:	7039      	strb	r1, [r7, #0]
  40f88c:	ea52 0b03 	orrs.w	fp, r2, r3
  40f890:	4614      	mov	r4, r2
  40f892:	461d      	mov	r5, r3
  40f894:	f107 31ff 	add.w	r1, r7, #4294967295
  40f898:	d1ef      	bne.n	40f87a <_vfiprintf_r+0x3b2>
  40f89a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40f89e:	ebc7 0309 	rsb	r3, r7, r9
  40f8a2:	9305      	str	r3, [sp, #20]
  40f8a4:	e744      	b.n	40f730 <_vfiprintf_r+0x268>
  40f8a6:	f04a 0a10 	orr.w	sl, sl, #16
  40f8aa:	f01a 0320 	ands.w	r3, sl, #32
  40f8ae:	9004      	str	r0, [sp, #16]
  40f8b0:	46ac      	mov	ip, r5
  40f8b2:	f47f af0e 	bne.w	40f6d2 <_vfiprintf_r+0x20a>
  40f8b6:	f01a 0210 	ands.w	r2, sl, #16
  40f8ba:	f040 830f 	bne.w	40fedc <_vfiprintf_r+0xa14>
  40f8be:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40f8c2:	f000 830b 	beq.w	40fedc <_vfiprintf_r+0xa14>
  40f8c6:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f8ca:	f8bb 4000 	ldrh.w	r4, [fp]
  40f8ce:	f10b 0b04 	add.w	fp, fp, #4
  40f8d2:	4613      	mov	r3, r2
  40f8d4:	2500      	movs	r5, #0
  40f8d6:	f8cd b020 	str.w	fp, [sp, #32]
  40f8da:	e706      	b.n	40f6ea <_vfiprintf_r+0x222>
  40f8dc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f8e0:	2000      	movs	r0, #0
  40f8e2:	f818 3b01 	ldrb.w	r3, [r8], #1
  40f8e6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40f8ea:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  40f8ee:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f8f2:	2a09      	cmp	r2, #9
  40f8f4:	d9f5      	bls.n	40f8e2 <_vfiprintf_r+0x41a>
  40f8f6:	e656      	b.n	40f5a6 <_vfiprintf_r+0xde>
  40f8f8:	f04a 0a10 	orr.w	sl, sl, #16
  40f8fc:	f01a 0f20 	tst.w	sl, #32
  40f900:	9004      	str	r0, [sp, #16]
  40f902:	46ac      	mov	ip, r5
  40f904:	f47f af75 	bne.w	40f7f2 <_vfiprintf_r+0x32a>
  40f908:	f01a 0f10 	tst.w	sl, #16
  40f90c:	f040 82ec 	bne.w	40fee8 <_vfiprintf_r+0xa20>
  40f910:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40f914:	f000 82e8 	beq.w	40fee8 <_vfiprintf_r+0xa20>
  40f918:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f91c:	f8bb 4000 	ldrh.w	r4, [fp]
  40f920:	f10b 0b04 	add.w	fp, fp, #4
  40f924:	2500      	movs	r5, #0
  40f926:	2301      	movs	r3, #1
  40f928:	f8cd b020 	str.w	fp, [sp, #32]
  40f92c:	e6dd      	b.n	40f6ea <_vfiprintf_r+0x222>
  40f92e:	46ac      	mov	ip, r5
  40f930:	f01a 0f20 	tst.w	sl, #32
  40f934:	4d50      	ldr	r5, [pc, #320]	; (40fa78 <_vfiprintf_r+0x5b0>)
  40f936:	9004      	str	r0, [sp, #16]
  40f938:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40f93c:	950a      	str	r5, [sp, #40]	; 0x28
  40f93e:	f000 80ee 	beq.w	40fb1e <_vfiprintf_r+0x656>
  40f942:	9d08      	ldr	r5, [sp, #32]
  40f944:	1dea      	adds	r2, r5, #7
  40f946:	f022 0207 	bic.w	r2, r2, #7
  40f94a:	e9d2 4500 	ldrd	r4, r5, [r2]
  40f94e:	f102 0b08 	add.w	fp, r2, #8
  40f952:	f8cd b020 	str.w	fp, [sp, #32]
  40f956:	f01a 0f01 	tst.w	sl, #1
  40f95a:	f000 82a8 	beq.w	40feae <_vfiprintf_r+0x9e6>
  40f95e:	ea54 0b05 	orrs.w	fp, r4, r5
  40f962:	f000 82a4 	beq.w	40feae <_vfiprintf_r+0x9e6>
  40f966:	2230      	movs	r2, #48	; 0x30
  40f968:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40f96c:	f04a 0a02 	orr.w	sl, sl, #2
  40f970:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40f974:	2302      	movs	r3, #2
  40f976:	e6b8      	b.n	40f6ea <_vfiprintf_r+0x222>
  40f978:	9b08      	ldr	r3, [sp, #32]
  40f97a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f97e:	681b      	ldr	r3, [r3, #0]
  40f980:	9004      	str	r0, [sp, #16]
  40f982:	2401      	movs	r4, #1
  40f984:	f04f 0500 	mov.w	r5, #0
  40f988:	f10b 0b04 	add.w	fp, fp, #4
  40f98c:	9403      	str	r4, [sp, #12]
  40f98e:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40f992:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40f996:	f8cd b020 	str.w	fp, [sp, #32]
  40f99a:	9405      	str	r4, [sp, #20]
  40f99c:	af16      	add	r7, sp, #88	; 0x58
  40f99e:	f04f 0c00 	mov.w	ip, #0
  40f9a2:	e6d2      	b.n	40f74a <_vfiprintf_r+0x282>
  40f9a4:	f01a 0f20 	tst.w	sl, #32
  40f9a8:	9004      	str	r0, [sp, #16]
  40f9aa:	46ac      	mov	ip, r5
  40f9ac:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40f9b0:	f47f af3a 	bne.w	40f828 <_vfiprintf_r+0x360>
  40f9b4:	f01a 0f10 	tst.w	sl, #16
  40f9b8:	f040 82a4 	bne.w	40ff04 <_vfiprintf_r+0xa3c>
  40f9bc:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40f9c0:	f000 82a0 	beq.w	40ff04 <_vfiprintf_r+0xa3c>
  40f9c4:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f9c8:	f9bb 4000 	ldrsh.w	r4, [fp]
  40f9cc:	f10b 0b04 	add.w	fp, fp, #4
  40f9d0:	17e5      	asrs	r5, r4, #31
  40f9d2:	4622      	mov	r2, r4
  40f9d4:	462b      	mov	r3, r5
  40f9d6:	f8cd b020 	str.w	fp, [sp, #32]
  40f9da:	e72f      	b.n	40f83c <_vfiprintf_r+0x374>
  40f9dc:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  40f9e0:	f898 3000 	ldrb.w	r3, [r8]
  40f9e4:	e5dd      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40f9e6:	f898 3000 	ldrb.w	r3, [r8]
  40f9ea:	4642      	mov	r2, r8
  40f9ec:	2b6c      	cmp	r3, #108	; 0x6c
  40f9ee:	bf03      	ittte	eq
  40f9f0:	f108 0801 	addeq.w	r8, r8, #1
  40f9f4:	f04a 0a20 	orreq.w	sl, sl, #32
  40f9f8:	7853      	ldrbeq	r3, [r2, #1]
  40f9fa:	f04a 0a10 	orrne.w	sl, sl, #16
  40f9fe:	e5d0      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40fa00:	f01a 0f20 	tst.w	sl, #32
  40fa04:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40fa08:	f000 82f8 	beq.w	40fffc <_vfiprintf_r+0xb34>
  40fa0c:	9c08      	ldr	r4, [sp, #32]
  40fa0e:	6821      	ldr	r1, [r4, #0]
  40fa10:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40fa12:	17e5      	asrs	r5, r4, #31
  40fa14:	462b      	mov	r3, r5
  40fa16:	9d08      	ldr	r5, [sp, #32]
  40fa18:	4622      	mov	r2, r4
  40fa1a:	3504      	adds	r5, #4
  40fa1c:	9508      	str	r5, [sp, #32]
  40fa1e:	e9c1 2300 	strd	r2, r3, [r1]
  40fa22:	e584      	b.n	40f52e <_vfiprintf_r+0x66>
  40fa24:	9c08      	ldr	r4, [sp, #32]
  40fa26:	9004      	str	r0, [sp, #16]
  40fa28:	6827      	ldr	r7, [r4, #0]
  40fa2a:	46ac      	mov	ip, r5
  40fa2c:	f04f 0500 	mov.w	r5, #0
  40fa30:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40fa34:	3404      	adds	r4, #4
  40fa36:	2f00      	cmp	r7, #0
  40fa38:	f000 8334 	beq.w	4100a4 <_vfiprintf_r+0xbdc>
  40fa3c:	f1bc 0f00 	cmp.w	ip, #0
  40fa40:	4638      	mov	r0, r7
  40fa42:	f2c0 8308 	blt.w	410056 <_vfiprintf_r+0xb8e>
  40fa46:	4662      	mov	r2, ip
  40fa48:	2100      	movs	r1, #0
  40fa4a:	f8cd c004 	str.w	ip, [sp, #4]
  40fa4e:	f002 fbff 	bl	412250 <memchr>
  40fa52:	f8dd c004 	ldr.w	ip, [sp, #4]
  40fa56:	2800      	cmp	r0, #0
  40fa58:	f000 833c 	beq.w	4100d4 <_vfiprintf_r+0xc0c>
  40fa5c:	1bc0      	subs	r0, r0, r7
  40fa5e:	4560      	cmp	r0, ip
  40fa60:	bfa8      	it	ge
  40fa62:	4660      	movge	r0, ip
  40fa64:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40fa68:	9005      	str	r0, [sp, #20]
  40fa6a:	9408      	str	r4, [sp, #32]
  40fa6c:	9507      	str	r5, [sp, #28]
  40fa6e:	f04f 0c00 	mov.w	ip, #0
  40fa72:	e65d      	b.n	40f730 <_vfiprintf_r+0x268>
  40fa74:	004162e0 	.word	0x004162e0
  40fa78:	00416260 	.word	0x00416260
  40fa7c:	9a08      	ldr	r2, [sp, #32]
  40fa7e:	9004      	str	r0, [sp, #16]
  40fa80:	2330      	movs	r3, #48	; 0x30
  40fa82:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  40fa86:	f102 0b04 	add.w	fp, r2, #4
  40fa8a:	2378      	movs	r3, #120	; 0x78
  40fa8c:	48af      	ldr	r0, [pc, #700]	; (40fd4c <_vfiprintf_r+0x884>)
  40fa8e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40fa92:	46ac      	mov	ip, r5
  40fa94:	6814      	ldr	r4, [r2, #0]
  40fa96:	f8cd b020 	str.w	fp, [sp, #32]
  40fa9a:	f04a 0a02 	orr.w	sl, sl, #2
  40fa9e:	2500      	movs	r5, #0
  40faa0:	900a      	str	r0, [sp, #40]	; 0x28
  40faa2:	2302      	movs	r3, #2
  40faa4:	e621      	b.n	40f6ea <_vfiprintf_r+0x222>
  40faa6:	f04a 0a20 	orr.w	sl, sl, #32
  40faaa:	f898 3000 	ldrb.w	r3, [r8]
  40faae:	e578      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40fab0:	f8dd b020 	ldr.w	fp, [sp, #32]
  40fab4:	f8db 0000 	ldr.w	r0, [fp]
  40fab8:	2800      	cmp	r0, #0
  40faba:	f10b 0304 	add.w	r3, fp, #4
  40fabe:	f6ff adfb 	blt.w	40f6b8 <_vfiprintf_r+0x1f0>
  40fac2:	9308      	str	r3, [sp, #32]
  40fac4:	f898 3000 	ldrb.w	r3, [r8]
  40fac8:	e56b      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40faca:	f898 3000 	ldrb.w	r3, [r8]
  40face:	212b      	movs	r1, #43	; 0x2b
  40fad0:	e567      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40fad2:	f898 3000 	ldrb.w	r3, [r8]
  40fad6:	2b2a      	cmp	r3, #42	; 0x2a
  40fad8:	f108 0401 	add.w	r4, r8, #1
  40fadc:	f000 8309 	beq.w	4100f2 <_vfiprintf_r+0xc2a>
  40fae0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40fae4:	2a09      	cmp	r2, #9
  40fae6:	bf98      	it	ls
  40fae8:	2500      	movls	r5, #0
  40faea:	f200 82fe 	bhi.w	4100ea <_vfiprintf_r+0xc22>
  40faee:	f814 3b01 	ldrb.w	r3, [r4], #1
  40faf2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40faf6:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40fafa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40fafe:	2a09      	cmp	r2, #9
  40fb00:	d9f5      	bls.n	40faee <_vfiprintf_r+0x626>
  40fb02:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40fb06:	46a0      	mov	r8, r4
  40fb08:	e54d      	b.n	40f5a6 <_vfiprintf_r+0xde>
  40fb0a:	4c90      	ldr	r4, [pc, #576]	; (40fd4c <_vfiprintf_r+0x884>)
  40fb0c:	9004      	str	r0, [sp, #16]
  40fb0e:	f01a 0f20 	tst.w	sl, #32
  40fb12:	46ac      	mov	ip, r5
  40fb14:	940a      	str	r4, [sp, #40]	; 0x28
  40fb16:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40fb1a:	f47f af12 	bne.w	40f942 <_vfiprintf_r+0x47a>
  40fb1e:	f01a 0f10 	tst.w	sl, #16
  40fb22:	f040 81e9 	bne.w	40fef8 <_vfiprintf_r+0xa30>
  40fb26:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40fb2a:	f000 81e5 	beq.w	40fef8 <_vfiprintf_r+0xa30>
  40fb2e:	f8dd b020 	ldr.w	fp, [sp, #32]
  40fb32:	f8bb 4000 	ldrh.w	r4, [fp]
  40fb36:	f10b 0b04 	add.w	fp, fp, #4
  40fb3a:	2500      	movs	r5, #0
  40fb3c:	f8cd b020 	str.w	fp, [sp, #32]
  40fb40:	e709      	b.n	40f956 <_vfiprintf_r+0x48e>
  40fb42:	f898 3000 	ldrb.w	r3, [r8]
  40fb46:	2900      	cmp	r1, #0
  40fb48:	f47f ad2b 	bne.w	40f5a2 <_vfiprintf_r+0xda>
  40fb4c:	2120      	movs	r1, #32
  40fb4e:	e528      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40fb50:	f04a 0a01 	orr.w	sl, sl, #1
  40fb54:	f898 3000 	ldrb.w	r3, [r8]
  40fb58:	e523      	b.n	40f5a2 <_vfiprintf_r+0xda>
  40fb5a:	9004      	str	r0, [sp, #16]
  40fb5c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40fb60:	2b00      	cmp	r3, #0
  40fb62:	f000 80f9 	beq.w	40fd58 <_vfiprintf_r+0x890>
  40fb66:	2501      	movs	r5, #1
  40fb68:	f04f 0b00 	mov.w	fp, #0
  40fb6c:	9503      	str	r5, [sp, #12]
  40fb6e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40fb72:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40fb76:	9505      	str	r5, [sp, #20]
  40fb78:	af16      	add	r7, sp, #88	; 0x58
  40fb7a:	e710      	b.n	40f99e <_vfiprintf_r+0x4d6>
  40fb7c:	9806      	ldr	r0, [sp, #24]
  40fb7e:	9902      	ldr	r1, [sp, #8]
  40fb80:	aa13      	add	r2, sp, #76	; 0x4c
  40fb82:	f7ff fc65 	bl	40f450 <__sprint_r.part.0>
  40fb86:	2800      	cmp	r0, #0
  40fb88:	f040 80ed 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  40fb8c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40fb8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40fb90:	1c43      	adds	r3, r0, #1
  40fb92:	46cc      	mov	ip, r9
  40fb94:	e602      	b.n	40f79c <_vfiprintf_r+0x2d4>
  40fb96:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40fb98:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40fb9a:	1c59      	adds	r1, r3, #1
  40fb9c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40fba0:	b168      	cbz	r0, 40fbbe <_vfiprintf_r+0x6f6>
  40fba2:	3201      	adds	r2, #1
  40fba4:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  40fba8:	2301      	movs	r3, #1
  40fbaa:	2907      	cmp	r1, #7
  40fbac:	9215      	str	r2, [sp, #84]	; 0x54
  40fbae:	9114      	str	r1, [sp, #80]	; 0x50
  40fbb0:	e886 0009 	stmia.w	r6, {r0, r3}
  40fbb4:	f300 8160 	bgt.w	40fe78 <_vfiprintf_r+0x9b0>
  40fbb8:	460b      	mov	r3, r1
  40fbba:	3608      	adds	r6, #8
  40fbbc:	3101      	adds	r1, #1
  40fbbe:	9c07      	ldr	r4, [sp, #28]
  40fbc0:	b164      	cbz	r4, 40fbdc <_vfiprintf_r+0x714>
  40fbc2:	3202      	adds	r2, #2
  40fbc4:	a812      	add	r0, sp, #72	; 0x48
  40fbc6:	2302      	movs	r3, #2
  40fbc8:	2907      	cmp	r1, #7
  40fbca:	9215      	str	r2, [sp, #84]	; 0x54
  40fbcc:	9114      	str	r1, [sp, #80]	; 0x50
  40fbce:	e886 0009 	stmia.w	r6, {r0, r3}
  40fbd2:	f300 8157 	bgt.w	40fe84 <_vfiprintf_r+0x9bc>
  40fbd6:	460b      	mov	r3, r1
  40fbd8:	3608      	adds	r6, #8
  40fbda:	3101      	adds	r1, #1
  40fbdc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40fbde:	2d80      	cmp	r5, #128	; 0x80
  40fbe0:	f000 8101 	beq.w	40fde6 <_vfiprintf_r+0x91e>
  40fbe4:	9d05      	ldr	r5, [sp, #20]
  40fbe6:	ebc5 040c 	rsb	r4, r5, ip
  40fbea:	2c00      	cmp	r4, #0
  40fbec:	dd2f      	ble.n	40fc4e <_vfiprintf_r+0x786>
  40fbee:	2c10      	cmp	r4, #16
  40fbf0:	4d57      	ldr	r5, [pc, #348]	; (40fd50 <_vfiprintf_r+0x888>)
  40fbf2:	dd22      	ble.n	40fc3a <_vfiprintf_r+0x772>
  40fbf4:	4630      	mov	r0, r6
  40fbf6:	f04f 0b10 	mov.w	fp, #16
  40fbfa:	462e      	mov	r6, r5
  40fbfc:	4625      	mov	r5, r4
  40fbfe:	9c06      	ldr	r4, [sp, #24]
  40fc00:	e006      	b.n	40fc10 <_vfiprintf_r+0x748>
  40fc02:	f103 0c02 	add.w	ip, r3, #2
  40fc06:	3008      	adds	r0, #8
  40fc08:	460b      	mov	r3, r1
  40fc0a:	3d10      	subs	r5, #16
  40fc0c:	2d10      	cmp	r5, #16
  40fc0e:	dd10      	ble.n	40fc32 <_vfiprintf_r+0x76a>
  40fc10:	1c59      	adds	r1, r3, #1
  40fc12:	3210      	adds	r2, #16
  40fc14:	2907      	cmp	r1, #7
  40fc16:	9215      	str	r2, [sp, #84]	; 0x54
  40fc18:	e880 0840 	stmia.w	r0, {r6, fp}
  40fc1c:	9114      	str	r1, [sp, #80]	; 0x50
  40fc1e:	ddf0      	ble.n	40fc02 <_vfiprintf_r+0x73a>
  40fc20:	2a00      	cmp	r2, #0
  40fc22:	d163      	bne.n	40fcec <_vfiprintf_r+0x824>
  40fc24:	3d10      	subs	r5, #16
  40fc26:	2d10      	cmp	r5, #16
  40fc28:	f04f 0c01 	mov.w	ip, #1
  40fc2c:	4613      	mov	r3, r2
  40fc2e:	4648      	mov	r0, r9
  40fc30:	dcee      	bgt.n	40fc10 <_vfiprintf_r+0x748>
  40fc32:	462c      	mov	r4, r5
  40fc34:	4661      	mov	r1, ip
  40fc36:	4635      	mov	r5, r6
  40fc38:	4606      	mov	r6, r0
  40fc3a:	4422      	add	r2, r4
  40fc3c:	2907      	cmp	r1, #7
  40fc3e:	9215      	str	r2, [sp, #84]	; 0x54
  40fc40:	6035      	str	r5, [r6, #0]
  40fc42:	6074      	str	r4, [r6, #4]
  40fc44:	9114      	str	r1, [sp, #80]	; 0x50
  40fc46:	f300 80c1 	bgt.w	40fdcc <_vfiprintf_r+0x904>
  40fc4a:	3608      	adds	r6, #8
  40fc4c:	3101      	adds	r1, #1
  40fc4e:	9d05      	ldr	r5, [sp, #20]
  40fc50:	6037      	str	r7, [r6, #0]
  40fc52:	442a      	add	r2, r5
  40fc54:	2907      	cmp	r1, #7
  40fc56:	9215      	str	r2, [sp, #84]	; 0x54
  40fc58:	6075      	str	r5, [r6, #4]
  40fc5a:	9114      	str	r1, [sp, #80]	; 0x50
  40fc5c:	f340 80c1 	ble.w	40fde2 <_vfiprintf_r+0x91a>
  40fc60:	2a00      	cmp	r2, #0
  40fc62:	f040 8130 	bne.w	40fec6 <_vfiprintf_r+0x9fe>
  40fc66:	9214      	str	r2, [sp, #80]	; 0x50
  40fc68:	464e      	mov	r6, r9
  40fc6a:	f01a 0f04 	tst.w	sl, #4
  40fc6e:	f000 808b 	beq.w	40fd88 <_vfiprintf_r+0x8c0>
  40fc72:	9d04      	ldr	r5, [sp, #16]
  40fc74:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40fc78:	ebcb 0405 	rsb	r4, fp, r5
  40fc7c:	2c00      	cmp	r4, #0
  40fc7e:	f340 8083 	ble.w	40fd88 <_vfiprintf_r+0x8c0>
  40fc82:	2c10      	cmp	r4, #16
  40fc84:	f340 8222 	ble.w	4100cc <_vfiprintf_r+0xc04>
  40fc88:	9914      	ldr	r1, [sp, #80]	; 0x50
  40fc8a:	4d32      	ldr	r5, [pc, #200]	; (40fd54 <_vfiprintf_r+0x88c>)
  40fc8c:	f8dd a018 	ldr.w	sl, [sp, #24]
  40fc90:	f8dd b008 	ldr.w	fp, [sp, #8]
  40fc94:	2710      	movs	r7, #16
  40fc96:	e005      	b.n	40fca4 <_vfiprintf_r+0x7dc>
  40fc98:	1c88      	adds	r0, r1, #2
  40fc9a:	3608      	adds	r6, #8
  40fc9c:	4619      	mov	r1, r3
  40fc9e:	3c10      	subs	r4, #16
  40fca0:	2c10      	cmp	r4, #16
  40fca2:	dd10      	ble.n	40fcc6 <_vfiprintf_r+0x7fe>
  40fca4:	1c4b      	adds	r3, r1, #1
  40fca6:	3210      	adds	r2, #16
  40fca8:	2b07      	cmp	r3, #7
  40fcaa:	9215      	str	r2, [sp, #84]	; 0x54
  40fcac:	e886 00a0 	stmia.w	r6, {r5, r7}
  40fcb0:	9314      	str	r3, [sp, #80]	; 0x50
  40fcb2:	ddf1      	ble.n	40fc98 <_vfiprintf_r+0x7d0>
  40fcb4:	2a00      	cmp	r2, #0
  40fcb6:	d17d      	bne.n	40fdb4 <_vfiprintf_r+0x8ec>
  40fcb8:	3c10      	subs	r4, #16
  40fcba:	2c10      	cmp	r4, #16
  40fcbc:	f04f 0001 	mov.w	r0, #1
  40fcc0:	4611      	mov	r1, r2
  40fcc2:	464e      	mov	r6, r9
  40fcc4:	dcee      	bgt.n	40fca4 <_vfiprintf_r+0x7dc>
  40fcc6:	4422      	add	r2, r4
  40fcc8:	2807      	cmp	r0, #7
  40fcca:	9215      	str	r2, [sp, #84]	; 0x54
  40fccc:	6035      	str	r5, [r6, #0]
  40fcce:	6074      	str	r4, [r6, #4]
  40fcd0:	9014      	str	r0, [sp, #80]	; 0x50
  40fcd2:	dd59      	ble.n	40fd88 <_vfiprintf_r+0x8c0>
  40fcd4:	2a00      	cmp	r2, #0
  40fcd6:	d14f      	bne.n	40fd78 <_vfiprintf_r+0x8b0>
  40fcd8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40fcda:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40fcde:	9d04      	ldr	r5, [sp, #16]
  40fce0:	45ab      	cmp	fp, r5
  40fce2:	bfac      	ite	ge
  40fce4:	445c      	addge	r4, fp
  40fce6:	1964      	addlt	r4, r4, r5
  40fce8:	9409      	str	r4, [sp, #36]	; 0x24
  40fcea:	e05e      	b.n	40fdaa <_vfiprintf_r+0x8e2>
  40fcec:	4620      	mov	r0, r4
  40fcee:	9902      	ldr	r1, [sp, #8]
  40fcf0:	aa13      	add	r2, sp, #76	; 0x4c
  40fcf2:	f7ff fbad 	bl	40f450 <__sprint_r.part.0>
  40fcf6:	2800      	cmp	r0, #0
  40fcf8:	d135      	bne.n	40fd66 <_vfiprintf_r+0x89e>
  40fcfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40fcfc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40fcfe:	f103 0c01 	add.w	ip, r3, #1
  40fd02:	4648      	mov	r0, r9
  40fd04:	e781      	b.n	40fc0a <_vfiprintf_r+0x742>
  40fd06:	08e0      	lsrs	r0, r4, #3
  40fd08:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40fd0c:	f004 0207 	and.w	r2, r4, #7
  40fd10:	08e9      	lsrs	r1, r5, #3
  40fd12:	3230      	adds	r2, #48	; 0x30
  40fd14:	ea50 0b01 	orrs.w	fp, r0, r1
  40fd18:	461f      	mov	r7, r3
  40fd1a:	701a      	strb	r2, [r3, #0]
  40fd1c:	4604      	mov	r4, r0
  40fd1e:	460d      	mov	r5, r1
  40fd20:	f103 33ff 	add.w	r3, r3, #4294967295
  40fd24:	d1ef      	bne.n	40fd06 <_vfiprintf_r+0x83e>
  40fd26:	f01a 0f01 	tst.w	sl, #1
  40fd2a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40fd2e:	4639      	mov	r1, r7
  40fd30:	f000 80b9 	beq.w	40fea6 <_vfiprintf_r+0x9de>
  40fd34:	2a30      	cmp	r2, #48	; 0x30
  40fd36:	f43f acf8 	beq.w	40f72a <_vfiprintf_r+0x262>
  40fd3a:	461f      	mov	r7, r3
  40fd3c:	ebc7 0509 	rsb	r5, r7, r9
  40fd40:	2330      	movs	r3, #48	; 0x30
  40fd42:	9505      	str	r5, [sp, #20]
  40fd44:	f801 3c01 	strb.w	r3, [r1, #-1]
  40fd48:	e4f2      	b.n	40f730 <_vfiprintf_r+0x268>
  40fd4a:	bf00      	nop
  40fd4c:	00416274 	.word	0x00416274
  40fd50:	004162d0 	.word	0x004162d0
  40fd54:	004162e0 	.word	0x004162e0
  40fd58:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40fd5a:	b123      	cbz	r3, 40fd66 <_vfiprintf_r+0x89e>
  40fd5c:	9806      	ldr	r0, [sp, #24]
  40fd5e:	9902      	ldr	r1, [sp, #8]
  40fd60:	aa13      	add	r2, sp, #76	; 0x4c
  40fd62:	f7ff fb75 	bl	40f450 <__sprint_r.part.0>
  40fd66:	9c02      	ldr	r4, [sp, #8]
  40fd68:	89a3      	ldrh	r3, [r4, #12]
  40fd6a:	065b      	lsls	r3, r3, #25
  40fd6c:	f53f ac9c 	bmi.w	40f6a8 <_vfiprintf_r+0x1e0>
  40fd70:	9809      	ldr	r0, [sp, #36]	; 0x24
  40fd72:	b031      	add	sp, #196	; 0xc4
  40fd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fd78:	9806      	ldr	r0, [sp, #24]
  40fd7a:	9902      	ldr	r1, [sp, #8]
  40fd7c:	aa13      	add	r2, sp, #76	; 0x4c
  40fd7e:	f7ff fb67 	bl	40f450 <__sprint_r.part.0>
  40fd82:	2800      	cmp	r0, #0
  40fd84:	d1ef      	bne.n	40fd66 <_vfiprintf_r+0x89e>
  40fd86:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40fd88:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40fd8a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40fd8e:	9d04      	ldr	r5, [sp, #16]
  40fd90:	45ab      	cmp	fp, r5
  40fd92:	bfac      	ite	ge
  40fd94:	445c      	addge	r4, fp
  40fd96:	1964      	addlt	r4, r4, r5
  40fd98:	9409      	str	r4, [sp, #36]	; 0x24
  40fd9a:	b132      	cbz	r2, 40fdaa <_vfiprintf_r+0x8e2>
  40fd9c:	9806      	ldr	r0, [sp, #24]
  40fd9e:	9902      	ldr	r1, [sp, #8]
  40fda0:	aa13      	add	r2, sp, #76	; 0x4c
  40fda2:	f7ff fb55 	bl	40f450 <__sprint_r.part.0>
  40fda6:	2800      	cmp	r0, #0
  40fda8:	d1dd      	bne.n	40fd66 <_vfiprintf_r+0x89e>
  40fdaa:	2000      	movs	r0, #0
  40fdac:	9014      	str	r0, [sp, #80]	; 0x50
  40fdae:	464e      	mov	r6, r9
  40fdb0:	f7ff bbbd 	b.w	40f52e <_vfiprintf_r+0x66>
  40fdb4:	4650      	mov	r0, sl
  40fdb6:	4659      	mov	r1, fp
  40fdb8:	aa13      	add	r2, sp, #76	; 0x4c
  40fdba:	f7ff fb49 	bl	40f450 <__sprint_r.part.0>
  40fdbe:	2800      	cmp	r0, #0
  40fdc0:	d1d1      	bne.n	40fd66 <_vfiprintf_r+0x89e>
  40fdc2:	9914      	ldr	r1, [sp, #80]	; 0x50
  40fdc4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40fdc6:	1c48      	adds	r0, r1, #1
  40fdc8:	464e      	mov	r6, r9
  40fdca:	e768      	b.n	40fc9e <_vfiprintf_r+0x7d6>
  40fdcc:	2a00      	cmp	r2, #0
  40fdce:	f040 80fa 	bne.w	40ffc6 <_vfiprintf_r+0xafe>
  40fdd2:	9c05      	ldr	r4, [sp, #20]
  40fdd4:	9720      	str	r7, [sp, #128]	; 0x80
  40fdd6:	2301      	movs	r3, #1
  40fdd8:	9421      	str	r4, [sp, #132]	; 0x84
  40fdda:	9415      	str	r4, [sp, #84]	; 0x54
  40fddc:	4622      	mov	r2, r4
  40fdde:	9314      	str	r3, [sp, #80]	; 0x50
  40fde0:	464e      	mov	r6, r9
  40fde2:	3608      	adds	r6, #8
  40fde4:	e741      	b.n	40fc6a <_vfiprintf_r+0x7a2>
  40fde6:	9d04      	ldr	r5, [sp, #16]
  40fde8:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40fdec:	ebcb 0405 	rsb	r4, fp, r5
  40fdf0:	2c00      	cmp	r4, #0
  40fdf2:	f77f aef7 	ble.w	40fbe4 <_vfiprintf_r+0x71c>
  40fdf6:	2c10      	cmp	r4, #16
  40fdf8:	4da8      	ldr	r5, [pc, #672]	; (41009c <_vfiprintf_r+0xbd4>)
  40fdfa:	f340 8174 	ble.w	4100e6 <_vfiprintf_r+0xc1e>
  40fdfe:	4629      	mov	r1, r5
  40fe00:	f04f 0b10 	mov.w	fp, #16
  40fe04:	4625      	mov	r5, r4
  40fe06:	4664      	mov	r4, ip
  40fe08:	46b4      	mov	ip, r6
  40fe0a:	460e      	mov	r6, r1
  40fe0c:	e006      	b.n	40fe1c <_vfiprintf_r+0x954>
  40fe0e:	1c98      	adds	r0, r3, #2
  40fe10:	f10c 0c08 	add.w	ip, ip, #8
  40fe14:	460b      	mov	r3, r1
  40fe16:	3d10      	subs	r5, #16
  40fe18:	2d10      	cmp	r5, #16
  40fe1a:	dd0f      	ble.n	40fe3c <_vfiprintf_r+0x974>
  40fe1c:	1c59      	adds	r1, r3, #1
  40fe1e:	3210      	adds	r2, #16
  40fe20:	2907      	cmp	r1, #7
  40fe22:	9215      	str	r2, [sp, #84]	; 0x54
  40fe24:	e88c 0840 	stmia.w	ip, {r6, fp}
  40fe28:	9114      	str	r1, [sp, #80]	; 0x50
  40fe2a:	ddf0      	ble.n	40fe0e <_vfiprintf_r+0x946>
  40fe2c:	b9ba      	cbnz	r2, 40fe5e <_vfiprintf_r+0x996>
  40fe2e:	3d10      	subs	r5, #16
  40fe30:	2d10      	cmp	r5, #16
  40fe32:	f04f 0001 	mov.w	r0, #1
  40fe36:	4613      	mov	r3, r2
  40fe38:	46cc      	mov	ip, r9
  40fe3a:	dcef      	bgt.n	40fe1c <_vfiprintf_r+0x954>
  40fe3c:	4633      	mov	r3, r6
  40fe3e:	4666      	mov	r6, ip
  40fe40:	46a4      	mov	ip, r4
  40fe42:	462c      	mov	r4, r5
  40fe44:	461d      	mov	r5, r3
  40fe46:	4422      	add	r2, r4
  40fe48:	2807      	cmp	r0, #7
  40fe4a:	9215      	str	r2, [sp, #84]	; 0x54
  40fe4c:	6035      	str	r5, [r6, #0]
  40fe4e:	6074      	str	r4, [r6, #4]
  40fe50:	9014      	str	r0, [sp, #80]	; 0x50
  40fe52:	f300 80b2 	bgt.w	40ffba <_vfiprintf_r+0xaf2>
  40fe56:	3608      	adds	r6, #8
  40fe58:	1c41      	adds	r1, r0, #1
  40fe5a:	4603      	mov	r3, r0
  40fe5c:	e6c2      	b.n	40fbe4 <_vfiprintf_r+0x71c>
  40fe5e:	9806      	ldr	r0, [sp, #24]
  40fe60:	9902      	ldr	r1, [sp, #8]
  40fe62:	aa13      	add	r2, sp, #76	; 0x4c
  40fe64:	f7ff faf4 	bl	40f450 <__sprint_r.part.0>
  40fe68:	2800      	cmp	r0, #0
  40fe6a:	f47f af7c 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  40fe6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40fe70:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40fe72:	1c58      	adds	r0, r3, #1
  40fe74:	46cc      	mov	ip, r9
  40fe76:	e7ce      	b.n	40fe16 <_vfiprintf_r+0x94e>
  40fe78:	2a00      	cmp	r2, #0
  40fe7a:	d17c      	bne.n	40ff76 <_vfiprintf_r+0xaae>
  40fe7c:	4619      	mov	r1, r3
  40fe7e:	464e      	mov	r6, r9
  40fe80:	4613      	mov	r3, r2
  40fe82:	e69c      	b.n	40fbbe <_vfiprintf_r+0x6f6>
  40fe84:	2a00      	cmp	r2, #0
  40fe86:	f040 8087 	bne.w	40ff98 <_vfiprintf_r+0xad0>
  40fe8a:	2101      	movs	r1, #1
  40fe8c:	4613      	mov	r3, r2
  40fe8e:	464e      	mov	r6, r9
  40fe90:	e6a4      	b.n	40fbdc <_vfiprintf_r+0x714>
  40fe92:	464f      	mov	r7, r9
  40fe94:	e44c      	b.n	40f730 <_vfiprintf_r+0x268>
  40fe96:	2d00      	cmp	r5, #0
  40fe98:	bf08      	it	eq
  40fe9a:	2c0a      	cmpeq	r4, #10
  40fe9c:	d249      	bcs.n	40ff32 <_vfiprintf_r+0xa6a>
  40fe9e:	af30      	add	r7, sp, #192	; 0xc0
  40fea0:	3430      	adds	r4, #48	; 0x30
  40fea2:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40fea6:	ebc7 0309 	rsb	r3, r7, r9
  40feaa:	9305      	str	r3, [sp, #20]
  40feac:	e440      	b.n	40f730 <_vfiprintf_r+0x268>
  40feae:	2302      	movs	r3, #2
  40feb0:	e41b      	b.n	40f6ea <_vfiprintf_r+0x222>
  40feb2:	2a00      	cmp	r2, #0
  40feb4:	f040 80b2 	bne.w	41001c <_vfiprintf_r+0xb54>
  40feb8:	4613      	mov	r3, r2
  40feba:	2101      	movs	r1, #1
  40febc:	464e      	mov	r6, r9
  40febe:	e66d      	b.n	40fb9c <_vfiprintf_r+0x6d4>
  40fec0:	4644      	mov	r4, r8
  40fec2:	f7ff bb5c 	b.w	40f57e <_vfiprintf_r+0xb6>
  40fec6:	9806      	ldr	r0, [sp, #24]
  40fec8:	9902      	ldr	r1, [sp, #8]
  40feca:	aa13      	add	r2, sp, #76	; 0x4c
  40fecc:	f7ff fac0 	bl	40f450 <__sprint_r.part.0>
  40fed0:	2800      	cmp	r0, #0
  40fed2:	f47f af48 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  40fed6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40fed8:	464e      	mov	r6, r9
  40feda:	e6c6      	b.n	40fc6a <_vfiprintf_r+0x7a2>
  40fedc:	9d08      	ldr	r5, [sp, #32]
  40fede:	682c      	ldr	r4, [r5, #0]
  40fee0:	3504      	adds	r5, #4
  40fee2:	9508      	str	r5, [sp, #32]
  40fee4:	2500      	movs	r5, #0
  40fee6:	e400      	b.n	40f6ea <_vfiprintf_r+0x222>
  40fee8:	9d08      	ldr	r5, [sp, #32]
  40feea:	682c      	ldr	r4, [r5, #0]
  40feec:	3504      	adds	r5, #4
  40feee:	9508      	str	r5, [sp, #32]
  40fef0:	2301      	movs	r3, #1
  40fef2:	2500      	movs	r5, #0
  40fef4:	f7ff bbf9 	b.w	40f6ea <_vfiprintf_r+0x222>
  40fef8:	9d08      	ldr	r5, [sp, #32]
  40fefa:	682c      	ldr	r4, [r5, #0]
  40fefc:	3504      	adds	r5, #4
  40fefe:	9508      	str	r5, [sp, #32]
  40ff00:	2500      	movs	r5, #0
  40ff02:	e528      	b.n	40f956 <_vfiprintf_r+0x48e>
  40ff04:	9d08      	ldr	r5, [sp, #32]
  40ff06:	f8dd b020 	ldr.w	fp, [sp, #32]
  40ff0a:	682c      	ldr	r4, [r5, #0]
  40ff0c:	f10b 0b04 	add.w	fp, fp, #4
  40ff10:	17e5      	asrs	r5, r4, #31
  40ff12:	f8cd b020 	str.w	fp, [sp, #32]
  40ff16:	4622      	mov	r2, r4
  40ff18:	462b      	mov	r3, r5
  40ff1a:	e48f      	b.n	40f83c <_vfiprintf_r+0x374>
  40ff1c:	9806      	ldr	r0, [sp, #24]
  40ff1e:	9902      	ldr	r1, [sp, #8]
  40ff20:	aa13      	add	r2, sp, #76	; 0x4c
  40ff22:	f7ff fa95 	bl	40f450 <__sprint_r.part.0>
  40ff26:	2800      	cmp	r0, #0
  40ff28:	f47f af1d 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  40ff2c:	464e      	mov	r6, r9
  40ff2e:	f7ff bb9b 	b.w	40f668 <_vfiprintf_r+0x1a0>
  40ff32:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40ff36:	9603      	str	r6, [sp, #12]
  40ff38:	465e      	mov	r6, fp
  40ff3a:	46e3      	mov	fp, ip
  40ff3c:	4620      	mov	r0, r4
  40ff3e:	4629      	mov	r1, r5
  40ff40:	220a      	movs	r2, #10
  40ff42:	2300      	movs	r3, #0
  40ff44:	f7fc fac4 	bl	40c4d0 <__aeabi_uldivmod>
  40ff48:	3230      	adds	r2, #48	; 0x30
  40ff4a:	7032      	strb	r2, [r6, #0]
  40ff4c:	4620      	mov	r0, r4
  40ff4e:	4629      	mov	r1, r5
  40ff50:	220a      	movs	r2, #10
  40ff52:	2300      	movs	r3, #0
  40ff54:	f7fc fabc 	bl	40c4d0 <__aeabi_uldivmod>
  40ff58:	4604      	mov	r4, r0
  40ff5a:	460d      	mov	r5, r1
  40ff5c:	ea54 0005 	orrs.w	r0, r4, r5
  40ff60:	4637      	mov	r7, r6
  40ff62:	f106 36ff 	add.w	r6, r6, #4294967295
  40ff66:	d1e9      	bne.n	40ff3c <_vfiprintf_r+0xa74>
  40ff68:	ebc7 0309 	rsb	r3, r7, r9
  40ff6c:	46dc      	mov	ip, fp
  40ff6e:	9e03      	ldr	r6, [sp, #12]
  40ff70:	9305      	str	r3, [sp, #20]
  40ff72:	f7ff bbdd 	b.w	40f730 <_vfiprintf_r+0x268>
  40ff76:	9806      	ldr	r0, [sp, #24]
  40ff78:	9902      	ldr	r1, [sp, #8]
  40ff7a:	f8cd c004 	str.w	ip, [sp, #4]
  40ff7e:	aa13      	add	r2, sp, #76	; 0x4c
  40ff80:	f7ff fa66 	bl	40f450 <__sprint_r.part.0>
  40ff84:	f8dd c004 	ldr.w	ip, [sp, #4]
  40ff88:	2800      	cmp	r0, #0
  40ff8a:	f47f aeec 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  40ff8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40ff90:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ff92:	1c59      	adds	r1, r3, #1
  40ff94:	464e      	mov	r6, r9
  40ff96:	e612      	b.n	40fbbe <_vfiprintf_r+0x6f6>
  40ff98:	9806      	ldr	r0, [sp, #24]
  40ff9a:	9902      	ldr	r1, [sp, #8]
  40ff9c:	f8cd c004 	str.w	ip, [sp, #4]
  40ffa0:	aa13      	add	r2, sp, #76	; 0x4c
  40ffa2:	f7ff fa55 	bl	40f450 <__sprint_r.part.0>
  40ffa6:	f8dd c004 	ldr.w	ip, [sp, #4]
  40ffaa:	2800      	cmp	r0, #0
  40ffac:	f47f aedb 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  40ffb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40ffb2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ffb4:	1c59      	adds	r1, r3, #1
  40ffb6:	464e      	mov	r6, r9
  40ffb8:	e610      	b.n	40fbdc <_vfiprintf_r+0x714>
  40ffba:	2a00      	cmp	r2, #0
  40ffbc:	d156      	bne.n	41006c <_vfiprintf_r+0xba4>
  40ffbe:	2101      	movs	r1, #1
  40ffc0:	4613      	mov	r3, r2
  40ffc2:	464e      	mov	r6, r9
  40ffc4:	e60e      	b.n	40fbe4 <_vfiprintf_r+0x71c>
  40ffc6:	9806      	ldr	r0, [sp, #24]
  40ffc8:	9902      	ldr	r1, [sp, #8]
  40ffca:	aa13      	add	r2, sp, #76	; 0x4c
  40ffcc:	f7ff fa40 	bl	40f450 <__sprint_r.part.0>
  40ffd0:	2800      	cmp	r0, #0
  40ffd2:	f47f aec8 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  40ffd6:	9914      	ldr	r1, [sp, #80]	; 0x50
  40ffd8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ffda:	3101      	adds	r1, #1
  40ffdc:	464e      	mov	r6, r9
  40ffde:	e636      	b.n	40fc4e <_vfiprintf_r+0x786>
  40ffe0:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40ffe4:	4264      	negs	r4, r4
  40ffe6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40ffea:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40ffee:	f8cd b01c 	str.w	fp, [sp, #28]
  40fff2:	f8cd c014 	str.w	ip, [sp, #20]
  40fff6:	2301      	movs	r3, #1
  40fff8:	f7ff bb7f 	b.w	40f6fa <_vfiprintf_r+0x232>
  40fffc:	f01a 0f10 	tst.w	sl, #16
  410000:	d11d      	bne.n	41003e <_vfiprintf_r+0xb76>
  410002:	f01a 0f40 	tst.w	sl, #64	; 0x40
  410006:	d059      	beq.n	4100bc <_vfiprintf_r+0xbf4>
  410008:	9d08      	ldr	r5, [sp, #32]
  41000a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  41000e:	682b      	ldr	r3, [r5, #0]
  410010:	3504      	adds	r5, #4
  410012:	9508      	str	r5, [sp, #32]
  410014:	f8a3 b000 	strh.w	fp, [r3]
  410018:	f7ff ba89 	b.w	40f52e <_vfiprintf_r+0x66>
  41001c:	9806      	ldr	r0, [sp, #24]
  41001e:	9902      	ldr	r1, [sp, #8]
  410020:	f8cd c004 	str.w	ip, [sp, #4]
  410024:	aa13      	add	r2, sp, #76	; 0x4c
  410026:	f7ff fa13 	bl	40f450 <__sprint_r.part.0>
  41002a:	f8dd c004 	ldr.w	ip, [sp, #4]
  41002e:	2800      	cmp	r0, #0
  410030:	f47f ae99 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  410034:	9b14      	ldr	r3, [sp, #80]	; 0x50
  410036:	9a15      	ldr	r2, [sp, #84]	; 0x54
  410038:	1c59      	adds	r1, r3, #1
  41003a:	464e      	mov	r6, r9
  41003c:	e5ae      	b.n	40fb9c <_vfiprintf_r+0x6d4>
  41003e:	f8dd b020 	ldr.w	fp, [sp, #32]
  410042:	9c09      	ldr	r4, [sp, #36]	; 0x24
  410044:	f8db 3000 	ldr.w	r3, [fp]
  410048:	f10b 0b04 	add.w	fp, fp, #4
  41004c:	f8cd b020 	str.w	fp, [sp, #32]
  410050:	601c      	str	r4, [r3, #0]
  410052:	f7ff ba6c 	b.w	40f52e <_vfiprintf_r+0x66>
  410056:	9408      	str	r4, [sp, #32]
  410058:	f7fc ff84 	bl	40cf64 <strlen>
  41005c:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  410060:	9005      	str	r0, [sp, #20]
  410062:	9407      	str	r4, [sp, #28]
  410064:	f04f 0c00 	mov.w	ip, #0
  410068:	f7ff bb62 	b.w	40f730 <_vfiprintf_r+0x268>
  41006c:	9806      	ldr	r0, [sp, #24]
  41006e:	9902      	ldr	r1, [sp, #8]
  410070:	f8cd c004 	str.w	ip, [sp, #4]
  410074:	aa13      	add	r2, sp, #76	; 0x4c
  410076:	f7ff f9eb 	bl	40f450 <__sprint_r.part.0>
  41007a:	f8dd c004 	ldr.w	ip, [sp, #4]
  41007e:	2800      	cmp	r0, #0
  410080:	f47f ae71 	bne.w	40fd66 <_vfiprintf_r+0x89e>
  410084:	9b14      	ldr	r3, [sp, #80]	; 0x50
  410086:	9a15      	ldr	r2, [sp, #84]	; 0x54
  410088:	1c59      	adds	r1, r3, #1
  41008a:	464e      	mov	r6, r9
  41008c:	e5aa      	b.n	40fbe4 <_vfiprintf_r+0x71c>
  41008e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  410090:	9a15      	ldr	r2, [sp, #84]	; 0x54
  410092:	4d03      	ldr	r5, [pc, #12]	; (4100a0 <_vfiprintf_r+0xbd8>)
  410094:	3301      	adds	r3, #1
  410096:	f7ff bb9b 	b.w	40f7d0 <_vfiprintf_r+0x308>
  41009a:	bf00      	nop
  41009c:	004162d0 	.word	0x004162d0
  4100a0:	004162e0 	.word	0x004162e0
  4100a4:	f1bc 0f06 	cmp.w	ip, #6
  4100a8:	bf34      	ite	cc
  4100aa:	4663      	movcc	r3, ip
  4100ac:	2306      	movcs	r3, #6
  4100ae:	9408      	str	r4, [sp, #32]
  4100b0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  4100b4:	9305      	str	r3, [sp, #20]
  4100b6:	9403      	str	r4, [sp, #12]
  4100b8:	4f16      	ldr	r7, [pc, #88]	; (410114 <_vfiprintf_r+0xc4c>)
  4100ba:	e470      	b.n	40f99e <_vfiprintf_r+0x4d6>
  4100bc:	9c08      	ldr	r4, [sp, #32]
  4100be:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4100c0:	6823      	ldr	r3, [r4, #0]
  4100c2:	3404      	adds	r4, #4
  4100c4:	9408      	str	r4, [sp, #32]
  4100c6:	601d      	str	r5, [r3, #0]
  4100c8:	f7ff ba31 	b.w	40f52e <_vfiprintf_r+0x66>
  4100cc:	9814      	ldr	r0, [sp, #80]	; 0x50
  4100ce:	4d12      	ldr	r5, [pc, #72]	; (410118 <_vfiprintf_r+0xc50>)
  4100d0:	3001      	adds	r0, #1
  4100d2:	e5f8      	b.n	40fcc6 <_vfiprintf_r+0x7fe>
  4100d4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  4100d8:	f8cd c014 	str.w	ip, [sp, #20]
  4100dc:	9507      	str	r5, [sp, #28]
  4100de:	9408      	str	r4, [sp, #32]
  4100e0:	4684      	mov	ip, r0
  4100e2:	f7ff bb25 	b.w	40f730 <_vfiprintf_r+0x268>
  4100e6:	4608      	mov	r0, r1
  4100e8:	e6ad      	b.n	40fe46 <_vfiprintf_r+0x97e>
  4100ea:	46a0      	mov	r8, r4
  4100ec:	2500      	movs	r5, #0
  4100ee:	f7ff ba5a 	b.w	40f5a6 <_vfiprintf_r+0xde>
  4100f2:	f8dd b020 	ldr.w	fp, [sp, #32]
  4100f6:	f898 3001 	ldrb.w	r3, [r8, #1]
  4100fa:	f8db 5000 	ldr.w	r5, [fp]
  4100fe:	f10b 0204 	add.w	r2, fp, #4
  410102:	2d00      	cmp	r5, #0
  410104:	9208      	str	r2, [sp, #32]
  410106:	46a0      	mov	r8, r4
  410108:	f6bf aa4b 	bge.w	40f5a2 <_vfiprintf_r+0xda>
  41010c:	f04f 35ff 	mov.w	r5, #4294967295
  410110:	f7ff ba47 	b.w	40f5a2 <_vfiprintf_r+0xda>
  410114:	00416288 	.word	0x00416288
  410118:	004162e0 	.word	0x004162e0

0041011c <__sbprintf>:
  41011c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  410120:	460c      	mov	r4, r1
  410122:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  410126:	f8b1 900c 	ldrh.w	r9, [r1, #12]
  41012a:	69e7      	ldr	r7, [r4, #28]
  41012c:	6e49      	ldr	r1, [r1, #100]	; 0x64
  41012e:	f8b4 800e 	ldrh.w	r8, [r4, #14]
  410132:	9119      	str	r1, [sp, #100]	; 0x64
  410134:	ad1a      	add	r5, sp, #104	; 0x68
  410136:	f44f 6680 	mov.w	r6, #1024	; 0x400
  41013a:	f04f 0e00 	mov.w	lr, #0
  41013e:	9707      	str	r7, [sp, #28]
  410140:	f029 0902 	bic.w	r9, r9, #2
  410144:	6a67      	ldr	r7, [r4, #36]	; 0x24
  410146:	9500      	str	r5, [sp, #0]
  410148:	4669      	mov	r1, sp
  41014a:	9504      	str	r5, [sp, #16]
  41014c:	9602      	str	r6, [sp, #8]
  41014e:	9605      	str	r6, [sp, #20]
  410150:	f8ad 900c 	strh.w	r9, [sp, #12]
  410154:	f8ad 800e 	strh.w	r8, [sp, #14]
  410158:	9709      	str	r7, [sp, #36]	; 0x24
  41015a:	f8cd e018 	str.w	lr, [sp, #24]
  41015e:	4606      	mov	r6, r0
  410160:	f7ff f9b2 	bl	40f4c8 <_vfiprintf_r>
  410164:	1e05      	subs	r5, r0, #0
  410166:	db07      	blt.n	410178 <__sbprintf+0x5c>
  410168:	4630      	mov	r0, r6
  41016a:	4669      	mov	r1, sp
  41016c:	f001 f90a 	bl	411384 <_fflush_r>
  410170:	2800      	cmp	r0, #0
  410172:	bf18      	it	ne
  410174:	f04f 35ff 	movne.w	r5, #4294967295
  410178:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  41017c:	065b      	lsls	r3, r3, #25
  41017e:	d503      	bpl.n	410188 <__sbprintf+0x6c>
  410180:	89a3      	ldrh	r3, [r4, #12]
  410182:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410186:	81a3      	strh	r3, [r4, #12]
  410188:	4628      	mov	r0, r5
  41018a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  41018e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  410192:	bf00      	nop

00410194 <_write_r>:
  410194:	b570      	push	{r4, r5, r6, lr}
  410196:	4c08      	ldr	r4, [pc, #32]	; (4101b8 <_write_r+0x24>)
  410198:	4606      	mov	r6, r0
  41019a:	2500      	movs	r5, #0
  41019c:	4608      	mov	r0, r1
  41019e:	4611      	mov	r1, r2
  4101a0:	461a      	mov	r2, r3
  4101a2:	6025      	str	r5, [r4, #0]
  4101a4:	f7fa f958 	bl	40a458 <_write>
  4101a8:	1c43      	adds	r3, r0, #1
  4101aa:	d000      	beq.n	4101ae <_write_r+0x1a>
  4101ac:	bd70      	pop	{r4, r5, r6, pc}
  4101ae:	6823      	ldr	r3, [r4, #0]
  4101b0:	2b00      	cmp	r3, #0
  4101b2:	d0fb      	beq.n	4101ac <_write_r+0x18>
  4101b4:	6033      	str	r3, [r6, #0]
  4101b6:	bd70      	pop	{r4, r5, r6, pc}
  4101b8:	200099d0 	.word	0x200099d0

004101bc <__swsetup_r>:
  4101bc:	4b2f      	ldr	r3, [pc, #188]	; (41027c <__swsetup_r+0xc0>)
  4101be:	681b      	ldr	r3, [r3, #0]
  4101c0:	b570      	push	{r4, r5, r6, lr}
  4101c2:	4606      	mov	r6, r0
  4101c4:	460c      	mov	r4, r1
  4101c6:	b113      	cbz	r3, 4101ce <__swsetup_r+0x12>
  4101c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4101ca:	2a00      	cmp	r2, #0
  4101cc:	d036      	beq.n	41023c <__swsetup_r+0x80>
  4101ce:	89a5      	ldrh	r5, [r4, #12]
  4101d0:	b2ab      	uxth	r3, r5
  4101d2:	0719      	lsls	r1, r3, #28
  4101d4:	d50c      	bpl.n	4101f0 <__swsetup_r+0x34>
  4101d6:	6922      	ldr	r2, [r4, #16]
  4101d8:	b1aa      	cbz	r2, 410206 <__swsetup_r+0x4a>
  4101da:	f013 0101 	ands.w	r1, r3, #1
  4101de:	d01e      	beq.n	41021e <__swsetup_r+0x62>
  4101e0:	6963      	ldr	r3, [r4, #20]
  4101e2:	2100      	movs	r1, #0
  4101e4:	425b      	negs	r3, r3
  4101e6:	61a3      	str	r3, [r4, #24]
  4101e8:	60a1      	str	r1, [r4, #8]
  4101ea:	b1f2      	cbz	r2, 41022a <__swsetup_r+0x6e>
  4101ec:	2000      	movs	r0, #0
  4101ee:	bd70      	pop	{r4, r5, r6, pc}
  4101f0:	06da      	lsls	r2, r3, #27
  4101f2:	d53b      	bpl.n	41026c <__swsetup_r+0xb0>
  4101f4:	075b      	lsls	r3, r3, #29
  4101f6:	d425      	bmi.n	410244 <__swsetup_r+0x88>
  4101f8:	6922      	ldr	r2, [r4, #16]
  4101fa:	f045 0308 	orr.w	r3, r5, #8
  4101fe:	81a3      	strh	r3, [r4, #12]
  410200:	b29b      	uxth	r3, r3
  410202:	2a00      	cmp	r2, #0
  410204:	d1e9      	bne.n	4101da <__swsetup_r+0x1e>
  410206:	f403 7120 	and.w	r1, r3, #640	; 0x280
  41020a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  41020e:	d0e4      	beq.n	4101da <__swsetup_r+0x1e>
  410210:	4630      	mov	r0, r6
  410212:	4621      	mov	r1, r4
  410214:	f001 fcc4 	bl	411ba0 <__smakebuf_r>
  410218:	89a3      	ldrh	r3, [r4, #12]
  41021a:	6922      	ldr	r2, [r4, #16]
  41021c:	e7dd      	b.n	4101da <__swsetup_r+0x1e>
  41021e:	0798      	lsls	r0, r3, #30
  410220:	bf58      	it	pl
  410222:	6961      	ldrpl	r1, [r4, #20]
  410224:	60a1      	str	r1, [r4, #8]
  410226:	2a00      	cmp	r2, #0
  410228:	d1e0      	bne.n	4101ec <__swsetup_r+0x30>
  41022a:	89a3      	ldrh	r3, [r4, #12]
  41022c:	061a      	lsls	r2, r3, #24
  41022e:	d5dd      	bpl.n	4101ec <__swsetup_r+0x30>
  410230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410234:	81a3      	strh	r3, [r4, #12]
  410236:	f04f 30ff 	mov.w	r0, #4294967295
  41023a:	bd70      	pop	{r4, r5, r6, pc}
  41023c:	4618      	mov	r0, r3
  41023e:	f001 f8bd 	bl	4113bc <__sinit>
  410242:	e7c4      	b.n	4101ce <__swsetup_r+0x12>
  410244:	6b21      	ldr	r1, [r4, #48]	; 0x30
  410246:	b149      	cbz	r1, 41025c <__swsetup_r+0xa0>
  410248:	f104 0340 	add.w	r3, r4, #64	; 0x40
  41024c:	4299      	cmp	r1, r3
  41024e:	d003      	beq.n	410258 <__swsetup_r+0x9c>
  410250:	4630      	mov	r0, r6
  410252:	f001 f9f5 	bl	411640 <_free_r>
  410256:	89a5      	ldrh	r5, [r4, #12]
  410258:	2300      	movs	r3, #0
  41025a:	6323      	str	r3, [r4, #48]	; 0x30
  41025c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  410260:	2300      	movs	r3, #0
  410262:	6922      	ldr	r2, [r4, #16]
  410264:	6063      	str	r3, [r4, #4]
  410266:	b2ad      	uxth	r5, r5
  410268:	6022      	str	r2, [r4, #0]
  41026a:	e7c6      	b.n	4101fa <__swsetup_r+0x3e>
  41026c:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  410270:	2309      	movs	r3, #9
  410272:	6033      	str	r3, [r6, #0]
  410274:	f04f 30ff 	mov.w	r0, #4294967295
  410278:	81a5      	strh	r5, [r4, #12]
  41027a:	bd70      	pop	{r4, r5, r6, pc}
  41027c:	20000798 	.word	0x20000798

00410280 <register_fini>:
  410280:	4b02      	ldr	r3, [pc, #8]	; (41028c <register_fini+0xc>)
  410282:	b113      	cbz	r3, 41028a <register_fini+0xa>
  410284:	4802      	ldr	r0, [pc, #8]	; (410290 <register_fini+0x10>)
  410286:	f000 b805 	b.w	410294 <atexit>
  41028a:	4770      	bx	lr
  41028c:	00000000 	.word	0x00000000
  410290:	004114b9 	.word	0x004114b9

00410294 <atexit>:
  410294:	4601      	mov	r1, r0
  410296:	2000      	movs	r0, #0
  410298:	4602      	mov	r2, r0
  41029a:	4603      	mov	r3, r0
  41029c:	f004 bb94 	b.w	4149c8 <__register_exitproc>

004102a0 <_close_r>:
  4102a0:	b538      	push	{r3, r4, r5, lr}
  4102a2:	4c07      	ldr	r4, [pc, #28]	; (4102c0 <_close_r+0x20>)
  4102a4:	2300      	movs	r3, #0
  4102a6:	4605      	mov	r5, r0
  4102a8:	4608      	mov	r0, r1
  4102aa:	6023      	str	r3, [r4, #0]
  4102ac:	f7fc f814 	bl	40c2d8 <_close>
  4102b0:	1c43      	adds	r3, r0, #1
  4102b2:	d000      	beq.n	4102b6 <_close_r+0x16>
  4102b4:	bd38      	pop	{r3, r4, r5, pc}
  4102b6:	6823      	ldr	r3, [r4, #0]
  4102b8:	2b00      	cmp	r3, #0
  4102ba:	d0fb      	beq.n	4102b4 <_close_r+0x14>
  4102bc:	602b      	str	r3, [r5, #0]
  4102be:	bd38      	pop	{r3, r4, r5, pc}
  4102c0:	200099d0 	.word	0x200099d0

004102c4 <quorem>:
  4102c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4102c8:	6903      	ldr	r3, [r0, #16]
  4102ca:	690d      	ldr	r5, [r1, #16]
  4102cc:	429d      	cmp	r5, r3
  4102ce:	b083      	sub	sp, #12
  4102d0:	4683      	mov	fp, r0
  4102d2:	f300 808b 	bgt.w	4103ec <quorem+0x128>
  4102d6:	3d01      	subs	r5, #1
  4102d8:	f101 0414 	add.w	r4, r1, #20
  4102dc:	f100 0a14 	add.w	sl, r0, #20
  4102e0:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  4102e4:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  4102e8:	3201      	adds	r2, #1
  4102ea:	fbb3 f8f2 	udiv	r8, r3, r2
  4102ee:	00aa      	lsls	r2, r5, #2
  4102f0:	4691      	mov	r9, r2
  4102f2:	9200      	str	r2, [sp, #0]
  4102f4:	4452      	add	r2, sl
  4102f6:	44a1      	add	r9, r4
  4102f8:	9201      	str	r2, [sp, #4]
  4102fa:	f1b8 0f00 	cmp.w	r8, #0
  4102fe:	d03d      	beq.n	41037c <quorem+0xb8>
  410300:	f04f 0e00 	mov.w	lr, #0
  410304:	4670      	mov	r0, lr
  410306:	4622      	mov	r2, r4
  410308:	4653      	mov	r3, sl
  41030a:	468c      	mov	ip, r1
  41030c:	f852 6b04 	ldr.w	r6, [r2], #4
  410310:	6819      	ldr	r1, [r3, #0]
  410312:	b2b7      	uxth	r7, r6
  410314:	0c36      	lsrs	r6, r6, #16
  410316:	fb07 ee08 	mla	lr, r7, r8, lr
  41031a:	fb06 f608 	mul.w	r6, r6, r8
  41031e:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  410322:	fa1f f78e 	uxth.w	r7, lr
  410326:	1bc7      	subs	r7, r0, r7
  410328:	b2b0      	uxth	r0, r6
  41032a:	fa17 f781 	uxtah	r7, r7, r1
  41032e:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  410332:	eb00 4027 	add.w	r0, r0, r7, asr #16
  410336:	b2bf      	uxth	r7, r7
  410338:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  41033c:	4591      	cmp	r9, r2
  41033e:	f843 7b04 	str.w	r7, [r3], #4
  410342:	ea4f 4020 	mov.w	r0, r0, asr #16
  410346:	ea4f 4e16 	mov.w	lr, r6, lsr #16
  41034a:	d2df      	bcs.n	41030c <quorem+0x48>
  41034c:	9a00      	ldr	r2, [sp, #0]
  41034e:	f85a 3002 	ldr.w	r3, [sl, r2]
  410352:	4661      	mov	r1, ip
  410354:	b993      	cbnz	r3, 41037c <quorem+0xb8>
  410356:	9a01      	ldr	r2, [sp, #4]
  410358:	1f13      	subs	r3, r2, #4
  41035a:	459a      	cmp	sl, r3
  41035c:	d20c      	bcs.n	410378 <quorem+0xb4>
  41035e:	f852 3c04 	ldr.w	r3, [r2, #-4]
  410362:	b94b      	cbnz	r3, 410378 <quorem+0xb4>
  410364:	f1a2 0308 	sub.w	r3, r2, #8
  410368:	e002      	b.n	410370 <quorem+0xac>
  41036a:	681a      	ldr	r2, [r3, #0]
  41036c:	3b04      	subs	r3, #4
  41036e:	b91a      	cbnz	r2, 410378 <quorem+0xb4>
  410370:	459a      	cmp	sl, r3
  410372:	f105 35ff 	add.w	r5, r5, #4294967295
  410376:	d3f8      	bcc.n	41036a <quorem+0xa6>
  410378:	f8cb 5010 	str.w	r5, [fp, #16]
  41037c:	4658      	mov	r0, fp
  41037e:	f002 fa7d 	bl	41287c <__mcmp>
  410382:	2800      	cmp	r0, #0
  410384:	db2e      	blt.n	4103e4 <quorem+0x120>
  410386:	f108 0801 	add.w	r8, r8, #1
  41038a:	4653      	mov	r3, sl
  41038c:	2200      	movs	r2, #0
  41038e:	f854 6b04 	ldr.w	r6, [r4], #4
  410392:	6818      	ldr	r0, [r3, #0]
  410394:	b2b1      	uxth	r1, r6
  410396:	1a52      	subs	r2, r2, r1
  410398:	0c36      	lsrs	r6, r6, #16
  41039a:	fa12 f180 	uxtah	r1, r2, r0
  41039e:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
  4103a2:	eb02 4221 	add.w	r2, r2, r1, asr #16
  4103a6:	b289      	uxth	r1, r1
  4103a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  4103ac:	45a1      	cmp	r9, r4
  4103ae:	f843 1b04 	str.w	r1, [r3], #4
  4103b2:	ea4f 4222 	mov.w	r2, r2, asr #16
  4103b6:	d2ea      	bcs.n	41038e <quorem+0xca>
  4103b8:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  4103bc:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  4103c0:	b982      	cbnz	r2, 4103e4 <quorem+0x120>
  4103c2:	1f1a      	subs	r2, r3, #4
  4103c4:	4592      	cmp	sl, r2
  4103c6:	d20b      	bcs.n	4103e0 <quorem+0x11c>
  4103c8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4103cc:	b942      	cbnz	r2, 4103e0 <quorem+0x11c>
  4103ce:	3b08      	subs	r3, #8
  4103d0:	e002      	b.n	4103d8 <quorem+0x114>
  4103d2:	681a      	ldr	r2, [r3, #0]
  4103d4:	3b04      	subs	r3, #4
  4103d6:	b91a      	cbnz	r2, 4103e0 <quorem+0x11c>
  4103d8:	459a      	cmp	sl, r3
  4103da:	f105 35ff 	add.w	r5, r5, #4294967295
  4103de:	d3f8      	bcc.n	4103d2 <quorem+0x10e>
  4103e0:	f8cb 5010 	str.w	r5, [fp, #16]
  4103e4:	4640      	mov	r0, r8
  4103e6:	b003      	add	sp, #12
  4103e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4103ec:	2000      	movs	r0, #0
  4103ee:	b003      	add	sp, #12
  4103f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4103f4:	0000      	movs	r0, r0
	...

004103f8 <_dtoa_r>:
  4103f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4103fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4103fe:	b09b      	sub	sp, #108	; 0x6c
  410400:	4604      	mov	r4, r0
  410402:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  410404:	4692      	mov	sl, r2
  410406:	469b      	mov	fp, r3
  410408:	b149      	cbz	r1, 41041e <_dtoa_r+0x26>
  41040a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  41040c:	604b      	str	r3, [r1, #4]
  41040e:	2201      	movs	r2, #1
  410410:	fa02 f303 	lsl.w	r3, r2, r3
  410414:	608b      	str	r3, [r1, #8]
  410416:	f001 ffed 	bl	4123f4 <_Bfree>
  41041a:	2300      	movs	r3, #0
  41041c:	6423      	str	r3, [r4, #64]	; 0x40
  41041e:	f1bb 0f00 	cmp.w	fp, #0
  410422:	46d9      	mov	r9, fp
  410424:	db33      	blt.n	41048e <_dtoa_r+0x96>
  410426:	2300      	movs	r3, #0
  410428:	602b      	str	r3, [r5, #0]
  41042a:	4ba5      	ldr	r3, [pc, #660]	; (4106c0 <_dtoa_r+0x2c8>)
  41042c:	461a      	mov	r2, r3
  41042e:	ea09 0303 	and.w	r3, r9, r3
  410432:	4293      	cmp	r3, r2
  410434:	d014      	beq.n	410460 <_dtoa_r+0x68>
  410436:	4650      	mov	r0, sl
  410438:	4659      	mov	r1, fp
  41043a:	2200      	movs	r2, #0
  41043c:	2300      	movs	r3, #0
  41043e:	f005 fb87 	bl	415b50 <__aeabi_dcmpeq>
  410442:	4680      	mov	r8, r0
  410444:	b348      	cbz	r0, 41049a <_dtoa_r+0xa2>
  410446:	9e26      	ldr	r6, [sp, #152]	; 0x98
  410448:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  41044a:	2301      	movs	r3, #1
  41044c:	6033      	str	r3, [r6, #0]
  41044e:	2d00      	cmp	r5, #0
  410450:	f000 80c9 	beq.w	4105e6 <_dtoa_r+0x1ee>
  410454:	489b      	ldr	r0, [pc, #620]	; (4106c4 <_dtoa_r+0x2cc>)
  410456:	6028      	str	r0, [r5, #0]
  410458:	3801      	subs	r0, #1
  41045a:	b01b      	add	sp, #108	; 0x6c
  41045c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410460:	9d26      	ldr	r5, [sp, #152]	; 0x98
  410462:	f242 730f 	movw	r3, #9999	; 0x270f
  410466:	602b      	str	r3, [r5, #0]
  410468:	f1ba 0f00 	cmp.w	sl, #0
  41046c:	f000 80a4 	beq.w	4105b8 <_dtoa_r+0x1c0>
  410470:	4895      	ldr	r0, [pc, #596]	; (4106c8 <_dtoa_r+0x2d0>)
  410472:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  410474:	2e00      	cmp	r6, #0
  410476:	d0f0      	beq.n	41045a <_dtoa_r+0x62>
  410478:	78c3      	ldrb	r3, [r0, #3]
  41047a:	2b00      	cmp	r3, #0
  41047c:	f000 80b5 	beq.w	4105ea <_dtoa_r+0x1f2>
  410480:	f100 0308 	add.w	r3, r0, #8
  410484:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  410486:	602b      	str	r3, [r5, #0]
  410488:	b01b      	add	sp, #108	; 0x6c
  41048a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41048e:	2301      	movs	r3, #1
  410490:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  410494:	602b      	str	r3, [r5, #0]
  410496:	46cb      	mov	fp, r9
  410498:	e7c7      	b.n	41042a <_dtoa_r+0x32>
  41049a:	aa19      	add	r2, sp, #100	; 0x64
  41049c:	ab18      	add	r3, sp, #96	; 0x60
  41049e:	e88d 000c 	stmia.w	sp, {r2, r3}
  4104a2:	4620      	mov	r0, r4
  4104a4:	4652      	mov	r2, sl
  4104a6:	465b      	mov	r3, fp
  4104a8:	f002 faf0 	bl	412a8c <__d2b>
  4104ac:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4104b0:	900a      	str	r0, [sp, #40]	; 0x28
  4104b2:	f040 808a 	bne.w	4105ca <_dtoa_r+0x1d2>
  4104b6:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4104b8:	9d19      	ldr	r5, [sp, #100]	; 0x64
  4104ba:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4104be:	443d      	add	r5, r7
  4104c0:	429d      	cmp	r5, r3
  4104c2:	f2c0 8294 	blt.w	4109ee <_dtoa_r+0x5f6>
  4104c6:	331f      	adds	r3, #31
  4104c8:	f205 4212 	addw	r2, r5, #1042	; 0x412
  4104cc:	1b5b      	subs	r3, r3, r5
  4104ce:	fa09 f303 	lsl.w	r3, r9, r3
  4104d2:	fa2a f202 	lsr.w	r2, sl, r2
  4104d6:	ea43 0002 	orr.w	r0, r3, r2
  4104da:	f005 f85b 	bl	415594 <__aeabi_ui2d>
  4104de:	2601      	movs	r6, #1
  4104e0:	3d01      	subs	r5, #1
  4104e2:	46b8      	mov	r8, r7
  4104e4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4104e8:	9616      	str	r6, [sp, #88]	; 0x58
  4104ea:	2200      	movs	r2, #0
  4104ec:	4b77      	ldr	r3, [pc, #476]	; (4106cc <_dtoa_r+0x2d4>)
  4104ee:	f004 ff13 	bl	415318 <__aeabi_dsub>
  4104f2:	a36d      	add	r3, pc, #436	; (adr r3, 4106a8 <_dtoa_r+0x2b0>)
  4104f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4104f8:	f005 f8c2 	bl	415680 <__aeabi_dmul>
  4104fc:	a36c      	add	r3, pc, #432	; (adr r3, 4106b0 <_dtoa_r+0x2b8>)
  4104fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  410502:	f004 ff0b 	bl	41531c <__adddf3>
  410506:	4606      	mov	r6, r0
  410508:	4628      	mov	r0, r5
  41050a:	460f      	mov	r7, r1
  41050c:	f005 f852 	bl	4155b4 <__aeabi_i2d>
  410510:	a369      	add	r3, pc, #420	; (adr r3, 4106b8 <_dtoa_r+0x2c0>)
  410512:	e9d3 2300 	ldrd	r2, r3, [r3]
  410516:	f005 f8b3 	bl	415680 <__aeabi_dmul>
  41051a:	4602      	mov	r2, r0
  41051c:	460b      	mov	r3, r1
  41051e:	4630      	mov	r0, r6
  410520:	4639      	mov	r1, r7
  410522:	f004 fefb 	bl	41531c <__adddf3>
  410526:	4606      	mov	r6, r0
  410528:	460f      	mov	r7, r1
  41052a:	f005 fb43 	bl	415bb4 <__aeabi_d2iz>
  41052e:	4639      	mov	r1, r7
  410530:	9007      	str	r0, [sp, #28]
  410532:	2200      	movs	r2, #0
  410534:	4630      	mov	r0, r6
  410536:	2300      	movs	r3, #0
  410538:	f005 fb14 	bl	415b64 <__aeabi_dcmplt>
  41053c:	2800      	cmp	r0, #0
  41053e:	f040 8228 	bne.w	410992 <_dtoa_r+0x59a>
  410542:	9e07      	ldr	r6, [sp, #28]
  410544:	2e16      	cmp	r6, #22
  410546:	f200 8221 	bhi.w	41098c <_dtoa_r+0x594>
  41054a:	4b61      	ldr	r3, [pc, #388]	; (4106d0 <_dtoa_r+0x2d8>)
  41054c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  410550:	e9d3 0100 	ldrd	r0, r1, [r3]
  410554:	4652      	mov	r2, sl
  410556:	465b      	mov	r3, fp
  410558:	f005 fb22 	bl	415ba0 <__aeabi_dcmpgt>
  41055c:	2800      	cmp	r0, #0
  41055e:	f000 824b 	beq.w	4109f8 <_dtoa_r+0x600>
  410562:	3e01      	subs	r6, #1
  410564:	9607      	str	r6, [sp, #28]
  410566:	2600      	movs	r6, #0
  410568:	960e      	str	r6, [sp, #56]	; 0x38
  41056a:	ebc5 0508 	rsb	r5, r5, r8
  41056e:	3d01      	subs	r5, #1
  410570:	9506      	str	r5, [sp, #24]
  410572:	f100 8225 	bmi.w	4109c0 <_dtoa_r+0x5c8>
  410576:	2500      	movs	r5, #0
  410578:	9508      	str	r5, [sp, #32]
  41057a:	9e07      	ldr	r6, [sp, #28]
  41057c:	2e00      	cmp	r6, #0
  41057e:	f2c0 8216 	blt.w	4109ae <_dtoa_r+0x5b6>
  410582:	9d06      	ldr	r5, [sp, #24]
  410584:	960d      	str	r6, [sp, #52]	; 0x34
  410586:	4435      	add	r5, r6
  410588:	2600      	movs	r6, #0
  41058a:	9506      	str	r5, [sp, #24]
  41058c:	960c      	str	r6, [sp, #48]	; 0x30
  41058e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  410590:	2d09      	cmp	r5, #9
  410592:	d82c      	bhi.n	4105ee <_dtoa_r+0x1f6>
  410594:	2d05      	cmp	r5, #5
  410596:	bfc4      	itt	gt
  410598:	3d04      	subgt	r5, #4
  41059a:	9524      	strgt	r5, [sp, #144]	; 0x90
  41059c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  41059e:	f1a6 0302 	sub.w	r3, r6, #2
  4105a2:	bfcc      	ite	gt
  4105a4:	2500      	movgt	r5, #0
  4105a6:	2501      	movle	r5, #1
  4105a8:	2b03      	cmp	r3, #3
  4105aa:	d822      	bhi.n	4105f2 <_dtoa_r+0x1fa>
  4105ac:	e8df f013 	tbh	[pc, r3, lsl #1]
  4105b0:	029e03b7 	.word	0x029e03b7
  4105b4:	049a03c0 	.word	0x049a03c0
  4105b8:	4a46      	ldr	r2, [pc, #280]	; (4106d4 <_dtoa_r+0x2dc>)
  4105ba:	4b43      	ldr	r3, [pc, #268]	; (4106c8 <_dtoa_r+0x2d0>)
  4105bc:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4105c0:	2800      	cmp	r0, #0
  4105c2:	bf0c      	ite	eq
  4105c4:	4610      	moveq	r0, r2
  4105c6:	4618      	movne	r0, r3
  4105c8:	e753      	b.n	410472 <_dtoa_r+0x7a>
  4105ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4105ce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4105d2:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  4105d6:	4650      	mov	r0, sl
  4105d8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4105dc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4105e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  4105e4:	e781      	b.n	4104ea <_dtoa_r+0xf2>
  4105e6:	483c      	ldr	r0, [pc, #240]	; (4106d8 <_dtoa_r+0x2e0>)
  4105e8:	e737      	b.n	41045a <_dtoa_r+0x62>
  4105ea:	1cc3      	adds	r3, r0, #3
  4105ec:	e74a      	b.n	410484 <_dtoa_r+0x8c>
  4105ee:	2500      	movs	r5, #0
  4105f0:	9524      	str	r5, [sp, #144]	; 0x90
  4105f2:	2500      	movs	r5, #0
  4105f4:	6465      	str	r5, [r4, #68]	; 0x44
  4105f6:	4629      	mov	r1, r5
  4105f8:	4620      	mov	r0, r4
  4105fa:	f001 fed5 	bl	4123a8 <_Balloc>
  4105fe:	f04f 39ff 	mov.w	r9, #4294967295
  410602:	2601      	movs	r6, #1
  410604:	9009      	str	r0, [sp, #36]	; 0x24
  410606:	9525      	str	r5, [sp, #148]	; 0x94
  410608:	6420      	str	r0, [r4, #64]	; 0x40
  41060a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  41060e:	960b      	str	r6, [sp, #44]	; 0x2c
  410610:	9b19      	ldr	r3, [sp, #100]	; 0x64
  410612:	2b00      	cmp	r3, #0
  410614:	f2c0 80d2 	blt.w	4107bc <_dtoa_r+0x3c4>
  410618:	9e07      	ldr	r6, [sp, #28]
  41061a:	2e0e      	cmp	r6, #14
  41061c:	f300 80ce 	bgt.w	4107bc <_dtoa_r+0x3c4>
  410620:	4b2b      	ldr	r3, [pc, #172]	; (4106d0 <_dtoa_r+0x2d8>)
  410622:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  410626:	e9d3 0100 	ldrd	r0, r1, [r3]
  41062a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  41062e:	9925      	ldr	r1, [sp, #148]	; 0x94
  410630:	2900      	cmp	r1, #0
  410632:	f2c0 8380 	blt.w	410d36 <_dtoa_r+0x93e>
  410636:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  41063a:	4659      	mov	r1, fp
  41063c:	4650      	mov	r0, sl
  41063e:	f005 f949 	bl	4158d4 <__aeabi_ddiv>
  410642:	f005 fab7 	bl	415bb4 <__aeabi_d2iz>
  410646:	4605      	mov	r5, r0
  410648:	f004 ffb4 	bl	4155b4 <__aeabi_i2d>
  41064c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  410650:	f005 f816 	bl	415680 <__aeabi_dmul>
  410654:	4602      	mov	r2, r0
  410656:	460b      	mov	r3, r1
  410658:	4650      	mov	r0, sl
  41065a:	4659      	mov	r1, fp
  41065c:	f004 fe5c 	bl	415318 <__aeabi_dsub>
  410660:	9a09      	ldr	r2, [sp, #36]	; 0x24
  410662:	f105 0330 	add.w	r3, r5, #48	; 0x30
  410666:	f1b9 0f01 	cmp.w	r9, #1
  41066a:	4606      	mov	r6, r0
  41066c:	460f      	mov	r7, r1
  41066e:	7013      	strb	r3, [r2, #0]
  410670:	f102 0b01 	add.w	fp, r2, #1
  410674:	d064      	beq.n	410740 <_dtoa_r+0x348>
  410676:	2200      	movs	r2, #0
  410678:	4b18      	ldr	r3, [pc, #96]	; (4106dc <_dtoa_r+0x2e4>)
  41067a:	f005 f801 	bl	415680 <__aeabi_dmul>
  41067e:	2200      	movs	r2, #0
  410680:	2300      	movs	r3, #0
  410682:	4606      	mov	r6, r0
  410684:	460f      	mov	r7, r1
  410686:	f005 fa63 	bl	415b50 <__aeabi_dcmpeq>
  41068a:	2800      	cmp	r0, #0
  41068c:	f040 8081 	bne.w	410792 <_dtoa_r+0x39a>
  410690:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  410694:	9d09      	ldr	r5, [sp, #36]	; 0x24
  410696:	9403      	str	r4, [sp, #12]
  410698:	44c8      	add	r8, r9
  41069a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  41069e:	f105 0902 	add.w	r9, r5, #2
  4106a2:	e028      	b.n	4106f6 <_dtoa_r+0x2fe>
  4106a4:	f3af 8000 	nop.w
  4106a8:	636f4361 	.word	0x636f4361
  4106ac:	3fd287a7 	.word	0x3fd287a7
  4106b0:	8b60c8b3 	.word	0x8b60c8b3
  4106b4:	3fc68a28 	.word	0x3fc68a28
  4106b8:	509f79fb 	.word	0x509f79fb
  4106bc:	3fd34413 	.word	0x3fd34413
  4106c0:	7ff00000 	.word	0x7ff00000
  4106c4:	00416291 	.word	0x00416291
  4106c8:	00416400 	.word	0x00416400
  4106cc:	3ff80000 	.word	0x3ff80000
  4106d0:	00416410 	.word	0x00416410
  4106d4:	004163f4 	.word	0x004163f4
  4106d8:	00416290 	.word	0x00416290
  4106dc:	40240000 	.word	0x40240000
  4106e0:	f004 ffce 	bl	415680 <__aeabi_dmul>
  4106e4:	2200      	movs	r2, #0
  4106e6:	2300      	movs	r3, #0
  4106e8:	4606      	mov	r6, r0
  4106ea:	460f      	mov	r7, r1
  4106ec:	f005 fa30 	bl	415b50 <__aeabi_dcmpeq>
  4106f0:	2800      	cmp	r0, #0
  4106f2:	f040 83c1 	bne.w	410e78 <_dtoa_r+0xa80>
  4106f6:	4652      	mov	r2, sl
  4106f8:	465b      	mov	r3, fp
  4106fa:	4630      	mov	r0, r6
  4106fc:	4639      	mov	r1, r7
  4106fe:	f005 f8e9 	bl	4158d4 <__aeabi_ddiv>
  410702:	f005 fa57 	bl	415bb4 <__aeabi_d2iz>
  410706:	4605      	mov	r5, r0
  410708:	f004 ff54 	bl	4155b4 <__aeabi_i2d>
  41070c:	4652      	mov	r2, sl
  41070e:	465b      	mov	r3, fp
  410710:	f004 ffb6 	bl	415680 <__aeabi_dmul>
  410714:	4602      	mov	r2, r0
  410716:	460b      	mov	r3, r1
  410718:	4630      	mov	r0, r6
  41071a:	4639      	mov	r1, r7
  41071c:	f004 fdfc 	bl	415318 <__aeabi_dsub>
  410720:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  410724:	45c1      	cmp	r9, r8
  410726:	f809 ec01 	strb.w	lr, [r9, #-1]
  41072a:	464c      	mov	r4, r9
  41072c:	4606      	mov	r6, r0
  41072e:	460f      	mov	r7, r1
  410730:	f04f 0200 	mov.w	r2, #0
  410734:	4ba7      	ldr	r3, [pc, #668]	; (4109d4 <_dtoa_r+0x5dc>)
  410736:	f109 0901 	add.w	r9, r9, #1
  41073a:	d1d1      	bne.n	4106e0 <_dtoa_r+0x2e8>
  41073c:	46a3      	mov	fp, r4
  41073e:	9c03      	ldr	r4, [sp, #12]
  410740:	4632      	mov	r2, r6
  410742:	463b      	mov	r3, r7
  410744:	4630      	mov	r0, r6
  410746:	4639      	mov	r1, r7
  410748:	f004 fde8 	bl	41531c <__adddf3>
  41074c:	4606      	mov	r6, r0
  41074e:	460f      	mov	r7, r1
  410750:	4632      	mov	r2, r6
  410752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  410756:	463b      	mov	r3, r7
  410758:	f005 fa04 	bl	415b64 <__aeabi_dcmplt>
  41075c:	b940      	cbnz	r0, 410770 <_dtoa_r+0x378>
  41075e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  410762:	4632      	mov	r2, r6
  410764:	463b      	mov	r3, r7
  410766:	f005 f9f3 	bl	415b50 <__aeabi_dcmpeq>
  41076a:	b190      	cbz	r0, 410792 <_dtoa_r+0x39a>
  41076c:	07eb      	lsls	r3, r5, #31
  41076e:	d510      	bpl.n	410792 <_dtoa_r+0x39a>
  410770:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  410774:	9a09      	ldr	r2, [sp, #36]	; 0x24
  410776:	e005      	b.n	410784 <_dtoa_r+0x38c>
  410778:	429a      	cmp	r2, r3
  41077a:	f000 8428 	beq.w	410fce <_dtoa_r+0xbd6>
  41077e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  410782:	469b      	mov	fp, r3
  410784:	2d39      	cmp	r5, #57	; 0x39
  410786:	f10b 33ff 	add.w	r3, fp, #4294967295
  41078a:	d0f5      	beq.n	410778 <_dtoa_r+0x380>
  41078c:	1c6a      	adds	r2, r5, #1
  41078e:	b2d2      	uxtb	r2, r2
  410790:	701a      	strb	r2, [r3, #0]
  410792:	4620      	mov	r0, r4
  410794:	990a      	ldr	r1, [sp, #40]	; 0x28
  410796:	f001 fe2d 	bl	4123f4 <_Bfree>
  41079a:	9e07      	ldr	r6, [sp, #28]
  41079c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  41079e:	1c73      	adds	r3, r6, #1
  4107a0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  4107a2:	2200      	movs	r2, #0
  4107a4:	f88b 2000 	strb.w	r2, [fp]
  4107a8:	602b      	str	r3, [r5, #0]
  4107aa:	2e00      	cmp	r6, #0
  4107ac:	f000 8325 	beq.w	410dfa <_dtoa_r+0xa02>
  4107b0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4107b2:	f8c6 b000 	str.w	fp, [r6]
  4107b6:	b01b      	add	sp, #108	; 0x6c
  4107b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4107bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4107be:	2d00      	cmp	r5, #0
  4107c0:	f000 8103 	beq.w	4109ca <_dtoa_r+0x5d2>
  4107c4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4107c6:	2e01      	cmp	r6, #1
  4107c8:	f340 82dc 	ble.w	410d84 <_dtoa_r+0x98c>
  4107cc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  4107ce:	f109 37ff 	add.w	r7, r9, #4294967295
  4107d2:	42be      	cmp	r6, r7
  4107d4:	f2c0 8389 	blt.w	410eea <_dtoa_r+0xaf2>
  4107d8:	1bf7      	subs	r7, r6, r7
  4107da:	f1b9 0f00 	cmp.w	r9, #0
  4107de:	f2c0 8486 	blt.w	4110ee <_dtoa_r+0xcf6>
  4107e2:	9d08      	ldr	r5, [sp, #32]
  4107e4:	464b      	mov	r3, r9
  4107e6:	9e08      	ldr	r6, [sp, #32]
  4107e8:	441e      	add	r6, r3
  4107ea:	9608      	str	r6, [sp, #32]
  4107ec:	9e06      	ldr	r6, [sp, #24]
  4107ee:	4620      	mov	r0, r4
  4107f0:	441e      	add	r6, r3
  4107f2:	2101      	movs	r1, #1
  4107f4:	9606      	str	r6, [sp, #24]
  4107f6:	f001 feed 	bl	4125d4 <__i2b>
  4107fa:	4606      	mov	r6, r0
  4107fc:	b165      	cbz	r5, 410818 <_dtoa_r+0x420>
  4107fe:	9806      	ldr	r0, [sp, #24]
  410800:	2800      	cmp	r0, #0
  410802:	dd09      	ble.n	410818 <_dtoa_r+0x420>
  410804:	4603      	mov	r3, r0
  410806:	9908      	ldr	r1, [sp, #32]
  410808:	42ab      	cmp	r3, r5
  41080a:	bfa8      	it	ge
  41080c:	462b      	movge	r3, r5
  41080e:	1ac9      	subs	r1, r1, r3
  410810:	1ac0      	subs	r0, r0, r3
  410812:	9108      	str	r1, [sp, #32]
  410814:	1aed      	subs	r5, r5, r3
  410816:	9006      	str	r0, [sp, #24]
  410818:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  41081a:	2a00      	cmp	r2, #0
  41081c:	dd1d      	ble.n	41085a <_dtoa_r+0x462>
  41081e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  410820:	2b00      	cmp	r3, #0
  410822:	f000 8358 	beq.w	410ed6 <_dtoa_r+0xade>
  410826:	2f00      	cmp	r7, #0
  410828:	dd11      	ble.n	41084e <_dtoa_r+0x456>
  41082a:	4631      	mov	r1, r6
  41082c:	463a      	mov	r2, r7
  41082e:	4620      	mov	r0, r4
  410830:	f001 ff78 	bl	412724 <__pow5mult>
  410834:	4606      	mov	r6, r0
  410836:	4631      	mov	r1, r6
  410838:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  41083a:	4620      	mov	r0, r4
  41083c:	f001 fed4 	bl	4125e8 <__multiply>
  410840:	990a      	ldr	r1, [sp, #40]	; 0x28
  410842:	4680      	mov	r8, r0
  410844:	4620      	mov	r0, r4
  410846:	f001 fdd5 	bl	4123f4 <_Bfree>
  41084a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  41084e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  410852:	ebbe 0207 	subs.w	r2, lr, r7
  410856:	f040 828f 	bne.w	410d78 <_dtoa_r+0x980>
  41085a:	4620      	mov	r0, r4
  41085c:	2101      	movs	r1, #1
  41085e:	f001 feb9 	bl	4125d4 <__i2b>
  410862:	4680      	mov	r8, r0
  410864:	980d      	ldr	r0, [sp, #52]	; 0x34
  410866:	2800      	cmp	r0, #0
  410868:	dd05      	ble.n	410876 <_dtoa_r+0x47e>
  41086a:	4641      	mov	r1, r8
  41086c:	4620      	mov	r0, r4
  41086e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  410870:	f001 ff58 	bl	412724 <__pow5mult>
  410874:	4680      	mov	r8, r0
  410876:	9924      	ldr	r1, [sp, #144]	; 0x90
  410878:	2901      	cmp	r1, #1
  41087a:	f340 82c1 	ble.w	410e00 <_dtoa_r+0xa08>
  41087e:	2700      	movs	r7, #0
  410880:	980d      	ldr	r0, [sp, #52]	; 0x34
  410882:	2800      	cmp	r0, #0
  410884:	f040 82af 	bne.w	410de6 <_dtoa_r+0x9ee>
  410888:	2001      	movs	r0, #1
  41088a:	9b06      	ldr	r3, [sp, #24]
  41088c:	4403      	add	r3, r0
  41088e:	f013 031f 	ands.w	r3, r3, #31
  410892:	f000 80a1 	beq.w	4109d8 <_dtoa_r+0x5e0>
  410896:	f1c3 0220 	rsb	r2, r3, #32
  41089a:	2a04      	cmp	r2, #4
  41089c:	f340 84b5 	ble.w	41120a <_dtoa_r+0xe12>
  4108a0:	9908      	ldr	r1, [sp, #32]
  4108a2:	9a06      	ldr	r2, [sp, #24]
  4108a4:	f1c3 031c 	rsb	r3, r3, #28
  4108a8:	4419      	add	r1, r3
  4108aa:	441a      	add	r2, r3
  4108ac:	9108      	str	r1, [sp, #32]
  4108ae:	441d      	add	r5, r3
  4108b0:	9206      	str	r2, [sp, #24]
  4108b2:	9908      	ldr	r1, [sp, #32]
  4108b4:	2900      	cmp	r1, #0
  4108b6:	dd05      	ble.n	4108c4 <_dtoa_r+0x4cc>
  4108b8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4108ba:	9a08      	ldr	r2, [sp, #32]
  4108bc:	4620      	mov	r0, r4
  4108be:	f001 ff7f 	bl	4127c0 <__lshift>
  4108c2:	900a      	str	r0, [sp, #40]	; 0x28
  4108c4:	9a06      	ldr	r2, [sp, #24]
  4108c6:	2a00      	cmp	r2, #0
  4108c8:	dd04      	ble.n	4108d4 <_dtoa_r+0x4dc>
  4108ca:	4641      	mov	r1, r8
  4108cc:	4620      	mov	r0, r4
  4108ce:	f001 ff77 	bl	4127c0 <__lshift>
  4108d2:	4680      	mov	r8, r0
  4108d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4108d6:	2b00      	cmp	r3, #0
  4108d8:	f040 826a 	bne.w	410db0 <_dtoa_r+0x9b8>
  4108dc:	f1b9 0f00 	cmp.w	r9, #0
  4108e0:	f340 82a6 	ble.w	410e30 <_dtoa_r+0xa38>
  4108e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4108e6:	2800      	cmp	r0, #0
  4108e8:	f040 8088 	bne.w	4109fc <_dtoa_r+0x604>
  4108ec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4108ee:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4108f0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4108f4:	e006      	b.n	410904 <_dtoa_r+0x50c>
  4108f6:	4639      	mov	r1, r7
  4108f8:	4620      	mov	r0, r4
  4108fa:	220a      	movs	r2, #10
  4108fc:	2300      	movs	r3, #0
  4108fe:	f001 fd83 	bl	412408 <__multadd>
  410902:	4607      	mov	r7, r0
  410904:	4638      	mov	r0, r7
  410906:	4641      	mov	r1, r8
  410908:	f7ff fcdc 	bl	4102c4 <quorem>
  41090c:	3030      	adds	r0, #48	; 0x30
  41090e:	f80b 0005 	strb.w	r0, [fp, r5]
  410912:	3501      	adds	r5, #1
  410914:	45a9      	cmp	r9, r5
  410916:	dcee      	bgt.n	4108f6 <_dtoa_r+0x4fe>
  410918:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  41091c:	970a      	str	r7, [sp, #40]	; 0x28
  41091e:	4682      	mov	sl, r0
  410920:	f1b9 0f01 	cmp.w	r9, #1
  410924:	bfac      	ite	ge
  410926:	44cb      	addge	fp, r9
  410928:	f10b 0b01 	addlt.w	fp, fp, #1
  41092c:	2500      	movs	r5, #0
  41092e:	990a      	ldr	r1, [sp, #40]	; 0x28
  410930:	2201      	movs	r2, #1
  410932:	4620      	mov	r0, r4
  410934:	f001 ff44 	bl	4127c0 <__lshift>
  410938:	4641      	mov	r1, r8
  41093a:	900a      	str	r0, [sp, #40]	; 0x28
  41093c:	f001 ff9e 	bl	41287c <__mcmp>
  410940:	2800      	cmp	r0, #0
  410942:	f340 8309 	ble.w	410f58 <_dtoa_r+0xb60>
  410946:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  41094a:	9909      	ldr	r1, [sp, #36]	; 0x24
  41094c:	e005      	b.n	41095a <_dtoa_r+0x562>
  41094e:	4299      	cmp	r1, r3
  410950:	f000 828b 	beq.w	410e6a <_dtoa_r+0xa72>
  410954:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  410958:	469b      	mov	fp, r3
  41095a:	2a39      	cmp	r2, #57	; 0x39
  41095c:	f10b 33ff 	add.w	r3, fp, #4294967295
  410960:	d0f5      	beq.n	41094e <_dtoa_r+0x556>
  410962:	3201      	adds	r2, #1
  410964:	701a      	strb	r2, [r3, #0]
  410966:	4641      	mov	r1, r8
  410968:	4620      	mov	r0, r4
  41096a:	f001 fd43 	bl	4123f4 <_Bfree>
  41096e:	2e00      	cmp	r6, #0
  410970:	f43f af0f 	beq.w	410792 <_dtoa_r+0x39a>
  410974:	b12d      	cbz	r5, 410982 <_dtoa_r+0x58a>
  410976:	42b5      	cmp	r5, r6
  410978:	d003      	beq.n	410982 <_dtoa_r+0x58a>
  41097a:	4629      	mov	r1, r5
  41097c:	4620      	mov	r0, r4
  41097e:	f001 fd39 	bl	4123f4 <_Bfree>
  410982:	4631      	mov	r1, r6
  410984:	4620      	mov	r0, r4
  410986:	f001 fd35 	bl	4123f4 <_Bfree>
  41098a:	e702      	b.n	410792 <_dtoa_r+0x39a>
  41098c:	2601      	movs	r6, #1
  41098e:	960e      	str	r6, [sp, #56]	; 0x38
  410990:	e5eb      	b.n	41056a <_dtoa_r+0x172>
  410992:	9807      	ldr	r0, [sp, #28]
  410994:	f004 fe0e 	bl	4155b4 <__aeabi_i2d>
  410998:	4632      	mov	r2, r6
  41099a:	463b      	mov	r3, r7
  41099c:	f005 f8d8 	bl	415b50 <__aeabi_dcmpeq>
  4109a0:	2800      	cmp	r0, #0
  4109a2:	f47f adce 	bne.w	410542 <_dtoa_r+0x14a>
  4109a6:	9e07      	ldr	r6, [sp, #28]
  4109a8:	3e01      	subs	r6, #1
  4109aa:	9607      	str	r6, [sp, #28]
  4109ac:	e5c9      	b.n	410542 <_dtoa_r+0x14a>
  4109ae:	9e07      	ldr	r6, [sp, #28]
  4109b0:	9d08      	ldr	r5, [sp, #32]
  4109b2:	1bad      	subs	r5, r5, r6
  4109b4:	9508      	str	r5, [sp, #32]
  4109b6:	4275      	negs	r5, r6
  4109b8:	2600      	movs	r6, #0
  4109ba:	950c      	str	r5, [sp, #48]	; 0x30
  4109bc:	960d      	str	r6, [sp, #52]	; 0x34
  4109be:	e5e6      	b.n	41058e <_dtoa_r+0x196>
  4109c0:	426d      	negs	r5, r5
  4109c2:	2600      	movs	r6, #0
  4109c4:	9508      	str	r5, [sp, #32]
  4109c6:	9606      	str	r6, [sp, #24]
  4109c8:	e5d7      	b.n	41057a <_dtoa_r+0x182>
  4109ca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4109cc:	9d08      	ldr	r5, [sp, #32]
  4109ce:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4109d0:	e714      	b.n	4107fc <_dtoa_r+0x404>
  4109d2:	bf00      	nop
  4109d4:	40240000 	.word	0x40240000
  4109d8:	231c      	movs	r3, #28
  4109da:	f8dd e020 	ldr.w	lr, [sp, #32]
  4109de:	9806      	ldr	r0, [sp, #24]
  4109e0:	449e      	add	lr, r3
  4109e2:	4418      	add	r0, r3
  4109e4:	f8cd e020 	str.w	lr, [sp, #32]
  4109e8:	441d      	add	r5, r3
  4109ea:	9006      	str	r0, [sp, #24]
  4109ec:	e761      	b.n	4108b2 <_dtoa_r+0x4ba>
  4109ee:	48a7      	ldr	r0, [pc, #668]	; (410c8c <_dtoa_r+0x894>)
  4109f0:	1b40      	subs	r0, r0, r5
  4109f2:	fa0a f000 	lsl.w	r0, sl, r0
  4109f6:	e570      	b.n	4104da <_dtoa_r+0xe2>
  4109f8:	900e      	str	r0, [sp, #56]	; 0x38
  4109fa:	e5b6      	b.n	41056a <_dtoa_r+0x172>
  4109fc:	2d00      	cmp	r5, #0
  4109fe:	dd05      	ble.n	410a0c <_dtoa_r+0x614>
  410a00:	4631      	mov	r1, r6
  410a02:	462a      	mov	r2, r5
  410a04:	4620      	mov	r0, r4
  410a06:	f001 fedb 	bl	4127c0 <__lshift>
  410a0a:	4606      	mov	r6, r0
  410a0c:	2f00      	cmp	r7, #0
  410a0e:	f040 82e8 	bne.w	410fe2 <_dtoa_r+0xbea>
  410a12:	4637      	mov	r7, r6
  410a14:	9d09      	ldr	r5, [sp, #36]	; 0x24
  410a16:	9809      	ldr	r0, [sp, #36]	; 0x24
  410a18:	444d      	add	r5, r9
  410a1a:	9508      	str	r5, [sp, #32]
  410a1c:	f00a 0501 	and.w	r5, sl, #1
  410a20:	950b      	str	r5, [sp, #44]	; 0x2c
  410a22:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  410a26:	1c45      	adds	r5, r0, #1
  410a28:	e00a      	b.n	410a40 <_dtoa_r+0x648>
  410a2a:	f001 fced 	bl	412408 <__multadd>
  410a2e:	4639      	mov	r1, r7
  410a30:	4606      	mov	r6, r0
  410a32:	220a      	movs	r2, #10
  410a34:	4620      	mov	r0, r4
  410a36:	2300      	movs	r3, #0
  410a38:	f001 fce6 	bl	412408 <__multadd>
  410a3c:	4607      	mov	r7, r0
  410a3e:	3501      	adds	r5, #1
  410a40:	4641      	mov	r1, r8
  410a42:	4648      	mov	r0, r9
  410a44:	f7ff fc3e 	bl	4102c4 <quorem>
  410a48:	4631      	mov	r1, r6
  410a4a:	4683      	mov	fp, r0
  410a4c:	4648      	mov	r0, r9
  410a4e:	f001 ff15 	bl	41287c <__mcmp>
  410a52:	4641      	mov	r1, r8
  410a54:	9003      	str	r0, [sp, #12]
  410a56:	463a      	mov	r2, r7
  410a58:	4620      	mov	r0, r4
  410a5a:	f001 ff33 	bl	4128c4 <__mdiff>
  410a5e:	68c2      	ldr	r2, [r0, #12]
  410a60:	1e69      	subs	r1, r5, #1
  410a62:	4603      	mov	r3, r0
  410a64:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  410a68:	9106      	str	r1, [sp, #24]
  410a6a:	2a00      	cmp	r2, #0
  410a6c:	f040 8193 	bne.w	410d96 <_dtoa_r+0x99e>
  410a70:	4619      	mov	r1, r3
  410a72:	4648      	mov	r0, r9
  410a74:	9302      	str	r3, [sp, #8]
  410a76:	f001 ff01 	bl	41287c <__mcmp>
  410a7a:	9b02      	ldr	r3, [sp, #8]
  410a7c:	4602      	mov	r2, r0
  410a7e:	4619      	mov	r1, r3
  410a80:	4620      	mov	r0, r4
  410a82:	9202      	str	r2, [sp, #8]
  410a84:	f001 fcb6 	bl	4123f4 <_Bfree>
  410a88:	9a02      	ldr	r2, [sp, #8]
  410a8a:	b92a      	cbnz	r2, 410a98 <_dtoa_r+0x6a0>
  410a8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  410a8e:	b91b      	cbnz	r3, 410a98 <_dtoa_r+0x6a0>
  410a90:	980b      	ldr	r0, [sp, #44]	; 0x2c
  410a92:	2800      	cmp	r0, #0
  410a94:	f000 8391 	beq.w	4111ba <_dtoa_r+0xdc2>
  410a98:	9b03      	ldr	r3, [sp, #12]
  410a9a:	2b00      	cmp	r3, #0
  410a9c:	f2c0 8234 	blt.w	410f08 <_dtoa_r+0xb10>
  410aa0:	d105      	bne.n	410aae <_dtoa_r+0x6b6>
  410aa2:	9824      	ldr	r0, [sp, #144]	; 0x90
  410aa4:	b918      	cbnz	r0, 410aae <_dtoa_r+0x6b6>
  410aa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  410aa8:	2900      	cmp	r1, #0
  410aaa:	f000 822d 	beq.w	410f08 <_dtoa_r+0xb10>
  410aae:	2a00      	cmp	r2, #0
  410ab0:	f300 82ab 	bgt.w	41100a <_dtoa_r+0xc12>
  410ab4:	f8dd e020 	ldr.w	lr, [sp, #32]
  410ab8:	f805 ac01 	strb.w	sl, [r5, #-1]
  410abc:	4575      	cmp	r5, lr
  410abe:	46ab      	mov	fp, r5
  410ac0:	f000 82b3 	beq.w	41102a <_dtoa_r+0xc32>
  410ac4:	4649      	mov	r1, r9
  410ac6:	220a      	movs	r2, #10
  410ac8:	2300      	movs	r3, #0
  410aca:	4620      	mov	r0, r4
  410acc:	f001 fc9c 	bl	412408 <__multadd>
  410ad0:	42be      	cmp	r6, r7
  410ad2:	4681      	mov	r9, r0
  410ad4:	4631      	mov	r1, r6
  410ad6:	4620      	mov	r0, r4
  410ad8:	f04f 020a 	mov.w	r2, #10
  410adc:	f04f 0300 	mov.w	r3, #0
  410ae0:	d1a3      	bne.n	410a2a <_dtoa_r+0x632>
  410ae2:	f001 fc91 	bl	412408 <__multadd>
  410ae6:	4606      	mov	r6, r0
  410ae8:	4607      	mov	r7, r0
  410aea:	e7a8      	b.n	410a3e <_dtoa_r+0x646>
  410aec:	2600      	movs	r6, #0
  410aee:	960b      	str	r6, [sp, #44]	; 0x2c
  410af0:	9e07      	ldr	r6, [sp, #28]
  410af2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  410af6:	44b6      	add	lr, r6
  410af8:	f10e 0901 	add.w	r9, lr, #1
  410afc:	f1b9 0f00 	cmp.w	r9, #0
  410b00:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  410b04:	464e      	mov	r6, r9
  410b06:	f340 8150 	ble.w	410daa <_dtoa_r+0x9b2>
  410b0a:	2100      	movs	r1, #0
  410b0c:	2e17      	cmp	r6, #23
  410b0e:	6461      	str	r1, [r4, #68]	; 0x44
  410b10:	d90a      	bls.n	410b28 <_dtoa_r+0x730>
  410b12:	2201      	movs	r2, #1
  410b14:	2304      	movs	r3, #4
  410b16:	005b      	lsls	r3, r3, #1
  410b18:	f103 0014 	add.w	r0, r3, #20
  410b1c:	42b0      	cmp	r0, r6
  410b1e:	4611      	mov	r1, r2
  410b20:	f102 0201 	add.w	r2, r2, #1
  410b24:	d9f7      	bls.n	410b16 <_dtoa_r+0x71e>
  410b26:	6461      	str	r1, [r4, #68]	; 0x44
  410b28:	4620      	mov	r0, r4
  410b2a:	f001 fc3d 	bl	4123a8 <_Balloc>
  410b2e:	2e0e      	cmp	r6, #14
  410b30:	9009      	str	r0, [sp, #36]	; 0x24
  410b32:	6420      	str	r0, [r4, #64]	; 0x40
  410b34:	f63f ad6c 	bhi.w	410610 <_dtoa_r+0x218>
  410b38:	2d00      	cmp	r5, #0
  410b3a:	f43f ad69 	beq.w	410610 <_dtoa_r+0x218>
  410b3e:	9d07      	ldr	r5, [sp, #28]
  410b40:	2d00      	cmp	r5, #0
  410b42:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  410b46:	f340 821b 	ble.w	410f80 <_dtoa_r+0xb88>
  410b4a:	4b51      	ldr	r3, [pc, #324]	; (410c90 <_dtoa_r+0x898>)
  410b4c:	f005 020f 	and.w	r2, r5, #15
  410b50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410b54:	112d      	asrs	r5, r5, #4
  410b56:	e9d3 6700 	ldrd	r6, r7, [r3]
  410b5a:	06eb      	lsls	r3, r5, #27
  410b5c:	f140 81cd 	bpl.w	410efa <_dtoa_r+0xb02>
  410b60:	4b4c      	ldr	r3, [pc, #304]	; (410c94 <_dtoa_r+0x89c>)
  410b62:	4650      	mov	r0, sl
  410b64:	4659      	mov	r1, fp
  410b66:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  410b6a:	f004 feb3 	bl	4158d4 <__aeabi_ddiv>
  410b6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  410b72:	f005 050f 	and.w	r5, r5, #15
  410b76:	f04f 0803 	mov.w	r8, #3
  410b7a:	b18d      	cbz	r5, 410ba0 <_dtoa_r+0x7a8>
  410b7c:	f8df a114 	ldr.w	sl, [pc, #276]	; 410c94 <_dtoa_r+0x89c>
  410b80:	4630      	mov	r0, r6
  410b82:	4639      	mov	r1, r7
  410b84:	07ee      	lsls	r6, r5, #31
  410b86:	d505      	bpl.n	410b94 <_dtoa_r+0x79c>
  410b88:	e9da 2300 	ldrd	r2, r3, [sl]
  410b8c:	f108 0801 	add.w	r8, r8, #1
  410b90:	f004 fd76 	bl	415680 <__aeabi_dmul>
  410b94:	106d      	asrs	r5, r5, #1
  410b96:	f10a 0a08 	add.w	sl, sl, #8
  410b9a:	d1f3      	bne.n	410b84 <_dtoa_r+0x78c>
  410b9c:	4606      	mov	r6, r0
  410b9e:	460f      	mov	r7, r1
  410ba0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  410ba4:	4632      	mov	r2, r6
  410ba6:	463b      	mov	r3, r7
  410ba8:	f004 fe94 	bl	4158d4 <__aeabi_ddiv>
  410bac:	4682      	mov	sl, r0
  410bae:	468b      	mov	fp, r1
  410bb0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  410bb2:	b145      	cbz	r5, 410bc6 <_dtoa_r+0x7ce>
  410bb4:	4650      	mov	r0, sl
  410bb6:	4659      	mov	r1, fp
  410bb8:	2200      	movs	r2, #0
  410bba:	4b37      	ldr	r3, [pc, #220]	; (410c98 <_dtoa_r+0x8a0>)
  410bbc:	f004 ffd2 	bl	415b64 <__aeabi_dcmplt>
  410bc0:	2800      	cmp	r0, #0
  410bc2:	f040 82a9 	bne.w	411118 <_dtoa_r+0xd20>
  410bc6:	4640      	mov	r0, r8
  410bc8:	f004 fcf4 	bl	4155b4 <__aeabi_i2d>
  410bcc:	4652      	mov	r2, sl
  410bce:	465b      	mov	r3, fp
  410bd0:	f004 fd56 	bl	415680 <__aeabi_dmul>
  410bd4:	2200      	movs	r2, #0
  410bd6:	4b31      	ldr	r3, [pc, #196]	; (410c9c <_dtoa_r+0x8a4>)
  410bd8:	f004 fba0 	bl	41531c <__adddf3>
  410bdc:	4606      	mov	r6, r0
  410bde:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  410be2:	f1b9 0f00 	cmp.w	r9, #0
  410be6:	f000 815a 	beq.w	410e9e <_dtoa_r+0xaa6>
  410bea:	9d07      	ldr	r5, [sp, #28]
  410bec:	9517      	str	r5, [sp, #92]	; 0x5c
  410bee:	46c8      	mov	r8, r9
  410bf0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  410bf2:	2d00      	cmp	r5, #0
  410bf4:	f000 8222 	beq.w	41103c <_dtoa_r+0xc44>
  410bf8:	4b25      	ldr	r3, [pc, #148]	; (410c90 <_dtoa_r+0x898>)
  410bfa:	4929      	ldr	r1, [pc, #164]	; (410ca0 <_dtoa_r+0x8a8>)
  410bfc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  410c00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  410c04:	2000      	movs	r0, #0
  410c06:	f004 fe65 	bl	4158d4 <__aeabi_ddiv>
  410c0a:	4632      	mov	r2, r6
  410c0c:	463b      	mov	r3, r7
  410c0e:	f004 fb83 	bl	415318 <__aeabi_dsub>
  410c12:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  410c16:	4659      	mov	r1, fp
  410c18:	4650      	mov	r0, sl
  410c1a:	f004 ffcb 	bl	415bb4 <__aeabi_d2iz>
  410c1e:	4605      	mov	r5, r0
  410c20:	f004 fcc8 	bl	4155b4 <__aeabi_i2d>
  410c24:	4602      	mov	r2, r0
  410c26:	460b      	mov	r3, r1
  410c28:	4650      	mov	r0, sl
  410c2a:	4659      	mov	r1, fp
  410c2c:	f004 fb74 	bl	415318 <__aeabi_dsub>
  410c30:	3530      	adds	r5, #48	; 0x30
  410c32:	9e09      	ldr	r6, [sp, #36]	; 0x24
  410c34:	e9cd 0104 	strd	r0, r1, [sp, #16]
  410c38:	b2ed      	uxtb	r5, r5
  410c3a:	7035      	strb	r5, [r6, #0]
  410c3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  410c40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  410c44:	f106 0b01 	add.w	fp, r6, #1
  410c48:	f004 ffaa 	bl	415ba0 <__aeabi_dcmpgt>
  410c4c:	2800      	cmp	r0, #0
  410c4e:	f040 82a9 	bne.w	4111a4 <_dtoa_r+0xdac>
  410c52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  410c56:	2000      	movs	r0, #0
  410c58:	490f      	ldr	r1, [pc, #60]	; (410c98 <_dtoa_r+0x8a0>)
  410c5a:	f004 fb5d 	bl	415318 <__aeabi_dsub>
  410c5e:	4602      	mov	r2, r0
  410c60:	460b      	mov	r3, r1
  410c62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  410c66:	f004 ff9b 	bl	415ba0 <__aeabi_dcmpgt>
  410c6a:	2800      	cmp	r0, #0
  410c6c:	f040 82a0 	bne.w	4111b0 <_dtoa_r+0xdb8>
  410c70:	f1b8 0f01 	cmp.w	r8, #1
  410c74:	f340 8180 	ble.w	410f78 <_dtoa_r+0xb80>
  410c78:	44b0      	add	r8, r6
  410c7a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  410c7e:	46a2      	mov	sl, r4
  410c80:	46c1      	mov	r9, r8
  410c82:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  410c86:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  410c8a:	e019      	b.n	410cc0 <_dtoa_r+0x8c8>
  410c8c:	fffffbee 	.word	0xfffffbee
  410c90:	00416410 	.word	0x00416410
  410c94:	004164d8 	.word	0x004164d8
  410c98:	3ff00000 	.word	0x3ff00000
  410c9c:	401c0000 	.word	0x401c0000
  410ca0:	3fe00000 	.word	0x3fe00000
  410ca4:	2000      	movs	r0, #0
  410ca6:	49a8      	ldr	r1, [pc, #672]	; (410f48 <_dtoa_r+0xb50>)
  410ca8:	f004 fb36 	bl	415318 <__aeabi_dsub>
  410cac:	4622      	mov	r2, r4
  410cae:	462b      	mov	r3, r5
  410cb0:	f004 ff58 	bl	415b64 <__aeabi_dcmplt>
  410cb4:	2800      	cmp	r0, #0
  410cb6:	f040 8279 	bne.w	4111ac <_dtoa_r+0xdb4>
  410cba:	45cb      	cmp	fp, r9
  410cbc:	f000 8159 	beq.w	410f72 <_dtoa_r+0xb7a>
  410cc0:	4620      	mov	r0, r4
  410cc2:	4629      	mov	r1, r5
  410cc4:	2200      	movs	r2, #0
  410cc6:	4ba1      	ldr	r3, [pc, #644]	; (410f4c <_dtoa_r+0xb54>)
  410cc8:	f004 fcda 	bl	415680 <__aeabi_dmul>
  410ccc:	2200      	movs	r2, #0
  410cce:	4b9f      	ldr	r3, [pc, #636]	; (410f4c <_dtoa_r+0xb54>)
  410cd0:	4604      	mov	r4, r0
  410cd2:	460d      	mov	r5, r1
  410cd4:	4630      	mov	r0, r6
  410cd6:	4639      	mov	r1, r7
  410cd8:	f004 fcd2 	bl	415680 <__aeabi_dmul>
  410cdc:	460f      	mov	r7, r1
  410cde:	4606      	mov	r6, r0
  410ce0:	f004 ff68 	bl	415bb4 <__aeabi_d2iz>
  410ce4:	4680      	mov	r8, r0
  410ce6:	f004 fc65 	bl	4155b4 <__aeabi_i2d>
  410cea:	4602      	mov	r2, r0
  410cec:	460b      	mov	r3, r1
  410cee:	4630      	mov	r0, r6
  410cf0:	4639      	mov	r1, r7
  410cf2:	f004 fb11 	bl	415318 <__aeabi_dsub>
  410cf6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  410cfa:	fa5f f888 	uxtb.w	r8, r8
  410cfe:	4622      	mov	r2, r4
  410d00:	462b      	mov	r3, r5
  410d02:	f80b 8b01 	strb.w	r8, [fp], #1
  410d06:	4606      	mov	r6, r0
  410d08:	460f      	mov	r7, r1
  410d0a:	f004 ff2b 	bl	415b64 <__aeabi_dcmplt>
  410d0e:	4632      	mov	r2, r6
  410d10:	463b      	mov	r3, r7
  410d12:	2800      	cmp	r0, #0
  410d14:	d0c6      	beq.n	410ca4 <_dtoa_r+0x8ac>
  410d16:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  410d18:	9607      	str	r6, [sp, #28]
  410d1a:	4654      	mov	r4, sl
  410d1c:	e539      	b.n	410792 <_dtoa_r+0x39a>
  410d1e:	2600      	movs	r6, #0
  410d20:	960b      	str	r6, [sp, #44]	; 0x2c
  410d22:	9825      	ldr	r0, [sp, #148]	; 0x94
  410d24:	2800      	cmp	r0, #0
  410d26:	dd3c      	ble.n	410da2 <_dtoa_r+0x9aa>
  410d28:	4606      	mov	r6, r0
  410d2a:	900f      	str	r0, [sp, #60]	; 0x3c
  410d2c:	4681      	mov	r9, r0
  410d2e:	e6ec      	b.n	410b0a <_dtoa_r+0x712>
  410d30:	2601      	movs	r6, #1
  410d32:	960b      	str	r6, [sp, #44]	; 0x2c
  410d34:	e7f5      	b.n	410d22 <_dtoa_r+0x92a>
  410d36:	f1b9 0f00 	cmp.w	r9, #0
  410d3a:	f73f ac7c 	bgt.w	410636 <_dtoa_r+0x23e>
  410d3e:	f040 80c6 	bne.w	410ece <_dtoa_r+0xad6>
  410d42:	2200      	movs	r2, #0
  410d44:	4b82      	ldr	r3, [pc, #520]	; (410f50 <_dtoa_r+0xb58>)
  410d46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  410d4a:	f004 fc99 	bl	415680 <__aeabi_dmul>
  410d4e:	4652      	mov	r2, sl
  410d50:	465b      	mov	r3, fp
  410d52:	f004 ff1b 	bl	415b8c <__aeabi_dcmpge>
  410d56:	46c8      	mov	r8, r9
  410d58:	464e      	mov	r6, r9
  410d5a:	2800      	cmp	r0, #0
  410d5c:	d07c      	beq.n	410e58 <_dtoa_r+0xa60>
  410d5e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  410d60:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  410d64:	43ed      	mvns	r5, r5
  410d66:	9507      	str	r5, [sp, #28]
  410d68:	4641      	mov	r1, r8
  410d6a:	4620      	mov	r0, r4
  410d6c:	f001 fb42 	bl	4123f4 <_Bfree>
  410d70:	2e00      	cmp	r6, #0
  410d72:	f47f ae06 	bne.w	410982 <_dtoa_r+0x58a>
  410d76:	e50c      	b.n	410792 <_dtoa_r+0x39a>
  410d78:	990a      	ldr	r1, [sp, #40]	; 0x28
  410d7a:	4620      	mov	r0, r4
  410d7c:	f001 fcd2 	bl	412724 <__pow5mult>
  410d80:	900a      	str	r0, [sp, #40]	; 0x28
  410d82:	e56a      	b.n	41085a <_dtoa_r+0x462>
  410d84:	9d16      	ldr	r5, [sp, #88]	; 0x58
  410d86:	2d00      	cmp	r5, #0
  410d88:	f000 81b7 	beq.w	4110fa <_dtoa_r+0xd02>
  410d8c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  410d90:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  410d92:	9d08      	ldr	r5, [sp, #32]
  410d94:	e527      	b.n	4107e6 <_dtoa_r+0x3ee>
  410d96:	4601      	mov	r1, r0
  410d98:	4620      	mov	r0, r4
  410d9a:	f001 fb2b 	bl	4123f4 <_Bfree>
  410d9e:	2201      	movs	r2, #1
  410da0:	e67a      	b.n	410a98 <_dtoa_r+0x6a0>
  410da2:	2601      	movs	r6, #1
  410da4:	9625      	str	r6, [sp, #148]	; 0x94
  410da6:	960f      	str	r6, [sp, #60]	; 0x3c
  410da8:	46b1      	mov	r9, r6
  410daa:	2100      	movs	r1, #0
  410dac:	6461      	str	r1, [r4, #68]	; 0x44
  410dae:	e6bb      	b.n	410b28 <_dtoa_r+0x730>
  410db0:	980a      	ldr	r0, [sp, #40]	; 0x28
  410db2:	4641      	mov	r1, r8
  410db4:	f001 fd62 	bl	41287c <__mcmp>
  410db8:	2800      	cmp	r0, #0
  410dba:	f6bf ad8f 	bge.w	4108dc <_dtoa_r+0x4e4>
  410dbe:	f8dd e01c 	ldr.w	lr, [sp, #28]
  410dc2:	990a      	ldr	r1, [sp, #40]	; 0x28
  410dc4:	f10e 3eff 	add.w	lr, lr, #4294967295
  410dc8:	4620      	mov	r0, r4
  410dca:	220a      	movs	r2, #10
  410dcc:	2300      	movs	r3, #0
  410dce:	f8cd e01c 	str.w	lr, [sp, #28]
  410dd2:	f001 fb19 	bl	412408 <__multadd>
  410dd6:	900a      	str	r0, [sp, #40]	; 0x28
  410dd8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  410dda:	2800      	cmp	r0, #0
  410ddc:	f040 8207 	bne.w	4111ee <_dtoa_r+0xdf6>
  410de0:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  410de4:	e57a      	b.n	4108dc <_dtoa_r+0x4e4>
  410de6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  410dea:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  410dee:	6918      	ldr	r0, [r3, #16]
  410df0:	f001 fba2 	bl	412538 <__hi0bits>
  410df4:	f1c0 0020 	rsb	r0, r0, #32
  410df8:	e547      	b.n	41088a <_dtoa_r+0x492>
  410dfa:	9809      	ldr	r0, [sp, #36]	; 0x24
  410dfc:	f7ff bb2d 	b.w	41045a <_dtoa_r+0x62>
  410e00:	f1ba 0f00 	cmp.w	sl, #0
  410e04:	f47f ad3b 	bne.w	41087e <_dtoa_r+0x486>
  410e08:	f3cb 0313 	ubfx	r3, fp, #0, #20
  410e0c:	2b00      	cmp	r3, #0
  410e0e:	f040 817b 	bne.w	411108 <_dtoa_r+0xd10>
  410e12:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  410e16:	0d3f      	lsrs	r7, r7, #20
  410e18:	053f      	lsls	r7, r7, #20
  410e1a:	2f00      	cmp	r7, #0
  410e1c:	f43f ad30 	beq.w	410880 <_dtoa_r+0x488>
  410e20:	9a08      	ldr	r2, [sp, #32]
  410e22:	9b06      	ldr	r3, [sp, #24]
  410e24:	3201      	adds	r2, #1
  410e26:	3301      	adds	r3, #1
  410e28:	9208      	str	r2, [sp, #32]
  410e2a:	9306      	str	r3, [sp, #24]
  410e2c:	2701      	movs	r7, #1
  410e2e:	e527      	b.n	410880 <_dtoa_r+0x488>
  410e30:	9924      	ldr	r1, [sp, #144]	; 0x90
  410e32:	2902      	cmp	r1, #2
  410e34:	f77f ad56 	ble.w	4108e4 <_dtoa_r+0x4ec>
  410e38:	f1b9 0f00 	cmp.w	r9, #0
  410e3c:	d18f      	bne.n	410d5e <_dtoa_r+0x966>
  410e3e:	4641      	mov	r1, r8
  410e40:	464b      	mov	r3, r9
  410e42:	2205      	movs	r2, #5
  410e44:	4620      	mov	r0, r4
  410e46:	f001 fadf 	bl	412408 <__multadd>
  410e4a:	4680      	mov	r8, r0
  410e4c:	4641      	mov	r1, r8
  410e4e:	980a      	ldr	r0, [sp, #40]	; 0x28
  410e50:	f001 fd14 	bl	41287c <__mcmp>
  410e54:	2800      	cmp	r0, #0
  410e56:	dd82      	ble.n	410d5e <_dtoa_r+0x966>
  410e58:	9d07      	ldr	r5, [sp, #28]
  410e5a:	3501      	adds	r5, #1
  410e5c:	9507      	str	r5, [sp, #28]
  410e5e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  410e60:	2331      	movs	r3, #49	; 0x31
  410e62:	702b      	strb	r3, [r5, #0]
  410e64:	f105 0b01 	add.w	fp, r5, #1
  410e68:	e77e      	b.n	410d68 <_dtoa_r+0x970>
  410e6a:	9807      	ldr	r0, [sp, #28]
  410e6c:	9909      	ldr	r1, [sp, #36]	; 0x24
  410e6e:	2331      	movs	r3, #49	; 0x31
  410e70:	3001      	adds	r0, #1
  410e72:	9007      	str	r0, [sp, #28]
  410e74:	700b      	strb	r3, [r1, #0]
  410e76:	e576      	b.n	410966 <_dtoa_r+0x56e>
  410e78:	46a3      	mov	fp, r4
  410e7a:	9c03      	ldr	r4, [sp, #12]
  410e7c:	e489      	b.n	410792 <_dtoa_r+0x39a>
  410e7e:	4640      	mov	r0, r8
  410e80:	f004 fb98 	bl	4155b4 <__aeabi_i2d>
  410e84:	4602      	mov	r2, r0
  410e86:	460b      	mov	r3, r1
  410e88:	4650      	mov	r0, sl
  410e8a:	4659      	mov	r1, fp
  410e8c:	f004 fbf8 	bl	415680 <__aeabi_dmul>
  410e90:	2200      	movs	r2, #0
  410e92:	4b30      	ldr	r3, [pc, #192]	; (410f54 <_dtoa_r+0xb5c>)
  410e94:	f004 fa42 	bl	41531c <__adddf3>
  410e98:	4606      	mov	r6, r0
  410e9a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  410e9e:	4650      	mov	r0, sl
  410ea0:	4659      	mov	r1, fp
  410ea2:	2200      	movs	r2, #0
  410ea4:	4b2a      	ldr	r3, [pc, #168]	; (410f50 <_dtoa_r+0xb58>)
  410ea6:	f004 fa37 	bl	415318 <__aeabi_dsub>
  410eaa:	4632      	mov	r2, r6
  410eac:	463b      	mov	r3, r7
  410eae:	4682      	mov	sl, r0
  410eb0:	468b      	mov	fp, r1
  410eb2:	f004 fe75 	bl	415ba0 <__aeabi_dcmpgt>
  410eb6:	2800      	cmp	r0, #0
  410eb8:	f040 80bc 	bne.w	411034 <_dtoa_r+0xc3c>
  410ebc:	4632      	mov	r2, r6
  410ebe:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  410ec2:	4650      	mov	r0, sl
  410ec4:	4659      	mov	r1, fp
  410ec6:	f004 fe4d 	bl	415b64 <__aeabi_dcmplt>
  410eca:	2800      	cmp	r0, #0
  410ecc:	d054      	beq.n	410f78 <_dtoa_r+0xb80>
  410ece:	f04f 0800 	mov.w	r8, #0
  410ed2:	4646      	mov	r6, r8
  410ed4:	e743      	b.n	410d5e <_dtoa_r+0x966>
  410ed6:	990a      	ldr	r1, [sp, #40]	; 0x28
  410ed8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  410eda:	4620      	mov	r0, r4
  410edc:	f001 fc22 	bl	412724 <__pow5mult>
  410ee0:	900a      	str	r0, [sp, #40]	; 0x28
  410ee2:	e4ba      	b.n	41085a <_dtoa_r+0x462>
  410ee4:	2601      	movs	r6, #1
  410ee6:	960b      	str	r6, [sp, #44]	; 0x2c
  410ee8:	e602      	b.n	410af0 <_dtoa_r+0x6f8>
  410eea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  410eec:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  410eee:	970c      	str	r7, [sp, #48]	; 0x30
  410ef0:	1b7b      	subs	r3, r7, r5
  410ef2:	441e      	add	r6, r3
  410ef4:	960d      	str	r6, [sp, #52]	; 0x34
  410ef6:	2700      	movs	r7, #0
  410ef8:	e46f      	b.n	4107da <_dtoa_r+0x3e2>
  410efa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  410efe:	f04f 0802 	mov.w	r8, #2
  410f02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  410f06:	e638      	b.n	410b7a <_dtoa_r+0x782>
  410f08:	2a00      	cmp	r2, #0
  410f0a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  410f0e:	46d9      	mov	r9, fp
  410f10:	dd11      	ble.n	410f36 <_dtoa_r+0xb3e>
  410f12:	990a      	ldr	r1, [sp, #40]	; 0x28
  410f14:	2201      	movs	r2, #1
  410f16:	4620      	mov	r0, r4
  410f18:	f001 fc52 	bl	4127c0 <__lshift>
  410f1c:	4641      	mov	r1, r8
  410f1e:	900a      	str	r0, [sp, #40]	; 0x28
  410f20:	f001 fcac 	bl	41287c <__mcmp>
  410f24:	2800      	cmp	r0, #0
  410f26:	f340 815b 	ble.w	4111e0 <_dtoa_r+0xde8>
  410f2a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  410f2e:	f000 811a 	beq.w	411166 <_dtoa_r+0xd6e>
  410f32:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  410f36:	9b06      	ldr	r3, [sp, #24]
  410f38:	4635      	mov	r5, r6
  410f3a:	f883 a000 	strb.w	sl, [r3]
  410f3e:	f103 0b01 	add.w	fp, r3, #1
  410f42:	463e      	mov	r6, r7
  410f44:	e50f      	b.n	410966 <_dtoa_r+0x56e>
  410f46:	bf00      	nop
  410f48:	3ff00000 	.word	0x3ff00000
  410f4c:	40240000 	.word	0x40240000
  410f50:	40140000 	.word	0x40140000
  410f54:	401c0000 	.word	0x401c0000
  410f58:	d103      	bne.n	410f62 <_dtoa_r+0xb6a>
  410f5a:	f01a 0f01 	tst.w	sl, #1
  410f5e:	f47f acf2 	bne.w	410946 <_dtoa_r+0x54e>
  410f62:	465b      	mov	r3, fp
  410f64:	469b      	mov	fp, r3
  410f66:	3b01      	subs	r3, #1
  410f68:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  410f6c:	2a30      	cmp	r2, #48	; 0x30
  410f6e:	d0f9      	beq.n	410f64 <_dtoa_r+0xb6c>
  410f70:	e4f9      	b.n	410966 <_dtoa_r+0x56e>
  410f72:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  410f76:	4654      	mov	r4, sl
  410f78:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  410f7c:	f7ff bb48 	b.w	410610 <_dtoa_r+0x218>
  410f80:	9e07      	ldr	r6, [sp, #28]
  410f82:	4275      	negs	r5, r6
  410f84:	2d00      	cmp	r5, #0
  410f86:	f000 80c2 	beq.w	41110e <_dtoa_r+0xd16>
  410f8a:	4ba3      	ldr	r3, [pc, #652]	; (411218 <_dtoa_r+0xe20>)
  410f8c:	f005 020f 	and.w	r2, r5, #15
  410f90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410f94:	e9d3 2300 	ldrd	r2, r3, [r3]
  410f98:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  410f9c:	f004 fb70 	bl	415680 <__aeabi_dmul>
  410fa0:	112d      	asrs	r5, r5, #4
  410fa2:	4682      	mov	sl, r0
  410fa4:	468b      	mov	fp, r1
  410fa6:	f000 812d 	beq.w	411204 <_dtoa_r+0xe0c>
  410faa:	4e9c      	ldr	r6, [pc, #624]	; (41121c <_dtoa_r+0xe24>)
  410fac:	f04f 0802 	mov.w	r8, #2
  410fb0:	07ea      	lsls	r2, r5, #31
  410fb2:	d505      	bpl.n	410fc0 <_dtoa_r+0xbc8>
  410fb4:	e9d6 2300 	ldrd	r2, r3, [r6]
  410fb8:	f108 0801 	add.w	r8, r8, #1
  410fbc:	f004 fb60 	bl	415680 <__aeabi_dmul>
  410fc0:	106d      	asrs	r5, r5, #1
  410fc2:	f106 0608 	add.w	r6, r6, #8
  410fc6:	d1f3      	bne.n	410fb0 <_dtoa_r+0xbb8>
  410fc8:	4682      	mov	sl, r0
  410fca:	468b      	mov	fp, r1
  410fcc:	e5f0      	b.n	410bb0 <_dtoa_r+0x7b8>
  410fce:	9e07      	ldr	r6, [sp, #28]
  410fd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  410fd2:	2230      	movs	r2, #48	; 0x30
  410fd4:	702a      	strb	r2, [r5, #0]
  410fd6:	3601      	adds	r6, #1
  410fd8:	2231      	movs	r2, #49	; 0x31
  410fda:	9607      	str	r6, [sp, #28]
  410fdc:	701a      	strb	r2, [r3, #0]
  410fde:	f7ff bbd8 	b.w	410792 <_dtoa_r+0x39a>
  410fe2:	6871      	ldr	r1, [r6, #4]
  410fe4:	4620      	mov	r0, r4
  410fe6:	f001 f9df 	bl	4123a8 <_Balloc>
  410fea:	6933      	ldr	r3, [r6, #16]
  410fec:	1c9a      	adds	r2, r3, #2
  410fee:	4605      	mov	r5, r0
  410ff0:	0092      	lsls	r2, r2, #2
  410ff2:	f106 010c 	add.w	r1, r6, #12
  410ff6:	300c      	adds	r0, #12
  410ff8:	f7fb fd7c 	bl	40caf4 <memcpy>
  410ffc:	4620      	mov	r0, r4
  410ffe:	4629      	mov	r1, r5
  411000:	2201      	movs	r2, #1
  411002:	f001 fbdd 	bl	4127c0 <__lshift>
  411006:	4607      	mov	r7, r0
  411008:	e504      	b.n	410a14 <_dtoa_r+0x61c>
  41100a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  41100e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  411012:	f000 80a8 	beq.w	411166 <_dtoa_r+0xd6e>
  411016:	9d06      	ldr	r5, [sp, #24]
  411018:	f10a 0301 	add.w	r3, sl, #1
  41101c:	702b      	strb	r3, [r5, #0]
  41101e:	4635      	mov	r5, r6
  411020:	9e06      	ldr	r6, [sp, #24]
  411022:	f106 0b01 	add.w	fp, r6, #1
  411026:	463e      	mov	r6, r7
  411028:	e49d      	b.n	410966 <_dtoa_r+0x56e>
  41102a:	4635      	mov	r5, r6
  41102c:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  411030:	463e      	mov	r6, r7
  411032:	e47c      	b.n	41092e <_dtoa_r+0x536>
  411034:	f04f 0800 	mov.w	r8, #0
  411038:	4646      	mov	r6, r8
  41103a:	e70d      	b.n	410e58 <_dtoa_r+0xa60>
  41103c:	4976      	ldr	r1, [pc, #472]	; (411218 <_dtoa_r+0xe20>)
  41103e:	f108 35ff 	add.w	r5, r8, #4294967295
  411042:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  411046:	4632      	mov	r2, r6
  411048:	463b      	mov	r3, r7
  41104a:	e9d1 0100 	ldrd	r0, r1, [r1]
  41104e:	9510      	str	r5, [sp, #64]	; 0x40
  411050:	f004 fb16 	bl	415680 <__aeabi_dmul>
  411054:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  411058:	4659      	mov	r1, fp
  41105a:	4650      	mov	r0, sl
  41105c:	f004 fdaa 	bl	415bb4 <__aeabi_d2iz>
  411060:	4605      	mov	r5, r0
  411062:	f004 faa7 	bl	4155b4 <__aeabi_i2d>
  411066:	4602      	mov	r2, r0
  411068:	460b      	mov	r3, r1
  41106a:	4650      	mov	r0, sl
  41106c:	4659      	mov	r1, fp
  41106e:	f004 f953 	bl	415318 <__aeabi_dsub>
  411072:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  411076:	3530      	adds	r5, #48	; 0x30
  411078:	f1b8 0f01 	cmp.w	r8, #1
  41107c:	4606      	mov	r6, r0
  41107e:	460f      	mov	r7, r1
  411080:	f88e 5000 	strb.w	r5, [lr]
  411084:	f10e 0b01 	add.w	fp, lr, #1
  411088:	d01e      	beq.n	4110c8 <_dtoa_r+0xcd0>
  41108a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  41108c:	1e6b      	subs	r3, r5, #1
  41108e:	eb03 0a08 	add.w	sl, r3, r8
  411092:	2200      	movs	r2, #0
  411094:	4b62      	ldr	r3, [pc, #392]	; (411220 <_dtoa_r+0xe28>)
  411096:	f004 faf3 	bl	415680 <__aeabi_dmul>
  41109a:	460f      	mov	r7, r1
  41109c:	4606      	mov	r6, r0
  41109e:	f004 fd89 	bl	415bb4 <__aeabi_d2iz>
  4110a2:	4680      	mov	r8, r0
  4110a4:	f004 fa86 	bl	4155b4 <__aeabi_i2d>
  4110a8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4110ac:	4602      	mov	r2, r0
  4110ae:	460b      	mov	r3, r1
  4110b0:	4630      	mov	r0, r6
  4110b2:	4639      	mov	r1, r7
  4110b4:	f004 f930 	bl	415318 <__aeabi_dsub>
  4110b8:	f805 8f01 	strb.w	r8, [r5, #1]!
  4110bc:	4555      	cmp	r5, sl
  4110be:	d1e8      	bne.n	411092 <_dtoa_r+0xc9a>
  4110c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4110c2:	4606      	mov	r6, r0
  4110c4:	460f      	mov	r7, r1
  4110c6:	44ab      	add	fp, r5
  4110c8:	2200      	movs	r2, #0
  4110ca:	4b56      	ldr	r3, [pc, #344]	; (411224 <_dtoa_r+0xe2c>)
  4110cc:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  4110d0:	f004 f924 	bl	41531c <__adddf3>
  4110d4:	4632      	mov	r2, r6
  4110d6:	463b      	mov	r3, r7
  4110d8:	f004 fd44 	bl	415b64 <__aeabi_dcmplt>
  4110dc:	2800      	cmp	r0, #0
  4110de:	d04d      	beq.n	41117c <_dtoa_r+0xd84>
  4110e0:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4110e2:	9607      	str	r6, [sp, #28]
  4110e4:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  4110e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4110ea:	f7ff bb4b 	b.w	410784 <_dtoa_r+0x38c>
  4110ee:	9e08      	ldr	r6, [sp, #32]
  4110f0:	2300      	movs	r3, #0
  4110f2:	ebc9 0506 	rsb	r5, r9, r6
  4110f6:	f7ff bb76 	b.w	4107e6 <_dtoa_r+0x3ee>
  4110fa:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4110fc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4110fe:	9d08      	ldr	r5, [sp, #32]
  411100:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  411104:	f7ff bb6f 	b.w	4107e6 <_dtoa_r+0x3ee>
  411108:	4657      	mov	r7, sl
  41110a:	f7ff bbb9 	b.w	410880 <_dtoa_r+0x488>
  41110e:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  411112:	f04f 0802 	mov.w	r8, #2
  411116:	e54b      	b.n	410bb0 <_dtoa_r+0x7b8>
  411118:	f1b9 0f00 	cmp.w	r9, #0
  41111c:	f43f aeaf 	beq.w	410e7e <_dtoa_r+0xa86>
  411120:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  411122:	2e00      	cmp	r6, #0
  411124:	f77f af28 	ble.w	410f78 <_dtoa_r+0xb80>
  411128:	2200      	movs	r2, #0
  41112a:	4b3d      	ldr	r3, [pc, #244]	; (411220 <_dtoa_r+0xe28>)
  41112c:	4650      	mov	r0, sl
  41112e:	4659      	mov	r1, fp
  411130:	f004 faa6 	bl	415680 <__aeabi_dmul>
  411134:	4682      	mov	sl, r0
  411136:	f108 0001 	add.w	r0, r8, #1
  41113a:	468b      	mov	fp, r1
  41113c:	f004 fa3a 	bl	4155b4 <__aeabi_i2d>
  411140:	4602      	mov	r2, r0
  411142:	460b      	mov	r3, r1
  411144:	4650      	mov	r0, sl
  411146:	4659      	mov	r1, fp
  411148:	f004 fa9a 	bl	415680 <__aeabi_dmul>
  41114c:	2200      	movs	r2, #0
  41114e:	4b36      	ldr	r3, [pc, #216]	; (411228 <_dtoa_r+0xe30>)
  411150:	f004 f8e4 	bl	41531c <__adddf3>
  411154:	9d07      	ldr	r5, [sp, #28]
  411156:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  41115a:	3d01      	subs	r5, #1
  41115c:	4606      	mov	r6, r0
  41115e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  411162:	9517      	str	r5, [sp, #92]	; 0x5c
  411164:	e544      	b.n	410bf0 <_dtoa_r+0x7f8>
  411166:	4635      	mov	r5, r6
  411168:	9b06      	ldr	r3, [sp, #24]
  41116a:	9e06      	ldr	r6, [sp, #24]
  41116c:	9909      	ldr	r1, [sp, #36]	; 0x24
  41116e:	2239      	movs	r2, #57	; 0x39
  411170:	7032      	strb	r2, [r6, #0]
  411172:	f103 0b01 	add.w	fp, r3, #1
  411176:	463e      	mov	r6, r7
  411178:	f7ff bbef 	b.w	41095a <_dtoa_r+0x562>
  41117c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  411180:	2000      	movs	r0, #0
  411182:	4928      	ldr	r1, [pc, #160]	; (411224 <_dtoa_r+0xe2c>)
  411184:	f004 f8c8 	bl	415318 <__aeabi_dsub>
  411188:	4632      	mov	r2, r6
  41118a:	463b      	mov	r3, r7
  41118c:	f004 fd08 	bl	415ba0 <__aeabi_dcmpgt>
  411190:	2800      	cmp	r0, #0
  411192:	f43f aef1 	beq.w	410f78 <_dtoa_r+0xb80>
  411196:	465b      	mov	r3, fp
  411198:	469b      	mov	fp, r3
  41119a:	3b01      	subs	r3, #1
  41119c:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  4111a0:	2a30      	cmp	r2, #48	; 0x30
  4111a2:	d0f9      	beq.n	411198 <_dtoa_r+0xda0>
  4111a4:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  4111a6:	9507      	str	r5, [sp, #28]
  4111a8:	f7ff baf3 	b.w	410792 <_dtoa_r+0x39a>
  4111ac:	4645      	mov	r5, r8
  4111ae:	4654      	mov	r4, sl
  4111b0:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4111b2:	9607      	str	r6, [sp, #28]
  4111b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4111b6:	f7ff bae5 	b.w	410784 <_dtoa_r+0x38c>
  4111ba:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4111be:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4111c2:	d0d0      	beq.n	411166 <_dtoa_r+0xd6e>
  4111c4:	9b03      	ldr	r3, [sp, #12]
  4111c6:	4635      	mov	r5, r6
  4111c8:	2b00      	cmp	r3, #0
  4111ca:	9e06      	ldr	r6, [sp, #24]
  4111cc:	bfc8      	it	gt
  4111ce:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  4111d2:	f886 a000 	strb.w	sl, [r6]
  4111d6:	f106 0b01 	add.w	fp, r6, #1
  4111da:	463e      	mov	r6, r7
  4111dc:	f7ff bbc3 	b.w	410966 <_dtoa_r+0x56e>
  4111e0:	f47f aea9 	bne.w	410f36 <_dtoa_r+0xb3e>
  4111e4:	f01a 0f01 	tst.w	sl, #1
  4111e8:	f43f aea5 	beq.w	410f36 <_dtoa_r+0xb3e>
  4111ec:	e69d      	b.n	410f2a <_dtoa_r+0xb32>
  4111ee:	4631      	mov	r1, r6
  4111f0:	4620      	mov	r0, r4
  4111f2:	220a      	movs	r2, #10
  4111f4:	2300      	movs	r3, #0
  4111f6:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4111fa:	f001 f905 	bl	412408 <__multadd>
  4111fe:	4606      	mov	r6, r0
  411200:	f7ff bb6c 	b.w	4108dc <_dtoa_r+0x4e4>
  411204:	f04f 0802 	mov.w	r8, #2
  411208:	e4d2      	b.n	410bb0 <_dtoa_r+0x7b8>
  41120a:	f43f ab52 	beq.w	4108b2 <_dtoa_r+0x4ba>
  41120e:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  411212:	f7ff bbe2 	b.w	4109da <_dtoa_r+0x5e2>
  411216:	bf00      	nop
  411218:	00416410 	.word	0x00416410
  41121c:	004164d8 	.word	0x004164d8
  411220:	40240000 	.word	0x40240000
  411224:	3fe00000 	.word	0x3fe00000
  411228:	401c0000 	.word	0x401c0000
  41122c:	f3af 8000 	nop.w

00411230 <__sflush_r>:
  411230:	898b      	ldrh	r3, [r1, #12]
  411232:	b29a      	uxth	r2, r3
  411234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411238:	460d      	mov	r5, r1
  41123a:	0711      	lsls	r1, r2, #28
  41123c:	4680      	mov	r8, r0
  41123e:	d43c      	bmi.n	4112ba <__sflush_r+0x8a>
  411240:	686a      	ldr	r2, [r5, #4]
  411242:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  411246:	2a00      	cmp	r2, #0
  411248:	81ab      	strh	r3, [r5, #12]
  41124a:	dd59      	ble.n	411300 <__sflush_r+0xd0>
  41124c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  41124e:	2c00      	cmp	r4, #0
  411250:	d04b      	beq.n	4112ea <__sflush_r+0xba>
  411252:	b29b      	uxth	r3, r3
  411254:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  411258:	2100      	movs	r1, #0
  41125a:	b292      	uxth	r2, r2
  41125c:	f8d8 6000 	ldr.w	r6, [r8]
  411260:	f8c8 1000 	str.w	r1, [r8]
  411264:	2a00      	cmp	r2, #0
  411266:	d04f      	beq.n	411308 <__sflush_r+0xd8>
  411268:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  41126a:	075f      	lsls	r7, r3, #29
  41126c:	d505      	bpl.n	41127a <__sflush_r+0x4a>
  41126e:	6869      	ldr	r1, [r5, #4]
  411270:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  411272:	1a52      	subs	r2, r2, r1
  411274:	b10b      	cbz	r3, 41127a <__sflush_r+0x4a>
  411276:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  411278:	1ad2      	subs	r2, r2, r3
  41127a:	4640      	mov	r0, r8
  41127c:	69e9      	ldr	r1, [r5, #28]
  41127e:	2300      	movs	r3, #0
  411280:	47a0      	blx	r4
  411282:	1c44      	adds	r4, r0, #1
  411284:	d04a      	beq.n	41131c <__sflush_r+0xec>
  411286:	89aa      	ldrh	r2, [r5, #12]
  411288:	692b      	ldr	r3, [r5, #16]
  41128a:	602b      	str	r3, [r5, #0]
  41128c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  411290:	b29b      	uxth	r3, r3
  411292:	2200      	movs	r2, #0
  411294:	606a      	str	r2, [r5, #4]
  411296:	04da      	lsls	r2, r3, #19
  411298:	81ab      	strh	r3, [r5, #12]
  41129a:	d44c      	bmi.n	411336 <__sflush_r+0x106>
  41129c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  41129e:	f8c8 6000 	str.w	r6, [r8]
  4112a2:	b311      	cbz	r1, 4112ea <__sflush_r+0xba>
  4112a4:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4112a8:	4299      	cmp	r1, r3
  4112aa:	d002      	beq.n	4112b2 <__sflush_r+0x82>
  4112ac:	4640      	mov	r0, r8
  4112ae:	f000 f9c7 	bl	411640 <_free_r>
  4112b2:	2000      	movs	r0, #0
  4112b4:	6328      	str	r0, [r5, #48]	; 0x30
  4112b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4112ba:	692e      	ldr	r6, [r5, #16]
  4112bc:	b1ae      	cbz	r6, 4112ea <__sflush_r+0xba>
  4112be:	682c      	ldr	r4, [r5, #0]
  4112c0:	602e      	str	r6, [r5, #0]
  4112c2:	0791      	lsls	r1, r2, #30
  4112c4:	bf0c      	ite	eq
  4112c6:	696b      	ldreq	r3, [r5, #20]
  4112c8:	2300      	movne	r3, #0
  4112ca:	1ba4      	subs	r4, r4, r6
  4112cc:	60ab      	str	r3, [r5, #8]
  4112ce:	e00a      	b.n	4112e6 <__sflush_r+0xb6>
  4112d0:	4632      	mov	r2, r6
  4112d2:	4623      	mov	r3, r4
  4112d4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4112d6:	69e9      	ldr	r1, [r5, #28]
  4112d8:	4640      	mov	r0, r8
  4112da:	47b8      	blx	r7
  4112dc:	2800      	cmp	r0, #0
  4112de:	ebc0 0404 	rsb	r4, r0, r4
  4112e2:	4406      	add	r6, r0
  4112e4:	dd04      	ble.n	4112f0 <__sflush_r+0xc0>
  4112e6:	2c00      	cmp	r4, #0
  4112e8:	dcf2      	bgt.n	4112d0 <__sflush_r+0xa0>
  4112ea:	2000      	movs	r0, #0
  4112ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4112f0:	89ab      	ldrh	r3, [r5, #12]
  4112f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4112f6:	81ab      	strh	r3, [r5, #12]
  4112f8:	f04f 30ff 	mov.w	r0, #4294967295
  4112fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411300:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  411302:	2a00      	cmp	r2, #0
  411304:	dca2      	bgt.n	41124c <__sflush_r+0x1c>
  411306:	e7f0      	b.n	4112ea <__sflush_r+0xba>
  411308:	2301      	movs	r3, #1
  41130a:	4640      	mov	r0, r8
  41130c:	69e9      	ldr	r1, [r5, #28]
  41130e:	47a0      	blx	r4
  411310:	1c43      	adds	r3, r0, #1
  411312:	4602      	mov	r2, r0
  411314:	d01e      	beq.n	411354 <__sflush_r+0x124>
  411316:	89ab      	ldrh	r3, [r5, #12]
  411318:	6aac      	ldr	r4, [r5, #40]	; 0x28
  41131a:	e7a6      	b.n	41126a <__sflush_r+0x3a>
  41131c:	f8d8 3000 	ldr.w	r3, [r8]
  411320:	b95b      	cbnz	r3, 41133a <__sflush_r+0x10a>
  411322:	89a9      	ldrh	r1, [r5, #12]
  411324:	606b      	str	r3, [r5, #4]
  411326:	f421 6300 	bic.w	r3, r1, #2048	; 0x800
  41132a:	b29b      	uxth	r3, r3
  41132c:	692a      	ldr	r2, [r5, #16]
  41132e:	81ab      	strh	r3, [r5, #12]
  411330:	04db      	lsls	r3, r3, #19
  411332:	602a      	str	r2, [r5, #0]
  411334:	d5b2      	bpl.n	41129c <__sflush_r+0x6c>
  411336:	6528      	str	r0, [r5, #80]	; 0x50
  411338:	e7b0      	b.n	41129c <__sflush_r+0x6c>
  41133a:	2b1d      	cmp	r3, #29
  41133c:	d001      	beq.n	411342 <__sflush_r+0x112>
  41133e:	2b16      	cmp	r3, #22
  411340:	d119      	bne.n	411376 <__sflush_r+0x146>
  411342:	89aa      	ldrh	r2, [r5, #12]
  411344:	692b      	ldr	r3, [r5, #16]
  411346:	602b      	str	r3, [r5, #0]
  411348:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  41134c:	2300      	movs	r3, #0
  41134e:	81aa      	strh	r2, [r5, #12]
  411350:	606b      	str	r3, [r5, #4]
  411352:	e7a3      	b.n	41129c <__sflush_r+0x6c>
  411354:	f8d8 3000 	ldr.w	r3, [r8]
  411358:	2b00      	cmp	r3, #0
  41135a:	d0dc      	beq.n	411316 <__sflush_r+0xe6>
  41135c:	2b1d      	cmp	r3, #29
  41135e:	d007      	beq.n	411370 <__sflush_r+0x140>
  411360:	2b16      	cmp	r3, #22
  411362:	d005      	beq.n	411370 <__sflush_r+0x140>
  411364:	89ab      	ldrh	r3, [r5, #12]
  411366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  41136a:	81ab      	strh	r3, [r5, #12]
  41136c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411370:	f8c8 6000 	str.w	r6, [r8]
  411374:	e7b9      	b.n	4112ea <__sflush_r+0xba>
  411376:	89ab      	ldrh	r3, [r5, #12]
  411378:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  41137c:	81ab      	strh	r3, [r5, #12]
  41137e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411382:	bf00      	nop

00411384 <_fflush_r>:
  411384:	b510      	push	{r4, lr}
  411386:	4604      	mov	r4, r0
  411388:	b082      	sub	sp, #8
  41138a:	b108      	cbz	r0, 411390 <_fflush_r+0xc>
  41138c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  41138e:	b153      	cbz	r3, 4113a6 <_fflush_r+0x22>
  411390:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  411394:	b908      	cbnz	r0, 41139a <_fflush_r+0x16>
  411396:	b002      	add	sp, #8
  411398:	bd10      	pop	{r4, pc}
  41139a:	4620      	mov	r0, r4
  41139c:	b002      	add	sp, #8
  41139e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4113a2:	f7ff bf45 	b.w	411230 <__sflush_r>
  4113a6:	9101      	str	r1, [sp, #4]
  4113a8:	f000 f808 	bl	4113bc <__sinit>
  4113ac:	9901      	ldr	r1, [sp, #4]
  4113ae:	e7ef      	b.n	411390 <_fflush_r+0xc>

004113b0 <_cleanup_r>:
  4113b0:	4901      	ldr	r1, [pc, #4]	; (4113b8 <_cleanup_r+0x8>)
  4113b2:	f000 bb9f 	b.w	411af4 <_fwalk>
  4113b6:	bf00      	nop
  4113b8:	00414b51 	.word	0x00414b51

004113bc <__sinit>:
  4113bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4113c0:	6b84      	ldr	r4, [r0, #56]	; 0x38
  4113c2:	b083      	sub	sp, #12
  4113c4:	4607      	mov	r7, r0
  4113c6:	2c00      	cmp	r4, #0
  4113c8:	d165      	bne.n	411496 <__sinit+0xda>
  4113ca:	6845      	ldr	r5, [r0, #4]
  4113cc:	4833      	ldr	r0, [pc, #204]	; (41149c <__sinit+0xe0>)
  4113ce:	63f8      	str	r0, [r7, #60]	; 0x3c
  4113d0:	2304      	movs	r3, #4
  4113d2:	2103      	movs	r1, #3
  4113d4:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  4113d8:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  4113dc:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  4113e0:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  4113e4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4113e8:	81ab      	strh	r3, [r5, #12]
  4113ea:	602c      	str	r4, [r5, #0]
  4113ec:	606c      	str	r4, [r5, #4]
  4113ee:	60ac      	str	r4, [r5, #8]
  4113f0:	666c      	str	r4, [r5, #100]	; 0x64
  4113f2:	81ec      	strh	r4, [r5, #14]
  4113f4:	612c      	str	r4, [r5, #16]
  4113f6:	616c      	str	r4, [r5, #20]
  4113f8:	61ac      	str	r4, [r5, #24]
  4113fa:	4621      	mov	r1, r4
  4113fc:	2208      	movs	r2, #8
  4113fe:	f7fb fc13 	bl	40cc28 <memset>
  411402:	68be      	ldr	r6, [r7, #8]
  411404:	f8df b098 	ldr.w	fp, [pc, #152]	; 4114a0 <__sinit+0xe4>
  411408:	f8df a098 	ldr.w	sl, [pc, #152]	; 4114a4 <__sinit+0xe8>
  41140c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4114a8 <__sinit+0xec>
  411410:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4114ac <__sinit+0xf0>
  411414:	61ed      	str	r5, [r5, #28]
  411416:	2301      	movs	r3, #1
  411418:	2209      	movs	r2, #9
  41141a:	f8c5 b020 	str.w	fp, [r5, #32]
  41141e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  411422:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  411426:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  41142a:	4621      	mov	r1, r4
  41142c:	81f3      	strh	r3, [r6, #14]
  41142e:	81b2      	strh	r2, [r6, #12]
  411430:	6034      	str	r4, [r6, #0]
  411432:	6074      	str	r4, [r6, #4]
  411434:	60b4      	str	r4, [r6, #8]
  411436:	6674      	str	r4, [r6, #100]	; 0x64
  411438:	6134      	str	r4, [r6, #16]
  41143a:	6174      	str	r4, [r6, #20]
  41143c:	61b4      	str	r4, [r6, #24]
  41143e:	2208      	movs	r2, #8
  411440:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  411444:	9301      	str	r3, [sp, #4]
  411446:	f7fb fbef 	bl	40cc28 <memset>
  41144a:	68fd      	ldr	r5, [r7, #12]
  41144c:	61f6      	str	r6, [r6, #28]
  41144e:	2012      	movs	r0, #18
  411450:	2202      	movs	r2, #2
  411452:	f8c6 b020 	str.w	fp, [r6, #32]
  411456:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  41145a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  41145e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  411462:	4621      	mov	r1, r4
  411464:	81a8      	strh	r0, [r5, #12]
  411466:	81ea      	strh	r2, [r5, #14]
  411468:	602c      	str	r4, [r5, #0]
  41146a:	606c      	str	r4, [r5, #4]
  41146c:	60ac      	str	r4, [r5, #8]
  41146e:	666c      	str	r4, [r5, #100]	; 0x64
  411470:	612c      	str	r4, [r5, #16]
  411472:	616c      	str	r4, [r5, #20]
  411474:	61ac      	str	r4, [r5, #24]
  411476:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  41147a:	2208      	movs	r2, #8
  41147c:	f7fb fbd4 	bl	40cc28 <memset>
  411480:	9b01      	ldr	r3, [sp, #4]
  411482:	61ed      	str	r5, [r5, #28]
  411484:	f8c5 b020 	str.w	fp, [r5, #32]
  411488:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  41148c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  411490:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  411494:	63bb      	str	r3, [r7, #56]	; 0x38
  411496:	b003      	add	sp, #12
  411498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41149c:	004113b1 	.word	0x004113b1
  4114a0:	0040cedd 	.word	0x0040cedd
  4114a4:	0040cf05 	.word	0x0040cf05
  4114a8:	0040cf3d 	.word	0x0040cf3d
  4114ac:	0040cf5d 	.word	0x0040cf5d

004114b0 <__sfp_lock_acquire>:
  4114b0:	4770      	bx	lr
  4114b2:	bf00      	nop

004114b4 <__sfp_lock_release>:
  4114b4:	4770      	bx	lr
  4114b6:	bf00      	nop

004114b8 <__libc_fini_array>:
  4114b8:	b538      	push	{r3, r4, r5, lr}
  4114ba:	4d09      	ldr	r5, [pc, #36]	; (4114e0 <__libc_fini_array+0x28>)
  4114bc:	4c09      	ldr	r4, [pc, #36]	; (4114e4 <__libc_fini_array+0x2c>)
  4114be:	1b64      	subs	r4, r4, r5
  4114c0:	10a4      	asrs	r4, r4, #2
  4114c2:	bf18      	it	ne
  4114c4:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  4114c8:	d005      	beq.n	4114d6 <__libc_fini_array+0x1e>
  4114ca:	3c01      	subs	r4, #1
  4114cc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4114d0:	4798      	blx	r3
  4114d2:	2c00      	cmp	r4, #0
  4114d4:	d1f9      	bne.n	4114ca <__libc_fini_array+0x12>
  4114d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4114da:	f005 b8d3 	b.w	416684 <_fini>
  4114de:	bf00      	nop
  4114e0:	00416690 	.word	0x00416690
  4114e4:	00416694 	.word	0x00416694

004114e8 <_fputwc_r>:
  4114e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4114ec:	8993      	ldrh	r3, [r2, #12]
  4114ee:	460f      	mov	r7, r1
  4114f0:	0499      	lsls	r1, r3, #18
  4114f2:	b082      	sub	sp, #8
  4114f4:	4614      	mov	r4, r2
  4114f6:	4680      	mov	r8, r0
  4114f8:	d406      	bmi.n	411508 <_fputwc_r+0x20>
  4114fa:	6e52      	ldr	r2, [r2, #100]	; 0x64
  4114fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  411500:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  411504:	81a3      	strh	r3, [r4, #12]
  411506:	6662      	str	r2, [r4, #100]	; 0x64
  411508:	f000 fb2c 	bl	411b64 <__locale_mb_cur_max>
  41150c:	2801      	cmp	r0, #1
  41150e:	d03d      	beq.n	41158c <_fputwc_r+0xa4>
  411510:	463a      	mov	r2, r7
  411512:	4640      	mov	r0, r8
  411514:	a901      	add	r1, sp, #4
  411516:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  41151a:	f003 fa1f 	bl	41495c <_wcrtomb_r>
  41151e:	1c42      	adds	r2, r0, #1
  411520:	4606      	mov	r6, r0
  411522:	d02c      	beq.n	41157e <_fputwc_r+0x96>
  411524:	2800      	cmp	r0, #0
  411526:	d039      	beq.n	41159c <_fputwc_r+0xb4>
  411528:	f89d 1004 	ldrb.w	r1, [sp, #4]
  41152c:	2500      	movs	r5, #0
  41152e:	e009      	b.n	411544 <_fputwc_r+0x5c>
  411530:	6823      	ldr	r3, [r4, #0]
  411532:	7019      	strb	r1, [r3, #0]
  411534:	6823      	ldr	r3, [r4, #0]
  411536:	3301      	adds	r3, #1
  411538:	6023      	str	r3, [r4, #0]
  41153a:	3501      	adds	r5, #1
  41153c:	42b5      	cmp	r5, r6
  41153e:	d22d      	bcs.n	41159c <_fputwc_r+0xb4>
  411540:	ab01      	add	r3, sp, #4
  411542:	5ce9      	ldrb	r1, [r5, r3]
  411544:	68a3      	ldr	r3, [r4, #8]
  411546:	3b01      	subs	r3, #1
  411548:	2b00      	cmp	r3, #0
  41154a:	60a3      	str	r3, [r4, #8]
  41154c:	daf0      	bge.n	411530 <_fputwc_r+0x48>
  41154e:	69a2      	ldr	r2, [r4, #24]
  411550:	4293      	cmp	r3, r2
  411552:	db05      	blt.n	411560 <_fputwc_r+0x78>
  411554:	6823      	ldr	r3, [r4, #0]
  411556:	7019      	strb	r1, [r3, #0]
  411558:	6823      	ldr	r3, [r4, #0]
  41155a:	7819      	ldrb	r1, [r3, #0]
  41155c:	290a      	cmp	r1, #10
  41155e:	d1ea      	bne.n	411536 <_fputwc_r+0x4e>
  411560:	4640      	mov	r0, r8
  411562:	4622      	mov	r2, r4
  411564:	f003 f9a6 	bl	4148b4 <__swbuf_r>
  411568:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  41156c:	4258      	negs	r0, r3
  41156e:	4158      	adcs	r0, r3
  411570:	2800      	cmp	r0, #0
  411572:	d0e2      	beq.n	41153a <_fputwc_r+0x52>
  411574:	f04f 30ff 	mov.w	r0, #4294967295
  411578:	b002      	add	sp, #8
  41157a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  41157e:	89a3      	ldrh	r3, [r4, #12]
  411580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  411584:	81a3      	strh	r3, [r4, #12]
  411586:	b002      	add	sp, #8
  411588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  41158c:	1e7b      	subs	r3, r7, #1
  41158e:	2bfe      	cmp	r3, #254	; 0xfe
  411590:	d8be      	bhi.n	411510 <_fputwc_r+0x28>
  411592:	b2f9      	uxtb	r1, r7
  411594:	4606      	mov	r6, r0
  411596:	f88d 1004 	strb.w	r1, [sp, #4]
  41159a:	e7c7      	b.n	41152c <_fputwc_r+0x44>
  41159c:	4638      	mov	r0, r7
  41159e:	b002      	add	sp, #8
  4115a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004115a4 <_malloc_trim_r>:
  4115a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4115a6:	4d23      	ldr	r5, [pc, #140]	; (411634 <_malloc_trim_r+0x90>)
  4115a8:	460f      	mov	r7, r1
  4115aa:	4604      	mov	r4, r0
  4115ac:	f000 fef8 	bl	4123a0 <__malloc_lock>
  4115b0:	68ab      	ldr	r3, [r5, #8]
  4115b2:	685e      	ldr	r6, [r3, #4]
  4115b4:	f026 0603 	bic.w	r6, r6, #3
  4115b8:	1bf1      	subs	r1, r6, r7
  4115ba:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4115be:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4115c2:	f021 010f 	bic.w	r1, r1, #15
  4115c6:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  4115ca:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  4115ce:	db07      	blt.n	4115e0 <_malloc_trim_r+0x3c>
  4115d0:	4620      	mov	r0, r4
  4115d2:	2100      	movs	r1, #0
  4115d4:	f001 fd56 	bl	413084 <_sbrk_r>
  4115d8:	68ab      	ldr	r3, [r5, #8]
  4115da:	4433      	add	r3, r6
  4115dc:	4298      	cmp	r0, r3
  4115de:	d004      	beq.n	4115ea <_malloc_trim_r+0x46>
  4115e0:	4620      	mov	r0, r4
  4115e2:	f000 fedf 	bl	4123a4 <__malloc_unlock>
  4115e6:	2000      	movs	r0, #0
  4115e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4115ea:	4620      	mov	r0, r4
  4115ec:	4279      	negs	r1, r7
  4115ee:	f001 fd49 	bl	413084 <_sbrk_r>
  4115f2:	3001      	adds	r0, #1
  4115f4:	d00d      	beq.n	411612 <_malloc_trim_r+0x6e>
  4115f6:	4b10      	ldr	r3, [pc, #64]	; (411638 <_malloc_trim_r+0x94>)
  4115f8:	68aa      	ldr	r2, [r5, #8]
  4115fa:	6819      	ldr	r1, [r3, #0]
  4115fc:	1bf6      	subs	r6, r6, r7
  4115fe:	f046 0601 	orr.w	r6, r6, #1
  411602:	4620      	mov	r0, r4
  411604:	1bc9      	subs	r1, r1, r7
  411606:	6056      	str	r6, [r2, #4]
  411608:	6019      	str	r1, [r3, #0]
  41160a:	f000 fecb 	bl	4123a4 <__malloc_unlock>
  41160e:	2001      	movs	r0, #1
  411610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411612:	4620      	mov	r0, r4
  411614:	2100      	movs	r1, #0
  411616:	f001 fd35 	bl	413084 <_sbrk_r>
  41161a:	68ab      	ldr	r3, [r5, #8]
  41161c:	1ac2      	subs	r2, r0, r3
  41161e:	2a0f      	cmp	r2, #15
  411620:	ddde      	ble.n	4115e0 <_malloc_trim_r+0x3c>
  411622:	4d06      	ldr	r5, [pc, #24]	; (41163c <_malloc_trim_r+0x98>)
  411624:	4904      	ldr	r1, [pc, #16]	; (411638 <_malloc_trim_r+0x94>)
  411626:	682d      	ldr	r5, [r5, #0]
  411628:	f042 0201 	orr.w	r2, r2, #1
  41162c:	1b40      	subs	r0, r0, r5
  41162e:	605a      	str	r2, [r3, #4]
  411630:	6008      	str	r0, [r1, #0]
  411632:	e7d5      	b.n	4115e0 <_malloc_trim_r+0x3c>
  411634:	200007fc 	.word	0x200007fc
  411638:	20008924 	.word	0x20008924
  41163c:	20000c08 	.word	0x20000c08

00411640 <_free_r>:
  411640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411644:	460d      	mov	r5, r1
  411646:	4606      	mov	r6, r0
  411648:	2900      	cmp	r1, #0
  41164a:	d055      	beq.n	4116f8 <_free_r+0xb8>
  41164c:	f000 fea8 	bl	4123a0 <__malloc_lock>
  411650:	f855 1c04 	ldr.w	r1, [r5, #-4]
  411654:	f8df c174 	ldr.w	ip, [pc, #372]	; 4117cc <_free_r+0x18c>
  411658:	f021 0301 	bic.w	r3, r1, #1
  41165c:	f1a5 0408 	sub.w	r4, r5, #8
  411660:	18e2      	adds	r2, r4, r3
  411662:	f8dc 0008 	ldr.w	r0, [ip, #8]
  411666:	6857      	ldr	r7, [r2, #4]
  411668:	4290      	cmp	r0, r2
  41166a:	f027 0703 	bic.w	r7, r7, #3
  41166e:	d069      	beq.n	411744 <_free_r+0x104>
  411670:	f011 0101 	ands.w	r1, r1, #1
  411674:	6057      	str	r7, [r2, #4]
  411676:	d032      	beq.n	4116de <_free_r+0x9e>
  411678:	2100      	movs	r1, #0
  41167a:	19d0      	adds	r0, r2, r7
  41167c:	6840      	ldr	r0, [r0, #4]
  41167e:	07c0      	lsls	r0, r0, #31
  411680:	d406      	bmi.n	411690 <_free_r+0x50>
  411682:	443b      	add	r3, r7
  411684:	6890      	ldr	r0, [r2, #8]
  411686:	2900      	cmp	r1, #0
  411688:	d04e      	beq.n	411728 <_free_r+0xe8>
  41168a:	68d2      	ldr	r2, [r2, #12]
  41168c:	60c2      	str	r2, [r0, #12]
  41168e:	6090      	str	r0, [r2, #8]
  411690:	f043 0201 	orr.w	r2, r3, #1
  411694:	6062      	str	r2, [r4, #4]
  411696:	50e3      	str	r3, [r4, r3]
  411698:	b9e1      	cbnz	r1, 4116d4 <_free_r+0x94>
  41169a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  41169e:	d32d      	bcc.n	4116fc <_free_r+0xbc>
  4116a0:	0a5a      	lsrs	r2, r3, #9
  4116a2:	2a04      	cmp	r2, #4
  4116a4:	d86a      	bhi.n	41177c <_free_r+0x13c>
  4116a6:	0998      	lsrs	r0, r3, #6
  4116a8:	3038      	adds	r0, #56	; 0x38
  4116aa:	0041      	lsls	r1, r0, #1
  4116ac:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  4116b0:	4946      	ldr	r1, [pc, #280]	; (4117cc <_free_r+0x18c>)
  4116b2:	f8dc 2008 	ldr.w	r2, [ip, #8]
  4116b6:	4562      	cmp	r2, ip
  4116b8:	d066      	beq.n	411788 <_free_r+0x148>
  4116ba:	6851      	ldr	r1, [r2, #4]
  4116bc:	f021 0103 	bic.w	r1, r1, #3
  4116c0:	428b      	cmp	r3, r1
  4116c2:	d202      	bcs.n	4116ca <_free_r+0x8a>
  4116c4:	6892      	ldr	r2, [r2, #8]
  4116c6:	4594      	cmp	ip, r2
  4116c8:	d1f7      	bne.n	4116ba <_free_r+0x7a>
  4116ca:	68d3      	ldr	r3, [r2, #12]
  4116cc:	60e3      	str	r3, [r4, #12]
  4116ce:	60a2      	str	r2, [r4, #8]
  4116d0:	609c      	str	r4, [r3, #8]
  4116d2:	60d4      	str	r4, [r2, #12]
  4116d4:	4630      	mov	r0, r6
  4116d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4116da:	f000 be63 	b.w	4123a4 <__malloc_unlock>
  4116de:	f855 5c08 	ldr.w	r5, [r5, #-8]
  4116e2:	1b64      	subs	r4, r4, r5
  4116e4:	f10c 0808 	add.w	r8, ip, #8
  4116e8:	68a0      	ldr	r0, [r4, #8]
  4116ea:	4540      	cmp	r0, r8
  4116ec:	442b      	add	r3, r5
  4116ee:	d043      	beq.n	411778 <_free_r+0x138>
  4116f0:	68e5      	ldr	r5, [r4, #12]
  4116f2:	60c5      	str	r5, [r0, #12]
  4116f4:	60a8      	str	r0, [r5, #8]
  4116f6:	e7c0      	b.n	41167a <_free_r+0x3a>
  4116f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4116fc:	08db      	lsrs	r3, r3, #3
  4116fe:	eb0c 02c3 	add.w	r2, ip, r3, lsl #3
  411702:	2501      	movs	r5, #1
  411704:	f8dc 0004 	ldr.w	r0, [ip, #4]
  411708:	6891      	ldr	r1, [r2, #8]
  41170a:	60a1      	str	r1, [r4, #8]
  41170c:	109b      	asrs	r3, r3, #2
  41170e:	fa05 f303 	lsl.w	r3, r5, r3
  411712:	4318      	orrs	r0, r3
  411714:	60e2      	str	r2, [r4, #12]
  411716:	f8cc 0004 	str.w	r0, [ip, #4]
  41171a:	6094      	str	r4, [r2, #8]
  41171c:	4630      	mov	r0, r6
  41171e:	60cc      	str	r4, [r1, #12]
  411720:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  411724:	f000 be3e 	b.w	4123a4 <__malloc_unlock>
  411728:	4d29      	ldr	r5, [pc, #164]	; (4117d0 <_free_r+0x190>)
  41172a:	42a8      	cmp	r0, r5
  41172c:	d1ad      	bne.n	41168a <_free_r+0x4a>
  41172e:	f043 0201 	orr.w	r2, r3, #1
  411732:	f8cc 4014 	str.w	r4, [ip, #20]
  411736:	f8cc 4010 	str.w	r4, [ip, #16]
  41173a:	60e0      	str	r0, [r4, #12]
  41173c:	60a0      	str	r0, [r4, #8]
  41173e:	6062      	str	r2, [r4, #4]
  411740:	50e3      	str	r3, [r4, r3]
  411742:	e7c7      	b.n	4116d4 <_free_r+0x94>
  411744:	441f      	add	r7, r3
  411746:	07cb      	lsls	r3, r1, #31
  411748:	d407      	bmi.n	41175a <_free_r+0x11a>
  41174a:	f855 3c08 	ldr.w	r3, [r5, #-8]
  41174e:	1ae4      	subs	r4, r4, r3
  411750:	441f      	add	r7, r3
  411752:	68a2      	ldr	r2, [r4, #8]
  411754:	68e3      	ldr	r3, [r4, #12]
  411756:	60d3      	str	r3, [r2, #12]
  411758:	609a      	str	r2, [r3, #8]
  41175a:	4b1e      	ldr	r3, [pc, #120]	; (4117d4 <_free_r+0x194>)
  41175c:	681b      	ldr	r3, [r3, #0]
  41175e:	f047 0201 	orr.w	r2, r7, #1
  411762:	429f      	cmp	r7, r3
  411764:	6062      	str	r2, [r4, #4]
  411766:	f8cc 4008 	str.w	r4, [ip, #8]
  41176a:	d3b3      	bcc.n	4116d4 <_free_r+0x94>
  41176c:	4b1a      	ldr	r3, [pc, #104]	; (4117d8 <_free_r+0x198>)
  41176e:	4630      	mov	r0, r6
  411770:	6819      	ldr	r1, [r3, #0]
  411772:	f7ff ff17 	bl	4115a4 <_malloc_trim_r>
  411776:	e7ad      	b.n	4116d4 <_free_r+0x94>
  411778:	2101      	movs	r1, #1
  41177a:	e77e      	b.n	41167a <_free_r+0x3a>
  41177c:	2a14      	cmp	r2, #20
  41177e:	d80c      	bhi.n	41179a <_free_r+0x15a>
  411780:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  411784:	0041      	lsls	r1, r0, #1
  411786:	e791      	b.n	4116ac <_free_r+0x6c>
  411788:	684b      	ldr	r3, [r1, #4]
  41178a:	1080      	asrs	r0, r0, #2
  41178c:	2501      	movs	r5, #1
  41178e:	fa05 f000 	lsl.w	r0, r5, r0
  411792:	4303      	orrs	r3, r0
  411794:	604b      	str	r3, [r1, #4]
  411796:	4613      	mov	r3, r2
  411798:	e798      	b.n	4116cc <_free_r+0x8c>
  41179a:	2a54      	cmp	r2, #84	; 0x54
  41179c:	d803      	bhi.n	4117a6 <_free_r+0x166>
  41179e:	0b18      	lsrs	r0, r3, #12
  4117a0:	306e      	adds	r0, #110	; 0x6e
  4117a2:	0041      	lsls	r1, r0, #1
  4117a4:	e782      	b.n	4116ac <_free_r+0x6c>
  4117a6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4117aa:	d803      	bhi.n	4117b4 <_free_r+0x174>
  4117ac:	0bd8      	lsrs	r0, r3, #15
  4117ae:	3077      	adds	r0, #119	; 0x77
  4117b0:	0041      	lsls	r1, r0, #1
  4117b2:	e77b      	b.n	4116ac <_free_r+0x6c>
  4117b4:	f240 5154 	movw	r1, #1364	; 0x554
  4117b8:	428a      	cmp	r2, r1
  4117ba:	d803      	bhi.n	4117c4 <_free_r+0x184>
  4117bc:	0c98      	lsrs	r0, r3, #18
  4117be:	307c      	adds	r0, #124	; 0x7c
  4117c0:	0041      	lsls	r1, r0, #1
  4117c2:	e773      	b.n	4116ac <_free_r+0x6c>
  4117c4:	21fc      	movs	r1, #252	; 0xfc
  4117c6:	207e      	movs	r0, #126	; 0x7e
  4117c8:	e770      	b.n	4116ac <_free_r+0x6c>
  4117ca:	bf00      	nop
  4117cc:	200007fc 	.word	0x200007fc
  4117d0:	20000804 	.word	0x20000804
  4117d4:	20000c04 	.word	0x20000c04
  4117d8:	20008920 	.word	0x20008920

004117dc <__sfvwrite_r>:
  4117dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4117e0:	6893      	ldr	r3, [r2, #8]
  4117e2:	b083      	sub	sp, #12
  4117e4:	4616      	mov	r6, r2
  4117e6:	4681      	mov	r9, r0
  4117e8:	460c      	mov	r4, r1
  4117ea:	b32b      	cbz	r3, 411838 <__sfvwrite_r+0x5c>
  4117ec:	898b      	ldrh	r3, [r1, #12]
  4117ee:	0719      	lsls	r1, r3, #28
  4117f0:	d526      	bpl.n	411840 <__sfvwrite_r+0x64>
  4117f2:	6922      	ldr	r2, [r4, #16]
  4117f4:	b322      	cbz	r2, 411840 <__sfvwrite_r+0x64>
  4117f6:	f003 0202 	and.w	r2, r3, #2
  4117fa:	b292      	uxth	r2, r2
  4117fc:	6835      	ldr	r5, [r6, #0]
  4117fe:	2a00      	cmp	r2, #0
  411800:	d02c      	beq.n	41185c <__sfvwrite_r+0x80>
  411802:	f04f 0a00 	mov.w	sl, #0
  411806:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 411af0 <__sfvwrite_r+0x314>
  41180a:	46d0      	mov	r8, sl
  41180c:	45d8      	cmp	r8, fp
  41180e:	bf34      	ite	cc
  411810:	4643      	movcc	r3, r8
  411812:	465b      	movcs	r3, fp
  411814:	4652      	mov	r2, sl
  411816:	4648      	mov	r0, r9
  411818:	f1b8 0f00 	cmp.w	r8, #0
  41181c:	d04f      	beq.n	4118be <__sfvwrite_r+0xe2>
  41181e:	69e1      	ldr	r1, [r4, #28]
  411820:	6a67      	ldr	r7, [r4, #36]	; 0x24
  411822:	47b8      	blx	r7
  411824:	2800      	cmp	r0, #0
  411826:	dd56      	ble.n	4118d6 <__sfvwrite_r+0xfa>
  411828:	68b3      	ldr	r3, [r6, #8]
  41182a:	1a1b      	subs	r3, r3, r0
  41182c:	4482      	add	sl, r0
  41182e:	ebc0 0808 	rsb	r8, r0, r8
  411832:	60b3      	str	r3, [r6, #8]
  411834:	2b00      	cmp	r3, #0
  411836:	d1e9      	bne.n	41180c <__sfvwrite_r+0x30>
  411838:	2000      	movs	r0, #0
  41183a:	b003      	add	sp, #12
  41183c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411840:	4648      	mov	r0, r9
  411842:	4621      	mov	r1, r4
  411844:	f7fe fcba 	bl	4101bc <__swsetup_r>
  411848:	2800      	cmp	r0, #0
  41184a:	f040 8148 	bne.w	411ade <__sfvwrite_r+0x302>
  41184e:	89a3      	ldrh	r3, [r4, #12]
  411850:	6835      	ldr	r5, [r6, #0]
  411852:	f003 0202 	and.w	r2, r3, #2
  411856:	b292      	uxth	r2, r2
  411858:	2a00      	cmp	r2, #0
  41185a:	d1d2      	bne.n	411802 <__sfvwrite_r+0x26>
  41185c:	f013 0a01 	ands.w	sl, r3, #1
  411860:	d142      	bne.n	4118e8 <__sfvwrite_r+0x10c>
  411862:	46d0      	mov	r8, sl
  411864:	f1b8 0f00 	cmp.w	r8, #0
  411868:	d023      	beq.n	4118b2 <__sfvwrite_r+0xd6>
  41186a:	059a      	lsls	r2, r3, #22
  41186c:	68a7      	ldr	r7, [r4, #8]
  41186e:	d576      	bpl.n	41195e <__sfvwrite_r+0x182>
  411870:	45b8      	cmp	r8, r7
  411872:	f0c0 80a4 	bcc.w	4119be <__sfvwrite_r+0x1e2>
  411876:	f413 6f90 	tst.w	r3, #1152	; 0x480
  41187a:	f040 80b2 	bne.w	4119e2 <__sfvwrite_r+0x206>
  41187e:	6820      	ldr	r0, [r4, #0]
  411880:	46bb      	mov	fp, r7
  411882:	4651      	mov	r1, sl
  411884:	465a      	mov	r2, fp
  411886:	f000 fd2b 	bl	4122e0 <memmove>
  41188a:	68a2      	ldr	r2, [r4, #8]
  41188c:	6821      	ldr	r1, [r4, #0]
  41188e:	1bd2      	subs	r2, r2, r7
  411890:	eb01 030b 	add.w	r3, r1, fp
  411894:	60a2      	str	r2, [r4, #8]
  411896:	6023      	str	r3, [r4, #0]
  411898:	4642      	mov	r2, r8
  41189a:	68b3      	ldr	r3, [r6, #8]
  41189c:	1a9b      	subs	r3, r3, r2
  41189e:	4492      	add	sl, r2
  4118a0:	ebc2 0808 	rsb	r8, r2, r8
  4118a4:	60b3      	str	r3, [r6, #8]
  4118a6:	2b00      	cmp	r3, #0
  4118a8:	d0c6      	beq.n	411838 <__sfvwrite_r+0x5c>
  4118aa:	89a3      	ldrh	r3, [r4, #12]
  4118ac:	f1b8 0f00 	cmp.w	r8, #0
  4118b0:	d1db      	bne.n	41186a <__sfvwrite_r+0x8e>
  4118b2:	f8d5 a000 	ldr.w	sl, [r5]
  4118b6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4118ba:	3508      	adds	r5, #8
  4118bc:	e7d2      	b.n	411864 <__sfvwrite_r+0x88>
  4118be:	f8d5 a000 	ldr.w	sl, [r5]
  4118c2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4118c6:	3508      	adds	r5, #8
  4118c8:	e7a0      	b.n	41180c <__sfvwrite_r+0x30>
  4118ca:	4648      	mov	r0, r9
  4118cc:	4621      	mov	r1, r4
  4118ce:	f7ff fd59 	bl	411384 <_fflush_r>
  4118d2:	2800      	cmp	r0, #0
  4118d4:	d059      	beq.n	41198a <__sfvwrite_r+0x1ae>
  4118d6:	89a3      	ldrh	r3, [r4, #12]
  4118d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4118dc:	f04f 30ff 	mov.w	r0, #4294967295
  4118e0:	81a3      	strh	r3, [r4, #12]
  4118e2:	b003      	add	sp, #12
  4118e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4118e8:	4692      	mov	sl, r2
  4118ea:	9201      	str	r2, [sp, #4]
  4118ec:	4693      	mov	fp, r2
  4118ee:	4690      	mov	r8, r2
  4118f0:	f1b8 0f00 	cmp.w	r8, #0
  4118f4:	d02b      	beq.n	41194e <__sfvwrite_r+0x172>
  4118f6:	9f01      	ldr	r7, [sp, #4]
  4118f8:	2f00      	cmp	r7, #0
  4118fa:	d064      	beq.n	4119c6 <__sfvwrite_r+0x1ea>
  4118fc:	6820      	ldr	r0, [r4, #0]
  4118fe:	6921      	ldr	r1, [r4, #16]
  411900:	f8d4 c008 	ldr.w	ip, [r4, #8]
  411904:	6962      	ldr	r2, [r4, #20]
  411906:	45c2      	cmp	sl, r8
  411908:	bf34      	ite	cc
  41190a:	4653      	movcc	r3, sl
  41190c:	4643      	movcs	r3, r8
  41190e:	4288      	cmp	r0, r1
  411910:	461f      	mov	r7, r3
  411912:	d903      	bls.n	41191c <__sfvwrite_r+0x140>
  411914:	4494      	add	ip, r2
  411916:	4563      	cmp	r3, ip
  411918:	f300 80ae 	bgt.w	411a78 <__sfvwrite_r+0x29c>
  41191c:	4293      	cmp	r3, r2
  41191e:	db36      	blt.n	41198e <__sfvwrite_r+0x1b2>
  411920:	4613      	mov	r3, r2
  411922:	6a67      	ldr	r7, [r4, #36]	; 0x24
  411924:	69e1      	ldr	r1, [r4, #28]
  411926:	4648      	mov	r0, r9
  411928:	465a      	mov	r2, fp
  41192a:	47b8      	blx	r7
  41192c:	1e07      	subs	r7, r0, #0
  41192e:	ddd2      	ble.n	4118d6 <__sfvwrite_r+0xfa>
  411930:	ebba 0a07 	subs.w	sl, sl, r7
  411934:	d03a      	beq.n	4119ac <__sfvwrite_r+0x1d0>
  411936:	68b3      	ldr	r3, [r6, #8]
  411938:	1bdb      	subs	r3, r3, r7
  41193a:	44bb      	add	fp, r7
  41193c:	ebc7 0808 	rsb	r8, r7, r8
  411940:	60b3      	str	r3, [r6, #8]
  411942:	2b00      	cmp	r3, #0
  411944:	f43f af78 	beq.w	411838 <__sfvwrite_r+0x5c>
  411948:	f1b8 0f00 	cmp.w	r8, #0
  41194c:	d1d3      	bne.n	4118f6 <__sfvwrite_r+0x11a>
  41194e:	2700      	movs	r7, #0
  411950:	f8d5 b000 	ldr.w	fp, [r5]
  411954:	f8d5 8004 	ldr.w	r8, [r5, #4]
  411958:	9701      	str	r7, [sp, #4]
  41195a:	3508      	adds	r5, #8
  41195c:	e7c8      	b.n	4118f0 <__sfvwrite_r+0x114>
  41195e:	6820      	ldr	r0, [r4, #0]
  411960:	6923      	ldr	r3, [r4, #16]
  411962:	4298      	cmp	r0, r3
  411964:	d802      	bhi.n	41196c <__sfvwrite_r+0x190>
  411966:	6963      	ldr	r3, [r4, #20]
  411968:	4598      	cmp	r8, r3
  41196a:	d272      	bcs.n	411a52 <__sfvwrite_r+0x276>
  41196c:	45b8      	cmp	r8, r7
  41196e:	bf38      	it	cc
  411970:	4647      	movcc	r7, r8
  411972:	463a      	mov	r2, r7
  411974:	4651      	mov	r1, sl
  411976:	f000 fcb3 	bl	4122e0 <memmove>
  41197a:	68a3      	ldr	r3, [r4, #8]
  41197c:	6822      	ldr	r2, [r4, #0]
  41197e:	1bdb      	subs	r3, r3, r7
  411980:	443a      	add	r2, r7
  411982:	60a3      	str	r3, [r4, #8]
  411984:	6022      	str	r2, [r4, #0]
  411986:	2b00      	cmp	r3, #0
  411988:	d09f      	beq.n	4118ca <__sfvwrite_r+0xee>
  41198a:	463a      	mov	r2, r7
  41198c:	e785      	b.n	41189a <__sfvwrite_r+0xbe>
  41198e:	461a      	mov	r2, r3
  411990:	4659      	mov	r1, fp
  411992:	9300      	str	r3, [sp, #0]
  411994:	f000 fca4 	bl	4122e0 <memmove>
  411998:	9b00      	ldr	r3, [sp, #0]
  41199a:	68a1      	ldr	r1, [r4, #8]
  41199c:	6822      	ldr	r2, [r4, #0]
  41199e:	1ac9      	subs	r1, r1, r3
  4119a0:	ebba 0a07 	subs.w	sl, sl, r7
  4119a4:	4413      	add	r3, r2
  4119a6:	60a1      	str	r1, [r4, #8]
  4119a8:	6023      	str	r3, [r4, #0]
  4119aa:	d1c4      	bne.n	411936 <__sfvwrite_r+0x15a>
  4119ac:	4648      	mov	r0, r9
  4119ae:	4621      	mov	r1, r4
  4119b0:	f7ff fce8 	bl	411384 <_fflush_r>
  4119b4:	2800      	cmp	r0, #0
  4119b6:	d18e      	bne.n	4118d6 <__sfvwrite_r+0xfa>
  4119b8:	f8cd a004 	str.w	sl, [sp, #4]
  4119bc:	e7bb      	b.n	411936 <__sfvwrite_r+0x15a>
  4119be:	6820      	ldr	r0, [r4, #0]
  4119c0:	4647      	mov	r7, r8
  4119c2:	46c3      	mov	fp, r8
  4119c4:	e75d      	b.n	411882 <__sfvwrite_r+0xa6>
  4119c6:	4658      	mov	r0, fp
  4119c8:	210a      	movs	r1, #10
  4119ca:	4642      	mov	r2, r8
  4119cc:	f000 fc40 	bl	412250 <memchr>
  4119d0:	2800      	cmp	r0, #0
  4119d2:	d07f      	beq.n	411ad4 <__sfvwrite_r+0x2f8>
  4119d4:	f100 0a01 	add.w	sl, r0, #1
  4119d8:	2701      	movs	r7, #1
  4119da:	ebcb 0a0a 	rsb	sl, fp, sl
  4119de:	9701      	str	r7, [sp, #4]
  4119e0:	e78c      	b.n	4118fc <__sfvwrite_r+0x120>
  4119e2:	6822      	ldr	r2, [r4, #0]
  4119e4:	6921      	ldr	r1, [r4, #16]
  4119e6:	6967      	ldr	r7, [r4, #20]
  4119e8:	ebc1 0c02 	rsb	ip, r1, r2
  4119ec:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4119f0:	f10c 0201 	add.w	r2, ip, #1
  4119f4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4119f8:	4442      	add	r2, r8
  4119fa:	107f      	asrs	r7, r7, #1
  4119fc:	4297      	cmp	r7, r2
  4119fe:	bf34      	ite	cc
  411a00:	4617      	movcc	r7, r2
  411a02:	463a      	movcs	r2, r7
  411a04:	055b      	lsls	r3, r3, #21
  411a06:	d54f      	bpl.n	411aa8 <__sfvwrite_r+0x2cc>
  411a08:	4611      	mov	r1, r2
  411a0a:	4648      	mov	r0, r9
  411a0c:	f8cd c000 	str.w	ip, [sp]
  411a10:	f000 f93e 	bl	411c90 <_malloc_r>
  411a14:	f8dd c000 	ldr.w	ip, [sp]
  411a18:	4683      	mov	fp, r0
  411a1a:	2800      	cmp	r0, #0
  411a1c:	d062      	beq.n	411ae4 <__sfvwrite_r+0x308>
  411a1e:	4662      	mov	r2, ip
  411a20:	6921      	ldr	r1, [r4, #16]
  411a22:	f8cd c000 	str.w	ip, [sp]
  411a26:	f7fb f865 	bl	40caf4 <memcpy>
  411a2a:	89a2      	ldrh	r2, [r4, #12]
  411a2c:	f8dd c000 	ldr.w	ip, [sp]
  411a30:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  411a34:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  411a38:	81a2      	strh	r2, [r4, #12]
  411a3a:	eb0b 000c 	add.w	r0, fp, ip
  411a3e:	ebcc 0207 	rsb	r2, ip, r7
  411a42:	f8c4 b010 	str.w	fp, [r4, #16]
  411a46:	6167      	str	r7, [r4, #20]
  411a48:	6020      	str	r0, [r4, #0]
  411a4a:	60a2      	str	r2, [r4, #8]
  411a4c:	4647      	mov	r7, r8
  411a4e:	46c3      	mov	fp, r8
  411a50:	e717      	b.n	411882 <__sfvwrite_r+0xa6>
  411a52:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  411a56:	4590      	cmp	r8, r2
  411a58:	bf38      	it	cc
  411a5a:	4642      	movcc	r2, r8
  411a5c:	fb92 f2f3 	sdiv	r2, r2, r3
  411a60:	fb02 f303 	mul.w	r3, r2, r3
  411a64:	6a67      	ldr	r7, [r4, #36]	; 0x24
  411a66:	69e1      	ldr	r1, [r4, #28]
  411a68:	4648      	mov	r0, r9
  411a6a:	4652      	mov	r2, sl
  411a6c:	47b8      	blx	r7
  411a6e:	2800      	cmp	r0, #0
  411a70:	f77f af31 	ble.w	4118d6 <__sfvwrite_r+0xfa>
  411a74:	4602      	mov	r2, r0
  411a76:	e710      	b.n	41189a <__sfvwrite_r+0xbe>
  411a78:	4662      	mov	r2, ip
  411a7a:	4659      	mov	r1, fp
  411a7c:	f8cd c000 	str.w	ip, [sp]
  411a80:	f000 fc2e 	bl	4122e0 <memmove>
  411a84:	f8dd c000 	ldr.w	ip, [sp]
  411a88:	6823      	ldr	r3, [r4, #0]
  411a8a:	4463      	add	r3, ip
  411a8c:	6023      	str	r3, [r4, #0]
  411a8e:	4648      	mov	r0, r9
  411a90:	4621      	mov	r1, r4
  411a92:	f8cd c000 	str.w	ip, [sp]
  411a96:	f7ff fc75 	bl	411384 <_fflush_r>
  411a9a:	f8dd c000 	ldr.w	ip, [sp]
  411a9e:	2800      	cmp	r0, #0
  411aa0:	f47f af19 	bne.w	4118d6 <__sfvwrite_r+0xfa>
  411aa4:	4667      	mov	r7, ip
  411aa6:	e743      	b.n	411930 <__sfvwrite_r+0x154>
  411aa8:	4648      	mov	r0, r9
  411aaa:	f8cd c000 	str.w	ip, [sp]
  411aae:	f001 f8db 	bl	412c68 <_realloc_r>
  411ab2:	f8dd c000 	ldr.w	ip, [sp]
  411ab6:	4683      	mov	fp, r0
  411ab8:	2800      	cmp	r0, #0
  411aba:	d1be      	bne.n	411a3a <__sfvwrite_r+0x25e>
  411abc:	4648      	mov	r0, r9
  411abe:	6921      	ldr	r1, [r4, #16]
  411ac0:	f7ff fdbe 	bl	411640 <_free_r>
  411ac4:	89a3      	ldrh	r3, [r4, #12]
  411ac6:	220c      	movs	r2, #12
  411ac8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  411acc:	b29b      	uxth	r3, r3
  411ace:	f8c9 2000 	str.w	r2, [r9]
  411ad2:	e701      	b.n	4118d8 <__sfvwrite_r+0xfc>
  411ad4:	2701      	movs	r7, #1
  411ad6:	f108 0a01 	add.w	sl, r8, #1
  411ada:	9701      	str	r7, [sp, #4]
  411adc:	e70e      	b.n	4118fc <__sfvwrite_r+0x120>
  411ade:	f04f 30ff 	mov.w	r0, #4294967295
  411ae2:	e6aa      	b.n	41183a <__sfvwrite_r+0x5e>
  411ae4:	230c      	movs	r3, #12
  411ae6:	f8c9 3000 	str.w	r3, [r9]
  411aea:	89a3      	ldrh	r3, [r4, #12]
  411aec:	e6f4      	b.n	4118d8 <__sfvwrite_r+0xfc>
  411aee:	bf00      	nop
  411af0:	7ffffc00 	.word	0x7ffffc00

00411af4 <_fwalk>:
  411af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411af8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  411afc:	4688      	mov	r8, r1
  411afe:	d01a      	beq.n	411b36 <_fwalk+0x42>
  411b00:	2600      	movs	r6, #0
  411b02:	687d      	ldr	r5, [r7, #4]
  411b04:	68bc      	ldr	r4, [r7, #8]
  411b06:	3d01      	subs	r5, #1
  411b08:	d40f      	bmi.n	411b2a <_fwalk+0x36>
  411b0a:	89a3      	ldrh	r3, [r4, #12]
  411b0c:	2b01      	cmp	r3, #1
  411b0e:	f105 35ff 	add.w	r5, r5, #4294967295
  411b12:	d906      	bls.n	411b22 <_fwalk+0x2e>
  411b14:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  411b18:	3301      	adds	r3, #1
  411b1a:	4620      	mov	r0, r4
  411b1c:	d001      	beq.n	411b22 <_fwalk+0x2e>
  411b1e:	47c0      	blx	r8
  411b20:	4306      	orrs	r6, r0
  411b22:	1c6b      	adds	r3, r5, #1
  411b24:	f104 0468 	add.w	r4, r4, #104	; 0x68
  411b28:	d1ef      	bne.n	411b0a <_fwalk+0x16>
  411b2a:	683f      	ldr	r7, [r7, #0]
  411b2c:	2f00      	cmp	r7, #0
  411b2e:	d1e8      	bne.n	411b02 <_fwalk+0xe>
  411b30:	4630      	mov	r0, r6
  411b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411b36:	463e      	mov	r6, r7
  411b38:	4630      	mov	r0, r6
  411b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411b3e:	bf00      	nop

00411b40 <iswspace>:
  411b40:	28ff      	cmp	r0, #255	; 0xff
  411b42:	d807      	bhi.n	411b54 <iswspace+0x14>
  411b44:	4b04      	ldr	r3, [pc, #16]	; (411b58 <iswspace+0x18>)
  411b46:	681b      	ldr	r3, [r3, #0]
  411b48:	4418      	add	r0, r3
  411b4a:	7840      	ldrb	r0, [r0, #1]
  411b4c:	f000 0008 	and.w	r0, r0, #8
  411b50:	b2c0      	uxtb	r0, r0
  411b52:	4770      	bx	lr
  411b54:	2000      	movs	r0, #0
  411b56:	4770      	bx	lr
  411b58:	2000079c 	.word	0x2000079c

00411b5c <__locale_charset>:
  411b5c:	4800      	ldr	r0, [pc, #0]	; (411b60 <__locale_charset+0x4>)
  411b5e:	4770      	bx	lr
  411b60:	200007d8 	.word	0x200007d8

00411b64 <__locale_mb_cur_max>:
  411b64:	4b01      	ldr	r3, [pc, #4]	; (411b6c <__locale_mb_cur_max+0x8>)
  411b66:	6818      	ldr	r0, [r3, #0]
  411b68:	4770      	bx	lr
  411b6a:	bf00      	nop
  411b6c:	200007f8 	.word	0x200007f8

00411b70 <_localeconv_r>:
  411b70:	4800      	ldr	r0, [pc, #0]	; (411b74 <_localeconv_r+0x4>)
  411b72:	4770      	bx	lr
  411b74:	200007a0 	.word	0x200007a0

00411b78 <_lseek_r>:
  411b78:	b570      	push	{r4, r5, r6, lr}
  411b7a:	4c08      	ldr	r4, [pc, #32]	; (411b9c <_lseek_r+0x24>)
  411b7c:	4606      	mov	r6, r0
  411b7e:	2500      	movs	r5, #0
  411b80:	4608      	mov	r0, r1
  411b82:	4611      	mov	r1, r2
  411b84:	461a      	mov	r2, r3
  411b86:	6025      	str	r5, [r4, #0]
  411b88:	f7fa fbce 	bl	40c328 <_lseek>
  411b8c:	1c43      	adds	r3, r0, #1
  411b8e:	d000      	beq.n	411b92 <_lseek_r+0x1a>
  411b90:	bd70      	pop	{r4, r5, r6, pc}
  411b92:	6823      	ldr	r3, [r4, #0]
  411b94:	2b00      	cmp	r3, #0
  411b96:	d0fb      	beq.n	411b90 <_lseek_r+0x18>
  411b98:	6033      	str	r3, [r6, #0]
  411b9a:	bd70      	pop	{r4, r5, r6, pc}
  411b9c:	200099d0 	.word	0x200099d0

00411ba0 <__smakebuf_r>:
  411ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
  411ba2:	898b      	ldrh	r3, [r1, #12]
  411ba4:	b29a      	uxth	r2, r3
  411ba6:	0796      	lsls	r6, r2, #30
  411ba8:	b091      	sub	sp, #68	; 0x44
  411baa:	460c      	mov	r4, r1
  411bac:	4605      	mov	r5, r0
  411bae:	d437      	bmi.n	411c20 <__smakebuf_r+0x80>
  411bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411bb4:	2900      	cmp	r1, #0
  411bb6:	db17      	blt.n	411be8 <__smakebuf_r+0x48>
  411bb8:	aa01      	add	r2, sp, #4
  411bba:	f002 ffd1 	bl	414b60 <_fstat_r>
  411bbe:	2800      	cmp	r0, #0
  411bc0:	db10      	blt.n	411be4 <__smakebuf_r+0x44>
  411bc2:	9b02      	ldr	r3, [sp, #8]
  411bc4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  411bc8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  411bcc:	424f      	negs	r7, r1
  411bce:	414f      	adcs	r7, r1
  411bd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  411bd4:	d02c      	beq.n	411c30 <__smakebuf_r+0x90>
  411bd6:	89a3      	ldrh	r3, [r4, #12]
  411bd8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  411bdc:	81a3      	strh	r3, [r4, #12]
  411bde:	f44f 6680 	mov.w	r6, #1024	; 0x400
  411be2:	e00b      	b.n	411bfc <__smakebuf_r+0x5c>
  411be4:	89a3      	ldrh	r3, [r4, #12]
  411be6:	b29a      	uxth	r2, r3
  411be8:	f012 0f80 	tst.w	r2, #128	; 0x80
  411bec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  411bf0:	81a3      	strh	r3, [r4, #12]
  411bf2:	bf14      	ite	ne
  411bf4:	2640      	movne	r6, #64	; 0x40
  411bf6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  411bfa:	2700      	movs	r7, #0
  411bfc:	4628      	mov	r0, r5
  411bfe:	4631      	mov	r1, r6
  411c00:	f000 f846 	bl	411c90 <_malloc_r>
  411c04:	89a3      	ldrh	r3, [r4, #12]
  411c06:	2800      	cmp	r0, #0
  411c08:	d029      	beq.n	411c5e <__smakebuf_r+0xbe>
  411c0a:	4a1b      	ldr	r2, [pc, #108]	; (411c78 <__smakebuf_r+0xd8>)
  411c0c:	63ea      	str	r2, [r5, #60]	; 0x3c
  411c0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  411c12:	81a3      	strh	r3, [r4, #12]
  411c14:	6020      	str	r0, [r4, #0]
  411c16:	6120      	str	r0, [r4, #16]
  411c18:	6166      	str	r6, [r4, #20]
  411c1a:	b9a7      	cbnz	r7, 411c46 <__smakebuf_r+0xa6>
  411c1c:	b011      	add	sp, #68	; 0x44
  411c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411c20:	f101 0343 	add.w	r3, r1, #67	; 0x43
  411c24:	2201      	movs	r2, #1
  411c26:	600b      	str	r3, [r1, #0]
  411c28:	610b      	str	r3, [r1, #16]
  411c2a:	614a      	str	r2, [r1, #20]
  411c2c:	b011      	add	sp, #68	; 0x44
  411c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411c30:	4a12      	ldr	r2, [pc, #72]	; (411c7c <__smakebuf_r+0xdc>)
  411c32:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  411c34:	4293      	cmp	r3, r2
  411c36:	d1ce      	bne.n	411bd6 <__smakebuf_r+0x36>
  411c38:	89a3      	ldrh	r3, [r4, #12]
  411c3a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  411c3e:	4333      	orrs	r3, r6
  411c40:	81a3      	strh	r3, [r4, #12]
  411c42:	64e6      	str	r6, [r4, #76]	; 0x4c
  411c44:	e7da      	b.n	411bfc <__smakebuf_r+0x5c>
  411c46:	4628      	mov	r0, r5
  411c48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  411c4c:	f003 fb4e 	bl	4152ec <_isatty_r>
  411c50:	2800      	cmp	r0, #0
  411c52:	d0e3      	beq.n	411c1c <__smakebuf_r+0x7c>
  411c54:	89a3      	ldrh	r3, [r4, #12]
  411c56:	f043 0301 	orr.w	r3, r3, #1
  411c5a:	81a3      	strh	r3, [r4, #12]
  411c5c:	e7de      	b.n	411c1c <__smakebuf_r+0x7c>
  411c5e:	059a      	lsls	r2, r3, #22
  411c60:	d4dc      	bmi.n	411c1c <__smakebuf_r+0x7c>
  411c62:	f104 0243 	add.w	r2, r4, #67	; 0x43
  411c66:	f043 0302 	orr.w	r3, r3, #2
  411c6a:	2101      	movs	r1, #1
  411c6c:	81a3      	strh	r3, [r4, #12]
  411c6e:	6022      	str	r2, [r4, #0]
  411c70:	6122      	str	r2, [r4, #16]
  411c72:	6161      	str	r1, [r4, #20]
  411c74:	e7d2      	b.n	411c1c <__smakebuf_r+0x7c>
  411c76:	bf00      	nop
  411c78:	004113b1 	.word	0x004113b1
  411c7c:	0040cf3d 	.word	0x0040cf3d

00411c80 <malloc>:
  411c80:	4b02      	ldr	r3, [pc, #8]	; (411c8c <malloc+0xc>)
  411c82:	4601      	mov	r1, r0
  411c84:	6818      	ldr	r0, [r3, #0]
  411c86:	f000 b803 	b.w	411c90 <_malloc_r>
  411c8a:	bf00      	nop
  411c8c:	20000798 	.word	0x20000798

00411c90 <_malloc_r>:
  411c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411c94:	f101 050b 	add.w	r5, r1, #11
  411c98:	2d16      	cmp	r5, #22
  411c9a:	b083      	sub	sp, #12
  411c9c:	4606      	mov	r6, r0
  411c9e:	d927      	bls.n	411cf0 <_malloc_r+0x60>
  411ca0:	f035 0507 	bics.w	r5, r5, #7
  411ca4:	d427      	bmi.n	411cf6 <_malloc_r+0x66>
  411ca6:	42a9      	cmp	r1, r5
  411ca8:	d825      	bhi.n	411cf6 <_malloc_r+0x66>
  411caa:	4630      	mov	r0, r6
  411cac:	f000 fb78 	bl	4123a0 <__malloc_lock>
  411cb0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  411cb4:	d226      	bcs.n	411d04 <_malloc_r+0x74>
  411cb6:	4fc1      	ldr	r7, [pc, #772]	; (411fbc <_malloc_r+0x32c>)
  411cb8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  411cbc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  411cc0:	68dc      	ldr	r4, [r3, #12]
  411cc2:	429c      	cmp	r4, r3
  411cc4:	f000 81d2 	beq.w	41206c <_malloc_r+0x3dc>
  411cc8:	6863      	ldr	r3, [r4, #4]
  411cca:	68e2      	ldr	r2, [r4, #12]
  411ccc:	68a1      	ldr	r1, [r4, #8]
  411cce:	f023 0303 	bic.w	r3, r3, #3
  411cd2:	4423      	add	r3, r4
  411cd4:	4630      	mov	r0, r6
  411cd6:	685d      	ldr	r5, [r3, #4]
  411cd8:	60ca      	str	r2, [r1, #12]
  411cda:	f045 0501 	orr.w	r5, r5, #1
  411cde:	6091      	str	r1, [r2, #8]
  411ce0:	605d      	str	r5, [r3, #4]
  411ce2:	f000 fb5f 	bl	4123a4 <__malloc_unlock>
  411ce6:	3408      	adds	r4, #8
  411ce8:	4620      	mov	r0, r4
  411cea:	b003      	add	sp, #12
  411cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411cf0:	2510      	movs	r5, #16
  411cf2:	42a9      	cmp	r1, r5
  411cf4:	d9d9      	bls.n	411caa <_malloc_r+0x1a>
  411cf6:	2400      	movs	r4, #0
  411cf8:	230c      	movs	r3, #12
  411cfa:	4620      	mov	r0, r4
  411cfc:	6033      	str	r3, [r6, #0]
  411cfe:	b003      	add	sp, #12
  411d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411d04:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  411d08:	f000 808a 	beq.w	411e20 <_malloc_r+0x190>
  411d0c:	f1bc 0f04 	cmp.w	ip, #4
  411d10:	f200 8160 	bhi.w	411fd4 <_malloc_r+0x344>
  411d14:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  411d18:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  411d1c:	ea4f 014c 	mov.w	r1, ip, lsl #1
  411d20:	4fa6      	ldr	r7, [pc, #664]	; (411fbc <_malloc_r+0x32c>)
  411d22:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  411d26:	68cc      	ldr	r4, [r1, #12]
  411d28:	42a1      	cmp	r1, r4
  411d2a:	d105      	bne.n	411d38 <_malloc_r+0xa8>
  411d2c:	e00c      	b.n	411d48 <_malloc_r+0xb8>
  411d2e:	2b00      	cmp	r3, #0
  411d30:	da7a      	bge.n	411e28 <_malloc_r+0x198>
  411d32:	68e4      	ldr	r4, [r4, #12]
  411d34:	42a1      	cmp	r1, r4
  411d36:	d007      	beq.n	411d48 <_malloc_r+0xb8>
  411d38:	6862      	ldr	r2, [r4, #4]
  411d3a:	f022 0203 	bic.w	r2, r2, #3
  411d3e:	1b53      	subs	r3, r2, r5
  411d40:	2b0f      	cmp	r3, #15
  411d42:	ddf4      	ble.n	411d2e <_malloc_r+0x9e>
  411d44:	f10c 3cff 	add.w	ip, ip, #4294967295
  411d48:	f10c 0c01 	add.w	ip, ip, #1
  411d4c:	4b9b      	ldr	r3, [pc, #620]	; (411fbc <_malloc_r+0x32c>)
  411d4e:	693c      	ldr	r4, [r7, #16]
  411d50:	f103 0e08 	add.w	lr, r3, #8
  411d54:	4574      	cmp	r4, lr
  411d56:	f000 817e 	beq.w	412056 <_malloc_r+0x3c6>
  411d5a:	6861      	ldr	r1, [r4, #4]
  411d5c:	f021 0103 	bic.w	r1, r1, #3
  411d60:	1b4a      	subs	r2, r1, r5
  411d62:	2a0f      	cmp	r2, #15
  411d64:	f300 8164 	bgt.w	412030 <_malloc_r+0x3a0>
  411d68:	2a00      	cmp	r2, #0
  411d6a:	f8c3 e014 	str.w	lr, [r3, #20]
  411d6e:	f8c3 e010 	str.w	lr, [r3, #16]
  411d72:	da6a      	bge.n	411e4a <_malloc_r+0x1ba>
  411d74:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  411d78:	f080 813a 	bcs.w	411ff0 <_malloc_r+0x360>
  411d7c:	08c9      	lsrs	r1, r1, #3
  411d7e:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
  411d82:	ea4f 08a1 	mov.w	r8, r1, asr #2
  411d86:	685a      	ldr	r2, [r3, #4]
  411d88:	6881      	ldr	r1, [r0, #8]
  411d8a:	60a1      	str	r1, [r4, #8]
  411d8c:	f04f 0901 	mov.w	r9, #1
  411d90:	fa09 f808 	lsl.w	r8, r9, r8
  411d94:	ea48 0202 	orr.w	r2, r8, r2
  411d98:	60e0      	str	r0, [r4, #12]
  411d9a:	605a      	str	r2, [r3, #4]
  411d9c:	6084      	str	r4, [r0, #8]
  411d9e:	60cc      	str	r4, [r1, #12]
  411da0:	ea4f 03ac 	mov.w	r3, ip, asr #2
  411da4:	2001      	movs	r0, #1
  411da6:	4098      	lsls	r0, r3
  411da8:	4290      	cmp	r0, r2
  411daa:	d85b      	bhi.n	411e64 <_malloc_r+0x1d4>
  411dac:	4202      	tst	r2, r0
  411dae:	d106      	bne.n	411dbe <_malloc_r+0x12e>
  411db0:	f02c 0c03 	bic.w	ip, ip, #3
  411db4:	0040      	lsls	r0, r0, #1
  411db6:	4202      	tst	r2, r0
  411db8:	f10c 0c04 	add.w	ip, ip, #4
  411dbc:	d0fa      	beq.n	411db4 <_malloc_r+0x124>
  411dbe:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  411dc2:	4644      	mov	r4, r8
  411dc4:	46e1      	mov	r9, ip
  411dc6:	68e3      	ldr	r3, [r4, #12]
  411dc8:	429c      	cmp	r4, r3
  411dca:	d107      	bne.n	411ddc <_malloc_r+0x14c>
  411dcc:	e145      	b.n	41205a <_malloc_r+0x3ca>
  411dce:	2a00      	cmp	r2, #0
  411dd0:	f280 8156 	bge.w	412080 <_malloc_r+0x3f0>
  411dd4:	68db      	ldr	r3, [r3, #12]
  411dd6:	429c      	cmp	r4, r3
  411dd8:	f000 813f 	beq.w	41205a <_malloc_r+0x3ca>
  411ddc:	6859      	ldr	r1, [r3, #4]
  411dde:	f021 0103 	bic.w	r1, r1, #3
  411de2:	1b4a      	subs	r2, r1, r5
  411de4:	2a0f      	cmp	r2, #15
  411de6:	ddf2      	ble.n	411dce <_malloc_r+0x13e>
  411de8:	461c      	mov	r4, r3
  411dea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  411dee:	f854 8f08 	ldr.w	r8, [r4, #8]!
  411df2:	1959      	adds	r1, r3, r5
  411df4:	f045 0901 	orr.w	r9, r5, #1
  411df8:	f042 0501 	orr.w	r5, r2, #1
  411dfc:	f8c3 9004 	str.w	r9, [r3, #4]
  411e00:	4630      	mov	r0, r6
  411e02:	f8c8 c00c 	str.w	ip, [r8, #12]
  411e06:	f8cc 8008 	str.w	r8, [ip, #8]
  411e0a:	6179      	str	r1, [r7, #20]
  411e0c:	6139      	str	r1, [r7, #16]
  411e0e:	f8c1 e00c 	str.w	lr, [r1, #12]
  411e12:	f8c1 e008 	str.w	lr, [r1, #8]
  411e16:	604d      	str	r5, [r1, #4]
  411e18:	508a      	str	r2, [r1, r2]
  411e1a:	f000 fac3 	bl	4123a4 <__malloc_unlock>
  411e1e:	e763      	b.n	411ce8 <_malloc_r+0x58>
  411e20:	217e      	movs	r1, #126	; 0x7e
  411e22:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  411e26:	e77b      	b.n	411d20 <_malloc_r+0x90>
  411e28:	4422      	add	r2, r4
  411e2a:	68e3      	ldr	r3, [r4, #12]
  411e2c:	6850      	ldr	r0, [r2, #4]
  411e2e:	68a1      	ldr	r1, [r4, #8]
  411e30:	f040 0501 	orr.w	r5, r0, #1
  411e34:	60cb      	str	r3, [r1, #12]
  411e36:	4630      	mov	r0, r6
  411e38:	6099      	str	r1, [r3, #8]
  411e3a:	6055      	str	r5, [r2, #4]
  411e3c:	f000 fab2 	bl	4123a4 <__malloc_unlock>
  411e40:	3408      	adds	r4, #8
  411e42:	4620      	mov	r0, r4
  411e44:	b003      	add	sp, #12
  411e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411e4a:	4421      	add	r1, r4
  411e4c:	4630      	mov	r0, r6
  411e4e:	684b      	ldr	r3, [r1, #4]
  411e50:	f043 0301 	orr.w	r3, r3, #1
  411e54:	604b      	str	r3, [r1, #4]
  411e56:	f000 faa5 	bl	4123a4 <__malloc_unlock>
  411e5a:	3408      	adds	r4, #8
  411e5c:	4620      	mov	r0, r4
  411e5e:	b003      	add	sp, #12
  411e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411e64:	68bc      	ldr	r4, [r7, #8]
  411e66:	6863      	ldr	r3, [r4, #4]
  411e68:	f023 0903 	bic.w	r9, r3, #3
  411e6c:	45a9      	cmp	r9, r5
  411e6e:	d304      	bcc.n	411e7a <_malloc_r+0x1ea>
  411e70:	ebc5 0309 	rsb	r3, r5, r9
  411e74:	2b0f      	cmp	r3, #15
  411e76:	f300 8091 	bgt.w	411f9c <_malloc_r+0x30c>
  411e7a:	4b51      	ldr	r3, [pc, #324]	; (411fc0 <_malloc_r+0x330>)
  411e7c:	4a51      	ldr	r2, [pc, #324]	; (411fc4 <_malloc_r+0x334>)
  411e7e:	6819      	ldr	r1, [r3, #0]
  411e80:	6813      	ldr	r3, [r2, #0]
  411e82:	3301      	adds	r3, #1
  411e84:	eb05 0a01 	add.w	sl, r5, r1
  411e88:	eb04 0b09 	add.w	fp, r4, r9
  411e8c:	f000 8161 	beq.w	412152 <_malloc_r+0x4c2>
  411e90:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  411e94:	f10a 0a0f 	add.w	sl, sl, #15
  411e98:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  411e9c:	f02a 0a0f 	bic.w	sl, sl, #15
  411ea0:	4630      	mov	r0, r6
  411ea2:	4651      	mov	r1, sl
  411ea4:	9201      	str	r2, [sp, #4]
  411ea6:	f001 f8ed 	bl	413084 <_sbrk_r>
  411eaa:	f1b0 3fff 	cmp.w	r0, #4294967295
  411eae:	4680      	mov	r8, r0
  411eb0:	9a01      	ldr	r2, [sp, #4]
  411eb2:	f000 8100 	beq.w	4120b6 <_malloc_r+0x426>
  411eb6:	4583      	cmp	fp, r0
  411eb8:	f200 80fa 	bhi.w	4120b0 <_malloc_r+0x420>
  411ebc:	f8df c110 	ldr.w	ip, [pc, #272]	; 411fd0 <_malloc_r+0x340>
  411ec0:	f8dc 3000 	ldr.w	r3, [ip]
  411ec4:	45c3      	cmp	fp, r8
  411ec6:	4453      	add	r3, sl
  411ec8:	f8cc 3000 	str.w	r3, [ip]
  411ecc:	f000 814a 	beq.w	412164 <_malloc_r+0x4d4>
  411ed0:	6812      	ldr	r2, [r2, #0]
  411ed2:	493c      	ldr	r1, [pc, #240]	; (411fc4 <_malloc_r+0x334>)
  411ed4:	3201      	adds	r2, #1
  411ed6:	bf1b      	ittet	ne
  411ed8:	ebcb 0b08 	rsbne	fp, fp, r8
  411edc:	445b      	addne	r3, fp
  411ede:	f8c1 8000 	streq.w	r8, [r1]
  411ee2:	f8cc 3000 	strne.w	r3, [ip]
  411ee6:	f018 0307 	ands.w	r3, r8, #7
  411eea:	f000 8113 	beq.w	412114 <_malloc_r+0x484>
  411eee:	f1c3 0208 	rsb	r2, r3, #8
  411ef2:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  411ef6:	4490      	add	r8, r2
  411ef8:	3308      	adds	r3, #8
  411efa:	44c2      	add	sl, r8
  411efc:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  411f00:	ebca 0a03 	rsb	sl, sl, r3
  411f04:	4651      	mov	r1, sl
  411f06:	4630      	mov	r0, r6
  411f08:	f8cd c004 	str.w	ip, [sp, #4]
  411f0c:	f001 f8ba 	bl	413084 <_sbrk_r>
  411f10:	1c43      	adds	r3, r0, #1
  411f12:	f8dd c004 	ldr.w	ip, [sp, #4]
  411f16:	f000 8135 	beq.w	412184 <_malloc_r+0x4f4>
  411f1a:	ebc8 0200 	rsb	r2, r8, r0
  411f1e:	4452      	add	r2, sl
  411f20:	f042 0201 	orr.w	r2, r2, #1
  411f24:	f8dc 3000 	ldr.w	r3, [ip]
  411f28:	f8c7 8008 	str.w	r8, [r7, #8]
  411f2c:	4453      	add	r3, sl
  411f2e:	42bc      	cmp	r4, r7
  411f30:	f8c8 2004 	str.w	r2, [r8, #4]
  411f34:	f8cc 3000 	str.w	r3, [ip]
  411f38:	f8df a094 	ldr.w	sl, [pc, #148]	; 411fd0 <_malloc_r+0x340>
  411f3c:	d015      	beq.n	411f6a <_malloc_r+0x2da>
  411f3e:	f1b9 0f0f 	cmp.w	r9, #15
  411f42:	f240 80ea 	bls.w	41211a <_malloc_r+0x48a>
  411f46:	6861      	ldr	r1, [r4, #4]
  411f48:	f1a9 020c 	sub.w	r2, r9, #12
  411f4c:	f022 0207 	bic.w	r2, r2, #7
  411f50:	f001 0e01 	and.w	lr, r1, #1
  411f54:	18a1      	adds	r1, r4, r2
  411f56:	2005      	movs	r0, #5
  411f58:	ea42 0e0e 	orr.w	lr, r2, lr
  411f5c:	2a0f      	cmp	r2, #15
  411f5e:	f8c4 e004 	str.w	lr, [r4, #4]
  411f62:	6048      	str	r0, [r1, #4]
  411f64:	6088      	str	r0, [r1, #8]
  411f66:	f200 8111 	bhi.w	41218c <_malloc_r+0x4fc>
  411f6a:	4a17      	ldr	r2, [pc, #92]	; (411fc8 <_malloc_r+0x338>)
  411f6c:	68bc      	ldr	r4, [r7, #8]
  411f6e:	6811      	ldr	r1, [r2, #0]
  411f70:	428b      	cmp	r3, r1
  411f72:	bf88      	it	hi
  411f74:	6013      	strhi	r3, [r2, #0]
  411f76:	4a15      	ldr	r2, [pc, #84]	; (411fcc <_malloc_r+0x33c>)
  411f78:	6811      	ldr	r1, [r2, #0]
  411f7a:	428b      	cmp	r3, r1
  411f7c:	bf88      	it	hi
  411f7e:	6013      	strhi	r3, [r2, #0]
  411f80:	6862      	ldr	r2, [r4, #4]
  411f82:	f022 0203 	bic.w	r2, r2, #3
  411f86:	4295      	cmp	r5, r2
  411f88:	ebc5 0302 	rsb	r3, r5, r2
  411f8c:	d801      	bhi.n	411f92 <_malloc_r+0x302>
  411f8e:	2b0f      	cmp	r3, #15
  411f90:	dc04      	bgt.n	411f9c <_malloc_r+0x30c>
  411f92:	4630      	mov	r0, r6
  411f94:	f000 fa06 	bl	4123a4 <__malloc_unlock>
  411f98:	2400      	movs	r4, #0
  411f9a:	e6a5      	b.n	411ce8 <_malloc_r+0x58>
  411f9c:	1962      	adds	r2, r4, r5
  411f9e:	f043 0301 	orr.w	r3, r3, #1
  411fa2:	f045 0501 	orr.w	r5, r5, #1
  411fa6:	6065      	str	r5, [r4, #4]
  411fa8:	4630      	mov	r0, r6
  411faa:	60ba      	str	r2, [r7, #8]
  411fac:	6053      	str	r3, [r2, #4]
  411fae:	f000 f9f9 	bl	4123a4 <__malloc_unlock>
  411fb2:	3408      	adds	r4, #8
  411fb4:	4620      	mov	r0, r4
  411fb6:	b003      	add	sp, #12
  411fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411fbc:	200007fc 	.word	0x200007fc
  411fc0:	20008920 	.word	0x20008920
  411fc4:	20000c08 	.word	0x20000c08
  411fc8:	2000891c 	.word	0x2000891c
  411fcc:	20008918 	.word	0x20008918
  411fd0:	20008924 	.word	0x20008924
  411fd4:	f1bc 0f14 	cmp.w	ip, #20
  411fd8:	d961      	bls.n	41209e <_malloc_r+0x40e>
  411fda:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  411fde:	f200 808f 	bhi.w	412100 <_malloc_r+0x470>
  411fe2:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  411fe6:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  411fea:	ea4f 014c 	mov.w	r1, ip, lsl #1
  411fee:	e697      	b.n	411d20 <_malloc_r+0x90>
  411ff0:	0a4b      	lsrs	r3, r1, #9
  411ff2:	2b04      	cmp	r3, #4
  411ff4:	d958      	bls.n	4120a8 <_malloc_r+0x418>
  411ff6:	2b14      	cmp	r3, #20
  411ff8:	f200 80ae 	bhi.w	412158 <_malloc_r+0x4c8>
  411ffc:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  412000:	0050      	lsls	r0, r2, #1
  412002:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  412006:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4121c4 <_malloc_r+0x534>
  41200a:	6883      	ldr	r3, [r0, #8]
  41200c:	4283      	cmp	r3, r0
  41200e:	f000 808a 	beq.w	412126 <_malloc_r+0x496>
  412012:	685a      	ldr	r2, [r3, #4]
  412014:	f022 0203 	bic.w	r2, r2, #3
  412018:	4291      	cmp	r1, r2
  41201a:	d202      	bcs.n	412022 <_malloc_r+0x392>
  41201c:	689b      	ldr	r3, [r3, #8]
  41201e:	4298      	cmp	r0, r3
  412020:	d1f7      	bne.n	412012 <_malloc_r+0x382>
  412022:	68d9      	ldr	r1, [r3, #12]
  412024:	687a      	ldr	r2, [r7, #4]
  412026:	60e1      	str	r1, [r4, #12]
  412028:	60a3      	str	r3, [r4, #8]
  41202a:	608c      	str	r4, [r1, #8]
  41202c:	60dc      	str	r4, [r3, #12]
  41202e:	e6b7      	b.n	411da0 <_malloc_r+0x110>
  412030:	1961      	adds	r1, r4, r5
  412032:	f042 0701 	orr.w	r7, r2, #1
  412036:	f045 0501 	orr.w	r5, r5, #1
  41203a:	6065      	str	r5, [r4, #4]
  41203c:	4630      	mov	r0, r6
  41203e:	6159      	str	r1, [r3, #20]
  412040:	6119      	str	r1, [r3, #16]
  412042:	f8c1 e00c 	str.w	lr, [r1, #12]
  412046:	f8c1 e008 	str.w	lr, [r1, #8]
  41204a:	604f      	str	r7, [r1, #4]
  41204c:	508a      	str	r2, [r1, r2]
  41204e:	3408      	adds	r4, #8
  412050:	f000 f9a8 	bl	4123a4 <__malloc_unlock>
  412054:	e648      	b.n	411ce8 <_malloc_r+0x58>
  412056:	685a      	ldr	r2, [r3, #4]
  412058:	e6a2      	b.n	411da0 <_malloc_r+0x110>
  41205a:	f109 0901 	add.w	r9, r9, #1
  41205e:	f019 0f03 	tst.w	r9, #3
  412062:	f104 0408 	add.w	r4, r4, #8
  412066:	f47f aeae 	bne.w	411dc6 <_malloc_r+0x136>
  41206a:	e02d      	b.n	4120c8 <_malloc_r+0x438>
  41206c:	f104 0308 	add.w	r3, r4, #8
  412070:	6964      	ldr	r4, [r4, #20]
  412072:	42a3      	cmp	r3, r4
  412074:	bf08      	it	eq
  412076:	f10c 0c02 	addeq.w	ip, ip, #2
  41207a:	f43f ae67 	beq.w	411d4c <_malloc_r+0xbc>
  41207e:	e623      	b.n	411cc8 <_malloc_r+0x38>
  412080:	4419      	add	r1, r3
  412082:	461c      	mov	r4, r3
  412084:	6848      	ldr	r0, [r1, #4]
  412086:	68db      	ldr	r3, [r3, #12]
  412088:	f854 2f08 	ldr.w	r2, [r4, #8]!
  41208c:	f040 0501 	orr.w	r5, r0, #1
  412090:	604d      	str	r5, [r1, #4]
  412092:	4630      	mov	r0, r6
  412094:	60d3      	str	r3, [r2, #12]
  412096:	609a      	str	r2, [r3, #8]
  412098:	f000 f984 	bl	4123a4 <__malloc_unlock>
  41209c:	e624      	b.n	411ce8 <_malloc_r+0x58>
  41209e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  4120a2:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4120a6:	e63b      	b.n	411d20 <_malloc_r+0x90>
  4120a8:	098a      	lsrs	r2, r1, #6
  4120aa:	3238      	adds	r2, #56	; 0x38
  4120ac:	0050      	lsls	r0, r2, #1
  4120ae:	e7a8      	b.n	412002 <_malloc_r+0x372>
  4120b0:	42bc      	cmp	r4, r7
  4120b2:	f43f af03 	beq.w	411ebc <_malloc_r+0x22c>
  4120b6:	68bc      	ldr	r4, [r7, #8]
  4120b8:	6862      	ldr	r2, [r4, #4]
  4120ba:	f022 0203 	bic.w	r2, r2, #3
  4120be:	e762      	b.n	411f86 <_malloc_r+0x2f6>
  4120c0:	f8d8 8000 	ldr.w	r8, [r8]
  4120c4:	4598      	cmp	r8, r3
  4120c6:	d17b      	bne.n	4121c0 <_malloc_r+0x530>
  4120c8:	f01c 0f03 	tst.w	ip, #3
  4120cc:	f1a8 0308 	sub.w	r3, r8, #8
  4120d0:	f10c 3cff 	add.w	ip, ip, #4294967295
  4120d4:	d1f4      	bne.n	4120c0 <_malloc_r+0x430>
  4120d6:	687b      	ldr	r3, [r7, #4]
  4120d8:	ea23 0300 	bic.w	r3, r3, r0
  4120dc:	607b      	str	r3, [r7, #4]
  4120de:	0040      	lsls	r0, r0, #1
  4120e0:	4298      	cmp	r0, r3
  4120e2:	f63f aebf 	bhi.w	411e64 <_malloc_r+0x1d4>
  4120e6:	2800      	cmp	r0, #0
  4120e8:	f43f aebc 	beq.w	411e64 <_malloc_r+0x1d4>
  4120ec:	4203      	tst	r3, r0
  4120ee:	46cc      	mov	ip, r9
  4120f0:	f47f ae65 	bne.w	411dbe <_malloc_r+0x12e>
  4120f4:	0040      	lsls	r0, r0, #1
  4120f6:	4203      	tst	r3, r0
  4120f8:	f10c 0c04 	add.w	ip, ip, #4
  4120fc:	d0fa      	beq.n	4120f4 <_malloc_r+0x464>
  4120fe:	e65e      	b.n	411dbe <_malloc_r+0x12e>
  412100:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  412104:	d81a      	bhi.n	41213c <_malloc_r+0x4ac>
  412106:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  41210a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  41210e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  412112:	e605      	b.n	411d20 <_malloc_r+0x90>
  412114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  412118:	e6ef      	b.n	411efa <_malloc_r+0x26a>
  41211a:	2301      	movs	r3, #1
  41211c:	f8c8 3004 	str.w	r3, [r8, #4]
  412120:	4644      	mov	r4, r8
  412122:	2200      	movs	r2, #0
  412124:	e72f      	b.n	411f86 <_malloc_r+0x2f6>
  412126:	1091      	asrs	r1, r2, #2
  412128:	2001      	movs	r0, #1
  41212a:	f8d8 2004 	ldr.w	r2, [r8, #4]
  41212e:	fa00 f101 	lsl.w	r1, r0, r1
  412132:	430a      	orrs	r2, r1
  412134:	f8c8 2004 	str.w	r2, [r8, #4]
  412138:	4619      	mov	r1, r3
  41213a:	e774      	b.n	412026 <_malloc_r+0x396>
  41213c:	f240 5354 	movw	r3, #1364	; 0x554
  412140:	459c      	cmp	ip, r3
  412142:	d81b      	bhi.n	41217c <_malloc_r+0x4ec>
  412144:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  412148:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  41214c:	ea4f 014c 	mov.w	r1, ip, lsl #1
  412150:	e5e6      	b.n	411d20 <_malloc_r+0x90>
  412152:	f10a 0a10 	add.w	sl, sl, #16
  412156:	e6a3      	b.n	411ea0 <_malloc_r+0x210>
  412158:	2b54      	cmp	r3, #84	; 0x54
  41215a:	d81f      	bhi.n	41219c <_malloc_r+0x50c>
  41215c:	0b0a      	lsrs	r2, r1, #12
  41215e:	326e      	adds	r2, #110	; 0x6e
  412160:	0050      	lsls	r0, r2, #1
  412162:	e74e      	b.n	412002 <_malloc_r+0x372>
  412164:	f3cb 010b 	ubfx	r1, fp, #0, #12
  412168:	2900      	cmp	r1, #0
  41216a:	f47f aeb1 	bne.w	411ed0 <_malloc_r+0x240>
  41216e:	eb0a 0109 	add.w	r1, sl, r9
  412172:	68ba      	ldr	r2, [r7, #8]
  412174:	f041 0101 	orr.w	r1, r1, #1
  412178:	6051      	str	r1, [r2, #4]
  41217a:	e6f6      	b.n	411f6a <_malloc_r+0x2da>
  41217c:	21fc      	movs	r1, #252	; 0xfc
  41217e:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  412182:	e5cd      	b.n	411d20 <_malloc_r+0x90>
  412184:	2201      	movs	r2, #1
  412186:	f04f 0a00 	mov.w	sl, #0
  41218a:	e6cb      	b.n	411f24 <_malloc_r+0x294>
  41218c:	f104 0108 	add.w	r1, r4, #8
  412190:	4630      	mov	r0, r6
  412192:	f7ff fa55 	bl	411640 <_free_r>
  412196:	f8da 3000 	ldr.w	r3, [sl]
  41219a:	e6e6      	b.n	411f6a <_malloc_r+0x2da>
  41219c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4121a0:	d803      	bhi.n	4121aa <_malloc_r+0x51a>
  4121a2:	0bca      	lsrs	r2, r1, #15
  4121a4:	3277      	adds	r2, #119	; 0x77
  4121a6:	0050      	lsls	r0, r2, #1
  4121a8:	e72b      	b.n	412002 <_malloc_r+0x372>
  4121aa:	f240 5254 	movw	r2, #1364	; 0x554
  4121ae:	4293      	cmp	r3, r2
  4121b0:	d803      	bhi.n	4121ba <_malloc_r+0x52a>
  4121b2:	0c8a      	lsrs	r2, r1, #18
  4121b4:	327c      	adds	r2, #124	; 0x7c
  4121b6:	0050      	lsls	r0, r2, #1
  4121b8:	e723      	b.n	412002 <_malloc_r+0x372>
  4121ba:	20fc      	movs	r0, #252	; 0xfc
  4121bc:	227e      	movs	r2, #126	; 0x7e
  4121be:	e720      	b.n	412002 <_malloc_r+0x372>
  4121c0:	687b      	ldr	r3, [r7, #4]
  4121c2:	e78c      	b.n	4120de <_malloc_r+0x44e>
  4121c4:	200007fc 	.word	0x200007fc

004121c8 <_mbrtowc_r>:
  4121c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4121cc:	b083      	sub	sp, #12
  4121ce:	461f      	mov	r7, r3
  4121d0:	4614      	mov	r4, r2
  4121d2:	4605      	mov	r5, r0
  4121d4:	4688      	mov	r8, r1
  4121d6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4121d8:	4b10      	ldr	r3, [pc, #64]	; (41221c <_mbrtowc_r+0x54>)
  4121da:	b19a      	cbz	r2, 412204 <_mbrtowc_r+0x3c>
  4121dc:	f8d3 9000 	ldr.w	r9, [r3]
  4121e0:	f7ff fcbc 	bl	411b5c <__locale_charset>
  4121e4:	4641      	mov	r1, r8
  4121e6:	e88d 0041 	stmia.w	sp, {r0, r6}
  4121ea:	4622      	mov	r2, r4
  4121ec:	463b      	mov	r3, r7
  4121ee:	4628      	mov	r0, r5
  4121f0:	47c8      	blx	r9
  4121f2:	1c43      	adds	r3, r0, #1
  4121f4:	d103      	bne.n	4121fe <_mbrtowc_r+0x36>
  4121f6:	2200      	movs	r2, #0
  4121f8:	238a      	movs	r3, #138	; 0x8a
  4121fa:	6032      	str	r2, [r6, #0]
  4121fc:	602b      	str	r3, [r5, #0]
  4121fe:	b003      	add	sp, #12
  412200:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  412204:	681f      	ldr	r7, [r3, #0]
  412206:	f7ff fca9 	bl	411b5c <__locale_charset>
  41220a:	4621      	mov	r1, r4
  41220c:	e88d 0041 	stmia.w	sp, {r0, r6}
  412210:	4a03      	ldr	r2, [pc, #12]	; (412220 <_mbrtowc_r+0x58>)
  412212:	4628      	mov	r0, r5
  412214:	2301      	movs	r3, #1
  412216:	47b8      	blx	r7
  412218:	e7eb      	b.n	4121f2 <_mbrtowc_r+0x2a>
  41221a:	bf00      	nop
  41221c:	20000c0c 	.word	0x20000c0c
  412220:	00416270 	.word	0x00416270

00412224 <__ascii_mbtowc>:
  412224:	b082      	sub	sp, #8
  412226:	b149      	cbz	r1, 41223c <__ascii_mbtowc+0x18>
  412228:	b15a      	cbz	r2, 412242 <__ascii_mbtowc+0x1e>
  41222a:	b16b      	cbz	r3, 412248 <__ascii_mbtowc+0x24>
  41222c:	7813      	ldrb	r3, [r2, #0]
  41222e:	600b      	str	r3, [r1, #0]
  412230:	7810      	ldrb	r0, [r2, #0]
  412232:	3000      	adds	r0, #0
  412234:	bf18      	it	ne
  412236:	2001      	movne	r0, #1
  412238:	b002      	add	sp, #8
  41223a:	4770      	bx	lr
  41223c:	a901      	add	r1, sp, #4
  41223e:	2a00      	cmp	r2, #0
  412240:	d1f3      	bne.n	41222a <__ascii_mbtowc+0x6>
  412242:	4610      	mov	r0, r2
  412244:	b002      	add	sp, #8
  412246:	4770      	bx	lr
  412248:	f06f 0001 	mvn.w	r0, #1
  41224c:	e7f4      	b.n	412238 <__ascii_mbtowc+0x14>
  41224e:	bf00      	nop

00412250 <memchr>:
  412250:	0783      	lsls	r3, r0, #30
  412252:	b470      	push	{r4, r5, r6}
  412254:	b2c9      	uxtb	r1, r1
  412256:	d03f      	beq.n	4122d8 <memchr+0x88>
  412258:	1e54      	subs	r4, r2, #1
  41225a:	b32a      	cbz	r2, 4122a8 <memchr+0x58>
  41225c:	7803      	ldrb	r3, [r0, #0]
  41225e:	428b      	cmp	r3, r1
  412260:	d023      	beq.n	4122aa <memchr+0x5a>
  412262:	1c43      	adds	r3, r0, #1
  412264:	e004      	b.n	412270 <memchr+0x20>
  412266:	b1fc      	cbz	r4, 4122a8 <memchr+0x58>
  412268:	7804      	ldrb	r4, [r0, #0]
  41226a:	428c      	cmp	r4, r1
  41226c:	d01d      	beq.n	4122aa <memchr+0x5a>
  41226e:	4614      	mov	r4, r2
  412270:	f013 0f03 	tst.w	r3, #3
  412274:	4618      	mov	r0, r3
  412276:	f104 32ff 	add.w	r2, r4, #4294967295
  41227a:	f103 0301 	add.w	r3, r3, #1
  41227e:	d1f2      	bne.n	412266 <memchr+0x16>
  412280:	2c03      	cmp	r4, #3
  412282:	d814      	bhi.n	4122ae <memchr+0x5e>
  412284:	1e65      	subs	r5, r4, #1
  412286:	b34c      	cbz	r4, 4122dc <memchr+0x8c>
  412288:	7803      	ldrb	r3, [r0, #0]
  41228a:	428b      	cmp	r3, r1
  41228c:	d00d      	beq.n	4122aa <memchr+0x5a>
  41228e:	1c42      	adds	r2, r0, #1
  412290:	2300      	movs	r3, #0
  412292:	e002      	b.n	41229a <memchr+0x4a>
  412294:	7804      	ldrb	r4, [r0, #0]
  412296:	428c      	cmp	r4, r1
  412298:	d007      	beq.n	4122aa <memchr+0x5a>
  41229a:	42ab      	cmp	r3, r5
  41229c:	4610      	mov	r0, r2
  41229e:	f103 0301 	add.w	r3, r3, #1
  4122a2:	f102 0201 	add.w	r2, r2, #1
  4122a6:	d1f5      	bne.n	412294 <memchr+0x44>
  4122a8:	2000      	movs	r0, #0
  4122aa:	bc70      	pop	{r4, r5, r6}
  4122ac:	4770      	bx	lr
  4122ae:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4122b2:	4603      	mov	r3, r0
  4122b4:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4122b8:	4618      	mov	r0, r3
  4122ba:	3304      	adds	r3, #4
  4122bc:	6802      	ldr	r2, [r0, #0]
  4122be:	4072      	eors	r2, r6
  4122c0:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  4122c4:	ea25 0202 	bic.w	r2, r5, r2
  4122c8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4122cc:	d1da      	bne.n	412284 <memchr+0x34>
  4122ce:	3c04      	subs	r4, #4
  4122d0:	2c03      	cmp	r4, #3
  4122d2:	4618      	mov	r0, r3
  4122d4:	d8f0      	bhi.n	4122b8 <memchr+0x68>
  4122d6:	e7d5      	b.n	412284 <memchr+0x34>
  4122d8:	4614      	mov	r4, r2
  4122da:	e7d1      	b.n	412280 <memchr+0x30>
  4122dc:	4620      	mov	r0, r4
  4122de:	e7e4      	b.n	4122aa <memchr+0x5a>

004122e0 <memmove>:
  4122e0:	4288      	cmp	r0, r1
  4122e2:	b4f0      	push	{r4, r5, r6, r7}
  4122e4:	d910      	bls.n	412308 <memmove+0x28>
  4122e6:	188c      	adds	r4, r1, r2
  4122e8:	42a0      	cmp	r0, r4
  4122ea:	d20d      	bcs.n	412308 <memmove+0x28>
  4122ec:	1885      	adds	r5, r0, r2
  4122ee:	1e53      	subs	r3, r2, #1
  4122f0:	b142      	cbz	r2, 412304 <memmove+0x24>
  4122f2:	4621      	mov	r1, r4
  4122f4:	462a      	mov	r2, r5
  4122f6:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  4122fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4122fe:	3b01      	subs	r3, #1
  412300:	1c5c      	adds	r4, r3, #1
  412302:	d1f8      	bne.n	4122f6 <memmove+0x16>
  412304:	bcf0      	pop	{r4, r5, r6, r7}
  412306:	4770      	bx	lr
  412308:	2a0f      	cmp	r2, #15
  41230a:	d93f      	bls.n	41238c <memmove+0xac>
  41230c:	ea40 0301 	orr.w	r3, r0, r1
  412310:	079b      	lsls	r3, r3, #30
  412312:	d13f      	bne.n	412394 <memmove+0xb4>
  412314:	f1a2 0710 	sub.w	r7, r2, #16
  412318:	093f      	lsrs	r7, r7, #4
  41231a:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  41231e:	3610      	adds	r6, #16
  412320:	460c      	mov	r4, r1
  412322:	4603      	mov	r3, r0
  412324:	6825      	ldr	r5, [r4, #0]
  412326:	601d      	str	r5, [r3, #0]
  412328:	6865      	ldr	r5, [r4, #4]
  41232a:	605d      	str	r5, [r3, #4]
  41232c:	68a5      	ldr	r5, [r4, #8]
  41232e:	609d      	str	r5, [r3, #8]
  412330:	68e5      	ldr	r5, [r4, #12]
  412332:	60dd      	str	r5, [r3, #12]
  412334:	3310      	adds	r3, #16
  412336:	42b3      	cmp	r3, r6
  412338:	f104 0410 	add.w	r4, r4, #16
  41233c:	d1f2      	bne.n	412324 <memmove+0x44>
  41233e:	1c7b      	adds	r3, r7, #1
  412340:	f002 0c0f 	and.w	ip, r2, #15
  412344:	011b      	lsls	r3, r3, #4
  412346:	f1bc 0f03 	cmp.w	ip, #3
  41234a:	4419      	add	r1, r3
  41234c:	4403      	add	r3, r0
  41234e:	d923      	bls.n	412398 <memmove+0xb8>
  412350:	460e      	mov	r6, r1
  412352:	461d      	mov	r5, r3
  412354:	4664      	mov	r4, ip
  412356:	3c04      	subs	r4, #4
  412358:	f856 7b04 	ldr.w	r7, [r6], #4
  41235c:	f845 7b04 	str.w	r7, [r5], #4
  412360:	2c03      	cmp	r4, #3
  412362:	d8f8      	bhi.n	412356 <memmove+0x76>
  412364:	f1ac 0404 	sub.w	r4, ip, #4
  412368:	f024 0403 	bic.w	r4, r4, #3
  41236c:	3404      	adds	r4, #4
  41236e:	f002 0203 	and.w	r2, r2, #3
  412372:	4423      	add	r3, r4
  412374:	4421      	add	r1, r4
  412376:	2a00      	cmp	r2, #0
  412378:	d0c4      	beq.n	412304 <memmove+0x24>
  41237a:	441a      	add	r2, r3
  41237c:	f811 4b01 	ldrb.w	r4, [r1], #1
  412380:	f803 4b01 	strb.w	r4, [r3], #1
  412384:	4293      	cmp	r3, r2
  412386:	d1f9      	bne.n	41237c <memmove+0x9c>
  412388:	bcf0      	pop	{r4, r5, r6, r7}
  41238a:	4770      	bx	lr
  41238c:	4603      	mov	r3, r0
  41238e:	2a00      	cmp	r2, #0
  412390:	d1f3      	bne.n	41237a <memmove+0x9a>
  412392:	e7b7      	b.n	412304 <memmove+0x24>
  412394:	4603      	mov	r3, r0
  412396:	e7f0      	b.n	41237a <memmove+0x9a>
  412398:	4662      	mov	r2, ip
  41239a:	2a00      	cmp	r2, #0
  41239c:	d1ed      	bne.n	41237a <memmove+0x9a>
  41239e:	e7b1      	b.n	412304 <memmove+0x24>

004123a0 <__malloc_lock>:
  4123a0:	4770      	bx	lr
  4123a2:	bf00      	nop

004123a4 <__malloc_unlock>:
  4123a4:	4770      	bx	lr
  4123a6:	bf00      	nop

004123a8 <_Balloc>:
  4123a8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4123aa:	b570      	push	{r4, r5, r6, lr}
  4123ac:	4605      	mov	r5, r0
  4123ae:	460c      	mov	r4, r1
  4123b0:	b14a      	cbz	r2, 4123c6 <_Balloc+0x1e>
  4123b2:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  4123b6:	b180      	cbz	r0, 4123da <_Balloc+0x32>
  4123b8:	6801      	ldr	r1, [r0, #0]
  4123ba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4123be:	2200      	movs	r2, #0
  4123c0:	6102      	str	r2, [r0, #16]
  4123c2:	60c2      	str	r2, [r0, #12]
  4123c4:	bd70      	pop	{r4, r5, r6, pc}
  4123c6:	2221      	movs	r2, #33	; 0x21
  4123c8:	2104      	movs	r1, #4
  4123ca:	f002 fb51 	bl	414a70 <_calloc_r>
  4123ce:	64e8      	str	r0, [r5, #76]	; 0x4c
  4123d0:	4602      	mov	r2, r0
  4123d2:	2800      	cmp	r0, #0
  4123d4:	d1ed      	bne.n	4123b2 <_Balloc+0xa>
  4123d6:	2000      	movs	r0, #0
  4123d8:	bd70      	pop	{r4, r5, r6, pc}
  4123da:	2101      	movs	r1, #1
  4123dc:	fa01 f604 	lsl.w	r6, r1, r4
  4123e0:	1d72      	adds	r2, r6, #5
  4123e2:	4628      	mov	r0, r5
  4123e4:	0092      	lsls	r2, r2, #2
  4123e6:	f002 fb43 	bl	414a70 <_calloc_r>
  4123ea:	2800      	cmp	r0, #0
  4123ec:	d0f3      	beq.n	4123d6 <_Balloc+0x2e>
  4123ee:	6044      	str	r4, [r0, #4]
  4123f0:	6086      	str	r6, [r0, #8]
  4123f2:	e7e4      	b.n	4123be <_Balloc+0x16>

004123f4 <_Bfree>:
  4123f4:	b131      	cbz	r1, 412404 <_Bfree+0x10>
  4123f6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4123f8:	684a      	ldr	r2, [r1, #4]
  4123fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4123fe:	6008      	str	r0, [r1, #0]
  412400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  412404:	4770      	bx	lr
  412406:	bf00      	nop

00412408 <__multadd>:
  412408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  41240c:	f8d1 8010 	ldr.w	r8, [r1, #16]
  412410:	b082      	sub	sp, #8
  412412:	4689      	mov	r9, r1
  412414:	4682      	mov	sl, r0
  412416:	f101 0514 	add.w	r5, r1, #20
  41241a:	2400      	movs	r4, #0
  41241c:	682f      	ldr	r7, [r5, #0]
  41241e:	b2be      	uxth	r6, r7
  412420:	0c3f      	lsrs	r7, r7, #16
  412422:	fb02 3606 	mla	r6, r2, r6, r3
  412426:	fb02 f307 	mul.w	r3, r2, r7
  41242a:	eb03 4316 	add.w	r3, r3, r6, lsr #16
  41242e:	3401      	adds	r4, #1
  412430:	b2b6      	uxth	r6, r6
  412432:	eb06 4603 	add.w	r6, r6, r3, lsl #16
  412436:	45a0      	cmp	r8, r4
  412438:	f845 6b04 	str.w	r6, [r5], #4
  41243c:	ea4f 4313 	mov.w	r3, r3, lsr #16
  412440:	dcec      	bgt.n	41241c <__multadd+0x14>
  412442:	b153      	cbz	r3, 41245a <__multadd+0x52>
  412444:	f8d9 2008 	ldr.w	r2, [r9, #8]
  412448:	4590      	cmp	r8, r2
  41244a:	da0a      	bge.n	412462 <__multadd+0x5a>
  41244c:	eb09 0188 	add.w	r1, r9, r8, lsl #2
  412450:	f108 0201 	add.w	r2, r8, #1
  412454:	614b      	str	r3, [r1, #20]
  412456:	f8c9 2010 	str.w	r2, [r9, #16]
  41245a:	4648      	mov	r0, r9
  41245c:	b002      	add	sp, #8
  41245e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  412462:	f8d9 1004 	ldr.w	r1, [r9, #4]
  412466:	9301      	str	r3, [sp, #4]
  412468:	3101      	adds	r1, #1
  41246a:	4650      	mov	r0, sl
  41246c:	f7ff ff9c 	bl	4123a8 <_Balloc>
  412470:	f8d9 2010 	ldr.w	r2, [r9, #16]
  412474:	3202      	adds	r2, #2
  412476:	f109 010c 	add.w	r1, r9, #12
  41247a:	4604      	mov	r4, r0
  41247c:	0092      	lsls	r2, r2, #2
  41247e:	300c      	adds	r0, #12
  412480:	f7fa fb38 	bl	40caf4 <memcpy>
  412484:	f8da 204c 	ldr.w	r2, [sl, #76]	; 0x4c
  412488:	f8d9 1004 	ldr.w	r1, [r9, #4]
  41248c:	9b01      	ldr	r3, [sp, #4]
  41248e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  412492:	f8c9 0000 	str.w	r0, [r9]
  412496:	f842 9021 	str.w	r9, [r2, r1, lsl #2]
  41249a:	46a1      	mov	r9, r4
  41249c:	e7d6      	b.n	41244c <__multadd+0x44>
  41249e:	bf00      	nop

004124a0 <__s2b>:
  4124a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4124a4:	4699      	mov	r9, r3
  4124a6:	4b23      	ldr	r3, [pc, #140]	; (412534 <__s2b+0x94>)
  4124a8:	9e08      	ldr	r6, [sp, #32]
  4124aa:	f109 0408 	add.w	r4, r9, #8
  4124ae:	fb83 5304 	smull	r5, r3, r3, r4
  4124b2:	17e4      	asrs	r4, r4, #31
  4124b4:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  4124b8:	2b01      	cmp	r3, #1
  4124ba:	4607      	mov	r7, r0
  4124bc:	460c      	mov	r4, r1
  4124be:	4690      	mov	r8, r2
  4124c0:	dd35      	ble.n	41252e <__s2b+0x8e>
  4124c2:	2501      	movs	r5, #1
  4124c4:	2100      	movs	r1, #0
  4124c6:	006d      	lsls	r5, r5, #1
  4124c8:	42ab      	cmp	r3, r5
  4124ca:	f101 0101 	add.w	r1, r1, #1
  4124ce:	dcfa      	bgt.n	4124c6 <__s2b+0x26>
  4124d0:	4638      	mov	r0, r7
  4124d2:	f7ff ff69 	bl	4123a8 <_Balloc>
  4124d6:	2301      	movs	r3, #1
  4124d8:	f1b8 0f09 	cmp.w	r8, #9
  4124dc:	6146      	str	r6, [r0, #20]
  4124de:	6103      	str	r3, [r0, #16]
  4124e0:	dd21      	ble.n	412526 <__s2b+0x86>
  4124e2:	f104 0609 	add.w	r6, r4, #9
  4124e6:	4635      	mov	r5, r6
  4124e8:	4444      	add	r4, r8
  4124ea:	f815 3b01 	ldrb.w	r3, [r5], #1
  4124ee:	4601      	mov	r1, r0
  4124f0:	3b30      	subs	r3, #48	; 0x30
  4124f2:	4638      	mov	r0, r7
  4124f4:	220a      	movs	r2, #10
  4124f6:	f7ff ff87 	bl	412408 <__multadd>
  4124fa:	42a5      	cmp	r5, r4
  4124fc:	d1f5      	bne.n	4124ea <__s2b+0x4a>
  4124fe:	eb06 0408 	add.w	r4, r6, r8
  412502:	3c08      	subs	r4, #8
  412504:	45c1      	cmp	r9, r8
  412506:	dd0c      	ble.n	412522 <__s2b+0x82>
  412508:	ebc8 0809 	rsb	r8, r8, r9
  41250c:	44a0      	add	r8, r4
  41250e:	f814 3b01 	ldrb.w	r3, [r4], #1
  412512:	4601      	mov	r1, r0
  412514:	3b30      	subs	r3, #48	; 0x30
  412516:	4638      	mov	r0, r7
  412518:	220a      	movs	r2, #10
  41251a:	f7ff ff75 	bl	412408 <__multadd>
  41251e:	4544      	cmp	r4, r8
  412520:	d1f5      	bne.n	41250e <__s2b+0x6e>
  412522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  412526:	340a      	adds	r4, #10
  412528:	f04f 0809 	mov.w	r8, #9
  41252c:	e7ea      	b.n	412504 <__s2b+0x64>
  41252e:	2100      	movs	r1, #0
  412530:	e7ce      	b.n	4124d0 <__s2b+0x30>
  412532:	bf00      	nop
  412534:	38e38e39 	.word	0x38e38e39

00412538 <__hi0bits>:
  412538:	0c03      	lsrs	r3, r0, #16
  41253a:	041b      	lsls	r3, r3, #16
  41253c:	b9b3      	cbnz	r3, 41256c <__hi0bits+0x34>
  41253e:	0400      	lsls	r0, r0, #16
  412540:	2310      	movs	r3, #16
  412542:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  412546:	bf04      	itt	eq
  412548:	0200      	lsleq	r0, r0, #8
  41254a:	3308      	addeq	r3, #8
  41254c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  412550:	bf04      	itt	eq
  412552:	0100      	lsleq	r0, r0, #4
  412554:	3304      	addeq	r3, #4
  412556:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  41255a:	bf04      	itt	eq
  41255c:	0080      	lsleq	r0, r0, #2
  41255e:	3302      	addeq	r3, #2
  412560:	2800      	cmp	r0, #0
  412562:	db07      	blt.n	412574 <__hi0bits+0x3c>
  412564:	0042      	lsls	r2, r0, #1
  412566:	d403      	bmi.n	412570 <__hi0bits+0x38>
  412568:	2020      	movs	r0, #32
  41256a:	4770      	bx	lr
  41256c:	2300      	movs	r3, #0
  41256e:	e7e8      	b.n	412542 <__hi0bits+0xa>
  412570:	1c58      	adds	r0, r3, #1
  412572:	4770      	bx	lr
  412574:	4618      	mov	r0, r3
  412576:	4770      	bx	lr

00412578 <__lo0bits>:
  412578:	6803      	ldr	r3, [r0, #0]
  41257a:	f013 0207 	ands.w	r2, r3, #7
  41257e:	d007      	beq.n	412590 <__lo0bits+0x18>
  412580:	07d9      	lsls	r1, r3, #31
  412582:	d420      	bmi.n	4125c6 <__lo0bits+0x4e>
  412584:	079a      	lsls	r2, r3, #30
  412586:	d420      	bmi.n	4125ca <__lo0bits+0x52>
  412588:	089b      	lsrs	r3, r3, #2
  41258a:	6003      	str	r3, [r0, #0]
  41258c:	2002      	movs	r0, #2
  41258e:	4770      	bx	lr
  412590:	b299      	uxth	r1, r3
  412592:	b909      	cbnz	r1, 412598 <__lo0bits+0x20>
  412594:	0c1b      	lsrs	r3, r3, #16
  412596:	2210      	movs	r2, #16
  412598:	f013 0fff 	tst.w	r3, #255	; 0xff
  41259c:	bf04      	itt	eq
  41259e:	0a1b      	lsreq	r3, r3, #8
  4125a0:	3208      	addeq	r2, #8
  4125a2:	0719      	lsls	r1, r3, #28
  4125a4:	bf04      	itt	eq
  4125a6:	091b      	lsreq	r3, r3, #4
  4125a8:	3204      	addeq	r2, #4
  4125aa:	0799      	lsls	r1, r3, #30
  4125ac:	bf04      	itt	eq
  4125ae:	089b      	lsreq	r3, r3, #2
  4125b0:	3202      	addeq	r2, #2
  4125b2:	07d9      	lsls	r1, r3, #31
  4125b4:	d404      	bmi.n	4125c0 <__lo0bits+0x48>
  4125b6:	085b      	lsrs	r3, r3, #1
  4125b8:	d101      	bne.n	4125be <__lo0bits+0x46>
  4125ba:	2020      	movs	r0, #32
  4125bc:	4770      	bx	lr
  4125be:	3201      	adds	r2, #1
  4125c0:	6003      	str	r3, [r0, #0]
  4125c2:	4610      	mov	r0, r2
  4125c4:	4770      	bx	lr
  4125c6:	2000      	movs	r0, #0
  4125c8:	4770      	bx	lr
  4125ca:	085b      	lsrs	r3, r3, #1
  4125cc:	6003      	str	r3, [r0, #0]
  4125ce:	2001      	movs	r0, #1
  4125d0:	4770      	bx	lr
  4125d2:	bf00      	nop

004125d4 <__i2b>:
  4125d4:	b510      	push	{r4, lr}
  4125d6:	460c      	mov	r4, r1
  4125d8:	2101      	movs	r1, #1
  4125da:	f7ff fee5 	bl	4123a8 <_Balloc>
  4125de:	2201      	movs	r2, #1
  4125e0:	6144      	str	r4, [r0, #20]
  4125e2:	6102      	str	r2, [r0, #16]
  4125e4:	bd10      	pop	{r4, pc}
  4125e6:	bf00      	nop

004125e8 <__multiply>:
  4125e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4125ec:	690d      	ldr	r5, [r1, #16]
  4125ee:	f8d2 9010 	ldr.w	r9, [r2, #16]
  4125f2:	454d      	cmp	r5, r9
  4125f4:	b085      	sub	sp, #20
  4125f6:	460c      	mov	r4, r1
  4125f8:	4692      	mov	sl, r2
  4125fa:	da04      	bge.n	412606 <__multiply+0x1e>
  4125fc:	462a      	mov	r2, r5
  4125fe:	4654      	mov	r4, sl
  412600:	464d      	mov	r5, r9
  412602:	468a      	mov	sl, r1
  412604:	4691      	mov	r9, r2
  412606:	68a3      	ldr	r3, [r4, #8]
  412608:	6861      	ldr	r1, [r4, #4]
  41260a:	eb05 0709 	add.w	r7, r5, r9
  41260e:	429f      	cmp	r7, r3
  412610:	bfc8      	it	gt
  412612:	3101      	addgt	r1, #1
  412614:	f7ff fec8 	bl	4123a8 <_Balloc>
  412618:	f100 0614 	add.w	r6, r0, #20
  41261c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  412620:	4546      	cmp	r6, r8
  412622:	9001      	str	r0, [sp, #4]
  412624:	d205      	bcs.n	412632 <__multiply+0x4a>
  412626:	4633      	mov	r3, r6
  412628:	2000      	movs	r0, #0
  41262a:	f843 0b04 	str.w	r0, [r3], #4
  41262e:	4598      	cmp	r8, r3
  412630:	d8fb      	bhi.n	41262a <__multiply+0x42>
  412632:	f10a 0c14 	add.w	ip, sl, #20
  412636:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  41263a:	3414      	adds	r4, #20
  41263c:	45cc      	cmp	ip, r9
  41263e:	9400      	str	r4, [sp, #0]
  412640:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  412644:	d25b      	bcs.n	4126fe <__multiply+0x116>
  412646:	f8cd 8008 	str.w	r8, [sp, #8]
  41264a:	9703      	str	r7, [sp, #12]
  41264c:	46c8      	mov	r8, r9
  41264e:	f85c 3b04 	ldr.w	r3, [ip], #4
  412652:	b29c      	uxth	r4, r3
  412654:	b324      	cbz	r4, 4126a0 <__multiply+0xb8>
  412656:	9a00      	ldr	r2, [sp, #0]
  412658:	4633      	mov	r3, r6
  41265a:	f04f 0900 	mov.w	r9, #0
  41265e:	e000      	b.n	412662 <__multiply+0x7a>
  412660:	460b      	mov	r3, r1
  412662:	f852 7b04 	ldr.w	r7, [r2], #4
  412666:	6819      	ldr	r1, [r3, #0]
  412668:	fa1f fb87 	uxth.w	fp, r7
  41266c:	fa1f fa81 	uxth.w	sl, r1
  412670:	0c38      	lsrs	r0, r7, #16
  412672:	0c09      	lsrs	r1, r1, #16
  412674:	fb04 a70b 	mla	r7, r4, fp, sl
  412678:	44b9      	add	r9, r7
  41267a:	fb04 1000 	mla	r0, r4, r0, r1
  41267e:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  412682:	4619      	mov	r1, r3
  412684:	fa1f f989 	uxth.w	r9, r9
  412688:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  41268c:	4295      	cmp	r5, r2
  41268e:	ea4f 4910 	mov.w	r9, r0, lsr #16
  412692:	f841 7b04 	str.w	r7, [r1], #4
  412696:	d8e3      	bhi.n	412660 <__multiply+0x78>
  412698:	f8c3 9004 	str.w	r9, [r3, #4]
  41269c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  4126a0:	ea5f 4913 	movs.w	r9, r3, lsr #16
  4126a4:	d024      	beq.n	4126f0 <__multiply+0x108>
  4126a6:	f8d6 a000 	ldr.w	sl, [r6]
  4126aa:	9b00      	ldr	r3, [sp, #0]
  4126ac:	4650      	mov	r0, sl
  4126ae:	4631      	mov	r1, r6
  4126b0:	f04f 0b00 	mov.w	fp, #0
  4126b4:	e000      	b.n	4126b8 <__multiply+0xd0>
  4126b6:	4611      	mov	r1, r2
  4126b8:	881a      	ldrh	r2, [r3, #0]
  4126ba:	0c00      	lsrs	r0, r0, #16
  4126bc:	fb09 0002 	mla	r0, r9, r2, r0
  4126c0:	4483      	add	fp, r0
  4126c2:	fa1f fa8a 	uxth.w	sl, sl
  4126c6:	460a      	mov	r2, r1
  4126c8:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  4126cc:	f842 0b04 	str.w	r0, [r2], #4
  4126d0:	f853 7b04 	ldr.w	r7, [r3], #4
  4126d4:	6848      	ldr	r0, [r1, #4]
  4126d6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4126da:	b284      	uxth	r4, r0
  4126dc:	fb09 4a0a 	mla	sl, r9, sl, r4
  4126e0:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  4126e4:	429d      	cmp	r5, r3
  4126e6:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  4126ea:	d8e4      	bhi.n	4126b6 <__multiply+0xce>
  4126ec:	f8c1 a004 	str.w	sl, [r1, #4]
  4126f0:	45e0      	cmp	r8, ip
  4126f2:	f106 0604 	add.w	r6, r6, #4
  4126f6:	d8aa      	bhi.n	41264e <__multiply+0x66>
  4126f8:	f8dd 8008 	ldr.w	r8, [sp, #8]
  4126fc:	9f03      	ldr	r7, [sp, #12]
  4126fe:	2f00      	cmp	r7, #0
  412700:	dd0a      	ble.n	412718 <__multiply+0x130>
  412702:	f858 3c04 	ldr.w	r3, [r8, #-4]
  412706:	f1a8 0804 	sub.w	r8, r8, #4
  41270a:	b11b      	cbz	r3, 412714 <__multiply+0x12c>
  41270c:	e004      	b.n	412718 <__multiply+0x130>
  41270e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  412712:	b90b      	cbnz	r3, 412718 <__multiply+0x130>
  412714:	3f01      	subs	r7, #1
  412716:	d1fa      	bne.n	41270e <__multiply+0x126>
  412718:	9b01      	ldr	r3, [sp, #4]
  41271a:	4618      	mov	r0, r3
  41271c:	611f      	str	r7, [r3, #16]
  41271e:	b005      	add	sp, #20
  412720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00412724 <__pow5mult>:
  412724:	f012 0303 	ands.w	r3, r2, #3
  412728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  41272c:	4614      	mov	r4, r2
  41272e:	4607      	mov	r7, r0
  412730:	460e      	mov	r6, r1
  412732:	d12c      	bne.n	41278e <__pow5mult+0x6a>
  412734:	10a4      	asrs	r4, r4, #2
  412736:	d01c      	beq.n	412772 <__pow5mult+0x4e>
  412738:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  41273a:	2d00      	cmp	r5, #0
  41273c:	d030      	beq.n	4127a0 <__pow5mult+0x7c>
  41273e:	f04f 0800 	mov.w	r8, #0
  412742:	e004      	b.n	41274e <__pow5mult+0x2a>
  412744:	1064      	asrs	r4, r4, #1
  412746:	d014      	beq.n	412772 <__pow5mult+0x4e>
  412748:	6828      	ldr	r0, [r5, #0]
  41274a:	b1a8      	cbz	r0, 412778 <__pow5mult+0x54>
  41274c:	4605      	mov	r5, r0
  41274e:	07e3      	lsls	r3, r4, #31
  412750:	d5f8      	bpl.n	412744 <__pow5mult+0x20>
  412752:	4638      	mov	r0, r7
  412754:	4631      	mov	r1, r6
  412756:	462a      	mov	r2, r5
  412758:	f7ff ff46 	bl	4125e8 <__multiply>
  41275c:	b1ae      	cbz	r6, 41278a <__pow5mult+0x66>
  41275e:	6872      	ldr	r2, [r6, #4]
  412760:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  412762:	1064      	asrs	r4, r4, #1
  412764:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  412768:	6031      	str	r1, [r6, #0]
  41276a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  41276e:	4606      	mov	r6, r0
  412770:	d1ea      	bne.n	412748 <__pow5mult+0x24>
  412772:	4630      	mov	r0, r6
  412774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  412778:	4638      	mov	r0, r7
  41277a:	4629      	mov	r1, r5
  41277c:	462a      	mov	r2, r5
  41277e:	f7ff ff33 	bl	4125e8 <__multiply>
  412782:	6028      	str	r0, [r5, #0]
  412784:	f8c0 8000 	str.w	r8, [r0]
  412788:	e7e0      	b.n	41274c <__pow5mult+0x28>
  41278a:	4606      	mov	r6, r0
  41278c:	e7da      	b.n	412744 <__pow5mult+0x20>
  41278e:	1e5d      	subs	r5, r3, #1
  412790:	4a0a      	ldr	r2, [pc, #40]	; (4127bc <__pow5mult+0x98>)
  412792:	2300      	movs	r3, #0
  412794:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
  412798:	f7ff fe36 	bl	412408 <__multadd>
  41279c:	4606      	mov	r6, r0
  41279e:	e7c9      	b.n	412734 <__pow5mult+0x10>
  4127a0:	2101      	movs	r1, #1
  4127a2:	4638      	mov	r0, r7
  4127a4:	f7ff fe00 	bl	4123a8 <_Balloc>
  4127a8:	f240 2171 	movw	r1, #625	; 0x271
  4127ac:	2201      	movs	r2, #1
  4127ae:	2300      	movs	r3, #0
  4127b0:	6141      	str	r1, [r0, #20]
  4127b2:	6102      	str	r2, [r0, #16]
  4127b4:	4605      	mov	r5, r0
  4127b6:	64b8      	str	r0, [r7, #72]	; 0x48
  4127b8:	6003      	str	r3, [r0, #0]
  4127ba:	e7c0      	b.n	41273e <__pow5mult+0x1a>
  4127bc:	00416500 	.word	0x00416500

004127c0 <__lshift>:
  4127c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4127c4:	4693      	mov	fp, r2
  4127c6:	690a      	ldr	r2, [r1, #16]
  4127c8:	688b      	ldr	r3, [r1, #8]
  4127ca:	ea4f 1a6b 	mov.w	sl, fp, asr #5
  4127ce:	eb0a 0902 	add.w	r9, sl, r2
  4127d2:	f109 0601 	add.w	r6, r9, #1
  4127d6:	429e      	cmp	r6, r3
  4127d8:	460f      	mov	r7, r1
  4127da:	4680      	mov	r8, r0
  4127dc:	6849      	ldr	r1, [r1, #4]
  4127de:	dd04      	ble.n	4127ea <__lshift+0x2a>
  4127e0:	005b      	lsls	r3, r3, #1
  4127e2:	429e      	cmp	r6, r3
  4127e4:	f101 0101 	add.w	r1, r1, #1
  4127e8:	dcfa      	bgt.n	4127e0 <__lshift+0x20>
  4127ea:	4640      	mov	r0, r8
  4127ec:	f7ff fddc 	bl	4123a8 <_Balloc>
  4127f0:	f1ba 0f00 	cmp.w	sl, #0
  4127f4:	f100 0414 	add.w	r4, r0, #20
  4127f8:	dd09      	ble.n	41280e <__lshift+0x4e>
  4127fa:	2300      	movs	r3, #0
  4127fc:	461a      	mov	r2, r3
  4127fe:	4625      	mov	r5, r4
  412800:	3301      	adds	r3, #1
  412802:	4553      	cmp	r3, sl
  412804:	f845 2b04 	str.w	r2, [r5], #4
  412808:	d1fa      	bne.n	412800 <__lshift+0x40>
  41280a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  41280e:	693a      	ldr	r2, [r7, #16]
  412810:	f107 0314 	add.w	r3, r7, #20
  412814:	f01b 0b1f 	ands.w	fp, fp, #31
  412818:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  41281c:	d021      	beq.n	412862 <__lshift+0xa2>
  41281e:	f1cb 0a20 	rsb	sl, fp, #32
  412822:	2200      	movs	r2, #0
  412824:	e000      	b.n	412828 <__lshift+0x68>
  412826:	462c      	mov	r4, r5
  412828:	6819      	ldr	r1, [r3, #0]
  41282a:	4625      	mov	r5, r4
  41282c:	fa01 f10b 	lsl.w	r1, r1, fp
  412830:	430a      	orrs	r2, r1
  412832:	f845 2b04 	str.w	r2, [r5], #4
  412836:	f853 2b04 	ldr.w	r2, [r3], #4
  41283a:	4563      	cmp	r3, ip
  41283c:	fa22 f20a 	lsr.w	r2, r2, sl
  412840:	d3f1      	bcc.n	412826 <__lshift+0x66>
  412842:	6062      	str	r2, [r4, #4]
  412844:	b10a      	cbz	r2, 41284a <__lshift+0x8a>
  412846:	f109 0602 	add.w	r6, r9, #2
  41284a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  41284e:	687a      	ldr	r2, [r7, #4]
  412850:	3e01      	subs	r6, #1
  412852:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  412856:	6106      	str	r6, [r0, #16]
  412858:	6039      	str	r1, [r7, #0]
  41285a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  41285e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412862:	f853 2b04 	ldr.w	r2, [r3], #4
  412866:	f844 2b04 	str.w	r2, [r4], #4
  41286a:	459c      	cmp	ip, r3
  41286c:	d9ed      	bls.n	41284a <__lshift+0x8a>
  41286e:	f853 2b04 	ldr.w	r2, [r3], #4
  412872:	f844 2b04 	str.w	r2, [r4], #4
  412876:	459c      	cmp	ip, r3
  412878:	d8f3      	bhi.n	412862 <__lshift+0xa2>
  41287a:	e7e6      	b.n	41284a <__lshift+0x8a>

0041287c <__mcmp>:
  41287c:	6902      	ldr	r2, [r0, #16]
  41287e:	690b      	ldr	r3, [r1, #16]
  412880:	1ad2      	subs	r2, r2, r3
  412882:	b410      	push	{r4}
  412884:	d115      	bne.n	4128b2 <__mcmp+0x36>
  412886:	009b      	lsls	r3, r3, #2
  412888:	3014      	adds	r0, #20
  41288a:	3114      	adds	r1, #20
  41288c:	4419      	add	r1, r3
  41288e:	4403      	add	r3, r0
  412890:	e001      	b.n	412896 <__mcmp+0x1a>
  412892:	4298      	cmp	r0, r3
  412894:	d211      	bcs.n	4128ba <__mcmp+0x3e>
  412896:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  41289a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  41289e:	42a2      	cmp	r2, r4
  4128a0:	d0f7      	beq.n	412892 <__mcmp+0x16>
  4128a2:	4294      	cmp	r4, r2
  4128a4:	bf94      	ite	ls
  4128a6:	2001      	movls	r0, #1
  4128a8:	f04f 30ff 	movhi.w	r0, #4294967295
  4128ac:	f85d 4b04 	ldr.w	r4, [sp], #4
  4128b0:	4770      	bx	lr
  4128b2:	4610      	mov	r0, r2
  4128b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4128b8:	4770      	bx	lr
  4128ba:	2000      	movs	r0, #0
  4128bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4128c0:	4770      	bx	lr
  4128c2:	bf00      	nop

004128c4 <__mdiff>:
  4128c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4128c8:	460d      	mov	r5, r1
  4128ca:	4604      	mov	r4, r0
  4128cc:	4611      	mov	r1, r2
  4128ce:	4628      	mov	r0, r5
  4128d0:	4616      	mov	r6, r2
  4128d2:	f7ff ffd3 	bl	41287c <__mcmp>
  4128d6:	1e07      	subs	r7, r0, #0
  4128d8:	d055      	beq.n	412986 <__mdiff+0xc2>
  4128da:	db4e      	blt.n	41297a <__mdiff+0xb6>
  4128dc:	f04f 0800 	mov.w	r8, #0
  4128e0:	6869      	ldr	r1, [r5, #4]
  4128e2:	4620      	mov	r0, r4
  4128e4:	f7ff fd60 	bl	4123a8 <_Balloc>
  4128e8:	692f      	ldr	r7, [r5, #16]
  4128ea:	6932      	ldr	r2, [r6, #16]
  4128ec:	f8c0 800c 	str.w	r8, [r0, #12]
  4128f0:	3514      	adds	r5, #20
  4128f2:	3614      	adds	r6, #20
  4128f4:	f100 0314 	add.w	r3, r0, #20
  4128f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  4128fc:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  412900:	2100      	movs	r1, #0
  412902:	f856 2b04 	ldr.w	r2, [r6], #4
  412906:	f855 4b04 	ldr.w	r4, [r5], #4
  41290a:	fa1f f982 	uxth.w	r9, r2
  41290e:	fa11 fa84 	uxtah	sl, r1, r4
  412912:	0c11      	lsrs	r1, r2, #16
  412914:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  412918:	ebc9 020a 	rsb	r2, r9, sl
  41291c:	eb01 4122 	add.w	r1, r1, r2, asr #16
  412920:	b292      	uxth	r2, r2
  412922:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  412926:	45b0      	cmp	r8, r6
  412928:	f843 2b04 	str.w	r2, [r3], #4
  41292c:	ea4f 4121 	mov.w	r1, r1, asr #16
  412930:	462c      	mov	r4, r5
  412932:	d8e6      	bhi.n	412902 <__mdiff+0x3e>
  412934:	45ac      	cmp	ip, r5
  412936:	4698      	mov	r8, r3
  412938:	d915      	bls.n	412966 <__mdiff+0xa2>
  41293a:	f854 6b04 	ldr.w	r6, [r4], #4
  41293e:	fa11 f186 	uxtah	r1, r1, r6
  412942:	0c36      	lsrs	r6, r6, #16
  412944:	eb06 4621 	add.w	r6, r6, r1, asr #16
  412948:	b289      	uxth	r1, r1
  41294a:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  41294e:	45a4      	cmp	ip, r4
  412950:	f843 2b04 	str.w	r2, [r3], #4
  412954:	ea4f 4126 	mov.w	r1, r6, asr #16
  412958:	d8ef      	bhi.n	41293a <__mdiff+0x76>
  41295a:	43eb      	mvns	r3, r5
  41295c:	4463      	add	r3, ip
  41295e:	f023 0303 	bic.w	r3, r3, #3
  412962:	3304      	adds	r3, #4
  412964:	4443      	add	r3, r8
  412966:	3b04      	subs	r3, #4
  412968:	b922      	cbnz	r2, 412974 <__mdiff+0xb0>
  41296a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  41296e:	3f01      	subs	r7, #1
  412970:	2a00      	cmp	r2, #0
  412972:	d0fa      	beq.n	41296a <__mdiff+0xa6>
  412974:	6107      	str	r7, [r0, #16]
  412976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  41297a:	462b      	mov	r3, r5
  41297c:	f04f 0801 	mov.w	r8, #1
  412980:	4635      	mov	r5, r6
  412982:	461e      	mov	r6, r3
  412984:	e7ac      	b.n	4128e0 <__mdiff+0x1c>
  412986:	4620      	mov	r0, r4
  412988:	4639      	mov	r1, r7
  41298a:	f7ff fd0d 	bl	4123a8 <_Balloc>
  41298e:	2301      	movs	r3, #1
  412990:	6147      	str	r7, [r0, #20]
  412992:	6103      	str	r3, [r0, #16]
  412994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00412998 <__ulp>:
  412998:	4b0e      	ldr	r3, [pc, #56]	; (4129d4 <__ulp+0x3c>)
  41299a:	400b      	ands	r3, r1
  41299c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  4129a0:	2b00      	cmp	r3, #0
  4129a2:	dd02      	ble.n	4129aa <__ulp+0x12>
  4129a4:	4619      	mov	r1, r3
  4129a6:	2000      	movs	r0, #0
  4129a8:	4770      	bx	lr
  4129aa:	425b      	negs	r3, r3
  4129ac:	151b      	asrs	r3, r3, #20
  4129ae:	2b13      	cmp	r3, #19
  4129b0:	dd0a      	ble.n	4129c8 <__ulp+0x30>
  4129b2:	2b32      	cmp	r3, #50	; 0x32
  4129b4:	bfdd      	ittte	le
  4129b6:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  4129ba:	2201      	movle	r2, #1
  4129bc:	fa02 f303 	lslle.w	r3, r2, r3
  4129c0:	2301      	movgt	r3, #1
  4129c2:	2100      	movs	r1, #0
  4129c4:	4618      	mov	r0, r3
  4129c6:	4770      	bx	lr
  4129c8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4129cc:	fa42 f103 	asr.w	r1, r2, r3
  4129d0:	2000      	movs	r0, #0
  4129d2:	4770      	bx	lr
  4129d4:	7ff00000 	.word	0x7ff00000

004129d8 <__b2d>:
  4129d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4129da:	6904      	ldr	r4, [r0, #16]
  4129dc:	f100 0614 	add.w	r6, r0, #20
  4129e0:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  4129e4:	460f      	mov	r7, r1
  4129e6:	f854 5c04 	ldr.w	r5, [r4, #-4]
  4129ea:	4628      	mov	r0, r5
  4129ec:	f7ff fda4 	bl	412538 <__hi0bits>
  4129f0:	f1c0 0320 	rsb	r3, r0, #32
  4129f4:	280a      	cmp	r0, #10
  4129f6:	603b      	str	r3, [r7, #0]
  4129f8:	f1a4 0104 	sub.w	r1, r4, #4
  4129fc:	dc19      	bgt.n	412a32 <__b2d+0x5a>
  4129fe:	428e      	cmp	r6, r1
  412a00:	f1c0 070b 	rsb	r7, r0, #11
  412a04:	bf38      	it	cc
  412a06:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  412a0a:	fa25 fc07 	lsr.w	ip, r5, r7
  412a0e:	f100 0015 	add.w	r0, r0, #21
  412a12:	bf38      	it	cc
  412a14:	fa21 f707 	lsrcc.w	r7, r1, r7
  412a18:	fa05 f500 	lsl.w	r5, r5, r0
  412a1c:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  412a20:	bf28      	it	cs
  412a22:	2700      	movcs	r7, #0
  412a24:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  412a28:	ea47 0205 	orr.w	r2, r7, r5
  412a2c:	4610      	mov	r0, r2
  412a2e:	4619      	mov	r1, r3
  412a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  412a32:	428e      	cmp	r6, r1
  412a34:	bf36      	itet	cc
  412a36:	f1a4 0108 	subcc.w	r1, r4, #8
  412a3a:	2400      	movcs	r4, #0
  412a3c:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  412a40:	f1b0 070b 	subs.w	r7, r0, #11
  412a44:	d019      	beq.n	412a7a <__b2d+0xa2>
  412a46:	42b1      	cmp	r1, r6
  412a48:	bf88      	it	hi
  412a4a:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  412a4e:	fa05 f507 	lsl.w	r5, r5, r7
  412a52:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  412a56:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  412a5a:	fa24 fc00 	lsr.w	ip, r4, r0
  412a5e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  412a62:	bf8c      	ite	hi
  412a64:	fa21 f000 	lsrhi.w	r0, r1, r0
  412a68:	2000      	movls	r0, #0
  412a6a:	40bc      	lsls	r4, r7
  412a6c:	ea45 030c 	orr.w	r3, r5, ip
  412a70:	ea40 0204 	orr.w	r2, r0, r4
  412a74:	4610      	mov	r0, r2
  412a76:	4619      	mov	r1, r3
  412a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  412a7a:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  412a7e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  412a82:	4622      	mov	r2, r4
  412a84:	4610      	mov	r0, r2
  412a86:	4619      	mov	r1, r3
  412a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  412a8a:	bf00      	nop

00412a8c <__d2b>:
  412a8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  412a90:	b083      	sub	sp, #12
  412a92:	2101      	movs	r1, #1
  412a94:	461d      	mov	r5, r3
  412a96:	f3c3 560a 	ubfx	r6, r3, #20, #11
  412a9a:	4614      	mov	r4, r2
  412a9c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  412a9e:	f7ff fc83 	bl	4123a8 <_Balloc>
  412aa2:	f3c5 0313 	ubfx	r3, r5, #0, #20
  412aa6:	4680      	mov	r8, r0
  412aa8:	b10e      	cbz	r6, 412aae <__d2b+0x22>
  412aaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  412aae:	9301      	str	r3, [sp, #4]
  412ab0:	b324      	cbz	r4, 412afc <__d2b+0x70>
  412ab2:	a802      	add	r0, sp, #8
  412ab4:	f840 4d08 	str.w	r4, [r0, #-8]!
  412ab8:	4668      	mov	r0, sp
  412aba:	f7ff fd5d 	bl	412578 <__lo0bits>
  412abe:	2800      	cmp	r0, #0
  412ac0:	d135      	bne.n	412b2e <__d2b+0xa2>
  412ac2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  412ac6:	f8c8 2014 	str.w	r2, [r8, #20]
  412aca:	2b00      	cmp	r3, #0
  412acc:	bf0c      	ite	eq
  412ace:	2401      	moveq	r4, #1
  412ad0:	2402      	movne	r4, #2
  412ad2:	f8c8 3018 	str.w	r3, [r8, #24]
  412ad6:	f8c8 4010 	str.w	r4, [r8, #16]
  412ada:	b9de      	cbnz	r6, 412b14 <__d2b+0x88>
  412adc:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  412ae0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  412ae4:	6038      	str	r0, [r7, #0]
  412ae6:	6918      	ldr	r0, [r3, #16]
  412ae8:	f7ff fd26 	bl	412538 <__hi0bits>
  412aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  412aee:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  412af2:	6018      	str	r0, [r3, #0]
  412af4:	4640      	mov	r0, r8
  412af6:	b003      	add	sp, #12
  412af8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  412afc:	a801      	add	r0, sp, #4
  412afe:	f7ff fd3b 	bl	412578 <__lo0bits>
  412b02:	2401      	movs	r4, #1
  412b04:	9b01      	ldr	r3, [sp, #4]
  412b06:	f8c8 3014 	str.w	r3, [r8, #20]
  412b0a:	3020      	adds	r0, #32
  412b0c:	f8c8 4010 	str.w	r4, [r8, #16]
  412b10:	2e00      	cmp	r6, #0
  412b12:	d0e3      	beq.n	412adc <__d2b+0x50>
  412b14:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  412b18:	eb09 0300 	add.w	r3, r9, r0
  412b1c:	603b      	str	r3, [r7, #0]
  412b1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  412b20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  412b24:	6018      	str	r0, [r3, #0]
  412b26:	4640      	mov	r0, r8
  412b28:	b003      	add	sp, #12
  412b2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  412b2e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  412b32:	f1c0 0120 	rsb	r1, r0, #32
  412b36:	fa03 f101 	lsl.w	r1, r3, r1
  412b3a:	430a      	orrs	r2, r1
  412b3c:	40c3      	lsrs	r3, r0
  412b3e:	9301      	str	r3, [sp, #4]
  412b40:	f8c8 2014 	str.w	r2, [r8, #20]
  412b44:	e7c1      	b.n	412aca <__d2b+0x3e>
  412b46:	bf00      	nop

00412b48 <__ratio>:
  412b48:	b5f0      	push	{r4, r5, r6, r7, lr}
  412b4a:	b083      	sub	sp, #12
  412b4c:	460e      	mov	r6, r1
  412b4e:	4669      	mov	r1, sp
  412b50:	4607      	mov	r7, r0
  412b52:	f7ff ff41 	bl	4129d8 <__b2d>
  412b56:	4604      	mov	r4, r0
  412b58:	460d      	mov	r5, r1
  412b5a:	4630      	mov	r0, r6
  412b5c:	a901      	add	r1, sp, #4
  412b5e:	f7ff ff3b 	bl	4129d8 <__b2d>
  412b62:	4602      	mov	r2, r0
  412b64:	460b      	mov	r3, r1
  412b66:	e89d 0003 	ldmia.w	sp, {r0, r1}
  412b6a:	693f      	ldr	r7, [r7, #16]
  412b6c:	6936      	ldr	r6, [r6, #16]
  412b6e:	1a41      	subs	r1, r0, r1
  412b70:	ebc6 0e07 	rsb	lr, r6, r7
  412b74:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  412b78:	f1be 0f00 	cmp.w	lr, #0
  412b7c:	dd08      	ble.n	412b90 <__ratio+0x48>
  412b7e:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  412b82:	460d      	mov	r5, r1
  412b84:	4620      	mov	r0, r4
  412b86:	4629      	mov	r1, r5
  412b88:	f002 fea4 	bl	4158d4 <__aeabi_ddiv>
  412b8c:	b003      	add	sp, #12
  412b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  412b90:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  412b94:	463b      	mov	r3, r7
  412b96:	e7f5      	b.n	412b84 <__ratio+0x3c>

00412b98 <__copybits>:
  412b98:	b470      	push	{r4, r5, r6}
  412b9a:	6915      	ldr	r5, [r2, #16]
  412b9c:	f102 0314 	add.w	r3, r2, #20
  412ba0:	3901      	subs	r1, #1
  412ba2:	114e      	asrs	r6, r1, #5
  412ba4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  412ba8:	3601      	adds	r6, #1
  412baa:	42ab      	cmp	r3, r5
  412bac:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  412bb0:	d20c      	bcs.n	412bcc <__copybits+0x34>
  412bb2:	4601      	mov	r1, r0
  412bb4:	f853 4b04 	ldr.w	r4, [r3], #4
  412bb8:	f841 4b04 	str.w	r4, [r1], #4
  412bbc:	429d      	cmp	r5, r3
  412bbe:	d8f9      	bhi.n	412bb4 <__copybits+0x1c>
  412bc0:	1aab      	subs	r3, r5, r2
  412bc2:	3b15      	subs	r3, #21
  412bc4:	f023 0303 	bic.w	r3, r3, #3
  412bc8:	3304      	adds	r3, #4
  412bca:	4418      	add	r0, r3
  412bcc:	4286      	cmp	r6, r0
  412bce:	d904      	bls.n	412bda <__copybits+0x42>
  412bd0:	2300      	movs	r3, #0
  412bd2:	f840 3b04 	str.w	r3, [r0], #4
  412bd6:	4286      	cmp	r6, r0
  412bd8:	d8fb      	bhi.n	412bd2 <__copybits+0x3a>
  412bda:	bc70      	pop	{r4, r5, r6}
  412bdc:	4770      	bx	lr
  412bde:	bf00      	nop

00412be0 <__any_on>:
  412be0:	6903      	ldr	r3, [r0, #16]
  412be2:	114a      	asrs	r2, r1, #5
  412be4:	4293      	cmp	r3, r2
  412be6:	b410      	push	{r4}
  412be8:	f100 0414 	add.w	r4, r0, #20
  412bec:	da10      	bge.n	412c10 <__any_on+0x30>
  412bee:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  412bf2:	429c      	cmp	r4, r3
  412bf4:	d221      	bcs.n	412c3a <__any_on+0x5a>
  412bf6:	f853 0c04 	ldr.w	r0, [r3, #-4]
  412bfa:	3b04      	subs	r3, #4
  412bfc:	b118      	cbz	r0, 412c06 <__any_on+0x26>
  412bfe:	e015      	b.n	412c2c <__any_on+0x4c>
  412c00:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  412c04:	b992      	cbnz	r2, 412c2c <__any_on+0x4c>
  412c06:	429c      	cmp	r4, r3
  412c08:	d3fa      	bcc.n	412c00 <__any_on+0x20>
  412c0a:	f85d 4b04 	ldr.w	r4, [sp], #4
  412c0e:	4770      	bx	lr
  412c10:	dd10      	ble.n	412c34 <__any_on+0x54>
  412c12:	f011 011f 	ands.w	r1, r1, #31
  412c16:	d00d      	beq.n	412c34 <__any_on+0x54>
  412c18:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  412c1c:	fa20 f301 	lsr.w	r3, r0, r1
  412c20:	fa03 f101 	lsl.w	r1, r3, r1
  412c24:	4281      	cmp	r1, r0
  412c26:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  412c2a:	d0e2      	beq.n	412bf2 <__any_on+0x12>
  412c2c:	2001      	movs	r0, #1
  412c2e:	f85d 4b04 	ldr.w	r4, [sp], #4
  412c32:	4770      	bx	lr
  412c34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  412c38:	e7db      	b.n	412bf2 <__any_on+0x12>
  412c3a:	2000      	movs	r0, #0
  412c3c:	e7e5      	b.n	412c0a <__any_on+0x2a>
  412c3e:	bf00      	nop

00412c40 <_read_r>:
  412c40:	b570      	push	{r4, r5, r6, lr}
  412c42:	4c08      	ldr	r4, [pc, #32]	; (412c64 <_read_r+0x24>)
  412c44:	4606      	mov	r6, r0
  412c46:	2500      	movs	r5, #0
  412c48:	4608      	mov	r0, r1
  412c4a:	4611      	mov	r1, r2
  412c4c:	461a      	mov	r2, r3
  412c4e:	6025      	str	r5, [r4, #0]
  412c50:	f7f3 fd1c 	bl	40668c <_read>
  412c54:	1c43      	adds	r3, r0, #1
  412c56:	d000      	beq.n	412c5a <_read_r+0x1a>
  412c58:	bd70      	pop	{r4, r5, r6, pc}
  412c5a:	6823      	ldr	r3, [r4, #0]
  412c5c:	2b00      	cmp	r3, #0
  412c5e:	d0fb      	beq.n	412c58 <_read_r+0x18>
  412c60:	6033      	str	r3, [r6, #0]
  412c62:	bd70      	pop	{r4, r5, r6, pc}
  412c64:	200099d0 	.word	0x200099d0

00412c68 <_realloc_r>:
  412c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412c6c:	460c      	mov	r4, r1
  412c6e:	b083      	sub	sp, #12
  412c70:	4690      	mov	r8, r2
  412c72:	4681      	mov	r9, r0
  412c74:	2900      	cmp	r1, #0
  412c76:	f000 80e2 	beq.w	412e3e <_realloc_r+0x1d6>
  412c7a:	f7ff fb91 	bl	4123a0 <__malloc_lock>
  412c7e:	f108 060b 	add.w	r6, r8, #11
  412c82:	f854 3c04 	ldr.w	r3, [r4, #-4]
  412c86:	2e16      	cmp	r6, #22
  412c88:	f023 0503 	bic.w	r5, r3, #3
  412c8c:	f1a4 0708 	sub.w	r7, r4, #8
  412c90:	d84b      	bhi.n	412d2a <_realloc_r+0xc2>
  412c92:	2110      	movs	r1, #16
  412c94:	460e      	mov	r6, r1
  412c96:	45b0      	cmp	r8, r6
  412c98:	d84c      	bhi.n	412d34 <_realloc_r+0xcc>
  412c9a:	428d      	cmp	r5, r1
  412c9c:	da78      	bge.n	412d90 <_realloc_r+0x128>
  412c9e:	f8df b390 	ldr.w	fp, [pc, #912]	; 413030 <_realloc_r+0x3c8>
  412ca2:	f8db e008 	ldr.w	lr, [fp, #8]
  412ca6:	1978      	adds	r0, r7, r5
  412ca8:	4586      	cmp	lr, r0
  412caa:	f000 80ce 	beq.w	412e4a <_realloc_r+0x1e2>
  412cae:	6842      	ldr	r2, [r0, #4]
  412cb0:	f022 0c01 	bic.w	ip, r2, #1
  412cb4:	4484      	add	ip, r0
  412cb6:	f8dc c004 	ldr.w	ip, [ip, #4]
  412cba:	f01c 0f01 	tst.w	ip, #1
  412cbe:	d07a      	beq.n	412db6 <_realloc_r+0x14e>
  412cc0:	2200      	movs	r2, #0
  412cc2:	4610      	mov	r0, r2
  412cc4:	07db      	lsls	r3, r3, #31
  412cc6:	f100 8092 	bmi.w	412dee <_realloc_r+0x186>
  412cca:	f854 3c08 	ldr.w	r3, [r4, #-8]
  412cce:	ebc3 0a07 	rsb	sl, r3, r7
  412cd2:	f8da 3004 	ldr.w	r3, [sl, #4]
  412cd6:	f023 0303 	bic.w	r3, r3, #3
  412cda:	442b      	add	r3, r5
  412cdc:	b388      	cbz	r0, 412d42 <_realloc_r+0xda>
  412cde:	4570      	cmp	r0, lr
  412ce0:	f000 80ed 	beq.w	412ebe <_realloc_r+0x256>
  412ce4:	eb02 0e03 	add.w	lr, r2, r3
  412ce8:	458e      	cmp	lr, r1
  412cea:	db2a      	blt.n	412d42 <_realloc_r+0xda>
  412cec:	68c3      	ldr	r3, [r0, #12]
  412cee:	6882      	ldr	r2, [r0, #8]
  412cf0:	4657      	mov	r7, sl
  412cf2:	60d3      	str	r3, [r2, #12]
  412cf4:	609a      	str	r2, [r3, #8]
  412cf6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  412cfa:	f8da 300c 	ldr.w	r3, [sl, #12]
  412cfe:	60cb      	str	r3, [r1, #12]
  412d00:	1f2a      	subs	r2, r5, #4
  412d02:	2a24      	cmp	r2, #36	; 0x24
  412d04:	6099      	str	r1, [r3, #8]
  412d06:	f200 8126 	bhi.w	412f56 <_realloc_r+0x2ee>
  412d0a:	2a13      	cmp	r2, #19
  412d0c:	f240 80b3 	bls.w	412e76 <_realloc_r+0x20e>
  412d10:	6823      	ldr	r3, [r4, #0]
  412d12:	f8ca 3008 	str.w	r3, [sl, #8]
  412d16:	6863      	ldr	r3, [r4, #4]
  412d18:	f8ca 300c 	str.w	r3, [sl, #12]
  412d1c:	2a1b      	cmp	r2, #27
  412d1e:	f200 8130 	bhi.w	412f82 <_realloc_r+0x31a>
  412d22:	3408      	adds	r4, #8
  412d24:	f10a 0310 	add.w	r3, sl, #16
  412d28:	e0a6      	b.n	412e78 <_realloc_r+0x210>
  412d2a:	f026 0607 	bic.w	r6, r6, #7
  412d2e:	2e00      	cmp	r6, #0
  412d30:	4631      	mov	r1, r6
  412d32:	dab0      	bge.n	412c96 <_realloc_r+0x2e>
  412d34:	230c      	movs	r3, #12
  412d36:	2000      	movs	r0, #0
  412d38:	f8c9 3000 	str.w	r3, [r9]
  412d3c:	b003      	add	sp, #12
  412d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412d42:	428b      	cmp	r3, r1
  412d44:	db53      	blt.n	412dee <_realloc_r+0x186>
  412d46:	4657      	mov	r7, sl
  412d48:	f8da 100c 	ldr.w	r1, [sl, #12]
  412d4c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  412d50:	1f2a      	subs	r2, r5, #4
  412d52:	2a24      	cmp	r2, #36	; 0x24
  412d54:	60c1      	str	r1, [r0, #12]
  412d56:	6088      	str	r0, [r1, #8]
  412d58:	f200 8109 	bhi.w	412f6e <_realloc_r+0x306>
  412d5c:	2a13      	cmp	r2, #19
  412d5e:	f240 8104 	bls.w	412f6a <_realloc_r+0x302>
  412d62:	6821      	ldr	r1, [r4, #0]
  412d64:	f8ca 1008 	str.w	r1, [sl, #8]
  412d68:	6861      	ldr	r1, [r4, #4]
  412d6a:	f8ca 100c 	str.w	r1, [sl, #12]
  412d6e:	2a1b      	cmp	r2, #27
  412d70:	f200 811c 	bhi.w	412fac <_realloc_r+0x344>
  412d74:	3408      	adds	r4, #8
  412d76:	f10a 0210 	add.w	r2, sl, #16
  412d7a:	6821      	ldr	r1, [r4, #0]
  412d7c:	6011      	str	r1, [r2, #0]
  412d7e:	6861      	ldr	r1, [r4, #4]
  412d80:	6051      	str	r1, [r2, #4]
  412d82:	68a1      	ldr	r1, [r4, #8]
  412d84:	6091      	str	r1, [r2, #8]
  412d86:	461d      	mov	r5, r3
  412d88:	f8da 3004 	ldr.w	r3, [sl, #4]
  412d8c:	463c      	mov	r4, r7
  412d8e:	4657      	mov	r7, sl
  412d90:	1baa      	subs	r2, r5, r6
  412d92:	2a0f      	cmp	r2, #15
  412d94:	f003 0301 	and.w	r3, r3, #1
  412d98:	d819      	bhi.n	412dce <_realloc_r+0x166>
  412d9a:	432b      	orrs	r3, r5
  412d9c:	443d      	add	r5, r7
  412d9e:	607b      	str	r3, [r7, #4]
  412da0:	686b      	ldr	r3, [r5, #4]
  412da2:	f043 0301 	orr.w	r3, r3, #1
  412da6:	606b      	str	r3, [r5, #4]
  412da8:	4648      	mov	r0, r9
  412daa:	f7ff fafb 	bl	4123a4 <__malloc_unlock>
  412dae:	4620      	mov	r0, r4
  412db0:	b003      	add	sp, #12
  412db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412db6:	f022 0203 	bic.w	r2, r2, #3
  412dba:	eb02 0c05 	add.w	ip, r2, r5
  412dbe:	458c      	cmp	ip, r1
  412dc0:	db80      	blt.n	412cc4 <_realloc_r+0x5c>
  412dc2:	68c2      	ldr	r2, [r0, #12]
  412dc4:	6881      	ldr	r1, [r0, #8]
  412dc6:	4665      	mov	r5, ip
  412dc8:	60ca      	str	r2, [r1, #12]
  412dca:	6091      	str	r1, [r2, #8]
  412dcc:	e7e0      	b.n	412d90 <_realloc_r+0x128>
  412dce:	19b9      	adds	r1, r7, r6
  412dd0:	f042 0001 	orr.w	r0, r2, #1
  412dd4:	431e      	orrs	r6, r3
  412dd6:	440a      	add	r2, r1
  412dd8:	607e      	str	r6, [r7, #4]
  412dda:	6048      	str	r0, [r1, #4]
  412ddc:	6853      	ldr	r3, [r2, #4]
  412dde:	f043 0301 	orr.w	r3, r3, #1
  412de2:	3108      	adds	r1, #8
  412de4:	6053      	str	r3, [r2, #4]
  412de6:	4648      	mov	r0, r9
  412de8:	f7fe fc2a 	bl	411640 <_free_r>
  412dec:	e7dc      	b.n	412da8 <_realloc_r+0x140>
  412dee:	4641      	mov	r1, r8
  412df0:	4648      	mov	r0, r9
  412df2:	f7fe ff4d 	bl	411c90 <_malloc_r>
  412df6:	4680      	mov	r8, r0
  412df8:	b1d0      	cbz	r0, 412e30 <_realloc_r+0x1c8>
  412dfa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  412dfe:	f023 0201 	bic.w	r2, r3, #1
  412e02:	443a      	add	r2, r7
  412e04:	f1a0 0108 	sub.w	r1, r0, #8
  412e08:	4291      	cmp	r1, r2
  412e0a:	f000 809e 	beq.w	412f4a <_realloc_r+0x2e2>
  412e0e:	1f2a      	subs	r2, r5, #4
  412e10:	2a24      	cmp	r2, #36	; 0x24
  412e12:	d850      	bhi.n	412eb6 <_realloc_r+0x24e>
  412e14:	2a13      	cmp	r2, #19
  412e16:	d823      	bhi.n	412e60 <_realloc_r+0x1f8>
  412e18:	4603      	mov	r3, r0
  412e1a:	4622      	mov	r2, r4
  412e1c:	6811      	ldr	r1, [r2, #0]
  412e1e:	6019      	str	r1, [r3, #0]
  412e20:	6851      	ldr	r1, [r2, #4]
  412e22:	6059      	str	r1, [r3, #4]
  412e24:	6892      	ldr	r2, [r2, #8]
  412e26:	609a      	str	r2, [r3, #8]
  412e28:	4621      	mov	r1, r4
  412e2a:	4648      	mov	r0, r9
  412e2c:	f7fe fc08 	bl	411640 <_free_r>
  412e30:	4648      	mov	r0, r9
  412e32:	f7ff fab7 	bl	4123a4 <__malloc_unlock>
  412e36:	4640      	mov	r0, r8
  412e38:	b003      	add	sp, #12
  412e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412e3e:	4611      	mov	r1, r2
  412e40:	b003      	add	sp, #12
  412e42:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412e46:	f7fe bf23 	b.w	411c90 <_malloc_r>
  412e4a:	f8de 2004 	ldr.w	r2, [lr, #4]
  412e4e:	f022 0203 	bic.w	r2, r2, #3
  412e52:	1950      	adds	r0, r2, r5
  412e54:	f106 0c10 	add.w	ip, r6, #16
  412e58:	4560      	cmp	r0, ip
  412e5a:	da19      	bge.n	412e90 <_realloc_r+0x228>
  412e5c:	4670      	mov	r0, lr
  412e5e:	e731      	b.n	412cc4 <_realloc_r+0x5c>
  412e60:	6823      	ldr	r3, [r4, #0]
  412e62:	6003      	str	r3, [r0, #0]
  412e64:	6863      	ldr	r3, [r4, #4]
  412e66:	6043      	str	r3, [r0, #4]
  412e68:	2a1b      	cmp	r2, #27
  412e6a:	d863      	bhi.n	412f34 <_realloc_r+0x2cc>
  412e6c:	f100 0308 	add.w	r3, r0, #8
  412e70:	f104 0208 	add.w	r2, r4, #8
  412e74:	e7d2      	b.n	412e1c <_realloc_r+0x1b4>
  412e76:	463b      	mov	r3, r7
  412e78:	6822      	ldr	r2, [r4, #0]
  412e7a:	601a      	str	r2, [r3, #0]
  412e7c:	6862      	ldr	r2, [r4, #4]
  412e7e:	605a      	str	r2, [r3, #4]
  412e80:	68a2      	ldr	r2, [r4, #8]
  412e82:	609a      	str	r2, [r3, #8]
  412e84:	463c      	mov	r4, r7
  412e86:	4675      	mov	r5, lr
  412e88:	f8da 3004 	ldr.w	r3, [sl, #4]
  412e8c:	4657      	mov	r7, sl
  412e8e:	e77f      	b.n	412d90 <_realloc_r+0x128>
  412e90:	4437      	add	r7, r6
  412e92:	1b83      	subs	r3, r0, r6
  412e94:	f043 0301 	orr.w	r3, r3, #1
  412e98:	f8cb 7008 	str.w	r7, [fp, #8]
  412e9c:	607b      	str	r3, [r7, #4]
  412e9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  412ea2:	f003 0301 	and.w	r3, r3, #1
  412ea6:	431e      	orrs	r6, r3
  412ea8:	4648      	mov	r0, r9
  412eaa:	f844 6c04 	str.w	r6, [r4, #-4]
  412eae:	f7ff fa79 	bl	4123a4 <__malloc_unlock>
  412eb2:	4620      	mov	r0, r4
  412eb4:	e77c      	b.n	412db0 <_realloc_r+0x148>
  412eb6:	4621      	mov	r1, r4
  412eb8:	f7ff fa12 	bl	4122e0 <memmove>
  412ebc:	e7b4      	b.n	412e28 <_realloc_r+0x1c0>
  412ebe:	eb02 0c03 	add.w	ip, r2, r3
  412ec2:	f106 0210 	add.w	r2, r6, #16
  412ec6:	4594      	cmp	ip, r2
  412ec8:	f6ff af3b 	blt.w	412d42 <_realloc_r+0xda>
  412ecc:	4657      	mov	r7, sl
  412ece:	f8da 300c 	ldr.w	r3, [sl, #12]
  412ed2:	f857 1f08 	ldr.w	r1, [r7, #8]!
  412ed6:	1f2a      	subs	r2, r5, #4
  412ed8:	2a24      	cmp	r2, #36	; 0x24
  412eda:	60cb      	str	r3, [r1, #12]
  412edc:	6099      	str	r1, [r3, #8]
  412ede:	f200 8087 	bhi.w	412ff0 <_realloc_r+0x388>
  412ee2:	2a13      	cmp	r2, #19
  412ee4:	d978      	bls.n	412fd8 <_realloc_r+0x370>
  412ee6:	6823      	ldr	r3, [r4, #0]
  412ee8:	f8ca 3008 	str.w	r3, [sl, #8]
  412eec:	6863      	ldr	r3, [r4, #4]
  412eee:	f8ca 300c 	str.w	r3, [sl, #12]
  412ef2:	2a1b      	cmp	r2, #27
  412ef4:	f200 8085 	bhi.w	413002 <_realloc_r+0x39a>
  412ef8:	3408      	adds	r4, #8
  412efa:	f10a 0310 	add.w	r3, sl, #16
  412efe:	6822      	ldr	r2, [r4, #0]
  412f00:	601a      	str	r2, [r3, #0]
  412f02:	6862      	ldr	r2, [r4, #4]
  412f04:	605a      	str	r2, [r3, #4]
  412f06:	68a2      	ldr	r2, [r4, #8]
  412f08:	609a      	str	r2, [r3, #8]
  412f0a:	eb0a 0306 	add.w	r3, sl, r6
  412f0e:	ebc6 020c 	rsb	r2, r6, ip
  412f12:	f042 0201 	orr.w	r2, r2, #1
  412f16:	f8cb 3008 	str.w	r3, [fp, #8]
  412f1a:	605a      	str	r2, [r3, #4]
  412f1c:	f8da 3004 	ldr.w	r3, [sl, #4]
  412f20:	f003 0301 	and.w	r3, r3, #1
  412f24:	431e      	orrs	r6, r3
  412f26:	4648      	mov	r0, r9
  412f28:	f8ca 6004 	str.w	r6, [sl, #4]
  412f2c:	f7ff fa3a 	bl	4123a4 <__malloc_unlock>
  412f30:	4638      	mov	r0, r7
  412f32:	e73d      	b.n	412db0 <_realloc_r+0x148>
  412f34:	68a3      	ldr	r3, [r4, #8]
  412f36:	6083      	str	r3, [r0, #8]
  412f38:	68e3      	ldr	r3, [r4, #12]
  412f3a:	60c3      	str	r3, [r0, #12]
  412f3c:	2a24      	cmp	r2, #36	; 0x24
  412f3e:	d02c      	beq.n	412f9a <_realloc_r+0x332>
  412f40:	f100 0310 	add.w	r3, r0, #16
  412f44:	f104 0210 	add.w	r2, r4, #16
  412f48:	e768      	b.n	412e1c <_realloc_r+0x1b4>
  412f4a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  412f4e:	f022 0203 	bic.w	r2, r2, #3
  412f52:	4415      	add	r5, r2
  412f54:	e71c      	b.n	412d90 <_realloc_r+0x128>
  412f56:	4621      	mov	r1, r4
  412f58:	4638      	mov	r0, r7
  412f5a:	4675      	mov	r5, lr
  412f5c:	463c      	mov	r4, r7
  412f5e:	f7ff f9bf 	bl	4122e0 <memmove>
  412f62:	4657      	mov	r7, sl
  412f64:	f8da 3004 	ldr.w	r3, [sl, #4]
  412f68:	e712      	b.n	412d90 <_realloc_r+0x128>
  412f6a:	463a      	mov	r2, r7
  412f6c:	e705      	b.n	412d7a <_realloc_r+0x112>
  412f6e:	4621      	mov	r1, r4
  412f70:	4638      	mov	r0, r7
  412f72:	461d      	mov	r5, r3
  412f74:	463c      	mov	r4, r7
  412f76:	f7ff f9b3 	bl	4122e0 <memmove>
  412f7a:	4657      	mov	r7, sl
  412f7c:	f8da 3004 	ldr.w	r3, [sl, #4]
  412f80:	e706      	b.n	412d90 <_realloc_r+0x128>
  412f82:	68a3      	ldr	r3, [r4, #8]
  412f84:	f8ca 3010 	str.w	r3, [sl, #16]
  412f88:	68e3      	ldr	r3, [r4, #12]
  412f8a:	f8ca 3014 	str.w	r3, [sl, #20]
  412f8e:	2a24      	cmp	r2, #36	; 0x24
  412f90:	d018      	beq.n	412fc4 <_realloc_r+0x35c>
  412f92:	3410      	adds	r4, #16
  412f94:	f10a 0318 	add.w	r3, sl, #24
  412f98:	e76e      	b.n	412e78 <_realloc_r+0x210>
  412f9a:	6923      	ldr	r3, [r4, #16]
  412f9c:	6103      	str	r3, [r0, #16]
  412f9e:	6963      	ldr	r3, [r4, #20]
  412fa0:	6143      	str	r3, [r0, #20]
  412fa2:	f104 0218 	add.w	r2, r4, #24
  412fa6:	f100 0318 	add.w	r3, r0, #24
  412faa:	e737      	b.n	412e1c <_realloc_r+0x1b4>
  412fac:	68a1      	ldr	r1, [r4, #8]
  412fae:	f8ca 1010 	str.w	r1, [sl, #16]
  412fb2:	68e1      	ldr	r1, [r4, #12]
  412fb4:	f8ca 1014 	str.w	r1, [sl, #20]
  412fb8:	2a24      	cmp	r2, #36	; 0x24
  412fba:	d00f      	beq.n	412fdc <_realloc_r+0x374>
  412fbc:	3410      	adds	r4, #16
  412fbe:	f10a 0218 	add.w	r2, sl, #24
  412fc2:	e6da      	b.n	412d7a <_realloc_r+0x112>
  412fc4:	6923      	ldr	r3, [r4, #16]
  412fc6:	f8ca 3018 	str.w	r3, [sl, #24]
  412fca:	6963      	ldr	r3, [r4, #20]
  412fcc:	f8ca 301c 	str.w	r3, [sl, #28]
  412fd0:	3418      	adds	r4, #24
  412fd2:	f10a 0320 	add.w	r3, sl, #32
  412fd6:	e74f      	b.n	412e78 <_realloc_r+0x210>
  412fd8:	463b      	mov	r3, r7
  412fda:	e790      	b.n	412efe <_realloc_r+0x296>
  412fdc:	6922      	ldr	r2, [r4, #16]
  412fde:	f8ca 2018 	str.w	r2, [sl, #24]
  412fe2:	6962      	ldr	r2, [r4, #20]
  412fe4:	f8ca 201c 	str.w	r2, [sl, #28]
  412fe8:	3418      	adds	r4, #24
  412fea:	f10a 0220 	add.w	r2, sl, #32
  412fee:	e6c4      	b.n	412d7a <_realloc_r+0x112>
  412ff0:	4621      	mov	r1, r4
  412ff2:	4638      	mov	r0, r7
  412ff4:	f8cd c004 	str.w	ip, [sp, #4]
  412ff8:	f7ff f972 	bl	4122e0 <memmove>
  412ffc:	f8dd c004 	ldr.w	ip, [sp, #4]
  413000:	e783      	b.n	412f0a <_realloc_r+0x2a2>
  413002:	68a3      	ldr	r3, [r4, #8]
  413004:	f8ca 3010 	str.w	r3, [sl, #16]
  413008:	68e3      	ldr	r3, [r4, #12]
  41300a:	f8ca 3014 	str.w	r3, [sl, #20]
  41300e:	2a24      	cmp	r2, #36	; 0x24
  413010:	d003      	beq.n	41301a <_realloc_r+0x3b2>
  413012:	3410      	adds	r4, #16
  413014:	f10a 0318 	add.w	r3, sl, #24
  413018:	e771      	b.n	412efe <_realloc_r+0x296>
  41301a:	6923      	ldr	r3, [r4, #16]
  41301c:	f8ca 3018 	str.w	r3, [sl, #24]
  413020:	6963      	ldr	r3, [r4, #20]
  413022:	f8ca 301c 	str.w	r3, [sl, #28]
  413026:	3418      	adds	r4, #24
  413028:	f10a 0320 	add.w	r3, sl, #32
  41302c:	e767      	b.n	412efe <_realloc_r+0x296>
  41302e:	bf00      	nop
  413030:	200007fc 	.word	0x200007fc

00413034 <__fpclassifyd>:
  413034:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  413038:	b410      	push	{r4}
  41303a:	d008      	beq.n	41304e <__fpclassifyd+0x1a>
  41303c:	4a0f      	ldr	r2, [pc, #60]	; (41307c <__fpclassifyd+0x48>)
  41303e:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  413042:	4294      	cmp	r4, r2
  413044:	d80a      	bhi.n	41305c <__fpclassifyd+0x28>
  413046:	2004      	movs	r0, #4
  413048:	f85d 4b04 	ldr.w	r4, [sp], #4
  41304c:	4770      	bx	lr
  41304e:	2800      	cmp	r0, #0
  413050:	bf0c      	ite	eq
  413052:	2002      	moveq	r0, #2
  413054:	2003      	movne	r0, #3
  413056:	f85d 4b04 	ldr.w	r4, [sp], #4
  41305a:	4770      	bx	lr
  41305c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  413060:	d201      	bcs.n	413066 <__fpclassifyd+0x32>
  413062:	2003      	movs	r0, #3
  413064:	e7f7      	b.n	413056 <__fpclassifyd+0x22>
  413066:	4a06      	ldr	r2, [pc, #24]	; (413080 <__fpclassifyd+0x4c>)
  413068:	4293      	cmp	r3, r2
  41306a:	d001      	beq.n	413070 <__fpclassifyd+0x3c>
  41306c:	2000      	movs	r0, #0
  41306e:	e7f2      	b.n	413056 <__fpclassifyd+0x22>
  413070:	f1d0 0001 	rsbs	r0, r0, #1
  413074:	bf38      	it	cc
  413076:	2000      	movcc	r0, #0
  413078:	e7ed      	b.n	413056 <__fpclassifyd+0x22>
  41307a:	bf00      	nop
  41307c:	7fdfffff 	.word	0x7fdfffff
  413080:	7ff00000 	.word	0x7ff00000

00413084 <_sbrk_r>:
  413084:	b538      	push	{r3, r4, r5, lr}
  413086:	4c07      	ldr	r4, [pc, #28]	; (4130a4 <_sbrk_r+0x20>)
  413088:	2300      	movs	r3, #0
  41308a:	4605      	mov	r5, r0
  41308c:	4608      	mov	r0, r1
  41308e:	6023      	str	r3, [r4, #0]
  413090:	f7f9 f8f6 	bl	40c280 <_sbrk>
  413094:	1c43      	adds	r3, r0, #1
  413096:	d000      	beq.n	41309a <_sbrk_r+0x16>
  413098:	bd38      	pop	{r3, r4, r5, pc}
  41309a:	6823      	ldr	r3, [r4, #0]
  41309c:	2b00      	cmp	r3, #0
  41309e:	d0fb      	beq.n	413098 <_sbrk_r+0x14>
  4130a0:	602b      	str	r3, [r5, #0]
  4130a2:	bd38      	pop	{r3, r4, r5, pc}
  4130a4:	200099d0 	.word	0x200099d0

004130a8 <__sccl>:
  4130a8:	b470      	push	{r4, r5, r6}
  4130aa:	780c      	ldrb	r4, [r1, #0]
  4130ac:	2c5e      	cmp	r4, #94	; 0x5e
  4130ae:	d02e      	beq.n	41310e <__sccl+0x66>
  4130b0:	2200      	movs	r2, #0
  4130b2:	1c4d      	adds	r5, r1, #1
  4130b4:	4616      	mov	r6, r2
  4130b6:	2300      	movs	r3, #0
  4130b8:	54c2      	strb	r2, [r0, r3]
  4130ba:	3301      	adds	r3, #1
  4130bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  4130c0:	d1fa      	bne.n	4130b8 <__sccl+0x10>
  4130c2:	b184      	cbz	r4, 4130e6 <__sccl+0x3e>
  4130c4:	f086 0201 	eor.w	r2, r6, #1
  4130c8:	5502      	strb	r2, [r0, r4]
  4130ca:	1c6e      	adds	r6, r5, #1
  4130cc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  4130d0:	2b2d      	cmp	r3, #45	; 0x2d
  4130d2:	d00e      	beq.n	4130f2 <__sccl+0x4a>
  4130d4:	2b5d      	cmp	r3, #93	; 0x5d
  4130d6:	d009      	beq.n	4130ec <__sccl+0x44>
  4130d8:	b113      	cbz	r3, 4130e0 <__sccl+0x38>
  4130da:	461c      	mov	r4, r3
  4130dc:	4635      	mov	r5, r6
  4130de:	e7f3      	b.n	4130c8 <__sccl+0x20>
  4130e0:	4628      	mov	r0, r5
  4130e2:	bc70      	pop	{r4, r5, r6}
  4130e4:	4770      	bx	lr
  4130e6:	1e68      	subs	r0, r5, #1
  4130e8:	bc70      	pop	{r4, r5, r6}
  4130ea:	4770      	bx	lr
  4130ec:	4630      	mov	r0, r6
  4130ee:	bc70      	pop	{r4, r5, r6}
  4130f0:	4770      	bx	lr
  4130f2:	7869      	ldrb	r1, [r5, #1]
  4130f4:	295d      	cmp	r1, #93	; 0x5d
  4130f6:	d0f0      	beq.n	4130da <__sccl+0x32>
  4130f8:	428c      	cmp	r4, r1
  4130fa:	dcee      	bgt.n	4130da <__sccl+0x32>
  4130fc:	3502      	adds	r5, #2
  4130fe:	1903      	adds	r3, r0, r4
  413100:	3401      	adds	r4, #1
  413102:	42a1      	cmp	r1, r4
  413104:	f803 2f01 	strb.w	r2, [r3, #1]!
  413108:	dcfa      	bgt.n	413100 <__sccl+0x58>
  41310a:	3602      	adds	r6, #2
  41310c:	e7de      	b.n	4130cc <__sccl+0x24>
  41310e:	2201      	movs	r2, #1
  413110:	784c      	ldrb	r4, [r1, #1]
  413112:	4616      	mov	r6, r2
  413114:	1c8d      	adds	r5, r1, #2
  413116:	e7ce      	b.n	4130b6 <__sccl+0xe>

00413118 <nanf>:
  413118:	4800      	ldr	r0, [pc, #0]	; (41311c <nanf+0x4>)
  41311a:	4770      	bx	lr
  41311c:	7fc00000 	.word	0x7fc00000

00413120 <sulp>:
  413120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  413124:	460d      	mov	r5, r1
  413126:	4690      	mov	r8, r2
  413128:	f7ff fc36 	bl	412998 <__ulp>
  41312c:	4606      	mov	r6, r0
  41312e:	460f      	mov	r7, r1
  413130:	f1b8 0f00 	cmp.w	r8, #0
  413134:	d00f      	beq.n	413156 <sulp+0x36>
  413136:	f3c5 530a 	ubfx	r3, r5, #20, #11
  41313a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  41313e:	2b00      	cmp	r3, #0
  413140:	dd09      	ble.n	413156 <sulp+0x36>
  413142:	051c      	lsls	r4, r3, #20
  413144:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  413148:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  41314c:	2200      	movs	r2, #0
  41314e:	f002 fa97 	bl	415680 <__aeabi_dmul>
  413152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  413156:	4630      	mov	r0, r6
  413158:	4639      	mov	r1, r7
  41315a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  41315e:	bf00      	nop

00413160 <_strtod_r>:
  413160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  413164:	b09f      	sub	sp, #124	; 0x7c
  413166:	460d      	mov	r5, r1
  413168:	9119      	str	r1, [sp, #100]	; 0x64
  41316a:	4683      	mov	fp, r0
  41316c:	9205      	str	r2, [sp, #20]
  41316e:	2000      	movs	r0, #0
  413170:	460a      	mov	r2, r1
  413172:	2100      	movs	r1, #0
  413174:	e9cd 0102 	strd	r0, r1, [sp, #8]
  413178:	2300      	movs	r3, #0
  41317a:	931a      	str	r3, [sp, #104]	; 0x68
  41317c:	4616      	mov	r6, r2
  41317e:	f812 4b01 	ldrb.w	r4, [r2], #1
  413182:	2c2d      	cmp	r4, #45	; 0x2d
  413184:	f200 8158 	bhi.w	413438 <_strtod_r+0x2d8>
  413188:	e8df f014 	tbh	[pc, r4, lsl #1]
  41318c:	01560039 	.word	0x01560039
  413190:	01560156 	.word	0x01560156
  413194:	01560156 	.word	0x01560156
  413198:	01560156 	.word	0x01560156
  41319c:	007d0156 	.word	0x007d0156
  4131a0:	007d007d 	.word	0x007d007d
  4131a4:	007d007d 	.word	0x007d007d
  4131a8:	01560156 	.word	0x01560156
  4131ac:	01560156 	.word	0x01560156
  4131b0:	01560156 	.word	0x01560156
  4131b4:	01560156 	.word	0x01560156
  4131b8:	01560156 	.word	0x01560156
  4131bc:	01560156 	.word	0x01560156
  4131c0:	01560156 	.word	0x01560156
  4131c4:	01560156 	.word	0x01560156
  4131c8:	01560156 	.word	0x01560156
  4131cc:	0156007d 	.word	0x0156007d
  4131d0:	01560156 	.word	0x01560156
  4131d4:	01560156 	.word	0x01560156
  4131d8:	01560156 	.word	0x01560156
  4131dc:	01560156 	.word	0x01560156
  4131e0:	004d0156 	.word	0x004d0156
  4131e4:	007f0156 	.word	0x007f0156
  4131e8:	2300      	movs	r3, #0
  4131ea:	2101      	movs	r1, #1
  4131ec:	469a      	mov	sl, r3
  4131ee:	910b      	str	r1, [sp, #44]	; 0x2c
  4131f0:	2800      	cmp	r0, #0
  4131f2:	f040 8151 	bne.w	413498 <_strtod_r+0x338>
  4131f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4131f8:	2a00      	cmp	r2, #0
  4131fa:	f040 814d 	bne.w	413498 <_strtod_r+0x338>
  4131fe:	2000      	movs	r0, #0
  413200:	f04f 0800 	mov.w	r8, #0
  413204:	f04f 0900 	mov.w	r9, #0
  413208:	9519      	str	r5, [sp, #100]	; 0x64
  41320a:	9007      	str	r0, [sp, #28]
  41320c:	9805      	ldr	r0, [sp, #20]
  41320e:	b108      	cbz	r0, 413214 <_strtod_r+0xb4>
  413210:	9b19      	ldr	r3, [sp, #100]	; 0x64
  413212:	6003      	str	r3, [r0, #0]
  413214:	9907      	ldr	r1, [sp, #28]
  413216:	2900      	cmp	r1, #0
  413218:	f040 809e 	bne.w	413358 <_strtod_r+0x1f8>
  41321c:	4640      	mov	r0, r8
  41321e:	4649      	mov	r1, r9
  413220:	b01f      	add	sp, #124	; 0x7c
  413222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  413226:	2300      	movs	r3, #0
  413228:	9307      	str	r3, [sp, #28]
  41322a:	1c73      	adds	r3, r6, #1
  41322c:	9319      	str	r3, [sp, #100]	; 0x64
  41322e:	7874      	ldrb	r4, [r6, #1]
  413230:	2c00      	cmp	r4, #0
  413232:	d0e4      	beq.n	4131fe <_strtod_r+0x9e>
  413234:	2c30      	cmp	r4, #48	; 0x30
  413236:	461e      	mov	r6, r3
  413238:	f000 8103 	beq.w	413442 <_strtod_r+0x2e2>
  41323c:	2300      	movs	r3, #0
  41323e:	9606      	str	r6, [sp, #24]
  413240:	930a      	str	r3, [sp, #40]	; 0x28
  413242:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  413246:	2700      	movs	r7, #0
  413248:	2b09      	cmp	r3, #9
  41324a:	46b9      	mov	r9, r7
  41324c:	463e      	mov	r6, r7
  41324e:	d81f      	bhi.n	413290 <_strtod_r+0x130>
  413250:	9806      	ldr	r0, [sp, #24]
  413252:	1c43      	adds	r3, r0, #1
  413254:	e00f      	b.n	413276 <_strtod_r+0x116>
  413256:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  41325a:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  41325e:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  413262:	9319      	str	r3, [sp, #100]	; 0x64
  413264:	4698      	mov	r8, r3
  413266:	f813 4b01 	ldrb.w	r4, [r3], #1
  41326a:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  41326e:	2a09      	cmp	r2, #9
  413270:	f106 0601 	add.w	r6, r6, #1
  413274:	d80e      	bhi.n	413294 <_strtod_r+0x134>
  413276:	2e08      	cmp	r6, #8
  413278:	dded      	ble.n	413256 <_strtod_r+0xf6>
  41327a:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  41327e:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  413282:	3f30      	subs	r7, #48	; 0x30
  413284:	e7ed      	b.n	413262 <_strtod_r+0x102>
  413286:	9219      	str	r2, [sp, #100]	; 0x64
  413288:	e778      	b.n	41317c <_strtod_r+0x1c>
  41328a:	2201      	movs	r2, #1
  41328c:	9207      	str	r2, [sp, #28]
  41328e:	e7cc      	b.n	41322a <_strtod_r+0xca>
  413290:	f8dd 8018 	ldr.w	r8, [sp, #24]
  413294:	4658      	mov	r0, fp
  413296:	f7fe fc6b 	bl	411b70 <_localeconv_r>
  41329a:	f8d0 a000 	ldr.w	sl, [r0]
  41329e:	4658      	mov	r0, fp
  4132a0:	f7fe fc66 	bl	411b70 <_localeconv_r>
  4132a4:	6800      	ldr	r0, [r0, #0]
  4132a6:	f7f9 fe5d 	bl	40cf64 <strlen>
  4132aa:	4651      	mov	r1, sl
  4132ac:	4602      	mov	r2, r0
  4132ae:	4640      	mov	r0, r8
  4132b0:	f7f9 fe88 	bl	40cfc4 <strncmp>
  4132b4:	4680      	mov	r8, r0
  4132b6:	2800      	cmp	r0, #0
  4132b8:	f000 8146 	beq.w	413548 <_strtod_r+0x3e8>
  4132bc:	2000      	movs	r0, #0
  4132be:	4603      	mov	r3, r0
  4132c0:	900b      	str	r0, [sp, #44]	; 0x2c
  4132c2:	46b2      	mov	sl, r6
  4132c4:	f024 0220 	bic.w	r2, r4, #32
  4132c8:	2a45      	cmp	r2, #69	; 0x45
  4132ca:	f000 80e1 	beq.w	413490 <_strtod_r+0x330>
  4132ce:	2100      	movs	r1, #0
  4132d0:	f1ba 0f00 	cmp.w	sl, #0
  4132d4:	d054      	beq.n	413380 <_strtod_r+0x220>
  4132d6:	1acb      	subs	r3, r1, r3
  4132d8:	4648      	mov	r0, r9
  4132da:	9308      	str	r3, [sp, #32]
  4132dc:	f002 f95a 	bl	415594 <__aeabi_ui2d>
  4132e0:	f1ba 0f10 	cmp.w	sl, #16
  4132e4:	bfb4      	ite	lt
  4132e6:	46d0      	movlt	r8, sl
  4132e8:	f04f 0810 	movge.w	r8, #16
  4132ec:	2e00      	cmp	r6, #0
  4132ee:	bf08      	it	eq
  4132f0:	4656      	moveq	r6, sl
  4132f2:	f1b8 0f09 	cmp.w	r8, #9
  4132f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4132fa:	dd13      	ble.n	413324 <_strtod_r+0x1c4>
  4132fc:	4ba0      	ldr	r3, [pc, #640]	; (413580 <_strtod_r+0x420>)
  4132fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  413302:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  413306:	f002 f9bb 	bl	415680 <__aeabi_dmul>
  41330a:	4604      	mov	r4, r0
  41330c:	4638      	mov	r0, r7
  41330e:	460d      	mov	r5, r1
  413310:	f002 f940 	bl	415594 <__aeabi_ui2d>
  413314:	4602      	mov	r2, r0
  413316:	460b      	mov	r3, r1
  413318:	4620      	mov	r0, r4
  41331a:	4629      	mov	r1, r5
  41331c:	f001 fffe 	bl	41531c <__adddf3>
  413320:	e9cd 0102 	strd	r0, r1, [sp, #8]
  413324:	f1ba 0f0f 	cmp.w	sl, #15
  413328:	f300 812c 	bgt.w	413584 <_strtod_r+0x424>
  41332c:	9908      	ldr	r1, [sp, #32]
  41332e:	2900      	cmp	r1, #0
  413330:	f000 80ab 	beq.w	41348a <_strtod_r+0x32a>
  413334:	f340 8580 	ble.w	413e38 <_strtod_r+0xcd8>
  413338:	9a08      	ldr	r2, [sp, #32]
  41333a:	2a16      	cmp	r2, #22
  41333c:	f300 84ef 	bgt.w	413d1e <_strtod_r+0xbbe>
  413340:	4b8f      	ldr	r3, [pc, #572]	; (413580 <_strtod_r+0x420>)
  413342:	eb03 0ac2 	add.w	sl, r3, r2, lsl #3
  413346:	e9da 0100 	ldrd	r0, r1, [sl]
  41334a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  41334e:	f002 f997 	bl	415680 <__aeabi_dmul>
  413352:	4680      	mov	r8, r0
  413354:	4689      	mov	r9, r1
  413356:	e759      	b.n	41320c <_strtod_r+0xac>
  413358:	4640      	mov	r0, r8
  41335a:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  41335e:	b01f      	add	sp, #124	; 0x7c
  413360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  413364:	4633      	mov	r3, r6
  413366:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  41336a:	2a08      	cmp	r2, #8
  41336c:	f240 833c 	bls.w	4139e8 <_strtod_r+0x888>
  413370:	f024 0220 	bic.w	r2, r4, #32
  413374:	2a45      	cmp	r2, #69	; 0x45
  413376:	4618      	mov	r0, r3
  413378:	f43f af36 	beq.w	4131e8 <_strtod_r+0x88>
  41337c:	2101      	movs	r1, #1
  41337e:	910b      	str	r1, [sp, #44]	; 0x2c
  413380:	2800      	cmp	r0, #0
  413382:	d171      	bne.n	413468 <_strtod_r+0x308>
  413384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  413386:	2b00      	cmp	r3, #0
  413388:	d16e      	bne.n	413468 <_strtod_r+0x308>
  41338a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  41338c:	2800      	cmp	r0, #0
  41338e:	f47f af36 	bne.w	4131fe <_strtod_r+0x9e>
  413392:	3c49      	subs	r4, #73	; 0x49
  413394:	2c25      	cmp	r4, #37	; 0x25
  413396:	f63f af32 	bhi.w	4131fe <_strtod_r+0x9e>
  41339a:	a101      	add	r1, pc, #4	; (adr r1, 4133a0 <_strtod_r+0x240>)
  41339c:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  4133a0:	00413a63 	.word	0x00413a63
  4133a4:	004131ff 	.word	0x004131ff
  4133a8:	004131ff 	.word	0x004131ff
  4133ac:	004131ff 	.word	0x004131ff
  4133b0:	004131ff 	.word	0x004131ff
  4133b4:	00413a2b 	.word	0x00413a2b
  4133b8:	004131ff 	.word	0x004131ff
  4133bc:	004131ff 	.word	0x004131ff
  4133c0:	004131ff 	.word	0x004131ff
  4133c4:	004131ff 	.word	0x004131ff
  4133c8:	004131ff 	.word	0x004131ff
  4133cc:	004131ff 	.word	0x004131ff
  4133d0:	004131ff 	.word	0x004131ff
  4133d4:	004131ff 	.word	0x004131ff
  4133d8:	004131ff 	.word	0x004131ff
  4133dc:	004131ff 	.word	0x004131ff
  4133e0:	004131ff 	.word	0x004131ff
  4133e4:	004131ff 	.word	0x004131ff
  4133e8:	004131ff 	.word	0x004131ff
  4133ec:	004131ff 	.word	0x004131ff
  4133f0:	004131ff 	.word	0x004131ff
  4133f4:	004131ff 	.word	0x004131ff
  4133f8:	004131ff 	.word	0x004131ff
  4133fc:	004131ff 	.word	0x004131ff
  413400:	004131ff 	.word	0x004131ff
  413404:	004131ff 	.word	0x004131ff
  413408:	004131ff 	.word	0x004131ff
  41340c:	004131ff 	.word	0x004131ff
  413410:	004131ff 	.word	0x004131ff
  413414:	004131ff 	.word	0x004131ff
  413418:	004131ff 	.word	0x004131ff
  41341c:	004131ff 	.word	0x004131ff
  413420:	00413a63 	.word	0x00413a63
  413424:	004131ff 	.word	0x004131ff
  413428:	004131ff 	.word	0x004131ff
  41342c:	004131ff 	.word	0x004131ff
  413430:	004131ff 	.word	0x004131ff
  413434:	00413a2b 	.word	0x00413a2b
  413438:	2000      	movs	r0, #0
  41343a:	2c30      	cmp	r4, #48	; 0x30
  41343c:	9007      	str	r0, [sp, #28]
  41343e:	f47f aefd 	bne.w	41323c <_strtod_r+0xdc>
  413442:	7873      	ldrb	r3, [r6, #1]
  413444:	2b58      	cmp	r3, #88	; 0x58
  413446:	f000 8336 	beq.w	413ab6 <_strtod_r+0x956>
  41344a:	2b78      	cmp	r3, #120	; 0x78
  41344c:	f000 8333 	beq.w	413ab6 <_strtod_r+0x956>
  413450:	3601      	adds	r6, #1
  413452:	9619      	str	r6, [sp, #100]	; 0x64
  413454:	4633      	mov	r3, r6
  413456:	f816 4b01 	ldrb.w	r4, [r6], #1
  41345a:	2c30      	cmp	r4, #48	; 0x30
  41345c:	d0f9      	beq.n	413452 <_strtod_r+0x2f2>
  41345e:	b11c      	cbz	r4, 413468 <_strtod_r+0x308>
  413460:	9306      	str	r3, [sp, #24]
  413462:	2301      	movs	r3, #1
  413464:	930a      	str	r3, [sp, #40]	; 0x28
  413466:	e6ec      	b.n	413242 <_strtod_r+0xe2>
  413468:	f04f 0800 	mov.w	r8, #0
  41346c:	f04f 0900 	mov.w	r9, #0
  413470:	e6cc      	b.n	41320c <_strtod_r+0xac>
  413472:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  413476:	f04f 30ff 	mov.w	r0, #4294967295
  41347a:	9303      	str	r3, [sp, #12]
  41347c:	9002      	str	r0, [sp, #8]
  41347e:	0722      	lsls	r2, r4, #28
  413480:	bf42      	ittt	mi
  413482:	9903      	ldrmi	r1, [sp, #12]
  413484:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  413488:	9103      	strmi	r1, [sp, #12]
  41348a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  41348e:	e6bd      	b.n	41320c <_strtod_r+0xac>
  413490:	f1ba 0f00 	cmp.w	sl, #0
  413494:	f43f aeac 	beq.w	4131f0 <_strtod_r+0x90>
  413498:	9d19      	ldr	r5, [sp, #100]	; 0x64
  41349a:	1c6a      	adds	r2, r5, #1
  41349c:	9219      	str	r2, [sp, #100]	; 0x64
  41349e:	786c      	ldrb	r4, [r5, #1]
  4134a0:	2c2b      	cmp	r4, #43	; 0x2b
  4134a2:	f000 824b 	beq.w	41393c <_strtod_r+0x7dc>
  4134a6:	2c2d      	cmp	r4, #45	; 0x2d
  4134a8:	f040 8245 	bne.w	413936 <_strtod_r+0x7d6>
  4134ac:	2101      	movs	r1, #1
  4134ae:	9108      	str	r1, [sp, #32]
  4134b0:	1caa      	adds	r2, r5, #2
  4134b2:	9219      	str	r2, [sp, #100]	; 0x64
  4134b4:	78ac      	ldrb	r4, [r5, #2]
  4134b6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  4134ba:	2a09      	cmp	r2, #9
  4134bc:	f200 81e5 	bhi.w	41388a <_strtod_r+0x72a>
  4134c0:	2c30      	cmp	r4, #48	; 0x30
  4134c2:	d106      	bne.n	4134d2 <_strtod_r+0x372>
  4134c4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4134c6:	3201      	adds	r2, #1
  4134c8:	9219      	str	r2, [sp, #100]	; 0x64
  4134ca:	f812 4b01 	ldrb.w	r4, [r2], #1
  4134ce:	2c30      	cmp	r4, #48	; 0x30
  4134d0:	d0fa      	beq.n	4134c8 <_strtod_r+0x368>
  4134d2:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  4134d6:	2a08      	cmp	r2, #8
  4134d8:	f63f aef9 	bhi.w	4132ce <_strtod_r+0x16e>
  4134dc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4134de:	920e      	str	r2, [sp, #56]	; 0x38
  4134e0:	f102 0801 	add.w	r8, r2, #1
  4134e4:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  4134e8:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  4134ec:	7854      	ldrb	r4, [r2, #1]
  4134ee:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  4134f2:	2a09      	cmp	r2, #9
  4134f4:	d812      	bhi.n	41351c <_strtod_r+0x3bc>
  4134f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4134f8:	f102 0c02 	add.w	ip, r2, #2
  4134fc:	4662      	mov	r2, ip
  4134fe:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  413502:	9219      	str	r2, [sp, #100]	; 0x64
  413504:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  413508:	4690      	mov	r8, r2
  41350a:	f812 4b01 	ldrb.w	r4, [r2], #1
  41350e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  413512:	f1bc 0f09 	cmp.w	ip, #9
  413516:	f1a1 0130 	sub.w	r1, r1, #48	; 0x30
  41351a:	d9f0      	bls.n	4134fe <_strtod_r+0x39e>
  41351c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  41351e:	ebc2 0808 	rsb	r8, r2, r8
  413522:	f1b8 0f08 	cmp.w	r8, #8
  413526:	f300 83f2 	bgt.w	413d0e <_strtod_r+0xbae>
  41352a:	f644 621f 	movw	r2, #19999	; 0x4e1f
  41352e:	4291      	cmp	r1, r2
  413530:	bfa8      	it	ge
  413532:	4611      	movge	r1, r2
  413534:	9a08      	ldr	r2, [sp, #32]
  413536:	2a00      	cmp	r2, #0
  413538:	f43f aeca 	beq.w	4132d0 <_strtod_r+0x170>
  41353c:	4249      	negs	r1, r1
  41353e:	f1ba 0f00 	cmp.w	sl, #0
  413542:	f47f aec8 	bne.w	4132d6 <_strtod_r+0x176>
  413546:	e71b      	b.n	413380 <_strtod_r+0x220>
  413548:	4658      	mov	r0, fp
  41354a:	9c19      	ldr	r4, [sp, #100]	; 0x64
  41354c:	f7fe fb10 	bl	411b70 <_localeconv_r>
  413550:	6800      	ldr	r0, [r0, #0]
  413552:	f7f9 fd07 	bl	40cf64 <strlen>
  413556:	1823      	adds	r3, r4, r0
  413558:	9319      	str	r3, [sp, #100]	; 0x64
  41355a:	5c24      	ldrb	r4, [r4, r0]
  41355c:	2e00      	cmp	r6, #0
  41355e:	f040 81c3 	bne.w	4138e8 <_strtod_r+0x788>
  413562:	2c30      	cmp	r4, #48	; 0x30
  413564:	f47f aefe 	bne.w	413364 <_strtod_r+0x204>
  413568:	461a      	mov	r2, r3
  41356a:	4633      	mov	r3, r6
  41356c:	e000      	b.n	413570 <_strtod_r+0x410>
  41356e:	460a      	mov	r2, r1
  413570:	1c51      	adds	r1, r2, #1
  413572:	9119      	str	r1, [sp, #100]	; 0x64
  413574:	7854      	ldrb	r4, [r2, #1]
  413576:	2c30      	cmp	r4, #48	; 0x30
  413578:	f103 0301 	add.w	r3, r3, #1
  41357c:	d0f7      	beq.n	41356e <_strtod_r+0x40e>
  41357e:	e6f2      	b.n	413366 <_strtod_r+0x206>
  413580:	00416410 	.word	0x00416410
  413584:	9908      	ldr	r1, [sp, #32]
  413586:	ebc8 080a 	rsb	r8, r8, sl
  41358a:	4488      	add	r8, r1
  41358c:	f1b8 0f00 	cmp.w	r8, #0
  413590:	f340 8369 	ble.w	413c66 <_strtod_r+0xb06>
  413594:	f018 030f 	ands.w	r3, r8, #15
  413598:	d00a      	beq.n	4135b0 <_strtod_r+0x450>
  41359a:	49a7      	ldr	r1, [pc, #668]	; (413838 <_strtod_r+0x6d8>)
  41359c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4135a0:	e9d1 0100 	ldrd	r0, r1, [r1]
  4135a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4135a8:	f002 f86a 	bl	415680 <__aeabi_dmul>
  4135ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4135b0:	f038 040f 	bics.w	r4, r8, #15
  4135b4:	f040 81c8 	bne.w	413948 <_strtod_r+0x7e8>
  4135b8:	2200      	movs	r2, #0
  4135ba:	920a      	str	r2, [sp, #40]	; 0x28
  4135bc:	f8cd 9000 	str.w	r9, [sp]
  4135c0:	9906      	ldr	r1, [sp, #24]
  4135c2:	4632      	mov	r2, r6
  4135c4:	4653      	mov	r3, sl
  4135c6:	4658      	mov	r0, fp
  4135c8:	f7fe ff6a 	bl	4124a0 <__s2b>
  4135cc:	900b      	str	r0, [sp, #44]	; 0x2c
  4135ce:	2800      	cmp	r0, #0
  4135d0:	f000 82d5 	beq.w	413b7e <_strtod_r+0xa1e>
  4135d4:	9908      	ldr	r1, [sp, #32]
  4135d6:	2200      	movs	r2, #0
  4135d8:	2900      	cmp	r1, #0
  4135da:	f1c1 0300 	rsb	r3, r1, #0
  4135de:	bfa8      	it	ge
  4135e0:	4613      	movge	r3, r2
  4135e2:	930e      	str	r3, [sp, #56]	; 0x38
  4135e4:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
  4135e8:	9206      	str	r2, [sp, #24]
  4135ea:	930f      	str	r3, [sp, #60]	; 0x3c
  4135ec:	4617      	mov	r7, r2
  4135ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4135f0:	4658      	mov	r0, fp
  4135f2:	6851      	ldr	r1, [r2, #4]
  4135f4:	f7fe fed8 	bl	4123a8 <_Balloc>
  4135f8:	4606      	mov	r6, r0
  4135fa:	2800      	cmp	r0, #0
  4135fc:	f000 82cd 	beq.w	413b9a <_strtod_r+0xa3a>
  413600:	980b      	ldr	r0, [sp, #44]	; 0x2c
  413602:	6903      	ldr	r3, [r0, #16]
  413604:	1c9a      	adds	r2, r3, #2
  413606:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  413608:	0092      	lsls	r2, r2, #2
  41360a:	f103 010c 	add.w	r1, r3, #12
  41360e:	f106 000c 	add.w	r0, r6, #12
  413612:	f7f9 fa6f 	bl	40caf4 <memcpy>
  413616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  41361a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  41361e:	a81b      	add	r0, sp, #108	; 0x6c
  413620:	a91c      	add	r1, sp, #112	; 0x70
  413622:	e88d 0003 	stmia.w	sp, {r0, r1}
  413626:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  41362a:	4658      	mov	r0, fp
  41362c:	f7ff fa2e 	bl	412a8c <__d2b>
  413630:	901a      	str	r0, [sp, #104]	; 0x68
  413632:	2800      	cmp	r0, #0
  413634:	f000 8412 	beq.w	413e5c <_strtod_r+0xcfc>
  413638:	4658      	mov	r0, fp
  41363a:	2101      	movs	r1, #1
  41363c:	f7fe ffca 	bl	4125d4 <__i2b>
  413640:	4607      	mov	r7, r0
  413642:	2800      	cmp	r0, #0
  413644:	f000 82a9 	beq.w	413b9a <_strtod_r+0xa3a>
  413648:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  41364a:	2b00      	cmp	r3, #0
  41364c:	f2c0 8110 	blt.w	413870 <_strtod_r+0x710>
  413650:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  413654:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  413656:	4499      	add	r9, r3
  413658:	980a      	ldr	r0, [sp, #40]	; 0x28
  41365a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  41365c:	1a1b      	subs	r3, r3, r0
  41365e:	4413      	add	r3, r2
  413660:	f46f 717f 	mvn.w	r1, #1020	; 0x3fc
  413664:	428b      	cmp	r3, r1
  413666:	f1c2 0a36 	rsb	sl, r2, #54	; 0x36
  41366a:	f280 80da 	bge.w	413822 <_strtod_r+0x6c2>
  41366e:	1aca      	subs	r2, r1, r3
  413670:	2a1f      	cmp	r2, #31
  413672:	ebc2 0a0a 	rsb	sl, r2, sl
  413676:	f300 8100 	bgt.w	41387a <_strtod_r+0x71a>
  41367a:	f04f 0801 	mov.w	r8, #1
  41367e:	2300      	movs	r3, #0
  413680:	fa08 f802 	lsl.w	r8, r8, r2
  413684:	930c      	str	r3, [sp, #48]	; 0x30
  413686:	980a      	ldr	r0, [sp, #40]	; 0x28
  413688:	4455      	add	r5, sl
  41368a:	44ca      	add	sl, r9
  41368c:	45ca      	cmp	sl, r9
  41368e:	bfb4      	ite	lt
  413690:	4653      	movlt	r3, sl
  413692:	464b      	movge	r3, r9
  413694:	4405      	add	r5, r0
  413696:	42ab      	cmp	r3, r5
  413698:	bfa8      	it	ge
  41369a:	462b      	movge	r3, r5
  41369c:	2b00      	cmp	r3, #0
  41369e:	dd04      	ble.n	4136aa <_strtod_r+0x54a>
  4136a0:	ebc3 0a0a 	rsb	sl, r3, sl
  4136a4:	1aed      	subs	r5, r5, r3
  4136a6:	ebc3 0909 	rsb	r9, r3, r9
  4136aa:	990e      	ldr	r1, [sp, #56]	; 0x38
  4136ac:	b1b1      	cbz	r1, 4136dc <_strtod_r+0x57c>
  4136ae:	4639      	mov	r1, r7
  4136b0:	4658      	mov	r0, fp
  4136b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4136b4:	f7ff f836 	bl	412724 <__pow5mult>
  4136b8:	4607      	mov	r7, r0
  4136ba:	2800      	cmp	r0, #0
  4136bc:	f000 826d 	beq.w	413b9a <_strtod_r+0xa3a>
  4136c0:	4658      	mov	r0, fp
  4136c2:	4639      	mov	r1, r7
  4136c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4136c6:	f7fe ff8f 	bl	4125e8 <__multiply>
  4136ca:	4604      	mov	r4, r0
  4136cc:	2800      	cmp	r0, #0
  4136ce:	f000 8264 	beq.w	413b9a <_strtod_r+0xa3a>
  4136d2:	4658      	mov	r0, fp
  4136d4:	991a      	ldr	r1, [sp, #104]	; 0x68
  4136d6:	f7fe fe8d 	bl	4123f4 <_Bfree>
  4136da:	941a      	str	r4, [sp, #104]	; 0x68
  4136dc:	f1ba 0f00 	cmp.w	sl, #0
  4136e0:	dd08      	ble.n	4136f4 <_strtod_r+0x594>
  4136e2:	4652      	mov	r2, sl
  4136e4:	4658      	mov	r0, fp
  4136e6:	991a      	ldr	r1, [sp, #104]	; 0x68
  4136e8:	f7ff f86a 	bl	4127c0 <__lshift>
  4136ec:	901a      	str	r0, [sp, #104]	; 0x68
  4136ee:	2800      	cmp	r0, #0
  4136f0:	f000 83b4 	beq.w	413e5c <_strtod_r+0xcfc>
  4136f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4136f6:	b142      	cbz	r2, 41370a <_strtod_r+0x5aa>
  4136f8:	4631      	mov	r1, r6
  4136fa:	4658      	mov	r0, fp
  4136fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4136fe:	f7ff f811 	bl	412724 <__pow5mult>
  413702:	4606      	mov	r6, r0
  413704:	2800      	cmp	r0, #0
  413706:	f000 8248 	beq.w	413b9a <_strtod_r+0xa3a>
  41370a:	2d00      	cmp	r5, #0
  41370c:	dd08      	ble.n	413720 <_strtod_r+0x5c0>
  41370e:	4631      	mov	r1, r6
  413710:	462a      	mov	r2, r5
  413712:	4658      	mov	r0, fp
  413714:	f7ff f854 	bl	4127c0 <__lshift>
  413718:	4606      	mov	r6, r0
  41371a:	2800      	cmp	r0, #0
  41371c:	f000 823d 	beq.w	413b9a <_strtod_r+0xa3a>
  413720:	f1b9 0f00 	cmp.w	r9, #0
  413724:	dd08      	ble.n	413738 <_strtod_r+0x5d8>
  413726:	4639      	mov	r1, r7
  413728:	464a      	mov	r2, r9
  41372a:	4658      	mov	r0, fp
  41372c:	f7ff f848 	bl	4127c0 <__lshift>
  413730:	4607      	mov	r7, r0
  413732:	2800      	cmp	r0, #0
  413734:	f000 8231 	beq.w	413b9a <_strtod_r+0xa3a>
  413738:	4658      	mov	r0, fp
  41373a:	991a      	ldr	r1, [sp, #104]	; 0x68
  41373c:	4632      	mov	r2, r6
  41373e:	f7ff f8c1 	bl	4128c4 <__mdiff>
  413742:	9006      	str	r0, [sp, #24]
  413744:	2800      	cmp	r0, #0
  413746:	f000 8228 	beq.w	413b9a <_strtod_r+0xa3a>
  41374a:	9906      	ldr	r1, [sp, #24]
  41374c:	2300      	movs	r3, #0
  41374e:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  413752:	60cb      	str	r3, [r1, #12]
  413754:	4639      	mov	r1, r7
  413756:	f7ff f891 	bl	41287c <__mcmp>
  41375a:	2800      	cmp	r0, #0
  41375c:	f2c0 83cb 	blt.w	413ef6 <_strtod_r+0xd96>
  413760:	f000 8388 	beq.w	413e74 <_strtod_r+0xd14>
  413764:	9806      	ldr	r0, [sp, #24]
  413766:	4639      	mov	r1, r7
  413768:	f7ff f9ee 	bl	412b48 <__ratio>
  41376c:	2200      	movs	r2, #0
  41376e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  413772:	4604      	mov	r4, r0
  413774:	460d      	mov	r5, r1
  413776:	f002 f9ff 	bl	415b78 <__aeabi_dcmple>
  41377a:	2800      	cmp	r0, #0
  41377c:	d064      	beq.n	413848 <_strtod_r+0x6e8>
  41377e:	f1ba 0f00 	cmp.w	sl, #0
  413782:	f000 808e 	beq.w	4138a2 <_strtod_r+0x742>
  413786:	4d2d      	ldr	r5, [pc, #180]	; (41383c <_strtod_r+0x6dc>)
  413788:	f8dd 900c 	ldr.w	r9, [sp, #12]
  41378c:	2400      	movs	r4, #0
  41378e:	4622      	mov	r2, r4
  413790:	462b      	mov	r3, r5
  413792:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  413796:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 413844 <_strtod_r+0x6e4>
  41379a:	4b29      	ldr	r3, [pc, #164]	; (413840 <_strtod_r+0x6e0>)
  41379c:	ea09 0808 	and.w	r8, r9, r8
  4137a0:	4598      	cmp	r8, r3
  4137a2:	f000 81bf 	beq.w	413b24 <_strtod_r+0x9c4>
  4137a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4137a8:	b182      	cbz	r2, 4137cc <_strtod_r+0x66c>
  4137aa:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  4137ae:	d80d      	bhi.n	4137cc <_strtod_r+0x66c>
  4137b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4137b4:	a31e      	add	r3, pc, #120	; (adr r3, 413830 <_strtod_r+0x6d0>)
  4137b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4137ba:	f002 f9dd 	bl	415b78 <__aeabi_dcmple>
  4137be:	2800      	cmp	r0, #0
  4137c0:	f040 811b 	bne.w	4139fa <_strtod_r+0x89a>
  4137c4:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  4137c8:	ebc8 0503 	rsb	r5, r8, r3
  4137cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4137d0:	f7ff f8e2 	bl	412998 <__ulp>
  4137d4:	4602      	mov	r2, r0
  4137d6:	460b      	mov	r3, r1
  4137d8:	4620      	mov	r0, r4
  4137da:	4629      	mov	r1, r5
  4137dc:	f001 ff50 	bl	415680 <__aeabi_dmul>
  4137e0:	4602      	mov	r2, r0
  4137e2:	460b      	mov	r3, r1
  4137e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4137e8:	f001 fd98 	bl	41531c <__adddf3>
  4137ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4137f0:	9c03      	ldr	r4, [sp, #12]
  4137f2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4137f4:	b921      	cbnz	r1, 413800 <_strtod_r+0x6a0>
  4137f6:	4b13      	ldr	r3, [pc, #76]	; (413844 <_strtod_r+0x6e4>)
  4137f8:	4023      	ands	r3, r4
  4137fa:	4598      	cmp	r8, r3
  4137fc:	f000 81ed 	beq.w	413bda <_strtod_r+0xa7a>
  413800:	4658      	mov	r0, fp
  413802:	991a      	ldr	r1, [sp, #104]	; 0x68
  413804:	f7fe fdf6 	bl	4123f4 <_Bfree>
  413808:	4658      	mov	r0, fp
  41380a:	4631      	mov	r1, r6
  41380c:	f7fe fdf2 	bl	4123f4 <_Bfree>
  413810:	4658      	mov	r0, fp
  413812:	4639      	mov	r1, r7
  413814:	f7fe fdee 	bl	4123f4 <_Bfree>
  413818:	4658      	mov	r0, fp
  41381a:	9906      	ldr	r1, [sp, #24]
  41381c:	f7fe fdea 	bl	4123f4 <_Bfree>
  413820:	e6e5      	b.n	4135ee <_strtod_r+0x48e>
  413822:	2300      	movs	r3, #0
  413824:	930c      	str	r3, [sp, #48]	; 0x30
  413826:	f04f 0801 	mov.w	r8, #1
  41382a:	e72c      	b.n	413686 <_strtod_r+0x526>
  41382c:	f3af 8000 	nop.w
  413830:	ffc00000 	.word	0xffc00000
  413834:	41dfffff 	.word	0x41dfffff
  413838:	00416410 	.word	0x00416410
  41383c:	3ff00000 	.word	0x3ff00000
  413840:	7fe00000 	.word	0x7fe00000
  413844:	7ff00000 	.word	0x7ff00000
  413848:	4620      	mov	r0, r4
  41384a:	4629      	mov	r1, r5
  41384c:	2200      	movs	r2, #0
  41384e:	4ba8      	ldr	r3, [pc, #672]	; (413af0 <_strtod_r+0x990>)
  413850:	f001 ff16 	bl	415680 <__aeabi_dmul>
  413854:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  413858:	f1ba 0f00 	cmp.w	sl, #0
  41385c:	d11c      	bne.n	413898 <_strtod_r+0x738>
  41385e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  413862:	9010      	str	r0, [sp, #64]	; 0x40
  413864:	9111      	str	r1, [sp, #68]	; 0x44
  413866:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  41386a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  41386e:	e792      	b.n	413796 <_strtod_r+0x636>
  413870:	990f      	ldr	r1, [sp, #60]	; 0x3c
  413872:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  413876:	1acd      	subs	r5, r1, r3
  413878:	e6ee      	b.n	413658 <_strtod_r+0x4f8>
  41387a:	4c9e      	ldr	r4, [pc, #632]	; (413af4 <_strtod_r+0x994>)
  41387c:	f04f 0801 	mov.w	r8, #1
  413880:	1ae4      	subs	r4, r4, r3
  413882:	fa08 f404 	lsl.w	r4, r8, r4
  413886:	940c      	str	r4, [sp, #48]	; 0x30
  413888:	e6fd      	b.n	413686 <_strtod_r+0x526>
  41388a:	9519      	str	r5, [sp, #100]	; 0x64
  41388c:	2100      	movs	r1, #0
  41388e:	f1ba 0f00 	cmp.w	sl, #0
  413892:	f47f ad20 	bne.w	4132d6 <_strtod_r+0x176>
  413896:	e573      	b.n	413380 <_strtod_r+0x220>
  413898:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  41389c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  4138a0:	e7e1      	b.n	413866 <_strtod_r+0x706>
  4138a2:	9b02      	ldr	r3, [sp, #8]
  4138a4:	2b00      	cmp	r3, #0
  4138a6:	f040 8092 	bne.w	4139ce <_strtod_r+0x86e>
  4138aa:	9803      	ldr	r0, [sp, #12]
  4138ac:	f3c0 0313 	ubfx	r3, r0, #0, #20
  4138b0:	4681      	mov	r9, r0
  4138b2:	2b00      	cmp	r3, #0
  4138b4:	f040 8091 	bne.w	4139da <_strtod_r+0x87a>
  4138b8:	4620      	mov	r0, r4
  4138ba:	4629      	mov	r1, r5
  4138bc:	2200      	movs	r2, #0
  4138be:	4b8e      	ldr	r3, [pc, #568]	; (413af8 <_strtod_r+0x998>)
  4138c0:	f002 f950 	bl	415b64 <__aeabi_dcmplt>
  4138c4:	2800      	cmp	r0, #0
  4138c6:	f040 8356 	bne.w	413f76 <_strtod_r+0xe16>
  4138ca:	4620      	mov	r0, r4
  4138cc:	4629      	mov	r1, r5
  4138ce:	2200      	movs	r2, #0
  4138d0:	4b87      	ldr	r3, [pc, #540]	; (413af0 <_strtod_r+0x990>)
  4138d2:	f001 fed5 	bl	415680 <__aeabi_dmul>
  4138d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4138da:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4138de:	9016      	str	r0, [sp, #88]	; 0x58
  4138e0:	9117      	str	r1, [sp, #92]	; 0x5c
  4138e2:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4138e6:	e756      	b.n	413796 <_strtod_r+0x636>
  4138e8:	4640      	mov	r0, r8
  4138ea:	4643      	mov	r3, r8
  4138ec:	46b2      	mov	sl, r6
  4138ee:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  4138f2:	2a09      	cmp	r2, #9
  4138f4:	d825      	bhi.n	413942 <_strtod_r+0x7e2>
  4138f6:	9c19      	ldr	r4, [sp, #100]	; 0x64
  4138f8:	3001      	adds	r0, #1
  4138fa:	2a00      	cmp	r2, #0
  4138fc:	f000 81af 	beq.w	413c5e <_strtod_r+0xafe>
  413900:	2801      	cmp	r0, #1
  413902:	4403      	add	r3, r0
  413904:	f000 81a0 	beq.w	413c48 <_strtod_r+0xae8>
  413908:	4450      	add	r0, sl
  41390a:	3801      	subs	r0, #1
  41390c:	e006      	b.n	41391c <_strtod_r+0x7bc>
  41390e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  413912:	ea4f 0949 	mov.w	r9, r9, lsl #1
  413916:	4582      	cmp	sl, r0
  413918:	f000 8197 	beq.w	413c4a <_strtod_r+0xaea>
  41391c:	f10a 0a01 	add.w	sl, sl, #1
  413920:	f10a 31ff 	add.w	r1, sl, #4294967295
  413924:	2908      	cmp	r1, #8
  413926:	ddf2      	ble.n	41390e <_strtod_r+0x7ae>
  413928:	f1ba 0f10 	cmp.w	sl, #16
  41392c:	bfdc      	itt	le
  41392e:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  413932:	007f      	lslle	r7, r7, #1
  413934:	e7ef      	b.n	413916 <_strtod_r+0x7b6>
  413936:	2200      	movs	r2, #0
  413938:	9208      	str	r2, [sp, #32]
  41393a:	e5bc      	b.n	4134b6 <_strtod_r+0x356>
  41393c:	2100      	movs	r1, #0
  41393e:	9108      	str	r1, [sp, #32]
  413940:	e5b6      	b.n	4134b0 <_strtod_r+0x350>
  413942:	2201      	movs	r2, #1
  413944:	920b      	str	r2, [sp, #44]	; 0x2c
  413946:	e4bd      	b.n	4132c4 <_strtod_r+0x164>
  413948:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  41394c:	f300 8117 	bgt.w	413b7e <_strtod_r+0xa1e>
  413950:	1124      	asrs	r4, r4, #4
  413952:	2c01      	cmp	r4, #1
  413954:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 413b20 <_strtod_r+0x9c0>
  413958:	f340 832a 	ble.w	413fb0 <_strtod_r+0xe50>
  41395c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  413960:	4645      	mov	r5, r8
  413962:	2700      	movs	r7, #0
  413964:	f014 0f01 	tst.w	r4, #1
  413968:	f107 0701 	add.w	r7, r7, #1
  41396c:	ea4f 0464 	mov.w	r4, r4, asr #1
  413970:	d003      	beq.n	41397a <_strtod_r+0x81a>
  413972:	e9d5 2300 	ldrd	r2, r3, [r5]
  413976:	f001 fe83 	bl	415680 <__aeabi_dmul>
  41397a:	2c01      	cmp	r4, #1
  41397c:	f105 0508 	add.w	r5, r5, #8
  413980:	dcf0      	bgt.n	413964 <_strtod_r+0x804>
  413982:	e9cd 0102 	strd	r0, r1, [sp, #8]
  413986:	9b03      	ldr	r3, [sp, #12]
  413988:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  41398c:	9303      	str	r3, [sp, #12]
  41398e:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  413992:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  413996:	e9d7 0100 	ldrd	r0, r1, [r7]
  41399a:	f001 fe71 	bl	415680 <__aeabi_dmul>
  41399e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4139a2:	9803      	ldr	r0, [sp, #12]
  4139a4:	4a55      	ldr	r2, [pc, #340]	; (413afc <_strtod_r+0x99c>)
  4139a6:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  4139aa:	0d1b      	lsrs	r3, r3, #20
  4139ac:	051b      	lsls	r3, r3, #20
  4139ae:	4293      	cmp	r3, r2
  4139b0:	f200 80e5 	bhi.w	413b7e <_strtod_r+0xa1e>
  4139b4:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  4139b8:	4293      	cmp	r3, r2
  4139ba:	f240 82d5 	bls.w	413f68 <_strtod_r+0xe08>
  4139be:	4950      	ldr	r1, [pc, #320]	; (413b00 <_strtod_r+0x9a0>)
  4139c0:	9103      	str	r1, [sp, #12]
  4139c2:	2200      	movs	r2, #0
  4139c4:	f04f 33ff 	mov.w	r3, #4294967295
  4139c8:	920a      	str	r2, [sp, #40]	; 0x28
  4139ca:	9302      	str	r3, [sp, #8]
  4139cc:	e5f6      	b.n	4135bc <_strtod_r+0x45c>
  4139ce:	9902      	ldr	r1, [sp, #8]
  4139d0:	f8dd 900c 	ldr.w	r9, [sp, #12]
  4139d4:	2901      	cmp	r1, #1
  4139d6:	f000 81c9 	beq.w	413d6c <_strtod_r+0xc0c>
  4139da:	4947      	ldr	r1, [pc, #284]	; (413af8 <_strtod_r+0x998>)
  4139dc:	4d49      	ldr	r5, [pc, #292]	; (413b04 <_strtod_r+0x9a4>)
  4139de:	2000      	movs	r0, #0
  4139e0:	2400      	movs	r4, #0
  4139e2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4139e6:	e6d6      	b.n	413796 <_strtod_r+0x636>
  4139e8:	9919      	ldr	r1, [sp, #100]	; 0x64
  4139ea:	9106      	str	r1, [sp, #24]
  4139ec:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  4139f0:	f04f 0a00 	mov.w	sl, #0
  4139f4:	460c      	mov	r4, r1
  4139f6:	2001      	movs	r0, #1
  4139f8:	e77f      	b.n	4138fa <_strtod_r+0x79a>
  4139fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4139fe:	f002 f901 	bl	415c04 <__aeabi_d2uiz>
  413a02:	2800      	cmp	r0, #0
  413a04:	f000 81ad 	beq.w	413d62 <_strtod_r+0xc02>
  413a08:	f001 fdc4 	bl	415594 <__aeabi_ui2d>
  413a0c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  413a10:	f1ba 0f00 	cmp.w	sl, #0
  413a14:	f040 81a0 	bne.w	413d58 <_strtod_r+0xbf8>
  413a18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  413a1a:	990c      	ldr	r1, [sp, #48]	; 0x30
  413a1c:	9114      	str	r1, [sp, #80]	; 0x50
  413a1e:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  413a22:	9215      	str	r2, [sp, #84]	; 0x54
  413a24:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  413a28:	e6cc      	b.n	4137c4 <_strtod_r+0x664>
  413a2a:	4837      	ldr	r0, [pc, #220]	; (413b08 <_strtod_r+0x9a8>)
  413a2c:	9919      	ldr	r1, [sp, #100]	; 0x64
  413a2e:	e009      	b.n	413a44 <_strtod_r+0x8e4>
  413a30:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  413a34:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  413a38:	2c19      	cmp	r4, #25
  413a3a:	bf98      	it	ls
  413a3c:	3320      	addls	r3, #32
  413a3e:	4293      	cmp	r3, r2
  413a40:	f47f abdd 	bne.w	4131fe <_strtod_r+0x9e>
  413a44:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  413a48:	2a00      	cmp	r2, #0
  413a4a:	d1f1      	bne.n	413a30 <_strtod_r+0x8d0>
  413a4c:	1c4b      	adds	r3, r1, #1
  413a4e:	9319      	str	r3, [sp, #100]	; 0x64
  413a50:	784b      	ldrb	r3, [r1, #1]
  413a52:	2b28      	cmp	r3, #40	; 0x28
  413a54:	f000 82e2 	beq.w	41401c <_strtod_r+0xebc>
  413a58:	4a2c      	ldr	r2, [pc, #176]	; (413b0c <_strtod_r+0x9ac>)
  413a5a:	9203      	str	r2, [sp, #12]
  413a5c:	2300      	movs	r3, #0
  413a5e:	9302      	str	r3, [sp, #8]
  413a60:	e513      	b.n	41348a <_strtod_r+0x32a>
  413a62:	482b      	ldr	r0, [pc, #172]	; (413b10 <_strtod_r+0x9b0>)
  413a64:	9919      	ldr	r1, [sp, #100]	; 0x64
  413a66:	e009      	b.n	413a7c <_strtod_r+0x91c>
  413a68:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  413a6c:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  413a70:	2c19      	cmp	r4, #25
  413a72:	bf98      	it	ls
  413a74:	3320      	addls	r3, #32
  413a76:	4293      	cmp	r3, r2
  413a78:	f47f abc1 	bne.w	4131fe <_strtod_r+0x9e>
  413a7c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  413a80:	2a00      	cmp	r2, #0
  413a82:	d1f1      	bne.n	413a68 <_strtod_r+0x908>
  413a84:	9119      	str	r1, [sp, #100]	; 0x64
  413a86:	4c23      	ldr	r4, [pc, #140]	; (413b14 <_strtod_r+0x9b4>)
  413a88:	4608      	mov	r0, r1
  413a8a:	e009      	b.n	413aa0 <_strtod_r+0x940>
  413a8c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  413a90:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  413a94:	2d19      	cmp	r5, #25
  413a96:	bf98      	it	ls
  413a98:	3320      	addls	r3, #32
  413a9a:	4293      	cmp	r3, r2
  413a9c:	f040 8285 	bne.w	413faa <_strtod_r+0xe4a>
  413aa0:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  413aa4:	2a00      	cmp	r2, #0
  413aa6:	d1f1      	bne.n	413a8c <_strtod_r+0x92c>
  413aa8:	3001      	adds	r0, #1
  413aaa:	9019      	str	r0, [sp, #100]	; 0x64
  413aac:	4a1a      	ldr	r2, [pc, #104]	; (413b18 <_strtod_r+0x9b8>)
  413aae:	9203      	str	r2, [sp, #12]
  413ab0:	2300      	movs	r3, #0
  413ab2:	9302      	str	r3, [sp, #8]
  413ab4:	e4e9      	b.n	41348a <_strtod_r+0x32a>
  413ab6:	9907      	ldr	r1, [sp, #28]
  413ab8:	9101      	str	r1, [sp, #4]
  413aba:	ab1a      	add	r3, sp, #104	; 0x68
  413abc:	9300      	str	r3, [sp, #0]
  413abe:	4658      	mov	r0, fp
  413ac0:	a919      	add	r1, sp, #100	; 0x64
  413ac2:	4a16      	ldr	r2, [pc, #88]	; (413b1c <_strtod_r+0x9bc>)
  413ac4:	ab1b      	add	r3, sp, #108	; 0x6c
  413ac6:	f001 f8af 	bl	414c28 <__gethex>
  413aca:	f010 0507 	ands.w	r5, r0, #7
  413ace:	4604      	mov	r4, r0
  413ad0:	f43f acca 	beq.w	413468 <_strtod_r+0x308>
  413ad4:	2d06      	cmp	r5, #6
  413ad6:	f040 8157 	bne.w	413d88 <_strtod_r+0xc28>
  413ada:	3601      	adds	r6, #1
  413adc:	2200      	movs	r2, #0
  413ade:	9619      	str	r6, [sp, #100]	; 0x64
  413ae0:	f04f 0800 	mov.w	r8, #0
  413ae4:	f04f 0900 	mov.w	r9, #0
  413ae8:	9207      	str	r2, [sp, #28]
  413aea:	f7ff bb8f 	b.w	41320c <_strtod_r+0xac>
  413aee:	bf00      	nop
  413af0:	3fe00000 	.word	0x3fe00000
  413af4:	fffffbe3 	.word	0xfffffbe3
  413af8:	3ff00000 	.word	0x3ff00000
  413afc:	7ca00000 	.word	0x7ca00000
  413b00:	7fefffff 	.word	0x7fefffff
  413b04:	bff00000 	.word	0xbff00000
  413b08:	0041652b 	.word	0x0041652b
  413b0c:	fff80000 	.word	0xfff80000
  413b10:	0041651f 	.word	0x0041651f
  413b14:	00416523 	.word	0x00416523
  413b18:	7ff00000 	.word	0x7ff00000
  413b1c:	0041650c 	.word	0x0041650c
  413b20:	004164d8 	.word	0x004164d8
  413b24:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  413b28:	f8cd 900c 	str.w	r9, [sp, #12]
  413b2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  413b30:	f7fe ff32 	bl	412998 <__ulp>
  413b34:	4602      	mov	r2, r0
  413b36:	460b      	mov	r3, r1
  413b38:	4620      	mov	r0, r4
  413b3a:	4629      	mov	r1, r5
  413b3c:	f001 fda0 	bl	415680 <__aeabi_dmul>
  413b40:	4602      	mov	r2, r0
  413b42:	460b      	mov	r3, r1
  413b44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  413b48:	f001 fbe8 	bl	41531c <__adddf3>
  413b4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  413b50:	9903      	ldr	r1, [sp, #12]
  413b52:	4aad      	ldr	r2, [pc, #692]	; (413e08 <_strtod_r+0xca8>)
  413b54:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  413b58:	0d1b      	lsrs	r3, r3, #20
  413b5a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  413b5e:	051b      	lsls	r3, r3, #20
  413b60:	4293      	cmp	r3, r2
  413b62:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  413b66:	f240 80d5 	bls.w	413d14 <_strtod_r+0xbb4>
  413b6a:	4ba8      	ldr	r3, [pc, #672]	; (413e0c <_strtod_r+0xcac>)
  413b6c:	9913      	ldr	r1, [sp, #76]	; 0x4c
  413b6e:	4299      	cmp	r1, r3
  413b70:	d010      	beq.n	413b94 <_strtod_r+0xa34>
  413b72:	4ba6      	ldr	r3, [pc, #664]	; (413e0c <_strtod_r+0xcac>)
  413b74:	9303      	str	r3, [sp, #12]
  413b76:	f04f 30ff 	mov.w	r0, #4294967295
  413b7a:	9002      	str	r0, [sp, #8]
  413b7c:	e640      	b.n	413800 <_strtod_r+0x6a0>
  413b7e:	4aa4      	ldr	r2, [pc, #656]	; (413e10 <_strtod_r+0xcb0>)
  413b80:	9203      	str	r2, [sp, #12]
  413b82:	2000      	movs	r0, #0
  413b84:	2322      	movs	r3, #34	; 0x22
  413b86:	9002      	str	r0, [sp, #8]
  413b88:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  413b8c:	f8cb 3000 	str.w	r3, [fp]
  413b90:	f7ff bb3c 	b.w	41320c <_strtod_r+0xac>
  413b94:	9a12      	ldr	r2, [sp, #72]	; 0x48
  413b96:	3201      	adds	r2, #1
  413b98:	d1eb      	bne.n	413b72 <_strtod_r+0xa12>
  413b9a:	46b2      	mov	sl, r6
  413b9c:	991a      	ldr	r1, [sp, #104]	; 0x68
  413b9e:	4a9c      	ldr	r2, [pc, #624]	; (413e10 <_strtod_r+0xcb0>)
  413ba0:	9203      	str	r2, [sp, #12]
  413ba2:	2000      	movs	r0, #0
  413ba4:	9002      	str	r0, [sp, #8]
  413ba6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  413baa:	2322      	movs	r3, #34	; 0x22
  413bac:	f8cb 3000 	str.w	r3, [fp]
  413bb0:	4658      	mov	r0, fp
  413bb2:	f7fe fc1f 	bl	4123f4 <_Bfree>
  413bb6:	4658      	mov	r0, fp
  413bb8:	4651      	mov	r1, sl
  413bba:	f7fe fc1b 	bl	4123f4 <_Bfree>
  413bbe:	4658      	mov	r0, fp
  413bc0:	4639      	mov	r1, r7
  413bc2:	f7fe fc17 	bl	4123f4 <_Bfree>
  413bc6:	4658      	mov	r0, fp
  413bc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  413bca:	f7fe fc13 	bl	4123f4 <_Bfree>
  413bce:	4658      	mov	r0, fp
  413bd0:	9906      	ldr	r1, [sp, #24]
  413bd2:	f7fe fc0f 	bl	4123f4 <_Bfree>
  413bd6:	f7ff bb19 	b.w	41320c <_strtod_r+0xac>
  413bda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  413bde:	f001 ffe9 	bl	415bb4 <__aeabi_d2iz>
  413be2:	f001 fce7 	bl	4155b4 <__aeabi_i2d>
  413be6:	4602      	mov	r2, r0
  413be8:	460b      	mov	r3, r1
  413bea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  413bee:	f001 fb93 	bl	415318 <__aeabi_dsub>
  413bf2:	4680      	mov	r8, r0
  413bf4:	4689      	mov	r9, r1
  413bf6:	f1ba 0f00 	cmp.w	sl, #0
  413bfa:	d111      	bne.n	413c20 <_strtod_r+0xac0>
  413bfc:	9a02      	ldr	r2, [sp, #8]
  413bfe:	b97a      	cbnz	r2, 413c20 <_strtod_r+0xac0>
  413c00:	f3c4 0413 	ubfx	r4, r4, #0, #20
  413c04:	b964      	cbnz	r4, 413c20 <_strtod_r+0xac0>
  413c06:	a37a      	add	r3, pc, #488	; (adr r3, 413df0 <_strtod_r+0xc90>)
  413c08:	e9d3 2300 	ldrd	r2, r3, [r3]
  413c0c:	f001 ffaa 	bl	415b64 <__aeabi_dcmplt>
  413c10:	2800      	cmp	r0, #0
  413c12:	f43f adf5 	beq.w	413800 <_strtod_r+0x6a0>
  413c16:	46b2      	mov	sl, r6
  413c18:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  413c1c:	991a      	ldr	r1, [sp, #104]	; 0x68
  413c1e:	e7c7      	b.n	413bb0 <_strtod_r+0xa50>
  413c20:	4640      	mov	r0, r8
  413c22:	4649      	mov	r1, r9
  413c24:	a374      	add	r3, pc, #464	; (adr r3, 413df8 <_strtod_r+0xc98>)
  413c26:	e9d3 2300 	ldrd	r2, r3, [r3]
  413c2a:	f001 ff9b 	bl	415b64 <__aeabi_dcmplt>
  413c2e:	2800      	cmp	r0, #0
  413c30:	d1f1      	bne.n	413c16 <_strtod_r+0xab6>
  413c32:	4640      	mov	r0, r8
  413c34:	4649      	mov	r1, r9
  413c36:	a372      	add	r3, pc, #456	; (adr r3, 413e00 <_strtod_r+0xca0>)
  413c38:	e9d3 2300 	ldrd	r2, r3, [r3]
  413c3c:	f001 ffb0 	bl	415ba0 <__aeabi_dcmpgt>
  413c40:	2800      	cmp	r0, #0
  413c42:	f43f addd 	beq.w	413800 <_strtod_r+0x6a0>
  413c46:	e7e6      	b.n	413c16 <_strtod_r+0xab6>
  413c48:	4650      	mov	r0, sl
  413c4a:	2808      	cmp	r0, #8
  413c4c:	f100 0a01 	add.w	sl, r0, #1
  413c50:	f300 8107 	bgt.w	413e62 <_strtod_r+0xd02>
  413c54:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  413c58:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  413c5c:	2000      	movs	r0, #0
  413c5e:	1c62      	adds	r2, r4, #1
  413c60:	9219      	str	r2, [sp, #100]	; 0x64
  413c62:	7864      	ldrb	r4, [r4, #1]
  413c64:	e643      	b.n	4138ee <_strtod_r+0x78e>
  413c66:	f43f aca7 	beq.w	4135b8 <_strtod_r+0x458>
  413c6a:	f1c8 0400 	rsb	r4, r8, #0
  413c6e:	f014 030f 	ands.w	r3, r4, #15
  413c72:	d00a      	beq.n	413c8a <_strtod_r+0xb2a>
  413c74:	4a67      	ldr	r2, [pc, #412]	; (413e14 <_strtod_r+0xcb4>)
  413c76:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  413c7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  413c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
  413c82:	f001 fe27 	bl	4158d4 <__aeabi_ddiv>
  413c86:	e9cd 0102 	strd	r0, r1, [sp, #8]
  413c8a:	1124      	asrs	r4, r4, #4
  413c8c:	f43f ac94 	beq.w	4135b8 <_strtod_r+0x458>
  413c90:	2c1f      	cmp	r4, #31
  413c92:	dc33      	bgt.n	413cfc <_strtod_r+0xb9c>
  413c94:	f014 0f10 	tst.w	r4, #16
  413c98:	bf14      	ite	ne
  413c9a:	216a      	movne	r1, #106	; 0x6a
  413c9c:	2100      	moveq	r1, #0
  413c9e:	2c00      	cmp	r4, #0
  413ca0:	910a      	str	r1, [sp, #40]	; 0x28
  413ca2:	dd0e      	ble.n	413cc2 <_strtod_r+0xb62>
  413ca4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  413ca8:	4d5b      	ldr	r5, [pc, #364]	; (413e18 <_strtod_r+0xcb8>)
  413caa:	07e3      	lsls	r3, r4, #31
  413cac:	d503      	bpl.n	413cb6 <_strtod_r+0xb56>
  413cae:	e9d5 2300 	ldrd	r2, r3, [r5]
  413cb2:	f001 fce5 	bl	415680 <__aeabi_dmul>
  413cb6:	1064      	asrs	r4, r4, #1
  413cb8:	f105 0508 	add.w	r5, r5, #8
  413cbc:	d1f5      	bne.n	413caa <_strtod_r+0xb4a>
  413cbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
  413cc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  413cc4:	b18a      	cbz	r2, 413cea <_strtod_r+0xb8a>
  413cc6:	9803      	ldr	r0, [sp, #12]
  413cc8:	f3c0 530a 	ubfx	r3, r0, #20, #11
  413ccc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  413cd0:	2b00      	cmp	r3, #0
  413cd2:	dd0a      	ble.n	413cea <_strtod_r+0xb8a>
  413cd4:	2b1f      	cmp	r3, #31
  413cd6:	f340 81bd 	ble.w	414054 <_strtod_r+0xef4>
  413cda:	2100      	movs	r1, #0
  413cdc:	2b34      	cmp	r3, #52	; 0x34
  413cde:	9102      	str	r1, [sp, #8]
  413ce0:	f340 81c0 	ble.w	414064 <_strtod_r+0xf04>
  413ce4:	f04f 725c 	mov.w	r2, #57671680	; 0x3700000
  413ce8:	9203      	str	r2, [sp, #12]
  413cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  413cee:	2200      	movs	r2, #0
  413cf0:	2300      	movs	r3, #0
  413cf2:	f001 ff2d 	bl	415b50 <__aeabi_dcmpeq>
  413cf6:	2800      	cmp	r0, #0
  413cf8:	f43f ac60 	beq.w	4135bc <_strtod_r+0x45c>
  413cfc:	2322      	movs	r3, #34	; 0x22
  413cfe:	f8cb 3000 	str.w	r3, [fp]
  413d02:	f04f 0800 	mov.w	r8, #0
  413d06:	f04f 0900 	mov.w	r9, #0
  413d0a:	f7ff ba7f 	b.w	41320c <_strtod_r+0xac>
  413d0e:	f644 611f 	movw	r1, #19999	; 0x4e1f
  413d12:	e40f      	b.n	413534 <_strtod_r+0x3d4>
  413d14:	9903      	ldr	r1, [sp, #12]
  413d16:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  413d1a:	9403      	str	r4, [sp, #12]
  413d1c:	e569      	b.n	4137f2 <_strtod_r+0x692>
  413d1e:	9808      	ldr	r0, [sp, #32]
  413d20:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  413d24:	4298      	cmp	r0, r3
  413d26:	f73f ac2d 	bgt.w	413584 <_strtod_r+0x424>
  413d2a:	4c3a      	ldr	r4, [pc, #232]	; (413e14 <_strtod_r+0xcb4>)
  413d2c:	f1ca 050f 	rsb	r5, sl, #15
  413d30:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  413d34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  413d38:	e9d1 0100 	ldrd	r0, r1, [r1]
  413d3c:	f001 fca0 	bl	415680 <__aeabi_dmul>
  413d40:	9a08      	ldr	r2, [sp, #32]
  413d42:	1b55      	subs	r5, r2, r5
  413d44:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  413d48:	e9d4 2300 	ldrd	r2, r3, [r4]
  413d4c:	f001 fc98 	bl	415680 <__aeabi_dmul>
  413d50:	4680      	mov	r8, r0
  413d52:	4689      	mov	r9, r1
  413d54:	f7ff ba5a 	b.w	41320c <_strtod_r+0xac>
  413d58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  413d5c:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  413d60:	e660      	b.n	413a24 <_strtod_r+0x8c4>
  413d62:	492e      	ldr	r1, [pc, #184]	; (413e1c <_strtod_r+0xcbc>)
  413d64:	2000      	movs	r0, #0
  413d66:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  413d6a:	e651      	b.n	413a10 <_strtod_r+0x8b0>
  413d6c:	464a      	mov	r2, r9
  413d6e:	2a00      	cmp	r2, #0
  413d70:	f47f ae33 	bne.w	4139da <_strtod_r+0x87a>
  413d74:	46b2      	mov	sl, r6
  413d76:	2322      	movs	r3, #34	; 0x22
  413d78:	f8cb 3000 	str.w	r3, [fp]
  413d7c:	991a      	ldr	r1, [sp, #104]	; 0x68
  413d7e:	f04f 0800 	mov.w	r8, #0
  413d82:	f04f 0900 	mov.w	r9, #0
  413d86:	e713      	b.n	413bb0 <_strtod_r+0xa50>
  413d88:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  413d8a:	b13a      	cbz	r2, 413d9c <_strtod_r+0xc3c>
  413d8c:	a81c      	add	r0, sp, #112	; 0x70
  413d8e:	2135      	movs	r1, #53	; 0x35
  413d90:	f7fe ff02 	bl	412b98 <__copybits>
  413d94:	4658      	mov	r0, fp
  413d96:	991a      	ldr	r1, [sp, #104]	; 0x68
  413d98:	f7fe fb2c 	bl	4123f4 <_Bfree>
  413d9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  413d9e:	2d06      	cmp	r5, #6
  413da0:	f63f ab6d 	bhi.w	41347e <_strtod_r+0x31e>
  413da4:	a001      	add	r0, pc, #4	; (adr r0, 413dac <_strtod_r+0xc4c>)
  413da6:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  413daa:	bf00      	nop
  413dac:	00413de1 	.word	0x00413de1
  413db0:	00413e21 	.word	0x00413e21
  413db4:	00413dd5 	.word	0x00413dd5
  413db8:	00413dc9 	.word	0x00413dc9
  413dbc:	00413473 	.word	0x00413473
  413dc0:	00413e21 	.word	0x00413e21
  413dc4:	00413de1 	.word	0x00413de1
  413dc8:	4911      	ldr	r1, [pc, #68]	; (413e10 <_strtod_r+0xcb0>)
  413dca:	9103      	str	r1, [sp, #12]
  413dcc:	2200      	movs	r2, #0
  413dce:	9202      	str	r2, [sp, #8]
  413dd0:	f7ff bb55 	b.w	41347e <_strtod_r+0x31e>
  413dd4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  413dd6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  413dd8:	9202      	str	r2, [sp, #8]
  413dda:	9303      	str	r3, [sp, #12]
  413ddc:	f7ff bb4f 	b.w	41347e <_strtod_r+0x31e>
  413de0:	2100      	movs	r1, #0
  413de2:	9103      	str	r1, [sp, #12]
  413de4:	9102      	str	r1, [sp, #8]
  413de6:	f7ff bb4a 	b.w	41347e <_strtod_r+0x31e>
  413dea:	bf00      	nop
  413dec:	f3af 8000 	nop.w
  413df0:	94a03595 	.word	0x94a03595
  413df4:	3fcfffff 	.word	0x3fcfffff
  413df8:	94a03595 	.word	0x94a03595
  413dfc:	3fdfffff 	.word	0x3fdfffff
  413e00:	35afe535 	.word	0x35afe535
  413e04:	3fe00000 	.word	0x3fe00000
  413e08:	7c9fffff 	.word	0x7c9fffff
  413e0c:	7fefffff 	.word	0x7fefffff
  413e10:	7ff00000 	.word	0x7ff00000
  413e14:	00416410 	.word	0x00416410
  413e18:	00416548 	.word	0x00416548
  413e1c:	3ff00000 	.word	0x3ff00000
  413e20:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  413e22:	981c      	ldr	r0, [sp, #112]	; 0x70
  413e24:	9002      	str	r0, [sp, #8]
  413e26:	f203 4333 	addw	r3, r3, #1075	; 0x433
  413e2a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  413e2e:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  413e32:	9203      	str	r2, [sp, #12]
  413e34:	f7ff bb23 	b.w	41347e <_strtod_r+0x31e>
  413e38:	9b08      	ldr	r3, [sp, #32]
  413e3a:	3316      	adds	r3, #22
  413e3c:	f6ff aba2 	blt.w	413584 <_strtod_r+0x424>
  413e40:	4b8e      	ldr	r3, [pc, #568]	; (41407c <_strtod_r+0xf1c>)
  413e42:	9808      	ldr	r0, [sp, #32]
  413e44:	eba3 0ac0 	sub.w	sl, r3, r0, lsl #3
  413e48:	e9da 2300 	ldrd	r2, r3, [sl]
  413e4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  413e50:	f001 fd40 	bl	4158d4 <__aeabi_ddiv>
  413e54:	4680      	mov	r8, r0
  413e56:	4689      	mov	r9, r1
  413e58:	f7ff b9d8 	b.w	41320c <_strtod_r+0xac>
  413e5c:	46b2      	mov	sl, r6
  413e5e:	4601      	mov	r1, r0
  413e60:	e69d      	b.n	413b9e <_strtod_r+0xa3e>
  413e62:	f1ba 0f10 	cmp.w	sl, #16
  413e66:	bfdc      	itt	le
  413e68:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  413e6c:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  413e70:	2000      	movs	r0, #0
  413e72:	e6f4      	b.n	413c5e <_strtod_r+0xafe>
  413e74:	4655      	mov	r5, sl
  413e76:	46c4      	mov	ip, r8
  413e78:	46b2      	mov	sl, r6
  413e7a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  413e7e:	2d00      	cmp	r5, #0
  413e80:	f000 8082 	beq.w	413f88 <_strtod_r+0xe28>
  413e84:	9a03      	ldr	r2, [sp, #12]
  413e86:	4b7e      	ldr	r3, [pc, #504]	; (414080 <_strtod_r+0xf20>)
  413e88:	f3c2 0113 	ubfx	r1, r2, #0, #20
  413e8c:	4299      	cmp	r1, r3
  413e8e:	f000 80a3 	beq.w	413fd8 <_strtod_r+0xe78>
  413e92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  413e94:	2b00      	cmp	r3, #0
  413e96:	f000 8083 	beq.w	413fa0 <_strtod_r+0xe40>
  413e9a:	9803      	ldr	r0, [sp, #12]
  413e9c:	4203      	tst	r3, r0
  413e9e:	d00f      	beq.n	413ec0 <_strtod_r+0xd60>
  413ea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  413ea4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  413ea6:	2d00      	cmp	r5, #0
  413ea8:	f000 8084 	beq.w	413fb4 <_strtod_r+0xe54>
  413eac:	f7ff f938 	bl	413120 <sulp>
  413eb0:	4602      	mov	r2, r0
  413eb2:	460b      	mov	r3, r1
  413eb4:	4640      	mov	r0, r8
  413eb6:	4649      	mov	r1, r9
  413eb8:	f001 fa30 	bl	41531c <__adddf3>
  413ebc:	4680      	mov	r8, r0
  413ebe:	4689      	mov	r9, r1
  413ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  413ec2:	b1b3      	cbz	r3, 413ef2 <_strtod_r+0xd92>
  413ec4:	486f      	ldr	r0, [pc, #444]	; (414084 <_strtod_r+0xf24>)
  413ec6:	9013      	str	r0, [sp, #76]	; 0x4c
  413ec8:	2100      	movs	r1, #0
  413eca:	9112      	str	r1, [sp, #72]	; 0x48
  413ecc:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  413ed0:	4640      	mov	r0, r8
  413ed2:	4649      	mov	r1, r9
  413ed4:	f001 fbd4 	bl	415680 <__aeabi_dmul>
  413ed8:	4680      	mov	r8, r0
  413eda:	4689      	mov	r9, r1
  413edc:	e9cd 8902 	strd	r8, r9, [sp, #8]
  413ee0:	9a03      	ldr	r2, [sp, #12]
  413ee2:	b932      	cbnz	r2, 413ef2 <_strtod_r+0xd92>
  413ee4:	9b02      	ldr	r3, [sp, #8]
  413ee6:	b923      	cbnz	r3, 413ef2 <_strtod_r+0xd92>
  413ee8:	2322      	movs	r3, #34	; 0x22
  413eea:	991a      	ldr	r1, [sp, #104]	; 0x68
  413eec:	f8cb 3000 	str.w	r3, [fp]
  413ef0:	e65e      	b.n	413bb0 <_strtod_r+0xa50>
  413ef2:	991a      	ldr	r1, [sp, #104]	; 0x68
  413ef4:	e65c      	b.n	413bb0 <_strtod_r+0xa50>
  413ef6:	4655      	mov	r5, sl
  413ef8:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  413efc:	46b2      	mov	sl, r6
  413efe:	2d00      	cmp	r5, #0
  413f00:	d1de      	bne.n	413ec0 <_strtod_r+0xd60>
  413f02:	9a02      	ldr	r2, [sp, #8]
  413f04:	2a00      	cmp	r2, #0
  413f06:	d1db      	bne.n	413ec0 <_strtod_r+0xd60>
  413f08:	9803      	ldr	r0, [sp, #12]
  413f0a:	f3c0 0313 	ubfx	r3, r0, #0, #20
  413f0e:	4604      	mov	r4, r0
  413f10:	2b00      	cmp	r3, #0
  413f12:	d1d5      	bne.n	413ec0 <_strtod_r+0xd60>
  413f14:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  413f18:	0d1b      	lsrs	r3, r3, #20
  413f1a:	051b      	lsls	r3, r3, #20
  413f1c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  413f20:	d9ce      	bls.n	413ec0 <_strtod_r+0xd60>
  413f22:	9906      	ldr	r1, [sp, #24]
  413f24:	694b      	ldr	r3, [r1, #20]
  413f26:	b913      	cbnz	r3, 413f2e <_strtod_r+0xdce>
  413f28:	690b      	ldr	r3, [r1, #16]
  413f2a:	2b01      	cmp	r3, #1
  413f2c:	ddc8      	ble.n	413ec0 <_strtod_r+0xd60>
  413f2e:	9906      	ldr	r1, [sp, #24]
  413f30:	2201      	movs	r2, #1
  413f32:	4658      	mov	r0, fp
  413f34:	f7fe fc44 	bl	4127c0 <__lshift>
  413f38:	4639      	mov	r1, r7
  413f3a:	9006      	str	r0, [sp, #24]
  413f3c:	f7fe fc9e 	bl	41287c <__mcmp>
  413f40:	2800      	cmp	r0, #0
  413f42:	ddbd      	ble.n	413ec0 <_strtod_r+0xd60>
  413f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  413f46:	2b00      	cmp	r3, #0
  413f48:	d17a      	bne.n	414040 <_strtod_r+0xee0>
  413f4a:	4b4f      	ldr	r3, [pc, #316]	; (414088 <_strtod_r+0xf28>)
  413f4c:	4023      	ands	r3, r4
  413f4e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  413f52:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  413f56:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  413f5a:	f04f 31ff 	mov.w	r1, #4294967295
  413f5e:	9003      	str	r0, [sp, #12]
  413f60:	9102      	str	r1, [sp, #8]
  413f62:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  413f66:	e7ab      	b.n	413ec0 <_strtod_r+0xd60>
  413f68:	f100 7154 	add.w	r1, r0, #55574528	; 0x3500000
  413f6c:	2000      	movs	r0, #0
  413f6e:	9103      	str	r1, [sp, #12]
  413f70:	900a      	str	r0, [sp, #40]	; 0x28
  413f72:	f7ff bb23 	b.w	4135bc <_strtod_r+0x45c>
  413f76:	4b45      	ldr	r3, [pc, #276]	; (41408c <_strtod_r+0xf2c>)
  413f78:	4945      	ldr	r1, [pc, #276]	; (414090 <_strtod_r+0xf30>)
  413f7a:	2200      	movs	r2, #0
  413f7c:	2000      	movs	r0, #0
  413f7e:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  413f82:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  413f86:	e4ac      	b.n	4138e2 <_strtod_r+0x782>
  413f88:	9903      	ldr	r1, [sp, #12]
  413f8a:	f3c1 0313 	ubfx	r3, r1, #0, #20
  413f8e:	460c      	mov	r4, r1
  413f90:	2b00      	cmp	r3, #0
  413f92:	f47f af7e 	bne.w	413e92 <_strtod_r+0xd32>
  413f96:	9a02      	ldr	r2, [sp, #8]
  413f98:	2a00      	cmp	r2, #0
  413f9a:	f47f af7a 	bne.w	413e92 <_strtod_r+0xd32>
  413f9e:	e7d1      	b.n	413f44 <_strtod_r+0xde4>
  413fa0:	9902      	ldr	r1, [sp, #8]
  413fa2:	ea1c 0f01 	tst.w	ip, r1
  413fa6:	d08b      	beq.n	413ec0 <_strtod_r+0xd60>
  413fa8:	e77a      	b.n	413ea0 <_strtod_r+0xd40>
  413faa:	3101      	adds	r1, #1
  413fac:	9119      	str	r1, [sp, #100]	; 0x64
  413fae:	e57d      	b.n	413aac <_strtod_r+0x94c>
  413fb0:	2700      	movs	r7, #0
  413fb2:	e4e8      	b.n	413986 <_strtod_r+0x826>
  413fb4:	f7ff f8b4 	bl	413120 <sulp>
  413fb8:	4602      	mov	r2, r0
  413fba:	460b      	mov	r3, r1
  413fbc:	4640      	mov	r0, r8
  413fbe:	4649      	mov	r1, r9
  413fc0:	f001 f9aa 	bl	415318 <__aeabi_dsub>
  413fc4:	2200      	movs	r2, #0
  413fc6:	2300      	movs	r3, #0
  413fc8:	4680      	mov	r8, r0
  413fca:	4689      	mov	r9, r1
  413fcc:	f001 fdc0 	bl	415b50 <__aeabi_dcmpeq>
  413fd0:	2800      	cmp	r0, #0
  413fd2:	f47f aed0 	bne.w	413d76 <_strtod_r+0xc16>
  413fd6:	e773      	b.n	413ec0 <_strtod_r+0xd60>
  413fd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  413fda:	9902      	ldr	r1, [sp, #8]
  413fdc:	b1db      	cbz	r3, 414016 <_strtod_r+0xeb6>
  413fde:	4b2a      	ldr	r3, [pc, #168]	; (414088 <_strtod_r+0xf28>)
  413fe0:	4013      	ands	r3, r2
  413fe2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  413fe6:	d816      	bhi.n	414016 <_strtod_r+0xeb6>
  413fe8:	0d1b      	lsrs	r3, r3, #20
  413fea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  413fee:	f04f 30ff 	mov.w	r0, #4294967295
  413ff2:	fa00 f303 	lsl.w	r3, r0, r3
  413ff6:	4299      	cmp	r1, r3
  413ff8:	f47f af4b 	bne.w	413e92 <_strtod_r+0xd32>
  413ffc:	4b25      	ldr	r3, [pc, #148]	; (414094 <_strtod_r+0xf34>)
  413ffe:	429a      	cmp	r2, r3
  414000:	d038      	beq.n	414074 <_strtod_r+0xf14>
  414002:	4b21      	ldr	r3, [pc, #132]	; (414088 <_strtod_r+0xf28>)
  414004:	4013      	ands	r3, r2
  414006:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  41400a:	2000      	movs	r0, #0
  41400c:	9303      	str	r3, [sp, #12]
  41400e:	9002      	str	r0, [sp, #8]
  414010:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  414014:	e754      	b.n	413ec0 <_strtod_r+0xd60>
  414016:	f04f 33ff 	mov.w	r3, #4294967295
  41401a:	e7ec      	b.n	413ff6 <_strtod_r+0xe96>
  41401c:	a819      	add	r0, sp, #100	; 0x64
  41401e:	491e      	ldr	r1, [pc, #120]	; (414098 <_strtod_r+0xf38>)
  414020:	aa1c      	add	r2, sp, #112	; 0x70
  414022:	f001 f899 	bl	415158 <__hexnan>
  414026:	2805      	cmp	r0, #5
  414028:	f47f ad16 	bne.w	413a58 <_strtod_r+0x8f8>
  41402c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  41402e:	991c      	ldr	r1, [sp, #112]	; 0x70
  414030:	9102      	str	r1, [sp, #8]
  414032:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  414036:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  41403a:	9003      	str	r0, [sp, #12]
  41403c:	f7ff ba25 	b.w	41348a <_strtod_r+0x32a>
  414040:	4b11      	ldr	r3, [pc, #68]	; (414088 <_strtod_r+0xf28>)
  414042:	4023      	ands	r3, r4
  414044:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  414048:	d881      	bhi.n	413f4e <_strtod_r+0xdee>
  41404a:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  41404e:	f63f af39 	bhi.w	413ec4 <_strtod_r+0xd64>
  414052:	e690      	b.n	413d76 <_strtod_r+0xc16>
  414054:	9802      	ldr	r0, [sp, #8]
  414056:	f04f 32ff 	mov.w	r2, #4294967295
  41405a:	fa02 f303 	lsl.w	r3, r2, r3
  41405e:	4003      	ands	r3, r0
  414060:	9302      	str	r3, [sp, #8]
  414062:	e642      	b.n	413cea <_strtod_r+0xb8a>
  414064:	3b20      	subs	r3, #32
  414066:	f04f 31ff 	mov.w	r1, #4294967295
  41406a:	fa01 f303 	lsl.w	r3, r1, r3
  41406e:	4003      	ands	r3, r0
  414070:	9303      	str	r3, [sp, #12]
  414072:	e63a      	b.n	413cea <_strtod_r+0xb8a>
  414074:	3101      	adds	r1, #1
  414076:	d1c4      	bne.n	414002 <_strtod_r+0xea2>
  414078:	e590      	b.n	413b9c <_strtod_r+0xa3c>
  41407a:	bf00      	nop
  41407c:	00416410 	.word	0x00416410
  414080:	000fffff 	.word	0x000fffff
  414084:	39500000 	.word	0x39500000
  414088:	7ff00000 	.word	0x7ff00000
  41408c:	bfe00000 	.word	0xbfe00000
  414090:	3fe00000 	.word	0x3fe00000
  414094:	7fefffff 	.word	0x7fefffff
  414098:	00416530 	.word	0x00416530
  41409c:	f3af 8000 	nop.w

004140a0 <_strtol_r>:
  4140a0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4140a4:	4c42      	ldr	r4, [pc, #264]	; (4141b0 <_strtol_r+0x110>)
  4140a6:	b082      	sub	sp, #8
  4140a8:	f8d4 c000 	ldr.w	ip, [r4]
  4140ac:	9001      	str	r0, [sp, #4]
  4140ae:	460e      	mov	r6, r1
  4140b0:	e000      	b.n	4140b4 <_strtol_r+0x14>
  4140b2:	4626      	mov	r6, r4
  4140b4:	4634      	mov	r4, r6
  4140b6:	f814 5b01 	ldrb.w	r5, [r4], #1
  4140ba:	eb0c 0005 	add.w	r0, ip, r5
  4140be:	7840      	ldrb	r0, [r0, #1]
  4140c0:	f000 0008 	and.w	r0, r0, #8
  4140c4:	f000 0aff 	and.w	sl, r0, #255	; 0xff
  4140c8:	2800      	cmp	r0, #0
  4140ca:	d1f2      	bne.n	4140b2 <_strtol_r+0x12>
  4140cc:	2d2d      	cmp	r5, #45	; 0x2d
  4140ce:	d05b      	beq.n	414188 <_strtol_r+0xe8>
  4140d0:	2d2b      	cmp	r5, #43	; 0x2b
  4140d2:	bf04      	itt	eq
  4140d4:	7875      	ldrbeq	r5, [r6, #1]
  4140d6:	1cb4      	addeq	r4, r6, #2
  4140d8:	f033 0010 	bics.w	r0, r3, #16
  4140dc:	d03c      	beq.n	414158 <_strtol_r+0xb8>
  4140de:	4699      	mov	r9, r3
  4140e0:	f1ba 0f00 	cmp.w	sl, #0
  4140e4:	bf0c      	ite	eq
  4140e6:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
  4140ea:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
  4140ee:	fbbb f8f9 	udiv	r8, fp, r9
  4140f2:	2700      	movs	r7, #0
  4140f4:	fb09 bb18 	mls	fp, r9, r8, fp
  4140f8:	4638      	mov	r0, r7
  4140fa:	e00c      	b.n	414116 <_strtol_r+0x76>
  4140fc:	3d30      	subs	r5, #48	; 0x30
  4140fe:	42ab      	cmp	r3, r5
  414100:	dd19      	ble.n	414136 <_strtol_r+0x96>
  414102:	1c7e      	adds	r6, r7, #1
  414104:	d005      	beq.n	414112 <_strtol_r+0x72>
  414106:	4540      	cmp	r0, r8
  414108:	d823      	bhi.n	414152 <_strtol_r+0xb2>
  41410a:	d020      	beq.n	41414e <_strtol_r+0xae>
  41410c:	fb09 5000 	mla	r0, r9, r0, r5
  414110:	2701      	movs	r7, #1
  414112:	f814 5b01 	ldrb.w	r5, [r4], #1
  414116:	eb0c 0605 	add.w	r6, ip, r5
  41411a:	7876      	ldrb	r6, [r6, #1]
  41411c:	f016 0f04 	tst.w	r6, #4
  414120:	d1ec      	bne.n	4140fc <_strtol_r+0x5c>
  414122:	f016 0603 	ands.w	r6, r6, #3
  414126:	d006      	beq.n	414136 <_strtol_r+0x96>
  414128:	2e01      	cmp	r6, #1
  41412a:	bf14      	ite	ne
  41412c:	2657      	movne	r6, #87	; 0x57
  41412e:	2637      	moveq	r6, #55	; 0x37
  414130:	1bad      	subs	r5, r5, r6
  414132:	42ab      	cmp	r3, r5
  414134:	dce5      	bgt.n	414102 <_strtol_r+0x62>
  414136:	1c7b      	adds	r3, r7, #1
  414138:	d015      	beq.n	414166 <_strtol_r+0xc6>
  41413a:	f1ba 0f00 	cmp.w	sl, #0
  41413e:	d121      	bne.n	414184 <_strtol_r+0xe4>
  414140:	b10a      	cbz	r2, 414146 <_strtol_r+0xa6>
  414142:	b9ef      	cbnz	r7, 414180 <_strtol_r+0xe0>
  414144:	6011      	str	r1, [r2, #0]
  414146:	b002      	add	sp, #8
  414148:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41414c:	4770      	bx	lr
  41414e:	455d      	cmp	r5, fp
  414150:	dddc      	ble.n	41410c <_strtol_r+0x6c>
  414152:	f04f 37ff 	mov.w	r7, #4294967295
  414156:	e7dc      	b.n	414112 <_strtol_r+0x72>
  414158:	2d30      	cmp	r5, #48	; 0x30
  41415a:	d01a      	beq.n	414192 <_strtol_r+0xf2>
  41415c:	2b00      	cmp	r3, #0
  41415e:	d1be      	bne.n	4140de <_strtol_r+0x3e>
  414160:	230a      	movs	r3, #10
  414162:	4699      	mov	r9, r3
  414164:	e7bc      	b.n	4140e0 <_strtol_r+0x40>
  414166:	9901      	ldr	r1, [sp, #4]
  414168:	f1ba 0f00 	cmp.w	sl, #0
  41416c:	f04f 0322 	mov.w	r3, #34	; 0x22
  414170:	bf0c      	ite	eq
  414172:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  414176:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  41417a:	600b      	str	r3, [r1, #0]
  41417c:	2a00      	cmp	r2, #0
  41417e:	d0e2      	beq.n	414146 <_strtol_r+0xa6>
  414180:	1e61      	subs	r1, r4, #1
  414182:	e7df      	b.n	414144 <_strtol_r+0xa4>
  414184:	4240      	negs	r0, r0
  414186:	e7db      	b.n	414140 <_strtol_r+0xa0>
  414188:	1cb4      	adds	r4, r6, #2
  41418a:	7875      	ldrb	r5, [r6, #1]
  41418c:	f04f 0a01 	mov.w	sl, #1
  414190:	e7a2      	b.n	4140d8 <_strtol_r+0x38>
  414192:	7820      	ldrb	r0, [r4, #0]
  414194:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  414198:	2858      	cmp	r0, #88	; 0x58
  41419a:	d003      	beq.n	4141a4 <_strtol_r+0x104>
  41419c:	2b00      	cmp	r3, #0
  41419e:	d19e      	bne.n	4140de <_strtol_r+0x3e>
  4141a0:	2308      	movs	r3, #8
  4141a2:	e79c      	b.n	4140de <_strtol_r+0x3e>
  4141a4:	2310      	movs	r3, #16
  4141a6:	7865      	ldrb	r5, [r4, #1]
  4141a8:	4699      	mov	r9, r3
  4141aa:	3402      	adds	r4, #2
  4141ac:	e798      	b.n	4140e0 <_strtol_r+0x40>
  4141ae:	bf00      	nop
  4141b0:	2000079c 	.word	0x2000079c

004141b4 <_strtoll_r>:
  4141b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4141b8:	4c64      	ldr	r4, [pc, #400]	; (41434c <_strtoll_r+0x198>)
  4141ba:	b087      	sub	sp, #28
  4141bc:	4694      	mov	ip, r2
  4141be:	9104      	str	r1, [sp, #16]
  4141c0:	f8d4 8000 	ldr.w	r8, [r4]
  4141c4:	9005      	str	r0, [sp, #20]
  4141c6:	4699      	mov	r9, r3
  4141c8:	460a      	mov	r2, r1
  4141ca:	e000      	b.n	4141ce <_strtoll_r+0x1a>
  4141cc:	4632      	mov	r2, r6
  4141ce:	4616      	mov	r6, r2
  4141d0:	f816 7b01 	ldrb.w	r7, [r6], #1
  4141d4:	eb08 0307 	add.w	r3, r8, r7
  4141d8:	785b      	ldrb	r3, [r3, #1]
  4141da:	f003 0308 	and.w	r3, r3, #8
  4141de:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  4141e2:	2b00      	cmp	r3, #0
  4141e4:	d1f2      	bne.n	4141cc <_strtoll_r+0x18>
  4141e6:	2f2d      	cmp	r7, #45	; 0x2d
  4141e8:	f000 808d 	beq.w	414306 <_strtoll_r+0x152>
  4141ec:	2f2b      	cmp	r7, #43	; 0x2b
  4141ee:	bf08      	it	eq
  4141f0:	7857      	ldrbeq	r7, [r2, #1]
  4141f2:	9102      	str	r1, [sp, #8]
  4141f4:	bf08      	it	eq
  4141f6:	1c96      	addeq	r6, r2, #2
  4141f8:	f039 0110 	bics.w	r1, r9, #16
  4141fc:	d05e      	beq.n	4142bc <_strtoll_r+0x108>
  4141fe:	46ca      	mov	sl, r9
  414200:	ea4f 7be9 	mov.w	fp, r9, asr #31
  414204:	9c02      	ldr	r4, [sp, #8]
  414206:	2c00      	cmp	r4, #0
  414208:	d066      	beq.n	4142d8 <_strtoll_r+0x124>
  41420a:	2400      	movs	r4, #0
  41420c:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
  414210:	4620      	mov	r0, r4
  414212:	4629      	mov	r1, r5
  414214:	4652      	mov	r2, sl
  414216:	465b      	mov	r3, fp
  414218:	f8cd c004 	str.w	ip, [sp, #4]
  41421c:	f7f8 f958 	bl	40c4d0 <__aeabi_uldivmod>
  414220:	4620      	mov	r0, r4
  414222:	9203      	str	r2, [sp, #12]
  414224:	465b      	mov	r3, fp
  414226:	4652      	mov	r2, sl
  414228:	4629      	mov	r1, r5
  41422a:	f7f8 f951 	bl	40c4d0 <__aeabi_uldivmod>
  41422e:	2400      	movs	r4, #0
  414230:	2200      	movs	r2, #0
  414232:	2300      	movs	r3, #0
  414234:	f8dd c004 	ldr.w	ip, [sp, #4]
  414238:	e019      	b.n	41426e <_strtoll_r+0xba>
  41423a:	3f30      	subs	r7, #48	; 0x30
  41423c:	45b9      	cmp	r9, r7
  41423e:	dd26      	ble.n	41428e <_strtoll_r+0xda>
  414240:	1c65      	adds	r5, r4, #1
  414242:	d012      	beq.n	41426a <_strtoll_r+0xb6>
  414244:	4299      	cmp	r1, r3
  414246:	bf08      	it	eq
  414248:	4290      	cmpeq	r0, r2
  41424a:	d334      	bcc.n	4142b6 <_strtoll_r+0x102>
  41424c:	428b      	cmp	r3, r1
  41424e:	bf08      	it	eq
  414250:	4282      	cmpeq	r2, r0
  414252:	d02d      	beq.n	4142b0 <_strtoll_r+0xfc>
  414254:	fb02 f40b 	mul.w	r4, r2, fp
  414258:	fb0a 4403 	mla	r4, sl, r3, r4
  41425c:	fba2 230a 	umull	r2, r3, r2, sl
  414260:	4423      	add	r3, r4
  414262:	19d2      	adds	r2, r2, r7
  414264:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
  414268:	2401      	movs	r4, #1
  41426a:	f816 7b01 	ldrb.w	r7, [r6], #1
  41426e:	eb08 0507 	add.w	r5, r8, r7
  414272:	786d      	ldrb	r5, [r5, #1]
  414274:	f015 0f04 	tst.w	r5, #4
  414278:	d1df      	bne.n	41423a <_strtoll_r+0x86>
  41427a:	f015 0503 	ands.w	r5, r5, #3
  41427e:	d006      	beq.n	41428e <_strtoll_r+0xda>
  414280:	2d01      	cmp	r5, #1
  414282:	bf14      	ite	ne
  414284:	2557      	movne	r5, #87	; 0x57
  414286:	2537      	moveq	r5, #55	; 0x37
  414288:	1b7f      	subs	r7, r7, r5
  41428a:	45b9      	cmp	r9, r7
  41428c:	dcd8      	bgt.n	414240 <_strtoll_r+0x8c>
  41428e:	1c61      	adds	r1, r4, #1
  414290:	d027      	beq.n	4142e2 <_strtoll_r+0x12e>
  414292:	9902      	ldr	r1, [sp, #8]
  414294:	2900      	cmp	r1, #0
  414296:	d132      	bne.n	4142fe <_strtoll_r+0x14a>
  414298:	4610      	mov	r0, r2
  41429a:	4619      	mov	r1, r3
  41429c:	f1bc 0f00 	cmp.w	ip, #0
  4142a0:	d003      	beq.n	4142aa <_strtoll_r+0xf6>
  4142a2:	bb54      	cbnz	r4, 4142fa <_strtoll_r+0x146>
  4142a4:	9e04      	ldr	r6, [sp, #16]
  4142a6:	f8cc 6000 	str.w	r6, [ip]
  4142aa:	b007      	add	sp, #28
  4142ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4142b0:	9c03      	ldr	r4, [sp, #12]
  4142b2:	42a7      	cmp	r7, r4
  4142b4:	ddce      	ble.n	414254 <_strtoll_r+0xa0>
  4142b6:	f04f 34ff 	mov.w	r4, #4294967295
  4142ba:	e7d6      	b.n	41426a <_strtoll_r+0xb6>
  4142bc:	2f30      	cmp	r7, #48	; 0x30
  4142be:	d027      	beq.n	414310 <_strtoll_r+0x15c>
  4142c0:	f1b9 0f00 	cmp.w	r9, #0
  4142c4:	d19b      	bne.n	4141fe <_strtoll_r+0x4a>
  4142c6:	9c02      	ldr	r4, [sp, #8]
  4142c8:	f04f 0a0a 	mov.w	sl, #10
  4142cc:	f04f 0b00 	mov.w	fp, #0
  4142d0:	f04f 090a 	mov.w	r9, #10
  4142d4:	2c00      	cmp	r4, #0
  4142d6:	d198      	bne.n	41420a <_strtoll_r+0x56>
  4142d8:	f04f 34ff 	mov.w	r4, #4294967295
  4142dc:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  4142e0:	e796      	b.n	414210 <_strtoll_r+0x5c>
  4142e2:	9c02      	ldr	r4, [sp, #8]
  4142e4:	bb24      	cbnz	r4, 414330 <_strtoll_r+0x17c>
  4142e6:	f04f 30ff 	mov.w	r0, #4294967295
  4142ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4142ee:	9c05      	ldr	r4, [sp, #20]
  4142f0:	2322      	movs	r3, #34	; 0x22
  4142f2:	6023      	str	r3, [r4, #0]
  4142f4:	f1bc 0f00 	cmp.w	ip, #0
  4142f8:	d0d7      	beq.n	4142aa <_strtoll_r+0xf6>
  4142fa:	3e01      	subs	r6, #1
  4142fc:	e7d3      	b.n	4142a6 <_strtoll_r+0xf2>
  4142fe:	4252      	negs	r2, r2
  414300:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  414304:	e7c8      	b.n	414298 <_strtoll_r+0xe4>
  414306:	2401      	movs	r4, #1
  414308:	1c96      	adds	r6, r2, #2
  41430a:	7857      	ldrb	r7, [r2, #1]
  41430c:	9402      	str	r4, [sp, #8]
  41430e:	e773      	b.n	4141f8 <_strtoll_r+0x44>
  414310:	7833      	ldrb	r3, [r6, #0]
  414312:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  414316:	2b58      	cmp	r3, #88	; 0x58
  414318:	d00e      	beq.n	414338 <_strtoll_r+0x184>
  41431a:	f1b9 0f00 	cmp.w	r9, #0
  41431e:	f47f af6e 	bne.w	4141fe <_strtoll_r+0x4a>
  414322:	f04f 0a08 	mov.w	sl, #8
  414326:	f04f 0b00 	mov.w	fp, #0
  41432a:	f04f 0908 	mov.w	r9, #8
  41432e:	e769      	b.n	414204 <_strtoll_r+0x50>
  414330:	2000      	movs	r0, #0
  414332:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  414336:	e7da      	b.n	4142ee <_strtoll_r+0x13a>
  414338:	7877      	ldrb	r7, [r6, #1]
  41433a:	f04f 0a10 	mov.w	sl, #16
  41433e:	f04f 0b00 	mov.w	fp, #0
  414342:	3602      	adds	r6, #2
  414344:	f04f 0910 	mov.w	r9, #16
  414348:	e75c      	b.n	414204 <_strtoll_r+0x50>
  41434a:	bf00      	nop
  41434c:	2000079c 	.word	0x2000079c

00414350 <_strtoul_r>:
  414350:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  414354:	4c44      	ldr	r4, [pc, #272]	; (414468 <_strtoul_r+0x118>)
  414356:	b082      	sub	sp, #8
  414358:	f8d4 c000 	ldr.w	ip, [r4]
  41435c:	9001      	str	r0, [sp, #4]
  41435e:	460e      	mov	r6, r1
  414360:	e000      	b.n	414364 <_strtoul_r+0x14>
  414362:	4626      	mov	r6, r4
  414364:	4634      	mov	r4, r6
  414366:	f814 5b01 	ldrb.w	r5, [r4], #1
  41436a:	eb0c 0005 	add.w	r0, ip, r5
  41436e:	7840      	ldrb	r0, [r0, #1]
  414370:	f000 0008 	and.w	r0, r0, #8
  414374:	f000 07ff 	and.w	r7, r0, #255	; 0xff
  414378:	2800      	cmp	r0, #0
  41437a:	d1f2      	bne.n	414362 <_strtoul_r+0x12>
  41437c:	2d2d      	cmp	r5, #45	; 0x2d
  41437e:	d057      	beq.n	414430 <_strtoul_r+0xe0>
  414380:	2d2b      	cmp	r5, #43	; 0x2b
  414382:	bf08      	it	eq
  414384:	7875      	ldrbeq	r5, [r6, #1]
  414386:	46ba      	mov	sl, r7
  414388:	bf08      	it	eq
  41438a:	1cb4      	addeq	r4, r6, #2
  41438c:	f033 0010 	bics.w	r0, r3, #16
  414390:	d039      	beq.n	414406 <_strtoul_r+0xb6>
  414392:	f04f 38ff 	mov.w	r8, #4294967295
  414396:	fbb8 f8f3 	udiv	r8, r8, r3
  41439a:	fb03 fb08 	mul.w	fp, r3, r8
  41439e:	ea6f 0b0b 	mvn.w	fp, fp
  4143a2:	4699      	mov	r9, r3
  4143a4:	2700      	movs	r7, #0
  4143a6:	4638      	mov	r0, r7
  4143a8:	e00c      	b.n	4143c4 <_strtoul_r+0x74>
  4143aa:	3d30      	subs	r5, #48	; 0x30
  4143ac:	42ab      	cmp	r3, r5
  4143ae:	dd19      	ble.n	4143e4 <_strtoul_r+0x94>
  4143b0:	2f00      	cmp	r7, #0
  4143b2:	db25      	blt.n	414400 <_strtoul_r+0xb0>
  4143b4:	4540      	cmp	r0, r8
  4143b6:	d823      	bhi.n	414400 <_strtoul_r+0xb0>
  4143b8:	d020      	beq.n	4143fc <_strtoul_r+0xac>
  4143ba:	fb09 5000 	mla	r0, r9, r0, r5
  4143be:	2701      	movs	r7, #1
  4143c0:	f814 5b01 	ldrb.w	r5, [r4], #1
  4143c4:	eb0c 0605 	add.w	r6, ip, r5
  4143c8:	7876      	ldrb	r6, [r6, #1]
  4143ca:	f016 0f04 	tst.w	r6, #4
  4143ce:	d1ec      	bne.n	4143aa <_strtoul_r+0x5a>
  4143d0:	f016 0603 	ands.w	r6, r6, #3
  4143d4:	d006      	beq.n	4143e4 <_strtoul_r+0x94>
  4143d6:	2e01      	cmp	r6, #1
  4143d8:	bf14      	ite	ne
  4143da:	2657      	movne	r6, #87	; 0x57
  4143dc:	2637      	moveq	r6, #55	; 0x37
  4143de:	1bad      	subs	r5, r5, r6
  4143e0:	42ab      	cmp	r3, r5
  4143e2:	dce5      	bgt.n	4143b0 <_strtoul_r+0x60>
  4143e4:	2f00      	cmp	r7, #0
  4143e6:	db1d      	blt.n	414424 <_strtoul_r+0xd4>
  4143e8:	f1ba 0f00 	cmp.w	sl, #0
  4143ec:	d118      	bne.n	414420 <_strtoul_r+0xd0>
  4143ee:	b10a      	cbz	r2, 4143f4 <_strtoul_r+0xa4>
  4143f0:	b9a7      	cbnz	r7, 41441c <_strtoul_r+0xcc>
  4143f2:	6011      	str	r1, [r2, #0]
  4143f4:	b002      	add	sp, #8
  4143f6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4143fa:	4770      	bx	lr
  4143fc:	455d      	cmp	r5, fp
  4143fe:	dddc      	ble.n	4143ba <_strtoul_r+0x6a>
  414400:	f04f 37ff 	mov.w	r7, #4294967295
  414404:	e7dc      	b.n	4143c0 <_strtoul_r+0x70>
  414406:	2d30      	cmp	r5, #48	; 0x30
  414408:	d017      	beq.n	41443a <_strtoul_r+0xea>
  41440a:	2b00      	cmp	r3, #0
  41440c:	d1c1      	bne.n	414392 <_strtoul_r+0x42>
  41440e:	230a      	movs	r3, #10
  414410:	4699      	mov	r9, r3
  414412:	f04f 0b05 	mov.w	fp, #5
  414416:	f8df 8054 	ldr.w	r8, [pc, #84]	; 41446c <_strtoul_r+0x11c>
  41441a:	e7c3      	b.n	4143a4 <_strtoul_r+0x54>
  41441c:	1e61      	subs	r1, r4, #1
  41441e:	e7e8      	b.n	4143f2 <_strtoul_r+0xa2>
  414420:	4240      	negs	r0, r0
  414422:	e7e4      	b.n	4143ee <_strtoul_r+0x9e>
  414424:	9801      	ldr	r0, [sp, #4]
  414426:	2322      	movs	r3, #34	; 0x22
  414428:	6003      	str	r3, [r0, #0]
  41442a:	f04f 30ff 	mov.w	r0, #4294967295
  41442e:	e7de      	b.n	4143ee <_strtoul_r+0x9e>
  414430:	1cb4      	adds	r4, r6, #2
  414432:	7875      	ldrb	r5, [r6, #1]
  414434:	f04f 0a01 	mov.w	sl, #1
  414438:	e7a8      	b.n	41438c <_strtoul_r+0x3c>
  41443a:	7820      	ldrb	r0, [r4, #0]
  41443c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  414440:	2858      	cmp	r0, #88	; 0x58
  414442:	d008      	beq.n	414456 <_strtoul_r+0x106>
  414444:	2b00      	cmp	r3, #0
  414446:	d1a4      	bne.n	414392 <_strtoul_r+0x42>
  414448:	2308      	movs	r3, #8
  41444a:	4699      	mov	r9, r3
  41444c:	f04f 0b07 	mov.w	fp, #7
  414450:	f06f 4860 	mvn.w	r8, #3758096384	; 0xe0000000
  414454:	e7a6      	b.n	4143a4 <_strtoul_r+0x54>
  414456:	2310      	movs	r3, #16
  414458:	7865      	ldrb	r5, [r4, #1]
  41445a:	4699      	mov	r9, r3
  41445c:	f04f 0b0f 	mov.w	fp, #15
  414460:	3402      	adds	r4, #2
  414462:	f06f 4870 	mvn.w	r8, #4026531840	; 0xf0000000
  414466:	e79d      	b.n	4143a4 <_strtoul_r+0x54>
  414468:	2000079c 	.word	0x2000079c
  41446c:	19999999 	.word	0x19999999

00414470 <_strtoull_r>:
  414470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  414474:	4c60      	ldr	r4, [pc, #384]	; (4145f8 <_strtoull_r+0x188>)
  414476:	b085      	sub	sp, #20
  414478:	f8d4 8000 	ldr.w	r8, [r4]
  41447c:	9200      	str	r2, [sp, #0]
  41447e:	9101      	str	r1, [sp, #4]
  414480:	9003      	str	r0, [sp, #12]
  414482:	4699      	mov	r9, r3
  414484:	460a      	mov	r2, r1
  414486:	e000      	b.n	41448a <_strtoull_r+0x1a>
  414488:	4632      	mov	r2, r6
  41448a:	4616      	mov	r6, r2
  41448c:	f816 7b01 	ldrb.w	r7, [r6], #1
  414490:	eb08 0307 	add.w	r3, r8, r7
  414494:	785b      	ldrb	r3, [r3, #1]
  414496:	f003 0308 	and.w	r3, r3, #8
  41449a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  41449e:	2b00      	cmp	r3, #0
  4144a0:	d1f2      	bne.n	414488 <_strtoull_r+0x18>
  4144a2:	2f2d      	cmp	r7, #45	; 0x2d
  4144a4:	d07d      	beq.n	4145a2 <_strtoull_r+0x132>
  4144a6:	2f2b      	cmp	r7, #43	; 0x2b
  4144a8:	bf08      	it	eq
  4144aa:	7857      	ldrbeq	r7, [r2, #1]
  4144ac:	9102      	str	r1, [sp, #8]
  4144ae:	bf08      	it	eq
  4144b0:	1c96      	addeq	r6, r2, #2
  4144b2:	f039 0210 	bics.w	r2, r9, #16
  4144b6:	d055      	beq.n	414564 <_strtoull_r+0xf4>
  4144b8:	ea4f 7be9 	mov.w	fp, r9, asr #31
  4144bc:	464a      	mov	r2, r9
  4144be:	465b      	mov	r3, fp
  4144c0:	f04f 30ff 	mov.w	r0, #4294967295
  4144c4:	f04f 31ff 	mov.w	r1, #4294967295
  4144c8:	f7f8 f802 	bl	40c4d0 <__aeabi_uldivmod>
  4144cc:	464a      	mov	r2, r9
  4144ce:	4604      	mov	r4, r0
  4144d0:	460d      	mov	r5, r1
  4144d2:	465b      	mov	r3, fp
  4144d4:	f04f 30ff 	mov.w	r0, #4294967295
  4144d8:	f04f 31ff 	mov.w	r1, #4294967295
  4144dc:	f7f7 fff8 	bl	40c4d0 <__aeabi_uldivmod>
  4144e0:	46ca      	mov	sl, r9
  4144e2:	4694      	mov	ip, r2
  4144e4:	2300      	movs	r3, #0
  4144e6:	2000      	movs	r0, #0
  4144e8:	2100      	movs	r1, #0
  4144ea:	e019      	b.n	414520 <_strtoull_r+0xb0>
  4144ec:	3f30      	subs	r7, #48	; 0x30
  4144ee:	45b9      	cmp	r9, r7
  4144f0:	dd26      	ble.n	414540 <_strtoull_r+0xd0>
  4144f2:	2b00      	cmp	r3, #0
  4144f4:	db33      	blt.n	41455e <_strtoull_r+0xee>
  4144f6:	428d      	cmp	r5, r1
  4144f8:	bf08      	it	eq
  4144fa:	4284      	cmpeq	r4, r0
  4144fc:	d32f      	bcc.n	41455e <_strtoull_r+0xee>
  4144fe:	42a9      	cmp	r1, r5
  414500:	bf08      	it	eq
  414502:	42a0      	cmpeq	r0, r4
  414504:	d029      	beq.n	41455a <_strtoull_r+0xea>
  414506:	fb00 f30b 	mul.w	r3, r0, fp
  41450a:	fb0a 3301 	mla	r3, sl, r1, r3
  41450e:	fba0 010a 	umull	r0, r1, r0, sl
  414512:	4419      	add	r1, r3
  414514:	19c0      	adds	r0, r0, r7
  414516:	eb41 71e7 	adc.w	r1, r1, r7, asr #31
  41451a:	2301      	movs	r3, #1
  41451c:	f816 7b01 	ldrb.w	r7, [r6], #1
  414520:	eb08 0207 	add.w	r2, r8, r7
  414524:	7852      	ldrb	r2, [r2, #1]
  414526:	f012 0f04 	tst.w	r2, #4
  41452a:	d1df      	bne.n	4144ec <_strtoull_r+0x7c>
  41452c:	f012 0203 	ands.w	r2, r2, #3
  414530:	d006      	beq.n	414540 <_strtoull_r+0xd0>
  414532:	2a01      	cmp	r2, #1
  414534:	bf14      	ite	ne
  414536:	2257      	movne	r2, #87	; 0x57
  414538:	2237      	moveq	r2, #55	; 0x37
  41453a:	1abf      	subs	r7, r7, r2
  41453c:	45b9      	cmp	r9, r7
  41453e:	dcd8      	bgt.n	4144f2 <_strtoull_r+0x82>
  414540:	2b00      	cmp	r3, #0
  414542:	db26      	blt.n	414592 <_strtoull_r+0x122>
  414544:	9a02      	ldr	r2, [sp, #8]
  414546:	bb02      	cbnz	r2, 41458a <_strtoull_r+0x11a>
  414548:	9a00      	ldr	r2, [sp, #0]
  41454a:	b11a      	cbz	r2, 414554 <_strtoull_r+0xe4>
  41454c:	b9db      	cbnz	r3, 414586 <_strtoull_r+0x116>
  41454e:	9e01      	ldr	r6, [sp, #4]
  414550:	9b00      	ldr	r3, [sp, #0]
  414552:	601e      	str	r6, [r3, #0]
  414554:	b005      	add	sp, #20
  414556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41455a:	4567      	cmp	r7, ip
  41455c:	ddd3      	ble.n	414506 <_strtoull_r+0x96>
  41455e:	f04f 33ff 	mov.w	r3, #4294967295
  414562:	e7db      	b.n	41451c <_strtoull_r+0xac>
  414564:	2f30      	cmp	r7, #48	; 0x30
  414566:	d021      	beq.n	4145ac <_strtoull_r+0x13c>
  414568:	f1b9 0f00 	cmp.w	r9, #0
  41456c:	d1a4      	bne.n	4144b8 <_strtoull_r+0x48>
  41456e:	f04f 0c05 	mov.w	ip, #5
  414572:	f04f 3499 	mov.w	r4, #2576980377	; 0x99999999
  414576:	4d21      	ldr	r5, [pc, #132]	; (4145fc <_strtoull_r+0x18c>)
  414578:	f04f 0a0a 	mov.w	sl, #10
  41457c:	f04f 0b00 	mov.w	fp, #0
  414580:	f04f 090a 	mov.w	r9, #10
  414584:	e7ae      	b.n	4144e4 <_strtoull_r+0x74>
  414586:	3e01      	subs	r6, #1
  414588:	e7e2      	b.n	414550 <_strtoull_r+0xe0>
  41458a:	4240      	negs	r0, r0
  41458c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  414590:	e7da      	b.n	414548 <_strtoull_r+0xd8>
  414592:	9903      	ldr	r1, [sp, #12]
  414594:	2222      	movs	r2, #34	; 0x22
  414596:	600a      	str	r2, [r1, #0]
  414598:	f04f 30ff 	mov.w	r0, #4294967295
  41459c:	f04f 31ff 	mov.w	r1, #4294967295
  4145a0:	e7d2      	b.n	414548 <_strtoull_r+0xd8>
  4145a2:	2101      	movs	r1, #1
  4145a4:	1c96      	adds	r6, r2, #2
  4145a6:	7857      	ldrb	r7, [r2, #1]
  4145a8:	9102      	str	r1, [sp, #8]
  4145aa:	e782      	b.n	4144b2 <_strtoull_r+0x42>
  4145ac:	7833      	ldrb	r3, [r6, #0]
  4145ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4145b2:	2b58      	cmp	r3, #88	; 0x58
  4145b4:	d010      	beq.n	4145d8 <_strtoull_r+0x168>
  4145b6:	f1b9 0f00 	cmp.w	r9, #0
  4145ba:	f47f af7d 	bne.w	4144b8 <_strtoull_r+0x48>
  4145be:	f04f 0c07 	mov.w	ip, #7
  4145c2:	f04f 34ff 	mov.w	r4, #4294967295
  4145c6:	f06f 4560 	mvn.w	r5, #3758096384	; 0xe0000000
  4145ca:	f04f 0a08 	mov.w	sl, #8
  4145ce:	f04f 0b00 	mov.w	fp, #0
  4145d2:	f04f 0908 	mov.w	r9, #8
  4145d6:	e785      	b.n	4144e4 <_strtoull_r+0x74>
  4145d8:	7877      	ldrb	r7, [r6, #1]
  4145da:	f04f 0c0f 	mov.w	ip, #15
  4145de:	3602      	adds	r6, #2
  4145e0:	f04f 34ff 	mov.w	r4, #4294967295
  4145e4:	f06f 4570 	mvn.w	r5, #4026531840	; 0xf0000000
  4145e8:	f04f 0a10 	mov.w	sl, #16
  4145ec:	f04f 0b00 	mov.w	fp, #0
  4145f0:	f04f 0910 	mov.w	r9, #16
  4145f4:	e776      	b.n	4144e4 <_strtoull_r+0x74>
  4145f6:	bf00      	nop
  4145f8:	2000079c 	.word	0x2000079c
  4145fc:	19999999 	.word	0x19999999

00414600 <__ssprint_r>:
  414600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  414604:	6894      	ldr	r4, [r2, #8]
  414606:	6816      	ldr	r6, [r2, #0]
  414608:	b083      	sub	sp, #12
  41460a:	4692      	mov	sl, r2
  41460c:	4680      	mov	r8, r0
  41460e:	460d      	mov	r5, r1
  414610:	2c00      	cmp	r4, #0
  414612:	d06f      	beq.n	4146f4 <__ssprint_r+0xf4>
  414614:	f04f 0b00 	mov.w	fp, #0
  414618:	6808      	ldr	r0, [r1, #0]
  41461a:	688b      	ldr	r3, [r1, #8]
  41461c:	465c      	mov	r4, fp
  41461e:	2c00      	cmp	r4, #0
  414620:	d043      	beq.n	4146aa <__ssprint_r+0xaa>
  414622:	429c      	cmp	r4, r3
  414624:	461f      	mov	r7, r3
  414626:	d345      	bcc.n	4146b4 <__ssprint_r+0xb4>
  414628:	89ab      	ldrh	r3, [r5, #12]
  41462a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  41462e:	d044      	beq.n	4146ba <__ssprint_r+0xba>
  414630:	696f      	ldr	r7, [r5, #20]
  414632:	6929      	ldr	r1, [r5, #16]
  414634:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  414638:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  41463c:	ebc1 0900 	rsb	r9, r1, r0
  414640:	1c62      	adds	r2, r4, #1
  414642:	107f      	asrs	r7, r7, #1
  414644:	444a      	add	r2, r9
  414646:	4297      	cmp	r7, r2
  414648:	bf34      	ite	cc
  41464a:	4617      	movcc	r7, r2
  41464c:	463a      	movcs	r2, r7
  41464e:	055b      	lsls	r3, r3, #21
  414650:	d535      	bpl.n	4146be <__ssprint_r+0xbe>
  414652:	4611      	mov	r1, r2
  414654:	4640      	mov	r0, r8
  414656:	f7fd fb1b 	bl	411c90 <_malloc_r>
  41465a:	2800      	cmp	r0, #0
  41465c:	d039      	beq.n	4146d2 <__ssprint_r+0xd2>
  41465e:	6929      	ldr	r1, [r5, #16]
  414660:	9001      	str	r0, [sp, #4]
  414662:	464a      	mov	r2, r9
  414664:	f7f8 fa46 	bl	40caf4 <memcpy>
  414668:	89aa      	ldrh	r2, [r5, #12]
  41466a:	9b01      	ldr	r3, [sp, #4]
  41466c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  414670:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  414674:	81aa      	strh	r2, [r5, #12]
  414676:	ebc9 0207 	rsb	r2, r9, r7
  41467a:	eb03 0009 	add.w	r0, r3, r9
  41467e:	616f      	str	r7, [r5, #20]
  414680:	612b      	str	r3, [r5, #16]
  414682:	6028      	str	r0, [r5, #0]
  414684:	60aa      	str	r2, [r5, #8]
  414686:	4627      	mov	r7, r4
  414688:	46a1      	mov	r9, r4
  41468a:	464a      	mov	r2, r9
  41468c:	4659      	mov	r1, fp
  41468e:	f7fd fe27 	bl	4122e0 <memmove>
  414692:	f8da 2008 	ldr.w	r2, [sl, #8]
  414696:	68ab      	ldr	r3, [r5, #8]
  414698:	6828      	ldr	r0, [r5, #0]
  41469a:	1bdb      	subs	r3, r3, r7
  41469c:	4448      	add	r0, r9
  41469e:	1b14      	subs	r4, r2, r4
  4146a0:	60ab      	str	r3, [r5, #8]
  4146a2:	6028      	str	r0, [r5, #0]
  4146a4:	f8ca 4008 	str.w	r4, [sl, #8]
  4146a8:	b324      	cbz	r4, 4146f4 <__ssprint_r+0xf4>
  4146aa:	f8d6 b000 	ldr.w	fp, [r6]
  4146ae:	6874      	ldr	r4, [r6, #4]
  4146b0:	3608      	adds	r6, #8
  4146b2:	e7b4      	b.n	41461e <__ssprint_r+0x1e>
  4146b4:	4627      	mov	r7, r4
  4146b6:	46a1      	mov	r9, r4
  4146b8:	e7e7      	b.n	41468a <__ssprint_r+0x8a>
  4146ba:	46b9      	mov	r9, r7
  4146bc:	e7e5      	b.n	41468a <__ssprint_r+0x8a>
  4146be:	4640      	mov	r0, r8
  4146c0:	f7fe fad2 	bl	412c68 <_realloc_r>
  4146c4:	4603      	mov	r3, r0
  4146c6:	2800      	cmp	r0, #0
  4146c8:	d1d5      	bne.n	414676 <__ssprint_r+0x76>
  4146ca:	4640      	mov	r0, r8
  4146cc:	6929      	ldr	r1, [r5, #16]
  4146ce:	f7fc ffb7 	bl	411640 <_free_r>
  4146d2:	89aa      	ldrh	r2, [r5, #12]
  4146d4:	230c      	movs	r3, #12
  4146d6:	f8c8 3000 	str.w	r3, [r8]
  4146da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4146de:	2300      	movs	r3, #0
  4146e0:	f04f 30ff 	mov.w	r0, #4294967295
  4146e4:	81aa      	strh	r2, [r5, #12]
  4146e6:	f8ca 3008 	str.w	r3, [sl, #8]
  4146ea:	f8ca 3004 	str.w	r3, [sl, #4]
  4146ee:	b003      	add	sp, #12
  4146f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4146f4:	4620      	mov	r0, r4
  4146f6:	f8ca 4004 	str.w	r4, [sl, #4]
  4146fa:	b003      	add	sp, #12
  4146fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00414700 <_sungetc_r>:
  414700:	b538      	push	{r3, r4, r5, lr}
  414702:	1c4b      	adds	r3, r1, #1
  414704:	4614      	mov	r4, r2
  414706:	d019      	beq.n	41473c <_sungetc_r+0x3c>
  414708:	8992      	ldrh	r2, [r2, #12]
  41470a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  41470c:	f022 0220 	bic.w	r2, r2, #32
  414710:	b2cd      	uxtb	r5, r1
  414712:	81a2      	strh	r2, [r4, #12]
  414714:	b1ab      	cbz	r3, 414742 <_sungetc_r+0x42>
  414716:	6862      	ldr	r2, [r4, #4]
  414718:	6b63      	ldr	r3, [r4, #52]	; 0x34
  41471a:	429a      	cmp	r2, r3
  41471c:	da09      	bge.n	414732 <_sungetc_r+0x32>
  41471e:	6823      	ldr	r3, [r4, #0]
  414720:	1e5a      	subs	r2, r3, #1
  414722:	6022      	str	r2, [r4, #0]
  414724:	f803 5c01 	strb.w	r5, [r3, #-1]
  414728:	6863      	ldr	r3, [r4, #4]
  41472a:	3301      	adds	r3, #1
  41472c:	4628      	mov	r0, r5
  41472e:	6063      	str	r3, [r4, #4]
  414730:	bd38      	pop	{r3, r4, r5, pc}
  414732:	4621      	mov	r1, r4
  414734:	f000 f882 	bl	41483c <__submore>
  414738:	2800      	cmp	r0, #0
  41473a:	d0f0      	beq.n	41471e <_sungetc_r+0x1e>
  41473c:	f04f 30ff 	mov.w	r0, #4294967295
  414740:	bd38      	pop	{r3, r4, r5, pc}
  414742:	6923      	ldr	r3, [r4, #16]
  414744:	6822      	ldr	r2, [r4, #0]
  414746:	b12b      	cbz	r3, 414754 <_sungetc_r+0x54>
  414748:	4293      	cmp	r3, r2
  41474a:	d203      	bcs.n	414754 <_sungetc_r+0x54>
  41474c:	f812 0c01 	ldrb.w	r0, [r2, #-1]
  414750:	42a8      	cmp	r0, r5
  414752:	d00f      	beq.n	414774 <_sungetc_r+0x74>
  414754:	4623      	mov	r3, r4
  414756:	6861      	ldr	r1, [r4, #4]
  414758:	63a2      	str	r2, [r4, #56]	; 0x38
  41475a:	f104 0040 	add.w	r0, r4, #64	; 0x40
  41475e:	2203      	movs	r2, #3
  414760:	6320      	str	r0, [r4, #48]	; 0x30
  414762:	6362      	str	r2, [r4, #52]	; 0x34
  414764:	63e1      	str	r1, [r4, #60]	; 0x3c
  414766:	f803 5f42 	strb.w	r5, [r3, #66]!
  41476a:	2201      	movs	r2, #1
  41476c:	6023      	str	r3, [r4, #0]
  41476e:	4628      	mov	r0, r5
  414770:	6062      	str	r2, [r4, #4]
  414772:	bd38      	pop	{r3, r4, r5, pc}
  414774:	6863      	ldr	r3, [r4, #4]
  414776:	3a01      	subs	r2, #1
  414778:	3301      	adds	r3, #1
  41477a:	e884 000c 	stmia.w	r4, {r2, r3}
  41477e:	bd38      	pop	{r3, r4, r5, pc}

00414780 <__ssrefill_r>:
  414780:	b510      	push	{r4, lr}
  414782:	460c      	mov	r4, r1
  414784:	6b09      	ldr	r1, [r1, #48]	; 0x30
  414786:	b169      	cbz	r1, 4147a4 <__ssrefill_r+0x24>
  414788:	f104 0340 	add.w	r3, r4, #64	; 0x40
  41478c:	4299      	cmp	r1, r3
  41478e:	d001      	beq.n	414794 <__ssrefill_r+0x14>
  414790:	f7fc ff56 	bl	411640 <_free_r>
  414794:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  414796:	6063      	str	r3, [r4, #4]
  414798:	2000      	movs	r0, #0
  41479a:	6320      	str	r0, [r4, #48]	; 0x30
  41479c:	b113      	cbz	r3, 4147a4 <__ssrefill_r+0x24>
  41479e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4147a0:	6023      	str	r3, [r4, #0]
  4147a2:	bd10      	pop	{r4, pc}
  4147a4:	89a2      	ldrh	r2, [r4, #12]
  4147a6:	6923      	ldr	r3, [r4, #16]
  4147a8:	6023      	str	r3, [r4, #0]
  4147aa:	f042 0220 	orr.w	r2, r2, #32
  4147ae:	2300      	movs	r3, #0
  4147b0:	81a2      	strh	r2, [r4, #12]
  4147b2:	6063      	str	r3, [r4, #4]
  4147b4:	f04f 30ff 	mov.w	r0, #4294967295
  4147b8:	bd10      	pop	{r4, pc}
  4147ba:	bf00      	nop

004147bc <_sfread_r>:
  4147bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4147c0:	b083      	sub	sp, #12
  4147c2:	fb02 f903 	mul.w	r9, r2, r3
  4147c6:	9201      	str	r2, [sp, #4]
  4147c8:	469a      	mov	sl, r3
  4147ca:	4607      	mov	r7, r0
  4147cc:	460e      	mov	r6, r1
  4147ce:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4147d0:	f1b9 0f00 	cmp.w	r9, #0
  4147d4:	d026      	beq.n	414824 <_sfread_r+0x68>
  4147d6:	464d      	mov	r5, r9
  4147d8:	f04f 0800 	mov.w	r8, #0
  4147dc:	e00e      	b.n	4147fc <_sfread_r+0x40>
  4147de:	f7f8 f989 	bl	40caf4 <memcpy>
  4147e2:	6822      	ldr	r2, [r4, #0]
  4147e4:	f8c4 8004 	str.w	r8, [r4, #4]
  4147e8:	445a      	add	r2, fp
  4147ea:	6022      	str	r2, [r4, #0]
  4147ec:	4638      	mov	r0, r7
  4147ee:	4621      	mov	r1, r4
  4147f0:	445e      	add	r6, fp
  4147f2:	ebcb 0505 	rsb	r5, fp, r5
  4147f6:	f7ff ffc3 	bl	414780 <__ssrefill_r>
  4147fa:	b9b8      	cbnz	r0, 41482c <_sfread_r+0x70>
  4147fc:	f8d4 b004 	ldr.w	fp, [r4, #4]
  414800:	6821      	ldr	r1, [r4, #0]
  414802:	455d      	cmp	r5, fp
  414804:	4630      	mov	r0, r6
  414806:	465a      	mov	r2, fp
  414808:	d8e9      	bhi.n	4147de <_sfread_r+0x22>
  41480a:	462a      	mov	r2, r5
  41480c:	f7f8 f972 	bl	40caf4 <memcpy>
  414810:	6862      	ldr	r2, [r4, #4]
  414812:	6823      	ldr	r3, [r4, #0]
  414814:	1b52      	subs	r2, r2, r5
  414816:	442b      	add	r3, r5
  414818:	4650      	mov	r0, sl
  41481a:	6062      	str	r2, [r4, #4]
  41481c:	6023      	str	r3, [r4, #0]
  41481e:	b003      	add	sp, #12
  414820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  414824:	4648      	mov	r0, r9
  414826:	b003      	add	sp, #12
  414828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41482c:	9b01      	ldr	r3, [sp, #4]
  41482e:	ebc5 0909 	rsb	r9, r5, r9
  414832:	fbb9 f0f3 	udiv	r0, r9, r3
  414836:	b003      	add	sp, #12
  414838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0041483c <__submore>:
  41483c:	f101 0340 	add.w	r3, r1, #64	; 0x40
  414840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  414844:	460c      	mov	r4, r1
  414846:	6b09      	ldr	r1, [r1, #48]	; 0x30
  414848:	4299      	cmp	r1, r3
  41484a:	d014      	beq.n	414876 <__submore+0x3a>
  41484c:	6b66      	ldr	r6, [r4, #52]	; 0x34
  41484e:	0077      	lsls	r7, r6, #1
  414850:	463a      	mov	r2, r7
  414852:	f7fe fa09 	bl	412c68 <_realloc_r>
  414856:	4605      	mov	r5, r0
  414858:	b340      	cbz	r0, 4148ac <__submore+0x70>
  41485a:	eb00 0806 	add.w	r8, r0, r6
  41485e:	4632      	mov	r2, r6
  414860:	4640      	mov	r0, r8
  414862:	4629      	mov	r1, r5
  414864:	f7f8 f946 	bl	40caf4 <memcpy>
  414868:	f8c4 8000 	str.w	r8, [r4]
  41486c:	6325      	str	r5, [r4, #48]	; 0x30
  41486e:	6367      	str	r7, [r4, #52]	; 0x34
  414870:	2000      	movs	r0, #0
  414872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  414876:	f44f 6180 	mov.w	r1, #1024	; 0x400
  41487a:	f7fd fa09 	bl	411c90 <_malloc_r>
  41487e:	b1a8      	cbz	r0, 4148ac <__submore+0x70>
  414880:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
  414884:	6320      	str	r0, [r4, #48]	; 0x30
  414886:	f44f 6280 	mov.w	r2, #1024	; 0x400
  41488a:	6362      	str	r2, [r4, #52]	; 0x34
  41488c:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
  414890:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  414894:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
  414898:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
  41489c:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
  4148a0:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
  4148a4:	6020      	str	r0, [r4, #0]
  4148a6:	2000      	movs	r0, #0
  4148a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4148ac:	f04f 30ff 	mov.w	r0, #4294967295
  4148b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004148b4 <__swbuf_r>:
  4148b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4148b6:	460d      	mov	r5, r1
  4148b8:	4614      	mov	r4, r2
  4148ba:	4607      	mov	r7, r0
  4148bc:	b110      	cbz	r0, 4148c4 <__swbuf_r+0x10>
  4148be:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4148c0:	2b00      	cmp	r3, #0
  4148c2:	d048      	beq.n	414956 <__swbuf_r+0xa2>
  4148c4:	89a2      	ldrh	r2, [r4, #12]
  4148c6:	69a3      	ldr	r3, [r4, #24]
  4148c8:	60a3      	str	r3, [r4, #8]
  4148ca:	b293      	uxth	r3, r2
  4148cc:	0718      	lsls	r0, r3, #28
  4148ce:	d538      	bpl.n	414942 <__swbuf_r+0x8e>
  4148d0:	6926      	ldr	r6, [r4, #16]
  4148d2:	2e00      	cmp	r6, #0
  4148d4:	d035      	beq.n	414942 <__swbuf_r+0x8e>
  4148d6:	0499      	lsls	r1, r3, #18
  4148d8:	b2ed      	uxtb	r5, r5
  4148da:	d515      	bpl.n	414908 <__swbuf_r+0x54>
  4148dc:	6823      	ldr	r3, [r4, #0]
  4148de:	6962      	ldr	r2, [r4, #20]
  4148e0:	1b9e      	subs	r6, r3, r6
  4148e2:	4296      	cmp	r6, r2
  4148e4:	da1c      	bge.n	414920 <__swbuf_r+0x6c>
  4148e6:	3601      	adds	r6, #1
  4148e8:	68a2      	ldr	r2, [r4, #8]
  4148ea:	1c59      	adds	r1, r3, #1
  4148ec:	3a01      	subs	r2, #1
  4148ee:	60a2      	str	r2, [r4, #8]
  4148f0:	6021      	str	r1, [r4, #0]
  4148f2:	701d      	strb	r5, [r3, #0]
  4148f4:	6963      	ldr	r3, [r4, #20]
  4148f6:	42b3      	cmp	r3, r6
  4148f8:	d01a      	beq.n	414930 <__swbuf_r+0x7c>
  4148fa:	89a3      	ldrh	r3, [r4, #12]
  4148fc:	07db      	lsls	r3, r3, #31
  4148fe:	d501      	bpl.n	414904 <__swbuf_r+0x50>
  414900:	2d0a      	cmp	r5, #10
  414902:	d015      	beq.n	414930 <__swbuf_r+0x7c>
  414904:	4628      	mov	r0, r5
  414906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  414908:	6e63      	ldr	r3, [r4, #100]	; 0x64
  41490a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  41490e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  414912:	6663      	str	r3, [r4, #100]	; 0x64
  414914:	6823      	ldr	r3, [r4, #0]
  414916:	81a2      	strh	r2, [r4, #12]
  414918:	6962      	ldr	r2, [r4, #20]
  41491a:	1b9e      	subs	r6, r3, r6
  41491c:	4296      	cmp	r6, r2
  41491e:	dbe2      	blt.n	4148e6 <__swbuf_r+0x32>
  414920:	4638      	mov	r0, r7
  414922:	4621      	mov	r1, r4
  414924:	f7fc fd2e 	bl	411384 <_fflush_r>
  414928:	b940      	cbnz	r0, 41493c <__swbuf_r+0x88>
  41492a:	6823      	ldr	r3, [r4, #0]
  41492c:	2601      	movs	r6, #1
  41492e:	e7db      	b.n	4148e8 <__swbuf_r+0x34>
  414930:	4638      	mov	r0, r7
  414932:	4621      	mov	r1, r4
  414934:	f7fc fd26 	bl	411384 <_fflush_r>
  414938:	2800      	cmp	r0, #0
  41493a:	d0e3      	beq.n	414904 <__swbuf_r+0x50>
  41493c:	f04f 30ff 	mov.w	r0, #4294967295
  414940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  414942:	4638      	mov	r0, r7
  414944:	4621      	mov	r1, r4
  414946:	f7fb fc39 	bl	4101bc <__swsetup_r>
  41494a:	2800      	cmp	r0, #0
  41494c:	d1f6      	bne.n	41493c <__swbuf_r+0x88>
  41494e:	89a2      	ldrh	r2, [r4, #12]
  414950:	6926      	ldr	r6, [r4, #16]
  414952:	b293      	uxth	r3, r2
  414954:	e7bf      	b.n	4148d6 <__swbuf_r+0x22>
  414956:	f7fc fd31 	bl	4113bc <__sinit>
  41495a:	e7b3      	b.n	4148c4 <__swbuf_r+0x10>

0041495c <_wcrtomb_r>:
  41495c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  414960:	461e      	mov	r6, r3
  414962:	b086      	sub	sp, #24
  414964:	460c      	mov	r4, r1
  414966:	4605      	mov	r5, r0
  414968:	4617      	mov	r7, r2
  41496a:	4b0f      	ldr	r3, [pc, #60]	; (4149a8 <_wcrtomb_r+0x4c>)
  41496c:	b191      	cbz	r1, 414994 <_wcrtomb_r+0x38>
  41496e:	f8d3 8000 	ldr.w	r8, [r3]
  414972:	f7fd f8f3 	bl	411b5c <__locale_charset>
  414976:	9600      	str	r6, [sp, #0]
  414978:	4603      	mov	r3, r0
  41497a:	4621      	mov	r1, r4
  41497c:	463a      	mov	r2, r7
  41497e:	4628      	mov	r0, r5
  414980:	47c0      	blx	r8
  414982:	1c43      	adds	r3, r0, #1
  414984:	d103      	bne.n	41498e <_wcrtomb_r+0x32>
  414986:	2200      	movs	r2, #0
  414988:	238a      	movs	r3, #138	; 0x8a
  41498a:	6032      	str	r2, [r6, #0]
  41498c:	602b      	str	r3, [r5, #0]
  41498e:	b006      	add	sp, #24
  414990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  414994:	681f      	ldr	r7, [r3, #0]
  414996:	f7fd f8e1 	bl	411b5c <__locale_charset>
  41499a:	9600      	str	r6, [sp, #0]
  41499c:	4603      	mov	r3, r0
  41499e:	4622      	mov	r2, r4
  4149a0:	4628      	mov	r0, r5
  4149a2:	a903      	add	r1, sp, #12
  4149a4:	47b8      	blx	r7
  4149a6:	e7ec      	b.n	414982 <_wcrtomb_r+0x26>
  4149a8:	20000c10 	.word	0x20000c10

004149ac <__ascii_wctomb>:
  4149ac:	b121      	cbz	r1, 4149b8 <__ascii_wctomb+0xc>
  4149ae:	2aff      	cmp	r2, #255	; 0xff
  4149b0:	d804      	bhi.n	4149bc <__ascii_wctomb+0x10>
  4149b2:	700a      	strb	r2, [r1, #0]
  4149b4:	2001      	movs	r0, #1
  4149b6:	4770      	bx	lr
  4149b8:	4608      	mov	r0, r1
  4149ba:	4770      	bx	lr
  4149bc:	238a      	movs	r3, #138	; 0x8a
  4149be:	6003      	str	r3, [r0, #0]
  4149c0:	f04f 30ff 	mov.w	r0, #4294967295
  4149c4:	4770      	bx	lr
  4149c6:	bf00      	nop

004149c8 <__register_exitproc>:
  4149c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4149ca:	4c27      	ldr	r4, [pc, #156]	; (414a68 <__register_exitproc+0xa0>)
  4149cc:	6826      	ldr	r6, [r4, #0]
  4149ce:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  4149d2:	b085      	sub	sp, #20
  4149d4:	4607      	mov	r7, r0
  4149d6:	2c00      	cmp	r4, #0
  4149d8:	d041      	beq.n	414a5e <__register_exitproc+0x96>
  4149da:	6865      	ldr	r5, [r4, #4]
  4149dc:	2d1f      	cmp	r5, #31
  4149de:	dd1e      	ble.n	414a1e <__register_exitproc+0x56>
  4149e0:	4822      	ldr	r0, [pc, #136]	; (414a6c <__register_exitproc+0xa4>)
  4149e2:	b918      	cbnz	r0, 4149ec <__register_exitproc+0x24>
  4149e4:	f04f 30ff 	mov.w	r0, #4294967295
  4149e8:	b005      	add	sp, #20
  4149ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4149ec:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4149f0:	9103      	str	r1, [sp, #12]
  4149f2:	9202      	str	r2, [sp, #8]
  4149f4:	9301      	str	r3, [sp, #4]
  4149f6:	f7fd f943 	bl	411c80 <malloc>
  4149fa:	9903      	ldr	r1, [sp, #12]
  4149fc:	9a02      	ldr	r2, [sp, #8]
  4149fe:	9b01      	ldr	r3, [sp, #4]
  414a00:	4604      	mov	r4, r0
  414a02:	2800      	cmp	r0, #0
  414a04:	d0ee      	beq.n	4149e4 <__register_exitproc+0x1c>
  414a06:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  414a0a:	6025      	str	r5, [r4, #0]
  414a0c:	2000      	movs	r0, #0
  414a0e:	6060      	str	r0, [r4, #4]
  414a10:	4605      	mov	r5, r0
  414a12:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  414a16:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  414a1a:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  414a1e:	b93f      	cbnz	r7, 414a30 <__register_exitproc+0x68>
  414a20:	1cab      	adds	r3, r5, #2
  414a22:	2000      	movs	r0, #0
  414a24:	3501      	adds	r5, #1
  414a26:	6065      	str	r5, [r4, #4]
  414a28:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
  414a2c:	b005      	add	sp, #20
  414a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  414a30:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  414a34:	f04f 0c01 	mov.w	ip, #1
  414a38:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  414a3c:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
  414a40:	fa0c f205 	lsl.w	r2, ip, r5
  414a44:	4316      	orrs	r6, r2
  414a46:	2f02      	cmp	r7, #2
  414a48:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
  414a4c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  414a50:	d1e6      	bne.n	414a20 <__register_exitproc+0x58>
  414a52:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  414a56:	431a      	orrs	r2, r3
  414a58:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  414a5c:	e7e0      	b.n	414a20 <__register_exitproc+0x58>
  414a5e:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  414a62:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  414a66:	e7b8      	b.n	4149da <__register_exitproc+0x12>
  414a68:	00416238 	.word	0x00416238
  414a6c:	00411c81 	.word	0x00411c81

00414a70 <_calloc_r>:
  414a70:	b510      	push	{r4, lr}
  414a72:	fb02 f101 	mul.w	r1, r2, r1
  414a76:	f7fd f90b 	bl	411c90 <_malloc_r>
  414a7a:	4604      	mov	r4, r0
  414a7c:	b168      	cbz	r0, 414a9a <_calloc_r+0x2a>
  414a7e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  414a82:	f022 0203 	bic.w	r2, r2, #3
  414a86:	3a04      	subs	r2, #4
  414a88:	2a24      	cmp	r2, #36	; 0x24
  414a8a:	d818      	bhi.n	414abe <_calloc_r+0x4e>
  414a8c:	2a13      	cmp	r2, #19
  414a8e:	d806      	bhi.n	414a9e <_calloc_r+0x2e>
  414a90:	4603      	mov	r3, r0
  414a92:	2200      	movs	r2, #0
  414a94:	601a      	str	r2, [r3, #0]
  414a96:	605a      	str	r2, [r3, #4]
  414a98:	609a      	str	r2, [r3, #8]
  414a9a:	4620      	mov	r0, r4
  414a9c:	bd10      	pop	{r4, pc}
  414a9e:	2300      	movs	r3, #0
  414aa0:	2a1b      	cmp	r2, #27
  414aa2:	6003      	str	r3, [r0, #0]
  414aa4:	6043      	str	r3, [r0, #4]
  414aa6:	d90f      	bls.n	414ac8 <_calloc_r+0x58>
  414aa8:	2a24      	cmp	r2, #36	; 0x24
  414aaa:	6083      	str	r3, [r0, #8]
  414aac:	60c3      	str	r3, [r0, #12]
  414aae:	bf05      	ittet	eq
  414ab0:	6103      	streq	r3, [r0, #16]
  414ab2:	6143      	streq	r3, [r0, #20]
  414ab4:	f100 0310 	addne.w	r3, r0, #16
  414ab8:	f100 0318 	addeq.w	r3, r0, #24
  414abc:	e7e9      	b.n	414a92 <_calloc_r+0x22>
  414abe:	2100      	movs	r1, #0
  414ac0:	f7f8 f8b2 	bl	40cc28 <memset>
  414ac4:	4620      	mov	r0, r4
  414ac6:	bd10      	pop	{r4, pc}
  414ac8:	f100 0308 	add.w	r3, r0, #8
  414acc:	e7e1      	b.n	414a92 <_calloc_r+0x22>
  414ace:	bf00      	nop

00414ad0 <_fclose_r>:
  414ad0:	b570      	push	{r4, r5, r6, lr}
  414ad2:	460c      	mov	r4, r1
  414ad4:	4605      	mov	r5, r0
  414ad6:	b131      	cbz	r1, 414ae6 <_fclose_r+0x16>
  414ad8:	b110      	cbz	r0, 414ae0 <_fclose_r+0x10>
  414ada:	6b83      	ldr	r3, [r0, #56]	; 0x38
  414adc:	2b00      	cmp	r3, #0
  414ade:	d02f      	beq.n	414b40 <_fclose_r+0x70>
  414ae0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  414ae4:	b90b      	cbnz	r3, 414aea <_fclose_r+0x1a>
  414ae6:	2000      	movs	r0, #0
  414ae8:	bd70      	pop	{r4, r5, r6, pc}
  414aea:	4628      	mov	r0, r5
  414aec:	4621      	mov	r1, r4
  414aee:	f7fc fc49 	bl	411384 <_fflush_r>
  414af2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  414af4:	4606      	mov	r6, r0
  414af6:	b133      	cbz	r3, 414b06 <_fclose_r+0x36>
  414af8:	4628      	mov	r0, r5
  414afa:	69e1      	ldr	r1, [r4, #28]
  414afc:	4798      	blx	r3
  414afe:	2800      	cmp	r0, #0
  414b00:	bfb8      	it	lt
  414b02:	f04f 36ff 	movlt.w	r6, #4294967295
  414b06:	89a3      	ldrh	r3, [r4, #12]
  414b08:	061b      	lsls	r3, r3, #24
  414b0a:	d41c      	bmi.n	414b46 <_fclose_r+0x76>
  414b0c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  414b0e:	b141      	cbz	r1, 414b22 <_fclose_r+0x52>
  414b10:	f104 0340 	add.w	r3, r4, #64	; 0x40
  414b14:	4299      	cmp	r1, r3
  414b16:	d002      	beq.n	414b1e <_fclose_r+0x4e>
  414b18:	4628      	mov	r0, r5
  414b1a:	f7fc fd91 	bl	411640 <_free_r>
  414b1e:	2300      	movs	r3, #0
  414b20:	6323      	str	r3, [r4, #48]	; 0x30
  414b22:	6c61      	ldr	r1, [r4, #68]	; 0x44
  414b24:	b121      	cbz	r1, 414b30 <_fclose_r+0x60>
  414b26:	4628      	mov	r0, r5
  414b28:	f7fc fd8a 	bl	411640 <_free_r>
  414b2c:	2300      	movs	r3, #0
  414b2e:	6463      	str	r3, [r4, #68]	; 0x44
  414b30:	f7fc fcbe 	bl	4114b0 <__sfp_lock_acquire>
  414b34:	2300      	movs	r3, #0
  414b36:	81a3      	strh	r3, [r4, #12]
  414b38:	f7fc fcbc 	bl	4114b4 <__sfp_lock_release>
  414b3c:	4630      	mov	r0, r6
  414b3e:	bd70      	pop	{r4, r5, r6, pc}
  414b40:	f7fc fc3c 	bl	4113bc <__sinit>
  414b44:	e7cc      	b.n	414ae0 <_fclose_r+0x10>
  414b46:	4628      	mov	r0, r5
  414b48:	6921      	ldr	r1, [r4, #16]
  414b4a:	f7fc fd79 	bl	411640 <_free_r>
  414b4e:	e7dd      	b.n	414b0c <_fclose_r+0x3c>

00414b50 <fclose>:
  414b50:	4b02      	ldr	r3, [pc, #8]	; (414b5c <fclose+0xc>)
  414b52:	4601      	mov	r1, r0
  414b54:	6818      	ldr	r0, [r3, #0]
  414b56:	f7ff bfbb 	b.w	414ad0 <_fclose_r>
  414b5a:	bf00      	nop
  414b5c:	20000798 	.word	0x20000798

00414b60 <_fstat_r>:
  414b60:	b538      	push	{r3, r4, r5, lr}
  414b62:	4c08      	ldr	r4, [pc, #32]	; (414b84 <_fstat_r+0x24>)
  414b64:	2300      	movs	r3, #0
  414b66:	4605      	mov	r5, r0
  414b68:	4608      	mov	r0, r1
  414b6a:	4611      	mov	r1, r2
  414b6c:	6023      	str	r3, [r4, #0]
  414b6e:	f7f7 fbbf 	bl	40c2f0 <_fstat>
  414b72:	1c43      	adds	r3, r0, #1
  414b74:	d000      	beq.n	414b78 <_fstat_r+0x18>
  414b76:	bd38      	pop	{r3, r4, r5, pc}
  414b78:	6823      	ldr	r3, [r4, #0]
  414b7a:	2b00      	cmp	r3, #0
  414b7c:	d0fb      	beq.n	414b76 <_fstat_r+0x16>
  414b7e:	602b      	str	r3, [r5, #0]
  414b80:	bd38      	pop	{r3, r4, r5, pc}
  414b82:	bf00      	nop
  414b84:	200099d0 	.word	0x200099d0

00414b88 <rshift>:
  414b88:	6902      	ldr	r2, [r0, #16]
  414b8a:	114b      	asrs	r3, r1, #5
  414b8c:	4293      	cmp	r3, r2
  414b8e:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  414b92:	f100 0814 	add.w	r8, r0, #20
  414b96:	da28      	bge.n	414bea <rshift+0x62>
  414b98:	f011 0c1f 	ands.w	ip, r1, #31
  414b9c:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  414ba0:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  414ba4:	d028      	beq.n	414bf8 <rshift+0x70>
  414ba6:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  414baa:	1d3b      	adds	r3, r7, #4
  414bac:	429a      	cmp	r2, r3
  414bae:	fa24 f40c 	lsr.w	r4, r4, ip
  414bb2:	f1cc 0120 	rsb	r1, ip, #32
  414bb6:	d935      	bls.n	414c24 <rshift+0x9c>
  414bb8:	4645      	mov	r5, r8
  414bba:	681e      	ldr	r6, [r3, #0]
  414bbc:	408e      	lsls	r6, r1
  414bbe:	4334      	orrs	r4, r6
  414bc0:	f845 4b04 	str.w	r4, [r5], #4
  414bc4:	f853 4b04 	ldr.w	r4, [r3], #4
  414bc8:	4293      	cmp	r3, r2
  414bca:	fa24 f40c 	lsr.w	r4, r4, ip
  414bce:	d3f4      	bcc.n	414bba <rshift+0x32>
  414bd0:	1bd3      	subs	r3, r2, r7
  414bd2:	3b05      	subs	r3, #5
  414bd4:	f023 0303 	bic.w	r3, r3, #3
  414bd8:	3304      	adds	r3, #4
  414bda:	4443      	add	r3, r8
  414bdc:	601c      	str	r4, [r3, #0]
  414bde:	b104      	cbz	r4, 414be2 <rshift+0x5a>
  414be0:	3304      	adds	r3, #4
  414be2:	ebc8 0303 	rsb	r3, r8, r3
  414be6:	109b      	asrs	r3, r3, #2
  414be8:	e016      	b.n	414c18 <rshift+0x90>
  414bea:	2300      	movs	r3, #0
  414bec:	6103      	str	r3, [r0, #16]
  414bee:	2300      	movs	r3, #0
  414bf0:	6143      	str	r3, [r0, #20]
  414bf2:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  414bf6:	4770      	bx	lr
  414bf8:	42ba      	cmp	r2, r7
  414bfa:	d9f6      	bls.n	414bea <rshift+0x62>
  414bfc:	4641      	mov	r1, r8
  414bfe:	463b      	mov	r3, r7
  414c00:	f853 4b04 	ldr.w	r4, [r3], #4
  414c04:	f841 4b04 	str.w	r4, [r1], #4
  414c08:	429a      	cmp	r2, r3
  414c0a:	d8f9      	bhi.n	414c00 <rshift+0x78>
  414c0c:	43fb      	mvns	r3, r7
  414c0e:	4413      	add	r3, r2
  414c10:	f023 0303 	bic.w	r3, r3, #3
  414c14:	3304      	adds	r3, #4
  414c16:	109b      	asrs	r3, r3, #2
  414c18:	6103      	str	r3, [r0, #16]
  414c1a:	2b00      	cmp	r3, #0
  414c1c:	d0e7      	beq.n	414bee <rshift+0x66>
  414c1e:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  414c22:	4770      	bx	lr
  414c24:	4643      	mov	r3, r8
  414c26:	e7d9      	b.n	414bdc <rshift+0x54>

00414c28 <__gethex>:
  414c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  414c2c:	b08b      	sub	sp, #44	; 0x2c
  414c2e:	4688      	mov	r8, r1
  414c30:	9206      	str	r2, [sp, #24]
  414c32:	9309      	str	r3, [sp, #36]	; 0x24
  414c34:	9007      	str	r0, [sp, #28]
  414c36:	f7fc ff9b 	bl	411b70 <_localeconv_r>
  414c3a:	6800      	ldr	r0, [r0, #0]
  414c3c:	9002      	str	r0, [sp, #8]
  414c3e:	f7f8 f991 	bl	40cf64 <strlen>
  414c42:	f8d8 3000 	ldr.w	r3, [r8]
  414c46:	9902      	ldr	r1, [sp, #8]
  414c48:	789a      	ldrb	r2, [r3, #2]
  414c4a:	9003      	str	r0, [sp, #12]
  414c4c:	4401      	add	r1, r0
  414c4e:	2a30      	cmp	r2, #48	; 0x30
  414c50:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  414c54:	f103 0502 	add.w	r5, r3, #2
  414c58:	f040 81a6 	bne.w	414fa8 <__gethex+0x380>
  414c5c:	3303      	adds	r3, #3
  414c5e:	2700      	movs	r7, #0
  414c60:	461d      	mov	r5, r3
  414c62:	f813 2b01 	ldrb.w	r2, [r3], #1
  414c66:	2a30      	cmp	r2, #48	; 0x30
  414c68:	f107 0701 	add.w	r7, r7, #1
  414c6c:	d0f8      	beq.n	414c60 <__gethex+0x38>
  414c6e:	4eb1      	ldr	r6, [pc, #708]	; (414f34 <__gethex+0x30c>)
  414c70:	5cb4      	ldrb	r4, [r6, r2]
  414c72:	2c00      	cmp	r4, #0
  414c74:	f000 80f4 	beq.w	414e60 <__gethex+0x238>
  414c78:	782b      	ldrb	r3, [r5, #0]
  414c7a:	f04f 0900 	mov.w	r9, #0
  414c7e:	5cf3      	ldrb	r3, [r6, r3]
  414c80:	46cb      	mov	fp, r9
  414c82:	2b00      	cmp	r3, #0
  414c84:	f000 8198 	beq.w	414fb8 <__gethex+0x390>
  414c88:	1c6b      	adds	r3, r5, #1
  414c8a:	461c      	mov	r4, r3
  414c8c:	3301      	adds	r3, #1
  414c8e:	7822      	ldrb	r2, [r4, #0]
  414c90:	5cb2      	ldrb	r2, [r6, r2]
  414c92:	2a00      	cmp	r2, #0
  414c94:	d1f9      	bne.n	414c8a <__gethex+0x62>
  414c96:	4620      	mov	r0, r4
  414c98:	9902      	ldr	r1, [sp, #8]
  414c9a:	9a03      	ldr	r2, [sp, #12]
  414c9c:	f7f8 f992 	bl	40cfc4 <strncmp>
  414ca0:	b1e0      	cbz	r0, 414cdc <__gethex+0xb4>
  414ca2:	7823      	ldrb	r3, [r4, #0]
  414ca4:	f1bb 0f00 	cmp.w	fp, #0
  414ca8:	f000 816c 	beq.w	414f84 <__gethex+0x35c>
  414cac:	ebc4 0b0b 	rsb	fp, r4, fp
  414cb0:	ea4f 028b 	mov.w	r2, fp, lsl #2
  414cb4:	9204      	str	r2, [sp, #16]
  414cb6:	2b50      	cmp	r3, #80	; 0x50
  414cb8:	f000 809d 	beq.w	414df6 <__gethex+0x1ce>
  414cbc:	2b70      	cmp	r3, #112	; 0x70
  414cbe:	f000 809a 	beq.w	414df6 <__gethex+0x1ce>
  414cc2:	4623      	mov	r3, r4
  414cc4:	f8c8 3000 	str.w	r3, [r8]
  414cc8:	f1b9 0f00 	cmp.w	r9, #0
  414ccc:	d00c      	beq.n	414ce8 <__gethex+0xc0>
  414cce:	2f00      	cmp	r7, #0
  414cd0:	bf0c      	ite	eq
  414cd2:	2006      	moveq	r0, #6
  414cd4:	2000      	movne	r0, #0
  414cd6:	b00b      	add	sp, #44	; 0x2c
  414cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  414cdc:	f1bb 0f00 	cmp.w	fp, #0
  414ce0:	f000 818c 	beq.w	414ffc <__gethex+0x3d4>
  414ce4:	7823      	ldrb	r3, [r4, #0]
  414ce6:	e7e1      	b.n	414cac <__gethex+0x84>
  414ce8:	1b63      	subs	r3, r4, r5
  414cea:	3b01      	subs	r3, #1
  414cec:	2b07      	cmp	r3, #7
  414cee:	4649      	mov	r1, r9
  414cf0:	dd04      	ble.n	414cfc <__gethex+0xd4>
  414cf2:	105b      	asrs	r3, r3, #1
  414cf4:	2b07      	cmp	r3, #7
  414cf6:	f101 0101 	add.w	r1, r1, #1
  414cfa:	dcfa      	bgt.n	414cf2 <__gethex+0xca>
  414cfc:	9807      	ldr	r0, [sp, #28]
  414cfe:	f7fd fb53 	bl	4123a8 <_Balloc>
  414d02:	42a5      	cmp	r5, r4
  414d04:	f100 0314 	add.w	r3, r0, #20
  414d08:	9005      	str	r0, [sp, #20]
  414d0a:	9308      	str	r3, [sp, #32]
  414d0c:	f080 81cd 	bcs.w	4150aa <__gethex+0x482>
  414d10:	469b      	mov	fp, r3
  414d12:	9b03      	ldr	r3, [sp, #12]
  414d14:	f04f 0900 	mov.w	r9, #0
  414d18:	464f      	mov	r7, r9
  414d1a:	f1c3 0c01 	rsb	ip, r3, #1
  414d1e:	e00e      	b.n	414d3e <__gethex+0x116>
  414d20:	2f20      	cmp	r7, #32
  414d22:	d05f      	beq.n	414de4 <__gethex+0x1bc>
  414d24:	463a      	mov	r2, r7
  414d26:	3704      	adds	r7, #4
  414d28:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  414d2c:	5cf3      	ldrb	r3, [r6, r3]
  414d2e:	f003 030f 	and.w	r3, r3, #15
  414d32:	4093      	lsls	r3, r2
  414d34:	4545      	cmp	r5, r8
  414d36:	ea49 0903 	orr.w	r9, r9, r3
  414d3a:	d21a      	bcs.n	414d72 <__gethex+0x14a>
  414d3c:	4644      	mov	r4, r8
  414d3e:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  414d42:	4553      	cmp	r3, sl
  414d44:	f104 38ff 	add.w	r8, r4, #4294967295
  414d48:	d1ea      	bne.n	414d20 <__gethex+0xf8>
  414d4a:	eb08 030c 	add.w	r3, r8, ip
  414d4e:	429d      	cmp	r5, r3
  414d50:	d8e6      	bhi.n	414d20 <__gethex+0xf8>
  414d52:	4618      	mov	r0, r3
  414d54:	9902      	ldr	r1, [sp, #8]
  414d56:	9a03      	ldr	r2, [sp, #12]
  414d58:	9301      	str	r3, [sp, #4]
  414d5a:	f8cd c000 	str.w	ip, [sp]
  414d5e:	f7f8 f931 	bl	40cfc4 <strncmp>
  414d62:	9b01      	ldr	r3, [sp, #4]
  414d64:	f8dd c000 	ldr.w	ip, [sp]
  414d68:	2800      	cmp	r0, #0
  414d6a:	d1d9      	bne.n	414d20 <__gethex+0xf8>
  414d6c:	4698      	mov	r8, r3
  414d6e:	4545      	cmp	r5, r8
  414d70:	d3e4      	bcc.n	414d3c <__gethex+0x114>
  414d72:	f84b 9b04 	str.w	r9, [fp], #4
  414d76:	9b08      	ldr	r3, [sp, #32]
  414d78:	9905      	ldr	r1, [sp, #20]
  414d7a:	ebc3 0b0b 	rsb	fp, r3, fp
  414d7e:	ea4f 03ab 	mov.w	r3, fp, asr #2
  414d82:	4648      	mov	r0, r9
  414d84:	610b      	str	r3, [r1, #16]
  414d86:	015d      	lsls	r5, r3, #5
  414d88:	f7fd fbd6 	bl	412538 <__hi0bits>
  414d8c:	9a06      	ldr	r2, [sp, #24]
  414d8e:	6814      	ldr	r4, [r2, #0]
  414d90:	1a28      	subs	r0, r5, r0
  414d92:	42a0      	cmp	r0, r4
  414d94:	f300 80d0 	bgt.w	414f38 <__gethex+0x310>
  414d98:	f2c0 80f7 	blt.w	414f8a <__gethex+0x362>
  414d9c:	2600      	movs	r6, #0
  414d9e:	9806      	ldr	r0, [sp, #24]
  414da0:	9904      	ldr	r1, [sp, #16]
  414da2:	6883      	ldr	r3, [r0, #8]
  414da4:	4299      	cmp	r1, r3
  414da6:	f300 8092 	bgt.w	414ece <__gethex+0x2a6>
  414daa:	9806      	ldr	r0, [sp, #24]
  414dac:	9904      	ldr	r1, [sp, #16]
  414dae:	6843      	ldr	r3, [r0, #4]
  414db0:	4299      	cmp	r1, r3
  414db2:	f280 80a2 	bge.w	414efa <__gethex+0x2d2>
  414db6:	1a5d      	subs	r5, r3, r1
  414db8:	42ac      	cmp	r4, r5
  414dba:	f300 80ff 	bgt.w	414fbc <__gethex+0x394>
  414dbe:	68c2      	ldr	r2, [r0, #12]
  414dc0:	2a02      	cmp	r2, #2
  414dc2:	f000 8188 	beq.w	4150d6 <__gethex+0x4ae>
  414dc6:	2a03      	cmp	r2, #3
  414dc8:	f000 8156 	beq.w	415078 <__gethex+0x450>
  414dcc:	2a01      	cmp	r2, #1
  414dce:	f000 8173 	beq.w	4150b8 <__gethex+0x490>
  414dd2:	9807      	ldr	r0, [sp, #28]
  414dd4:	9905      	ldr	r1, [sp, #20]
  414dd6:	f7fd fb0d 	bl	4123f4 <_Bfree>
  414dda:	9a14      	ldr	r2, [sp, #80]	; 0x50
  414ddc:	2300      	movs	r3, #0
  414dde:	6013      	str	r3, [r2, #0]
  414de0:	2050      	movs	r0, #80	; 0x50
  414de2:	e778      	b.n	414cd6 <__gethex+0xae>
  414de4:	f8cb 9000 	str.w	r9, [fp]
  414de8:	f04f 0900 	mov.w	r9, #0
  414dec:	f10b 0b04 	add.w	fp, fp, #4
  414df0:	464a      	mov	r2, r9
  414df2:	2704      	movs	r7, #4
  414df4:	e798      	b.n	414d28 <__gethex+0x100>
  414df6:	7863      	ldrb	r3, [r4, #1]
  414df8:	2b2b      	cmp	r3, #43	; 0x2b
  414dfa:	f000 8097 	beq.w	414f2c <__gethex+0x304>
  414dfe:	2b2d      	cmp	r3, #45	; 0x2d
  414e00:	d070      	beq.n	414ee4 <__gethex+0x2bc>
  414e02:	1c60      	adds	r0, r4, #1
  414e04:	f04f 0b00 	mov.w	fp, #0
  414e08:	5cf2      	ldrb	r2, [r6, r3]
  414e0a:	494a      	ldr	r1, [pc, #296]	; (414f34 <__gethex+0x30c>)
  414e0c:	1e53      	subs	r3, r2, #1
  414e0e:	2b18      	cmp	r3, #24
  414e10:	f63f af57 	bhi.w	414cc2 <__gethex+0x9a>
  414e14:	7843      	ldrb	r3, [r0, #1]
  414e16:	5cc9      	ldrb	r1, [r1, r3]
  414e18:	f101 3cff 	add.w	ip, r1, #4294967295
  414e1c:	f1bc 0f18 	cmp.w	ip, #24
  414e20:	f1a2 0210 	sub.w	r2, r2, #16
  414e24:	f100 0301 	add.w	r3, r0, #1
  414e28:	d812      	bhi.n	414e50 <__gethex+0x228>
  414e2a:	3002      	adds	r0, #2
  414e2c:	f890 c000 	ldrb.w	ip, [r0]
  414e30:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  414e34:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  414e38:	f816 100c 	ldrb.w	r1, [r6, ip]
  414e3c:	f101 3cff 	add.w	ip, r1, #4294967295
  414e40:	f1bc 0f18 	cmp.w	ip, #24
  414e44:	4603      	mov	r3, r0
  414e46:	f1a2 0210 	sub.w	r2, r2, #16
  414e4a:	f100 0001 	add.w	r0, r0, #1
  414e4e:	d9ed      	bls.n	414e2c <__gethex+0x204>
  414e50:	f1bb 0f00 	cmp.w	fp, #0
  414e54:	d000      	beq.n	414e58 <__gethex+0x230>
  414e56:	4252      	negs	r2, r2
  414e58:	9804      	ldr	r0, [sp, #16]
  414e5a:	4410      	add	r0, r2
  414e5c:	9004      	str	r0, [sp, #16]
  414e5e:	e731      	b.n	414cc4 <__gethex+0x9c>
  414e60:	4628      	mov	r0, r5
  414e62:	9902      	ldr	r1, [sp, #8]
  414e64:	9a03      	ldr	r2, [sp, #12]
  414e66:	f7f8 f8ad 	bl	40cfc4 <strncmp>
  414e6a:	2800      	cmp	r0, #0
  414e6c:	d13f      	bne.n	414eee <__gethex+0x2c6>
  414e6e:	9803      	ldr	r0, [sp, #12]
  414e70:	5c2b      	ldrb	r3, [r5, r0]
  414e72:	5cf2      	ldrb	r2, [r6, r3]
  414e74:	4604      	mov	r4, r0
  414e76:	442c      	add	r4, r5
  414e78:	2a00      	cmp	r2, #0
  414e7a:	f000 8097 	beq.w	414fac <__gethex+0x384>
  414e7e:	2b30      	cmp	r3, #48	; 0x30
  414e80:	f040 8142 	bne.w	415108 <__gethex+0x4e0>
  414e84:	1c62      	adds	r2, r4, #1
  414e86:	4615      	mov	r5, r2
  414e88:	3201      	adds	r2, #1
  414e8a:	782b      	ldrb	r3, [r5, #0]
  414e8c:	2b30      	cmp	r3, #48	; 0x30
  414e8e:	d0fa      	beq.n	414e86 <__gethex+0x25e>
  414e90:	5cf3      	ldrb	r3, [r6, r3]
  414e92:	f1d3 0901 	rsbs	r9, r3, #1
  414e96:	46a3      	mov	fp, r4
  414e98:	bf38      	it	cc
  414e9a:	f04f 0900 	movcc.w	r9, #0
  414e9e:	2701      	movs	r7, #1
  414ea0:	e6ef      	b.n	414c82 <__gethex+0x5a>
  414ea2:	4447      	add	r7, r8
  414ea4:	f857 0c04 	ldr.w	r0, [r7, #-4]
  414ea8:	f7fd fb46 	bl	412538 <__hi0bits>
  414eac:	f1c4 0320 	rsb	r3, r4, #32
  414eb0:	4298      	cmp	r0, r3
  414eb2:	f280 80dd 	bge.w	415070 <__gethex+0x448>
  414eb6:	9805      	ldr	r0, [sp, #20]
  414eb8:	2101      	movs	r1, #1
  414eba:	f7ff fe65 	bl	414b88 <rshift>
  414ebe:	9806      	ldr	r0, [sp, #24]
  414ec0:	9904      	ldr	r1, [sp, #16]
  414ec2:	6883      	ldr	r3, [r0, #8]
  414ec4:	3101      	adds	r1, #1
  414ec6:	4299      	cmp	r1, r3
  414ec8:	9104      	str	r1, [sp, #16]
  414eca:	f340 80d1 	ble.w	415070 <__gethex+0x448>
  414ece:	9807      	ldr	r0, [sp, #28]
  414ed0:	9905      	ldr	r1, [sp, #20]
  414ed2:	f7fd fa8f 	bl	4123f4 <_Bfree>
  414ed6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  414ed8:	2300      	movs	r3, #0
  414eda:	20a3      	movs	r0, #163	; 0xa3
  414edc:	6013      	str	r3, [r2, #0]
  414ede:	b00b      	add	sp, #44	; 0x2c
  414ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  414ee4:	f04f 0b01 	mov.w	fp, #1
  414ee8:	78a3      	ldrb	r3, [r4, #2]
  414eea:	1ca0      	adds	r0, r4, #2
  414eec:	e78c      	b.n	414e08 <__gethex+0x1e0>
  414eee:	9404      	str	r4, [sp, #16]
  414ef0:	782b      	ldrb	r3, [r5, #0]
  414ef2:	462c      	mov	r4, r5
  414ef4:	f04f 0901 	mov.w	r9, #1
  414ef8:	e6dd      	b.n	414cb6 <__gethex+0x8e>
  414efa:	2501      	movs	r5, #1
  414efc:	b166      	cbz	r6, 414f18 <__gethex+0x2f0>
  414efe:	9806      	ldr	r0, [sp, #24]
  414f00:	68c3      	ldr	r3, [r0, #12]
  414f02:	2b02      	cmp	r3, #2
  414f04:	f000 808b 	beq.w	41501e <__gethex+0x3f6>
  414f08:	2b03      	cmp	r3, #3
  414f0a:	f000 808c 	beq.w	415026 <__gethex+0x3fe>
  414f0e:	2b01      	cmp	r3, #1
  414f10:	f000 80c2 	beq.w	415098 <__gethex+0x470>
  414f14:	f045 0510 	orr.w	r5, r5, #16
  414f18:	9814      	ldr	r0, [sp, #80]	; 0x50
  414f1a:	9b05      	ldr	r3, [sp, #20]
  414f1c:	6003      	str	r3, [r0, #0]
  414f1e:	9909      	ldr	r1, [sp, #36]	; 0x24
  414f20:	9b04      	ldr	r3, [sp, #16]
  414f22:	600b      	str	r3, [r1, #0]
  414f24:	4628      	mov	r0, r5
  414f26:	b00b      	add	sp, #44	; 0x2c
  414f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  414f2c:	f04f 0b00 	mov.w	fp, #0
  414f30:	e7da      	b.n	414ee8 <__gethex+0x2c0>
  414f32:	bf00      	nop
  414f34:	00416570 	.word	0x00416570
  414f38:	1b05      	subs	r5, r0, r4
  414f3a:	4629      	mov	r1, r5
  414f3c:	9805      	ldr	r0, [sp, #20]
  414f3e:	f7fd fe4f 	bl	412be0 <__any_on>
  414f42:	2800      	cmp	r0, #0
  414f44:	d036      	beq.n	414fb4 <__gethex+0x38c>
  414f46:	1e6b      	subs	r3, r5, #1
  414f48:	115a      	asrs	r2, r3, #5
  414f4a:	9808      	ldr	r0, [sp, #32]
  414f4c:	f003 011f 	and.w	r1, r3, #31
  414f50:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  414f54:	2601      	movs	r6, #1
  414f56:	fa06 f101 	lsl.w	r1, r6, r1
  414f5a:	4211      	tst	r1, r2
  414f5c:	d00a      	beq.n	414f74 <__gethex+0x34c>
  414f5e:	42b3      	cmp	r3, r6
  414f60:	f340 80a8 	ble.w	4150b4 <__gethex+0x48c>
  414f64:	9805      	ldr	r0, [sp, #20]
  414f66:	1ea9      	subs	r1, r5, #2
  414f68:	f7fd fe3a 	bl	412be0 <__any_on>
  414f6c:	2800      	cmp	r0, #0
  414f6e:	f000 80a1 	beq.w	4150b4 <__gethex+0x48c>
  414f72:	2603      	movs	r6, #3
  414f74:	9b04      	ldr	r3, [sp, #16]
  414f76:	9805      	ldr	r0, [sp, #20]
  414f78:	442b      	add	r3, r5
  414f7a:	4629      	mov	r1, r5
  414f7c:	9304      	str	r3, [sp, #16]
  414f7e:	f7ff fe03 	bl	414b88 <rshift>
  414f82:	e70c      	b.n	414d9e <__gethex+0x176>
  414f84:	f8cd b010 	str.w	fp, [sp, #16]
  414f88:	e695      	b.n	414cb6 <__gethex+0x8e>
  414f8a:	1a25      	subs	r5, r4, r0
  414f8c:	9905      	ldr	r1, [sp, #20]
  414f8e:	9807      	ldr	r0, [sp, #28]
  414f90:	462a      	mov	r2, r5
  414f92:	f7fd fc15 	bl	4127c0 <__lshift>
  414f96:	9b04      	ldr	r3, [sp, #16]
  414f98:	9005      	str	r0, [sp, #20]
  414f9a:	1b5b      	subs	r3, r3, r5
  414f9c:	9304      	str	r3, [sp, #16]
  414f9e:	f100 0314 	add.w	r3, r0, #20
  414fa2:	9308      	str	r3, [sp, #32]
  414fa4:	2600      	movs	r6, #0
  414fa6:	e6fa      	b.n	414d9e <__gethex+0x176>
  414fa8:	2700      	movs	r7, #0
  414faa:	e660      	b.n	414c6e <__gethex+0x46>
  414fac:	9204      	str	r2, [sp, #16]
  414fae:	f04f 0901 	mov.w	r9, #1
  414fb2:	e680      	b.n	414cb6 <__gethex+0x8e>
  414fb4:	4606      	mov	r6, r0
  414fb6:	e7dd      	b.n	414f74 <__gethex+0x34c>
  414fb8:	462c      	mov	r4, r5
  414fba:	e66c      	b.n	414c96 <__gethex+0x6e>
  414fbc:	1e6f      	subs	r7, r5, #1
  414fbe:	2e00      	cmp	r6, #0
  414fc0:	d158      	bne.n	415074 <__gethex+0x44c>
  414fc2:	2f00      	cmp	r7, #0
  414fc4:	dd04      	ble.n	414fd0 <__gethex+0x3a8>
  414fc6:	9805      	ldr	r0, [sp, #20]
  414fc8:	4639      	mov	r1, r7
  414fca:	f7fd fe09 	bl	412be0 <__any_on>
  414fce:	4606      	mov	r6, r0
  414fd0:	9808      	ldr	r0, [sp, #32]
  414fd2:	117b      	asrs	r3, r7, #5
  414fd4:	2201      	movs	r2, #1
  414fd6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  414fda:	9805      	ldr	r0, [sp, #20]
  414fdc:	f007 071f 	and.w	r7, r7, #31
  414fe0:	40ba      	lsls	r2, r7
  414fe2:	421a      	tst	r2, r3
  414fe4:	4629      	mov	r1, r5
  414fe6:	bf18      	it	ne
  414fe8:	f046 0602 	orrne.w	r6, r6, #2
  414fec:	f7ff fdcc 	bl	414b88 <rshift>
  414ff0:	9b06      	ldr	r3, [sp, #24]
  414ff2:	685b      	ldr	r3, [r3, #4]
  414ff4:	9304      	str	r3, [sp, #16]
  414ff6:	1b64      	subs	r4, r4, r5
  414ff8:	2502      	movs	r5, #2
  414ffa:	e77f      	b.n	414efc <__gethex+0x2d4>
  414ffc:	9903      	ldr	r1, [sp, #12]
  414ffe:	5c63      	ldrb	r3, [r4, r1]
  415000:	5cf2      	ldrb	r2, [r6, r3]
  415002:	468b      	mov	fp, r1
  415004:	44a3      	add	fp, r4
  415006:	2a00      	cmp	r2, #0
  415008:	f000 8081 	beq.w	41510e <__gethex+0x4e6>
  41500c:	f10b 0201 	add.w	r2, fp, #1
  415010:	4614      	mov	r4, r2
  415012:	3201      	adds	r2, #1
  415014:	7823      	ldrb	r3, [r4, #0]
  415016:	5cf1      	ldrb	r1, [r6, r3]
  415018:	2900      	cmp	r1, #0
  41501a:	d1f9      	bne.n	415010 <__gethex+0x3e8>
  41501c:	e646      	b.n	414cac <__gethex+0x84>
  41501e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  415020:	f1c2 0201 	rsb	r2, r2, #1
  415024:	9215      	str	r2, [sp, #84]	; 0x54
  415026:	9b15      	ldr	r3, [sp, #84]	; 0x54
  415028:	2b00      	cmp	r3, #0
  41502a:	f43f af73 	beq.w	414f14 <__gethex+0x2ec>
  41502e:	9b05      	ldr	r3, [sp, #20]
  415030:	9f08      	ldr	r7, [sp, #32]
  415032:	691e      	ldr	r6, [r3, #16]
  415034:	9b08      	ldr	r3, [sp, #32]
  415036:	ea4f 0886 	mov.w	r8, r6, lsl #2
  41503a:	4447      	add	r7, r8
  41503c:	2000      	movs	r0, #0
  41503e:	e003      	b.n	415048 <__gethex+0x420>
  415040:	429f      	cmp	r7, r3
  415042:	f843 0c04 	str.w	r0, [r3, #-4]
  415046:	d94a      	bls.n	4150de <__gethex+0x4b6>
  415048:	4619      	mov	r1, r3
  41504a:	f853 2b04 	ldr.w	r2, [r3], #4
  41504e:	f1b2 3fff 	cmp.w	r2, #4294967295
  415052:	d0f5      	beq.n	415040 <__gethex+0x418>
  415054:	3201      	adds	r2, #1
  415056:	9f08      	ldr	r7, [sp, #32]
  415058:	600a      	str	r2, [r1, #0]
  41505a:	2d02      	cmp	r5, #2
  41505c:	d04d      	beq.n	4150fa <__gethex+0x4d2>
  41505e:	9a05      	ldr	r2, [sp, #20]
  415060:	6913      	ldr	r3, [r2, #16]
  415062:	429e      	cmp	r6, r3
  415064:	f6ff af27 	blt.w	414eb6 <__gethex+0x28e>
  415068:	f014 041f 	ands.w	r4, r4, #31
  41506c:	f47f af19 	bne.w	414ea2 <__gethex+0x27a>
  415070:	2521      	movs	r5, #33	; 0x21
  415072:	e751      	b.n	414f18 <__gethex+0x2f0>
  415074:	2601      	movs	r6, #1
  415076:	e7ab      	b.n	414fd0 <__gethex+0x3a8>
  415078:	9915      	ldr	r1, [sp, #84]	; 0x54
  41507a:	2900      	cmp	r1, #0
  41507c:	f43f aea9 	beq.w	414dd2 <__gethex+0x1aa>
  415080:	9809      	ldr	r0, [sp, #36]	; 0x24
  415082:	9914      	ldr	r1, [sp, #80]	; 0x50
  415084:	6003      	str	r3, [r0, #0]
  415086:	9b05      	ldr	r3, [sp, #20]
  415088:	2201      	movs	r2, #1
  41508a:	611a      	str	r2, [r3, #16]
  41508c:	9b08      	ldr	r3, [sp, #32]
  41508e:	601a      	str	r2, [r3, #0]
  415090:	9b05      	ldr	r3, [sp, #20]
  415092:	600b      	str	r3, [r1, #0]
  415094:	2062      	movs	r0, #98	; 0x62
  415096:	e61e      	b.n	414cd6 <__gethex+0xae>
  415098:	07b2      	lsls	r2, r6, #30
  41509a:	f57f af3b 	bpl.w	414f14 <__gethex+0x2ec>
  41509e:	9908      	ldr	r1, [sp, #32]
  4150a0:	680b      	ldr	r3, [r1, #0]
  4150a2:	4333      	orrs	r3, r6
  4150a4:	07db      	lsls	r3, r3, #31
  4150a6:	d4c2      	bmi.n	41502e <__gethex+0x406>
  4150a8:	e734      	b.n	414f14 <__gethex+0x2ec>
  4150aa:	f8dd b020 	ldr.w	fp, [sp, #32]
  4150ae:	f04f 0900 	mov.w	r9, #0
  4150b2:	e65e      	b.n	414d72 <__gethex+0x14a>
  4150b4:	2602      	movs	r6, #2
  4150b6:	e75d      	b.n	414f74 <__gethex+0x34c>
  4150b8:	42a5      	cmp	r5, r4
  4150ba:	f47f ae8a 	bne.w	414dd2 <__gethex+0x1aa>
  4150be:	2c01      	cmp	r4, #1
  4150c0:	ddde      	ble.n	415080 <__gethex+0x458>
  4150c2:	1e61      	subs	r1, r4, #1
  4150c4:	9805      	ldr	r0, [sp, #20]
  4150c6:	f7fd fd8b 	bl	412be0 <__any_on>
  4150ca:	2800      	cmp	r0, #0
  4150cc:	f43f ae81 	beq.w	414dd2 <__gethex+0x1aa>
  4150d0:	9a06      	ldr	r2, [sp, #24]
  4150d2:	6853      	ldr	r3, [r2, #4]
  4150d4:	e7d4      	b.n	415080 <__gethex+0x458>
  4150d6:	9815      	ldr	r0, [sp, #84]	; 0x54
  4150d8:	2800      	cmp	r0, #0
  4150da:	d0d1      	beq.n	415080 <__gethex+0x458>
  4150dc:	e679      	b.n	414dd2 <__gethex+0x1aa>
  4150de:	9805      	ldr	r0, [sp, #20]
  4150e0:	6883      	ldr	r3, [r0, #8]
  4150e2:	429e      	cmp	r6, r3
  4150e4:	da15      	bge.n	415112 <__gethex+0x4ea>
  4150e6:	9f08      	ldr	r7, [sp, #32]
  4150e8:	4633      	mov	r3, r6
  4150ea:	9805      	ldr	r0, [sp, #20]
  4150ec:	eb00 0283 	add.w	r2, r0, r3, lsl #2
  4150f0:	2101      	movs	r1, #1
  4150f2:	3301      	adds	r3, #1
  4150f4:	6103      	str	r3, [r0, #16]
  4150f6:	6151      	str	r1, [r2, #20]
  4150f8:	e7af      	b.n	41505a <__gethex+0x432>
  4150fa:	9906      	ldr	r1, [sp, #24]
  4150fc:	680b      	ldr	r3, [r1, #0]
  4150fe:	3b01      	subs	r3, #1
  415100:	42a3      	cmp	r3, r4
  415102:	d01c      	beq.n	41513e <__gethex+0x516>
  415104:	2522      	movs	r5, #34	; 0x22
  415106:	e707      	b.n	414f18 <__gethex+0x2f0>
  415108:	4613      	mov	r3, r2
  41510a:	4625      	mov	r5, r4
  41510c:	e6c1      	b.n	414e92 <__gethex+0x26a>
  41510e:	465c      	mov	r4, fp
  415110:	e5cc      	b.n	414cac <__gethex+0x84>
  415112:	6841      	ldr	r1, [r0, #4]
  415114:	9807      	ldr	r0, [sp, #28]
  415116:	3101      	adds	r1, #1
  415118:	f7fd f946 	bl	4123a8 <_Balloc>
  41511c:	9905      	ldr	r1, [sp, #20]
  41511e:	690b      	ldr	r3, [r1, #16]
  415120:	1c9a      	adds	r2, r3, #2
  415122:	4607      	mov	r7, r0
  415124:	0092      	lsls	r2, r2, #2
  415126:	310c      	adds	r1, #12
  415128:	300c      	adds	r0, #12
  41512a:	f7f7 fce3 	bl	40caf4 <memcpy>
  41512e:	9807      	ldr	r0, [sp, #28]
  415130:	9905      	ldr	r1, [sp, #20]
  415132:	f7fd f95f 	bl	4123f4 <_Bfree>
  415136:	9705      	str	r7, [sp, #20]
  415138:	693b      	ldr	r3, [r7, #16]
  41513a:	3714      	adds	r7, #20
  41513c:	e7d5      	b.n	4150ea <__gethex+0x4c2>
  41513e:	1163      	asrs	r3, r4, #5
  415140:	2201      	movs	r2, #1
  415142:	f004 041f 	and.w	r4, r4, #31
  415146:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
  41514a:	40a2      	lsls	r2, r4
  41514c:	421a      	tst	r2, r3
  41514e:	bf14      	ite	ne
  415150:	2521      	movne	r5, #33	; 0x21
  415152:	2522      	moveq	r5, #34	; 0x22
  415154:	e6e0      	b.n	414f18 <__gethex+0x2f0>
  415156:	bf00      	nop

00415158 <__hexnan>:
  415158:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41515c:	680b      	ldr	r3, [r1, #0]
  41515e:	f8df 8188 	ldr.w	r8, [pc, #392]	; 4152e8 <__hexnan+0x190>
  415162:	b084      	sub	sp, #16
  415164:	4691      	mov	r9, r2
  415166:	115a      	asrs	r2, r3, #5
  415168:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  41516c:	f013 031f 	ands.w	r3, r3, #31
  415170:	9200      	str	r2, [sp, #0]
  415172:	9001      	str	r0, [sp, #4]
  415174:	bf1c      	itt	ne
  415176:	3204      	addne	r2, #4
  415178:	9200      	strne	r2, [sp, #0]
  41517a:	9a01      	ldr	r2, [sp, #4]
  41517c:	9800      	ldr	r0, [sp, #0]
  41517e:	9303      	str	r3, [sp, #12]
  415180:	6811      	ldr	r1, [r2, #0]
  415182:	2300      	movs	r3, #0
  415184:	f840 3c04 	str.w	r3, [r0, #-4]
  415188:	469a      	mov	sl, r3
  41518a:	461d      	mov	r5, r3
  41518c:	461e      	mov	r6, r3
  41518e:	784b      	ldrb	r3, [r1, #1]
  415190:	1f07      	subs	r7, r0, #4
  415192:	46bc      	mov	ip, r7
  415194:	4638      	mov	r0, r7
  415196:	9702      	str	r7, [sp, #8]
  415198:	b33b      	cbz	r3, 4151ea <__hexnan+0x92>
  41519a:	f818 2003 	ldrb.w	r2, [r8, r3]
  41519e:	2a00      	cmp	r2, #0
  4151a0:	d148      	bne.n	415234 <__hexnan+0xdc>
  4151a2:	2b20      	cmp	r3, #32
  4151a4:	d866      	bhi.n	415274 <__hexnan+0x11c>
  4151a6:	42ae      	cmp	r6, r5
  4151a8:	dd1b      	ble.n	4151e2 <__hexnan+0x8a>
  4151aa:	4560      	cmp	r0, ip
  4151ac:	d215      	bcs.n	4151da <__hexnan+0x82>
  4151ae:	f1ba 0f07 	cmp.w	sl, #7
  4151b2:	dc12      	bgt.n	4151da <__hexnan+0x82>
  4151b4:	f1ca 0a08 	rsb	sl, sl, #8
  4151b8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  4151bc:	6802      	ldr	r2, [r0, #0]
  4151be:	f1ca 0b20 	rsb	fp, sl, #32
  4151c2:	4603      	mov	r3, r0
  4151c4:	685c      	ldr	r4, [r3, #4]
  4151c6:	fa04 f70b 	lsl.w	r7, r4, fp
  4151ca:	4317      	orrs	r7, r2
  4151cc:	fa24 f20a 	lsr.w	r2, r4, sl
  4151d0:	601f      	str	r7, [r3, #0]
  4151d2:	f843 2f04 	str.w	r2, [r3, #4]!
  4151d6:	459c      	cmp	ip, r3
  4151d8:	d8f4      	bhi.n	4151c4 <__hexnan+0x6c>
  4151da:	4548      	cmp	r0, r9
  4151dc:	d841      	bhi.n	415262 <__hexnan+0x10a>
  4151de:	f04f 0a08 	mov.w	sl, #8
  4151e2:	3101      	adds	r1, #1
  4151e4:	784b      	ldrb	r3, [r1, #1]
  4151e6:	2b00      	cmp	r3, #0
  4151e8:	d1d7      	bne.n	41519a <__hexnan+0x42>
  4151ea:	9f02      	ldr	r7, [sp, #8]
  4151ec:	2e00      	cmp	r6, #0
  4151ee:	d044      	beq.n	41527a <__hexnan+0x122>
  4151f0:	4560      	cmp	r0, ip
  4151f2:	d202      	bcs.n	4151fa <__hexnan+0xa2>
  4151f4:	f1ba 0f07 	cmp.w	sl, #7
  4151f8:	dd62      	ble.n	4152c0 <__hexnan+0x168>
  4151fa:	4581      	cmp	r9, r0
  4151fc:	d242      	bcs.n	415284 <__hexnan+0x12c>
  4151fe:	464b      	mov	r3, r9
  415200:	f850 2b04 	ldr.w	r2, [r0], #4
  415204:	f843 2b04 	str.w	r2, [r3], #4
  415208:	4287      	cmp	r7, r0
  41520a:	d2f9      	bcs.n	415200 <__hexnan+0xa8>
  41520c:	2200      	movs	r2, #0
  41520e:	f843 2b04 	str.w	r2, [r3], #4
  415212:	429f      	cmp	r7, r3
  415214:	d2fb      	bcs.n	41520e <__hexnan+0xb6>
  415216:	9800      	ldr	r0, [sp, #0]
  415218:	f850 3c04 	ldr.w	r3, [r0, #-4]
  41521c:	b92b      	cbnz	r3, 41522a <__hexnan+0xd2>
  41521e:	45b9      	cmp	r9, r7
  415220:	d041      	beq.n	4152a6 <__hexnan+0x14e>
  415222:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  415226:	2b00      	cmp	r3, #0
  415228:	d0f9      	beq.n	41521e <__hexnan+0xc6>
  41522a:	2005      	movs	r0, #5
  41522c:	b004      	add	sp, #16
  41522e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  415232:	4770      	bx	lr
  415234:	f10a 0a01 	add.w	sl, sl, #1
  415238:	f1ba 0f08 	cmp.w	sl, #8
  41523c:	f106 0601 	add.w	r6, r6, #1
  415240:	dc06      	bgt.n	415250 <__hexnan+0xf8>
  415242:	6803      	ldr	r3, [r0, #0]
  415244:	011b      	lsls	r3, r3, #4
  415246:	f002 020f 	and.w	r2, r2, #15
  41524a:	431a      	orrs	r2, r3
  41524c:	6002      	str	r2, [r0, #0]
  41524e:	e7c8      	b.n	4151e2 <__hexnan+0x8a>
  415250:	4548      	cmp	r0, r9
  415252:	d9c6      	bls.n	4151e2 <__hexnan+0x8a>
  415254:	2300      	movs	r3, #0
  415256:	f840 3c04 	str.w	r3, [r0, #-4]
  41525a:	f04f 0a01 	mov.w	sl, #1
  41525e:	3804      	subs	r0, #4
  415260:	e7f1      	b.n	415246 <__hexnan+0xee>
  415262:	2300      	movs	r3, #0
  415264:	f1a0 0c04 	sub.w	ip, r0, #4
  415268:	f840 3c04 	str.w	r3, [r0, #-4]
  41526c:	4635      	mov	r5, r6
  41526e:	4660      	mov	r0, ip
  415270:	469a      	mov	sl, r3
  415272:	e7b6      	b.n	4151e2 <__hexnan+0x8a>
  415274:	2b29      	cmp	r3, #41	; 0x29
  415276:	9f02      	ldr	r7, [sp, #8]
  415278:	d01c      	beq.n	4152b4 <__hexnan+0x15c>
  41527a:	2004      	movs	r0, #4
  41527c:	b004      	add	sp, #16
  41527e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  415282:	4770      	bx	lr
  415284:	9a03      	ldr	r2, [sp, #12]
  415286:	2a00      	cmp	r2, #0
  415288:	d0c5      	beq.n	415216 <__hexnan+0xbe>
  41528a:	9b03      	ldr	r3, [sp, #12]
  41528c:	9800      	ldr	r0, [sp, #0]
  41528e:	f1c3 0220 	rsb	r2, r3, #32
  415292:	f04f 31ff 	mov.w	r1, #4294967295
  415296:	f850 3c04 	ldr.w	r3, [r0, #-4]
  41529a:	fa21 f202 	lsr.w	r2, r1, r2
  41529e:	4013      	ands	r3, r2
  4152a0:	f840 3c04 	str.w	r3, [r0, #-4]
  4152a4:	e7ba      	b.n	41521c <__hexnan+0xc4>
  4152a6:	2301      	movs	r3, #1
  4152a8:	2005      	movs	r0, #5
  4152aa:	603b      	str	r3, [r7, #0]
  4152ac:	b004      	add	sp, #16
  4152ae:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4152b2:	4770      	bx	lr
  4152b4:	9a01      	ldr	r2, [sp, #4]
  4152b6:	3102      	adds	r1, #2
  4152b8:	6011      	str	r1, [r2, #0]
  4152ba:	2e00      	cmp	r6, #0
  4152bc:	d198      	bne.n	4151f0 <__hexnan+0x98>
  4152be:	e7dc      	b.n	41527a <__hexnan+0x122>
  4152c0:	f1ca 0508 	rsb	r5, sl, #8
  4152c4:	00ad      	lsls	r5, r5, #2
  4152c6:	6802      	ldr	r2, [r0, #0]
  4152c8:	f1c5 0620 	rsb	r6, r5, #32
  4152cc:	4603      	mov	r3, r0
  4152ce:	6859      	ldr	r1, [r3, #4]
  4152d0:	fa01 f406 	lsl.w	r4, r1, r6
  4152d4:	4314      	orrs	r4, r2
  4152d6:	fa21 f205 	lsr.w	r2, r1, r5
  4152da:	601c      	str	r4, [r3, #0]
  4152dc:	f843 2f04 	str.w	r2, [r3, #4]!
  4152e0:	4563      	cmp	r3, ip
  4152e2:	d3f4      	bcc.n	4152ce <__hexnan+0x176>
  4152e4:	e789      	b.n	4151fa <__hexnan+0xa2>
  4152e6:	bf00      	nop
  4152e8:	00416570 	.word	0x00416570

004152ec <_isatty_r>:
  4152ec:	b538      	push	{r3, r4, r5, lr}
  4152ee:	4c07      	ldr	r4, [pc, #28]	; (41530c <_isatty_r+0x20>)
  4152f0:	2300      	movs	r3, #0
  4152f2:	4605      	mov	r5, r0
  4152f4:	4608      	mov	r0, r1
  4152f6:	6023      	str	r3, [r4, #0]
  4152f8:	f7f7 f80a 	bl	40c310 <_isatty>
  4152fc:	1c43      	adds	r3, r0, #1
  4152fe:	d000      	beq.n	415302 <_isatty_r+0x16>
  415300:	bd38      	pop	{r3, r4, r5, pc}
  415302:	6823      	ldr	r3, [r4, #0]
  415304:	2b00      	cmp	r3, #0
  415306:	d0fb      	beq.n	415300 <_isatty_r+0x14>
  415308:	602b      	str	r3, [r5, #0]
  41530a:	bd38      	pop	{r3, r4, r5, pc}
  41530c:	200099d0 	.word	0x200099d0

00415310 <__aeabi_drsub>:
  415310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  415314:	e002      	b.n	41531c <__adddf3>
  415316:	bf00      	nop

00415318 <__aeabi_dsub>:
  415318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0041531c <__adddf3>:
  41531c:	b530      	push	{r4, r5, lr}
  41531e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  415322:	ea4f 0543 	mov.w	r5, r3, lsl #1
  415326:	ea94 0f05 	teq	r4, r5
  41532a:	bf08      	it	eq
  41532c:	ea90 0f02 	teqeq	r0, r2
  415330:	bf1f      	itttt	ne
  415332:	ea54 0c00 	orrsne.w	ip, r4, r0
  415336:	ea55 0c02 	orrsne.w	ip, r5, r2
  41533a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  41533e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  415342:	f000 80e2 	beq.w	41550a <__adddf3+0x1ee>
  415346:	ea4f 5454 	mov.w	r4, r4, lsr #21
  41534a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  41534e:	bfb8      	it	lt
  415350:	426d      	neglt	r5, r5
  415352:	dd0c      	ble.n	41536e <__adddf3+0x52>
  415354:	442c      	add	r4, r5
  415356:	ea80 0202 	eor.w	r2, r0, r2
  41535a:	ea81 0303 	eor.w	r3, r1, r3
  41535e:	ea82 0000 	eor.w	r0, r2, r0
  415362:	ea83 0101 	eor.w	r1, r3, r1
  415366:	ea80 0202 	eor.w	r2, r0, r2
  41536a:	ea81 0303 	eor.w	r3, r1, r3
  41536e:	2d36      	cmp	r5, #54	; 0x36
  415370:	bf88      	it	hi
  415372:	bd30      	pophi	{r4, r5, pc}
  415374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  415378:	ea4f 3101 	mov.w	r1, r1, lsl #12
  41537c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  415380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  415384:	d002      	beq.n	41538c <__adddf3+0x70>
  415386:	4240      	negs	r0, r0
  415388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  41538c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  415390:	ea4f 3303 	mov.w	r3, r3, lsl #12
  415394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  415398:	d002      	beq.n	4153a0 <__adddf3+0x84>
  41539a:	4252      	negs	r2, r2
  41539c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4153a0:	ea94 0f05 	teq	r4, r5
  4153a4:	f000 80a7 	beq.w	4154f6 <__adddf3+0x1da>
  4153a8:	f1a4 0401 	sub.w	r4, r4, #1
  4153ac:	f1d5 0e20 	rsbs	lr, r5, #32
  4153b0:	db0d      	blt.n	4153ce <__adddf3+0xb2>
  4153b2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4153b6:	fa22 f205 	lsr.w	r2, r2, r5
  4153ba:	1880      	adds	r0, r0, r2
  4153bc:	f141 0100 	adc.w	r1, r1, #0
  4153c0:	fa03 f20e 	lsl.w	r2, r3, lr
  4153c4:	1880      	adds	r0, r0, r2
  4153c6:	fa43 f305 	asr.w	r3, r3, r5
  4153ca:	4159      	adcs	r1, r3
  4153cc:	e00e      	b.n	4153ec <__adddf3+0xd0>
  4153ce:	f1a5 0520 	sub.w	r5, r5, #32
  4153d2:	f10e 0e20 	add.w	lr, lr, #32
  4153d6:	2a01      	cmp	r2, #1
  4153d8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4153dc:	bf28      	it	cs
  4153de:	f04c 0c02 	orrcs.w	ip, ip, #2
  4153e2:	fa43 f305 	asr.w	r3, r3, r5
  4153e6:	18c0      	adds	r0, r0, r3
  4153e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4153ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4153f0:	d507      	bpl.n	415402 <__adddf3+0xe6>
  4153f2:	f04f 0e00 	mov.w	lr, #0
  4153f6:	f1dc 0c00 	rsbs	ip, ip, #0
  4153fa:	eb7e 0000 	sbcs.w	r0, lr, r0
  4153fe:	eb6e 0101 	sbc.w	r1, lr, r1
  415402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  415406:	d31b      	bcc.n	415440 <__adddf3+0x124>
  415408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  41540c:	d30c      	bcc.n	415428 <__adddf3+0x10c>
  41540e:	0849      	lsrs	r1, r1, #1
  415410:	ea5f 0030 	movs.w	r0, r0, rrx
  415414:	ea4f 0c3c 	mov.w	ip, ip, rrx
  415418:	f104 0401 	add.w	r4, r4, #1
  41541c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  415420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  415424:	f080 809a 	bcs.w	41555c <__adddf3+0x240>
  415428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  41542c:	bf08      	it	eq
  41542e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  415432:	f150 0000 	adcs.w	r0, r0, #0
  415436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  41543a:	ea41 0105 	orr.w	r1, r1, r5
  41543e:	bd30      	pop	{r4, r5, pc}
  415440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  415444:	4140      	adcs	r0, r0
  415446:	eb41 0101 	adc.w	r1, r1, r1
  41544a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  41544e:	f1a4 0401 	sub.w	r4, r4, #1
  415452:	d1e9      	bne.n	415428 <__adddf3+0x10c>
  415454:	f091 0f00 	teq	r1, #0
  415458:	bf04      	itt	eq
  41545a:	4601      	moveq	r1, r0
  41545c:	2000      	moveq	r0, #0
  41545e:	fab1 f381 	clz	r3, r1
  415462:	bf08      	it	eq
  415464:	3320      	addeq	r3, #32
  415466:	f1a3 030b 	sub.w	r3, r3, #11
  41546a:	f1b3 0220 	subs.w	r2, r3, #32
  41546e:	da0c      	bge.n	41548a <__adddf3+0x16e>
  415470:	320c      	adds	r2, #12
  415472:	dd08      	ble.n	415486 <__adddf3+0x16a>
  415474:	f102 0c14 	add.w	ip, r2, #20
  415478:	f1c2 020c 	rsb	r2, r2, #12
  41547c:	fa01 f00c 	lsl.w	r0, r1, ip
  415480:	fa21 f102 	lsr.w	r1, r1, r2
  415484:	e00c      	b.n	4154a0 <__adddf3+0x184>
  415486:	f102 0214 	add.w	r2, r2, #20
  41548a:	bfd8      	it	le
  41548c:	f1c2 0c20 	rsble	ip, r2, #32
  415490:	fa01 f102 	lsl.w	r1, r1, r2
  415494:	fa20 fc0c 	lsr.w	ip, r0, ip
  415498:	bfdc      	itt	le
  41549a:	ea41 010c 	orrle.w	r1, r1, ip
  41549e:	4090      	lslle	r0, r2
  4154a0:	1ae4      	subs	r4, r4, r3
  4154a2:	bfa2      	ittt	ge
  4154a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4154a8:	4329      	orrge	r1, r5
  4154aa:	bd30      	popge	{r4, r5, pc}
  4154ac:	ea6f 0404 	mvn.w	r4, r4
  4154b0:	3c1f      	subs	r4, #31
  4154b2:	da1c      	bge.n	4154ee <__adddf3+0x1d2>
  4154b4:	340c      	adds	r4, #12
  4154b6:	dc0e      	bgt.n	4154d6 <__adddf3+0x1ba>
  4154b8:	f104 0414 	add.w	r4, r4, #20
  4154bc:	f1c4 0220 	rsb	r2, r4, #32
  4154c0:	fa20 f004 	lsr.w	r0, r0, r4
  4154c4:	fa01 f302 	lsl.w	r3, r1, r2
  4154c8:	ea40 0003 	orr.w	r0, r0, r3
  4154cc:	fa21 f304 	lsr.w	r3, r1, r4
  4154d0:	ea45 0103 	orr.w	r1, r5, r3
  4154d4:	bd30      	pop	{r4, r5, pc}
  4154d6:	f1c4 040c 	rsb	r4, r4, #12
  4154da:	f1c4 0220 	rsb	r2, r4, #32
  4154de:	fa20 f002 	lsr.w	r0, r0, r2
  4154e2:	fa01 f304 	lsl.w	r3, r1, r4
  4154e6:	ea40 0003 	orr.w	r0, r0, r3
  4154ea:	4629      	mov	r1, r5
  4154ec:	bd30      	pop	{r4, r5, pc}
  4154ee:	fa21 f004 	lsr.w	r0, r1, r4
  4154f2:	4629      	mov	r1, r5
  4154f4:	bd30      	pop	{r4, r5, pc}
  4154f6:	f094 0f00 	teq	r4, #0
  4154fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4154fe:	bf06      	itte	eq
  415500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  415504:	3401      	addeq	r4, #1
  415506:	3d01      	subne	r5, #1
  415508:	e74e      	b.n	4153a8 <__adddf3+0x8c>
  41550a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  41550e:	bf18      	it	ne
  415510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  415514:	d029      	beq.n	41556a <__adddf3+0x24e>
  415516:	ea94 0f05 	teq	r4, r5
  41551a:	bf08      	it	eq
  41551c:	ea90 0f02 	teqeq	r0, r2
  415520:	d005      	beq.n	41552e <__adddf3+0x212>
  415522:	ea54 0c00 	orrs.w	ip, r4, r0
  415526:	bf04      	itt	eq
  415528:	4619      	moveq	r1, r3
  41552a:	4610      	moveq	r0, r2
  41552c:	bd30      	pop	{r4, r5, pc}
  41552e:	ea91 0f03 	teq	r1, r3
  415532:	bf1e      	ittt	ne
  415534:	2100      	movne	r1, #0
  415536:	2000      	movne	r0, #0
  415538:	bd30      	popne	{r4, r5, pc}
  41553a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  41553e:	d105      	bne.n	41554c <__adddf3+0x230>
  415540:	0040      	lsls	r0, r0, #1
  415542:	4149      	adcs	r1, r1
  415544:	bf28      	it	cs
  415546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  41554a:	bd30      	pop	{r4, r5, pc}
  41554c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  415550:	bf3c      	itt	cc
  415552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  415556:	bd30      	popcc	{r4, r5, pc}
  415558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  41555c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  415560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  415564:	f04f 0000 	mov.w	r0, #0
  415568:	bd30      	pop	{r4, r5, pc}
  41556a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  41556e:	bf1a      	itte	ne
  415570:	4619      	movne	r1, r3
  415572:	4610      	movne	r0, r2
  415574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  415578:	bf1c      	itt	ne
  41557a:	460b      	movne	r3, r1
  41557c:	4602      	movne	r2, r0
  41557e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  415582:	bf06      	itte	eq
  415584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  415588:	ea91 0f03 	teqeq	r1, r3
  41558c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  415590:	bd30      	pop	{r4, r5, pc}
  415592:	bf00      	nop

00415594 <__aeabi_ui2d>:
  415594:	f090 0f00 	teq	r0, #0
  415598:	bf04      	itt	eq
  41559a:	2100      	moveq	r1, #0
  41559c:	4770      	bxeq	lr
  41559e:	b530      	push	{r4, r5, lr}
  4155a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4155a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4155a8:	f04f 0500 	mov.w	r5, #0
  4155ac:	f04f 0100 	mov.w	r1, #0
  4155b0:	e750      	b.n	415454 <__adddf3+0x138>
  4155b2:	bf00      	nop

004155b4 <__aeabi_i2d>:
  4155b4:	f090 0f00 	teq	r0, #0
  4155b8:	bf04      	itt	eq
  4155ba:	2100      	moveq	r1, #0
  4155bc:	4770      	bxeq	lr
  4155be:	b530      	push	{r4, r5, lr}
  4155c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4155c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4155c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4155cc:	bf48      	it	mi
  4155ce:	4240      	negmi	r0, r0
  4155d0:	f04f 0100 	mov.w	r1, #0
  4155d4:	e73e      	b.n	415454 <__adddf3+0x138>
  4155d6:	bf00      	nop

004155d8 <__aeabi_f2d>:
  4155d8:	0042      	lsls	r2, r0, #1
  4155da:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4155de:	ea4f 0131 	mov.w	r1, r1, rrx
  4155e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4155e6:	bf1f      	itttt	ne
  4155e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4155ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4155f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4155f4:	4770      	bxne	lr
  4155f6:	f092 0f00 	teq	r2, #0
  4155fa:	bf14      	ite	ne
  4155fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  415600:	4770      	bxeq	lr
  415602:	b530      	push	{r4, r5, lr}
  415604:	f44f 7460 	mov.w	r4, #896	; 0x380
  415608:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  41560c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  415610:	e720      	b.n	415454 <__adddf3+0x138>
  415612:	bf00      	nop

00415614 <__aeabi_ul2d>:
  415614:	ea50 0201 	orrs.w	r2, r0, r1
  415618:	bf08      	it	eq
  41561a:	4770      	bxeq	lr
  41561c:	b530      	push	{r4, r5, lr}
  41561e:	f04f 0500 	mov.w	r5, #0
  415622:	e00a      	b.n	41563a <__aeabi_l2d+0x16>

00415624 <__aeabi_l2d>:
  415624:	ea50 0201 	orrs.w	r2, r0, r1
  415628:	bf08      	it	eq
  41562a:	4770      	bxeq	lr
  41562c:	b530      	push	{r4, r5, lr}
  41562e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  415632:	d502      	bpl.n	41563a <__aeabi_l2d+0x16>
  415634:	4240      	negs	r0, r0
  415636:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  41563a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  41563e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  415642:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  415646:	f43f aedc 	beq.w	415402 <__adddf3+0xe6>
  41564a:	f04f 0203 	mov.w	r2, #3
  41564e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  415652:	bf18      	it	ne
  415654:	3203      	addne	r2, #3
  415656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  41565a:	bf18      	it	ne
  41565c:	3203      	addne	r2, #3
  41565e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  415662:	f1c2 0320 	rsb	r3, r2, #32
  415666:	fa00 fc03 	lsl.w	ip, r0, r3
  41566a:	fa20 f002 	lsr.w	r0, r0, r2
  41566e:	fa01 fe03 	lsl.w	lr, r1, r3
  415672:	ea40 000e 	orr.w	r0, r0, lr
  415676:	fa21 f102 	lsr.w	r1, r1, r2
  41567a:	4414      	add	r4, r2
  41567c:	e6c1      	b.n	415402 <__adddf3+0xe6>
  41567e:	bf00      	nop

00415680 <__aeabi_dmul>:
  415680:	b570      	push	{r4, r5, r6, lr}
  415682:	f04f 0cff 	mov.w	ip, #255	; 0xff
  415686:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  41568a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  41568e:	bf1d      	ittte	ne
  415690:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  415694:	ea94 0f0c 	teqne	r4, ip
  415698:	ea95 0f0c 	teqne	r5, ip
  41569c:	f000 f8de 	bleq	41585c <__aeabi_dmul+0x1dc>
  4156a0:	442c      	add	r4, r5
  4156a2:	ea81 0603 	eor.w	r6, r1, r3
  4156a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4156aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4156ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4156b2:	bf18      	it	ne
  4156b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4156b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4156bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4156c0:	d038      	beq.n	415734 <__aeabi_dmul+0xb4>
  4156c2:	fba0 ce02 	umull	ip, lr, r0, r2
  4156c6:	f04f 0500 	mov.w	r5, #0
  4156ca:	fbe1 e502 	umlal	lr, r5, r1, r2
  4156ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4156d2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4156d6:	f04f 0600 	mov.w	r6, #0
  4156da:	fbe1 5603 	umlal	r5, r6, r1, r3
  4156de:	f09c 0f00 	teq	ip, #0
  4156e2:	bf18      	it	ne
  4156e4:	f04e 0e01 	orrne.w	lr, lr, #1
  4156e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4156ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4156f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4156f4:	d204      	bcs.n	415700 <__aeabi_dmul+0x80>
  4156f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4156fa:	416d      	adcs	r5, r5
  4156fc:	eb46 0606 	adc.w	r6, r6, r6
  415700:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  415704:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  415708:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  41570c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  415710:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  415714:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  415718:	bf88      	it	hi
  41571a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  41571e:	d81e      	bhi.n	41575e <__aeabi_dmul+0xde>
  415720:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  415724:	bf08      	it	eq
  415726:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  41572a:	f150 0000 	adcs.w	r0, r0, #0
  41572e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  415732:	bd70      	pop	{r4, r5, r6, pc}
  415734:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  415738:	ea46 0101 	orr.w	r1, r6, r1
  41573c:	ea40 0002 	orr.w	r0, r0, r2
  415740:	ea81 0103 	eor.w	r1, r1, r3
  415744:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  415748:	bfc2      	ittt	gt
  41574a:	ebd4 050c 	rsbsgt	r5, r4, ip
  41574e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  415752:	bd70      	popgt	{r4, r5, r6, pc}
  415754:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  415758:	f04f 0e00 	mov.w	lr, #0
  41575c:	3c01      	subs	r4, #1
  41575e:	f300 80ab 	bgt.w	4158b8 <__aeabi_dmul+0x238>
  415762:	f114 0f36 	cmn.w	r4, #54	; 0x36
  415766:	bfde      	ittt	le
  415768:	2000      	movle	r0, #0
  41576a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  41576e:	bd70      	pople	{r4, r5, r6, pc}
  415770:	f1c4 0400 	rsb	r4, r4, #0
  415774:	3c20      	subs	r4, #32
  415776:	da35      	bge.n	4157e4 <__aeabi_dmul+0x164>
  415778:	340c      	adds	r4, #12
  41577a:	dc1b      	bgt.n	4157b4 <__aeabi_dmul+0x134>
  41577c:	f104 0414 	add.w	r4, r4, #20
  415780:	f1c4 0520 	rsb	r5, r4, #32
  415784:	fa00 f305 	lsl.w	r3, r0, r5
  415788:	fa20 f004 	lsr.w	r0, r0, r4
  41578c:	fa01 f205 	lsl.w	r2, r1, r5
  415790:	ea40 0002 	orr.w	r0, r0, r2
  415794:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  415798:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  41579c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4157a0:	fa21 f604 	lsr.w	r6, r1, r4
  4157a4:	eb42 0106 	adc.w	r1, r2, r6
  4157a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4157ac:	bf08      	it	eq
  4157ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4157b2:	bd70      	pop	{r4, r5, r6, pc}
  4157b4:	f1c4 040c 	rsb	r4, r4, #12
  4157b8:	f1c4 0520 	rsb	r5, r4, #32
  4157bc:	fa00 f304 	lsl.w	r3, r0, r4
  4157c0:	fa20 f005 	lsr.w	r0, r0, r5
  4157c4:	fa01 f204 	lsl.w	r2, r1, r4
  4157c8:	ea40 0002 	orr.w	r0, r0, r2
  4157cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4157d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4157d4:	f141 0100 	adc.w	r1, r1, #0
  4157d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4157dc:	bf08      	it	eq
  4157de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4157e2:	bd70      	pop	{r4, r5, r6, pc}
  4157e4:	f1c4 0520 	rsb	r5, r4, #32
  4157e8:	fa00 f205 	lsl.w	r2, r0, r5
  4157ec:	ea4e 0e02 	orr.w	lr, lr, r2
  4157f0:	fa20 f304 	lsr.w	r3, r0, r4
  4157f4:	fa01 f205 	lsl.w	r2, r1, r5
  4157f8:	ea43 0302 	orr.w	r3, r3, r2
  4157fc:	fa21 f004 	lsr.w	r0, r1, r4
  415800:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  415804:	fa21 f204 	lsr.w	r2, r1, r4
  415808:	ea20 0002 	bic.w	r0, r0, r2
  41580c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  415810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  415814:	bf08      	it	eq
  415816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  41581a:	bd70      	pop	{r4, r5, r6, pc}
  41581c:	f094 0f00 	teq	r4, #0
  415820:	d10f      	bne.n	415842 <__aeabi_dmul+0x1c2>
  415822:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  415826:	0040      	lsls	r0, r0, #1
  415828:	eb41 0101 	adc.w	r1, r1, r1
  41582c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  415830:	bf08      	it	eq
  415832:	3c01      	subeq	r4, #1
  415834:	d0f7      	beq.n	415826 <__aeabi_dmul+0x1a6>
  415836:	ea41 0106 	orr.w	r1, r1, r6
  41583a:	f095 0f00 	teq	r5, #0
  41583e:	bf18      	it	ne
  415840:	4770      	bxne	lr
  415842:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  415846:	0052      	lsls	r2, r2, #1
  415848:	eb43 0303 	adc.w	r3, r3, r3
  41584c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  415850:	bf08      	it	eq
  415852:	3d01      	subeq	r5, #1
  415854:	d0f7      	beq.n	415846 <__aeabi_dmul+0x1c6>
  415856:	ea43 0306 	orr.w	r3, r3, r6
  41585a:	4770      	bx	lr
  41585c:	ea94 0f0c 	teq	r4, ip
  415860:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  415864:	bf18      	it	ne
  415866:	ea95 0f0c 	teqne	r5, ip
  41586a:	d00c      	beq.n	415886 <__aeabi_dmul+0x206>
  41586c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  415870:	bf18      	it	ne
  415872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  415876:	d1d1      	bne.n	41581c <__aeabi_dmul+0x19c>
  415878:	ea81 0103 	eor.w	r1, r1, r3
  41587c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  415880:	f04f 0000 	mov.w	r0, #0
  415884:	bd70      	pop	{r4, r5, r6, pc}
  415886:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  41588a:	bf06      	itte	eq
  41588c:	4610      	moveq	r0, r2
  41588e:	4619      	moveq	r1, r3
  415890:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  415894:	d019      	beq.n	4158ca <__aeabi_dmul+0x24a>
  415896:	ea94 0f0c 	teq	r4, ip
  41589a:	d102      	bne.n	4158a2 <__aeabi_dmul+0x222>
  41589c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4158a0:	d113      	bne.n	4158ca <__aeabi_dmul+0x24a>
  4158a2:	ea95 0f0c 	teq	r5, ip
  4158a6:	d105      	bne.n	4158b4 <__aeabi_dmul+0x234>
  4158a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4158ac:	bf1c      	itt	ne
  4158ae:	4610      	movne	r0, r2
  4158b0:	4619      	movne	r1, r3
  4158b2:	d10a      	bne.n	4158ca <__aeabi_dmul+0x24a>
  4158b4:	ea81 0103 	eor.w	r1, r1, r3
  4158b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4158bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4158c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4158c4:	f04f 0000 	mov.w	r0, #0
  4158c8:	bd70      	pop	{r4, r5, r6, pc}
  4158ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4158ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4158d2:	bd70      	pop	{r4, r5, r6, pc}

004158d4 <__aeabi_ddiv>:
  4158d4:	b570      	push	{r4, r5, r6, lr}
  4158d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4158da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4158de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4158e2:	bf1d      	ittte	ne
  4158e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4158e8:	ea94 0f0c 	teqne	r4, ip
  4158ec:	ea95 0f0c 	teqne	r5, ip
  4158f0:	f000 f8a7 	bleq	415a42 <__aeabi_ddiv+0x16e>
  4158f4:	eba4 0405 	sub.w	r4, r4, r5
  4158f8:	ea81 0e03 	eor.w	lr, r1, r3
  4158fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  415900:	ea4f 3101 	mov.w	r1, r1, lsl #12
  415904:	f000 8088 	beq.w	415a18 <__aeabi_ddiv+0x144>
  415908:	ea4f 3303 	mov.w	r3, r3, lsl #12
  41590c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  415910:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  415914:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  415918:	ea4f 2202 	mov.w	r2, r2, lsl #8
  41591c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  415920:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  415924:	ea4f 2600 	mov.w	r6, r0, lsl #8
  415928:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  41592c:	429d      	cmp	r5, r3
  41592e:	bf08      	it	eq
  415930:	4296      	cmpeq	r6, r2
  415932:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  415936:	f504 7440 	add.w	r4, r4, #768	; 0x300
  41593a:	d202      	bcs.n	415942 <__aeabi_ddiv+0x6e>
  41593c:	085b      	lsrs	r3, r3, #1
  41593e:	ea4f 0232 	mov.w	r2, r2, rrx
  415942:	1ab6      	subs	r6, r6, r2
  415944:	eb65 0503 	sbc.w	r5, r5, r3
  415948:	085b      	lsrs	r3, r3, #1
  41594a:	ea4f 0232 	mov.w	r2, r2, rrx
  41594e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  415952:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  415956:	ebb6 0e02 	subs.w	lr, r6, r2
  41595a:	eb75 0e03 	sbcs.w	lr, r5, r3
  41595e:	bf22      	ittt	cs
  415960:	1ab6      	subcs	r6, r6, r2
  415962:	4675      	movcs	r5, lr
  415964:	ea40 000c 	orrcs.w	r0, r0, ip
  415968:	085b      	lsrs	r3, r3, #1
  41596a:	ea4f 0232 	mov.w	r2, r2, rrx
  41596e:	ebb6 0e02 	subs.w	lr, r6, r2
  415972:	eb75 0e03 	sbcs.w	lr, r5, r3
  415976:	bf22      	ittt	cs
  415978:	1ab6      	subcs	r6, r6, r2
  41597a:	4675      	movcs	r5, lr
  41597c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  415980:	085b      	lsrs	r3, r3, #1
  415982:	ea4f 0232 	mov.w	r2, r2, rrx
  415986:	ebb6 0e02 	subs.w	lr, r6, r2
  41598a:	eb75 0e03 	sbcs.w	lr, r5, r3
  41598e:	bf22      	ittt	cs
  415990:	1ab6      	subcs	r6, r6, r2
  415992:	4675      	movcs	r5, lr
  415994:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  415998:	085b      	lsrs	r3, r3, #1
  41599a:	ea4f 0232 	mov.w	r2, r2, rrx
  41599e:	ebb6 0e02 	subs.w	lr, r6, r2
  4159a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4159a6:	bf22      	ittt	cs
  4159a8:	1ab6      	subcs	r6, r6, r2
  4159aa:	4675      	movcs	r5, lr
  4159ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4159b0:	ea55 0e06 	orrs.w	lr, r5, r6
  4159b4:	d018      	beq.n	4159e8 <__aeabi_ddiv+0x114>
  4159b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4159ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4159be:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4159c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4159c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4159ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4159ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4159d2:	d1c0      	bne.n	415956 <__aeabi_ddiv+0x82>
  4159d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4159d8:	d10b      	bne.n	4159f2 <__aeabi_ddiv+0x11e>
  4159da:	ea41 0100 	orr.w	r1, r1, r0
  4159de:	f04f 0000 	mov.w	r0, #0
  4159e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4159e6:	e7b6      	b.n	415956 <__aeabi_ddiv+0x82>
  4159e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4159ec:	bf04      	itt	eq
  4159ee:	4301      	orreq	r1, r0
  4159f0:	2000      	moveq	r0, #0
  4159f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4159f6:	bf88      	it	hi
  4159f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4159fc:	f63f aeaf 	bhi.w	41575e <__aeabi_dmul+0xde>
  415a00:	ebb5 0c03 	subs.w	ip, r5, r3
  415a04:	bf04      	itt	eq
  415a06:	ebb6 0c02 	subseq.w	ip, r6, r2
  415a0a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  415a0e:	f150 0000 	adcs.w	r0, r0, #0
  415a12:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  415a16:	bd70      	pop	{r4, r5, r6, pc}
  415a18:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  415a1c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  415a20:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  415a24:	bfc2      	ittt	gt
  415a26:	ebd4 050c 	rsbsgt	r5, r4, ip
  415a2a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  415a2e:	bd70      	popgt	{r4, r5, r6, pc}
  415a30:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  415a34:	f04f 0e00 	mov.w	lr, #0
  415a38:	3c01      	subs	r4, #1
  415a3a:	e690      	b.n	41575e <__aeabi_dmul+0xde>
  415a3c:	ea45 0e06 	orr.w	lr, r5, r6
  415a40:	e68d      	b.n	41575e <__aeabi_dmul+0xde>
  415a42:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  415a46:	ea94 0f0c 	teq	r4, ip
  415a4a:	bf08      	it	eq
  415a4c:	ea95 0f0c 	teqeq	r5, ip
  415a50:	f43f af3b 	beq.w	4158ca <__aeabi_dmul+0x24a>
  415a54:	ea94 0f0c 	teq	r4, ip
  415a58:	d10a      	bne.n	415a70 <__aeabi_ddiv+0x19c>
  415a5a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  415a5e:	f47f af34 	bne.w	4158ca <__aeabi_dmul+0x24a>
  415a62:	ea95 0f0c 	teq	r5, ip
  415a66:	f47f af25 	bne.w	4158b4 <__aeabi_dmul+0x234>
  415a6a:	4610      	mov	r0, r2
  415a6c:	4619      	mov	r1, r3
  415a6e:	e72c      	b.n	4158ca <__aeabi_dmul+0x24a>
  415a70:	ea95 0f0c 	teq	r5, ip
  415a74:	d106      	bne.n	415a84 <__aeabi_ddiv+0x1b0>
  415a76:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  415a7a:	f43f aefd 	beq.w	415878 <__aeabi_dmul+0x1f8>
  415a7e:	4610      	mov	r0, r2
  415a80:	4619      	mov	r1, r3
  415a82:	e722      	b.n	4158ca <__aeabi_dmul+0x24a>
  415a84:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  415a88:	bf18      	it	ne
  415a8a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  415a8e:	f47f aec5 	bne.w	41581c <__aeabi_dmul+0x19c>
  415a92:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  415a96:	f47f af0d 	bne.w	4158b4 <__aeabi_dmul+0x234>
  415a9a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  415a9e:	f47f aeeb 	bne.w	415878 <__aeabi_dmul+0x1f8>
  415aa2:	e712      	b.n	4158ca <__aeabi_dmul+0x24a>

00415aa4 <__gedf2>:
  415aa4:	f04f 3cff 	mov.w	ip, #4294967295
  415aa8:	e006      	b.n	415ab8 <__cmpdf2+0x4>
  415aaa:	bf00      	nop

00415aac <__ledf2>:
  415aac:	f04f 0c01 	mov.w	ip, #1
  415ab0:	e002      	b.n	415ab8 <__cmpdf2+0x4>
  415ab2:	bf00      	nop

00415ab4 <__cmpdf2>:
  415ab4:	f04f 0c01 	mov.w	ip, #1
  415ab8:	f84d cd04 	str.w	ip, [sp, #-4]!
  415abc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  415ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  415ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  415ac8:	bf18      	it	ne
  415aca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  415ace:	d01b      	beq.n	415b08 <__cmpdf2+0x54>
  415ad0:	b001      	add	sp, #4
  415ad2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  415ad6:	bf0c      	ite	eq
  415ad8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  415adc:	ea91 0f03 	teqne	r1, r3
  415ae0:	bf02      	ittt	eq
  415ae2:	ea90 0f02 	teqeq	r0, r2
  415ae6:	2000      	moveq	r0, #0
  415ae8:	4770      	bxeq	lr
  415aea:	f110 0f00 	cmn.w	r0, #0
  415aee:	ea91 0f03 	teq	r1, r3
  415af2:	bf58      	it	pl
  415af4:	4299      	cmppl	r1, r3
  415af6:	bf08      	it	eq
  415af8:	4290      	cmpeq	r0, r2
  415afa:	bf2c      	ite	cs
  415afc:	17d8      	asrcs	r0, r3, #31
  415afe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  415b02:	f040 0001 	orr.w	r0, r0, #1
  415b06:	4770      	bx	lr
  415b08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  415b0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  415b10:	d102      	bne.n	415b18 <__cmpdf2+0x64>
  415b12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  415b16:	d107      	bne.n	415b28 <__cmpdf2+0x74>
  415b18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  415b1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  415b20:	d1d6      	bne.n	415ad0 <__cmpdf2+0x1c>
  415b22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  415b26:	d0d3      	beq.n	415ad0 <__cmpdf2+0x1c>
  415b28:	f85d 0b04 	ldr.w	r0, [sp], #4
  415b2c:	4770      	bx	lr
  415b2e:	bf00      	nop

00415b30 <__aeabi_cdrcmple>:
  415b30:	4684      	mov	ip, r0
  415b32:	4610      	mov	r0, r2
  415b34:	4662      	mov	r2, ip
  415b36:	468c      	mov	ip, r1
  415b38:	4619      	mov	r1, r3
  415b3a:	4663      	mov	r3, ip
  415b3c:	e000      	b.n	415b40 <__aeabi_cdcmpeq>
  415b3e:	bf00      	nop

00415b40 <__aeabi_cdcmpeq>:
  415b40:	b501      	push	{r0, lr}
  415b42:	f7ff ffb7 	bl	415ab4 <__cmpdf2>
  415b46:	2800      	cmp	r0, #0
  415b48:	bf48      	it	mi
  415b4a:	f110 0f00 	cmnmi.w	r0, #0
  415b4e:	bd01      	pop	{r0, pc}

00415b50 <__aeabi_dcmpeq>:
  415b50:	f84d ed08 	str.w	lr, [sp, #-8]!
  415b54:	f7ff fff4 	bl	415b40 <__aeabi_cdcmpeq>
  415b58:	bf0c      	ite	eq
  415b5a:	2001      	moveq	r0, #1
  415b5c:	2000      	movne	r0, #0
  415b5e:	f85d fb08 	ldr.w	pc, [sp], #8
  415b62:	bf00      	nop

00415b64 <__aeabi_dcmplt>:
  415b64:	f84d ed08 	str.w	lr, [sp, #-8]!
  415b68:	f7ff ffea 	bl	415b40 <__aeabi_cdcmpeq>
  415b6c:	bf34      	ite	cc
  415b6e:	2001      	movcc	r0, #1
  415b70:	2000      	movcs	r0, #0
  415b72:	f85d fb08 	ldr.w	pc, [sp], #8
  415b76:	bf00      	nop

00415b78 <__aeabi_dcmple>:
  415b78:	f84d ed08 	str.w	lr, [sp, #-8]!
  415b7c:	f7ff ffe0 	bl	415b40 <__aeabi_cdcmpeq>
  415b80:	bf94      	ite	ls
  415b82:	2001      	movls	r0, #1
  415b84:	2000      	movhi	r0, #0
  415b86:	f85d fb08 	ldr.w	pc, [sp], #8
  415b8a:	bf00      	nop

00415b8c <__aeabi_dcmpge>:
  415b8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  415b90:	f7ff ffce 	bl	415b30 <__aeabi_cdrcmple>
  415b94:	bf94      	ite	ls
  415b96:	2001      	movls	r0, #1
  415b98:	2000      	movhi	r0, #0
  415b9a:	f85d fb08 	ldr.w	pc, [sp], #8
  415b9e:	bf00      	nop

00415ba0 <__aeabi_dcmpgt>:
  415ba0:	f84d ed08 	str.w	lr, [sp, #-8]!
  415ba4:	f7ff ffc4 	bl	415b30 <__aeabi_cdrcmple>
  415ba8:	bf34      	ite	cc
  415baa:	2001      	movcc	r0, #1
  415bac:	2000      	movcs	r0, #0
  415bae:	f85d fb08 	ldr.w	pc, [sp], #8
  415bb2:	bf00      	nop

00415bb4 <__aeabi_d2iz>:
  415bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  415bb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  415bbc:	d215      	bcs.n	415bea <__aeabi_d2iz+0x36>
  415bbe:	d511      	bpl.n	415be4 <__aeabi_d2iz+0x30>
  415bc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  415bc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  415bc8:	d912      	bls.n	415bf0 <__aeabi_d2iz+0x3c>
  415bca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  415bce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  415bd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  415bd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  415bda:	fa23 f002 	lsr.w	r0, r3, r2
  415bde:	bf18      	it	ne
  415be0:	4240      	negne	r0, r0
  415be2:	4770      	bx	lr
  415be4:	f04f 0000 	mov.w	r0, #0
  415be8:	4770      	bx	lr
  415bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  415bee:	d105      	bne.n	415bfc <__aeabi_d2iz+0x48>
  415bf0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  415bf4:	bf08      	it	eq
  415bf6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  415bfa:	4770      	bx	lr
  415bfc:	f04f 0000 	mov.w	r0, #0
  415c00:	4770      	bx	lr
  415c02:	bf00      	nop

00415c04 <__aeabi_d2uiz>:
  415c04:	004a      	lsls	r2, r1, #1
  415c06:	d211      	bcs.n	415c2c <__aeabi_d2uiz+0x28>
  415c08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  415c0c:	d211      	bcs.n	415c32 <__aeabi_d2uiz+0x2e>
  415c0e:	d50d      	bpl.n	415c2c <__aeabi_d2uiz+0x28>
  415c10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  415c14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  415c18:	d40e      	bmi.n	415c38 <__aeabi_d2uiz+0x34>
  415c1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  415c1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  415c22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  415c26:	fa23 f002 	lsr.w	r0, r3, r2
  415c2a:	4770      	bx	lr
  415c2c:	f04f 0000 	mov.w	r0, #0
  415c30:	4770      	bx	lr
  415c32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  415c36:	d102      	bne.n	415c3e <__aeabi_d2uiz+0x3a>
  415c38:	f04f 30ff 	mov.w	r0, #4294967295
  415c3c:	4770      	bx	lr
  415c3e:	f04f 0000 	mov.w	r0, #0
  415c42:	4770      	bx	lr

00415c44 <__aeabi_d2f>:
  415c44:	ea4f 0241 	mov.w	r2, r1, lsl #1
  415c48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  415c4c:	bf24      	itt	cs
  415c4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  415c52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  415c56:	d90d      	bls.n	415c74 <__aeabi_d2f+0x30>
  415c58:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  415c5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  415c60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  415c64:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  415c68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  415c6c:	bf08      	it	eq
  415c6e:	f020 0001 	biceq.w	r0, r0, #1
  415c72:	4770      	bx	lr
  415c74:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  415c78:	d121      	bne.n	415cbe <__aeabi_d2f+0x7a>
  415c7a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  415c7e:	bfbc      	itt	lt
  415c80:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  415c84:	4770      	bxlt	lr
  415c86:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  415c8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  415c8e:	f1c2 0218 	rsb	r2, r2, #24
  415c92:	f1c2 0c20 	rsb	ip, r2, #32
  415c96:	fa10 f30c 	lsls.w	r3, r0, ip
  415c9a:	fa20 f002 	lsr.w	r0, r0, r2
  415c9e:	bf18      	it	ne
  415ca0:	f040 0001 	orrne.w	r0, r0, #1
  415ca4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  415ca8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  415cac:	fa03 fc0c 	lsl.w	ip, r3, ip
  415cb0:	ea40 000c 	orr.w	r0, r0, ip
  415cb4:	fa23 f302 	lsr.w	r3, r3, r2
  415cb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
  415cbc:	e7cc      	b.n	415c58 <__aeabi_d2f+0x14>
  415cbe:	ea7f 5362 	mvns.w	r3, r2, asr #21
  415cc2:	d107      	bne.n	415cd4 <__aeabi_d2f+0x90>
  415cc4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  415cc8:	bf1e      	ittt	ne
  415cca:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  415cce:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  415cd2:	4770      	bxne	lr
  415cd4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  415cd8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  415cdc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  415ce0:	4770      	bx	lr
  415ce2:	bf00      	nop

00415ce4 <all_twi_definitions>:
  415ce4:	8000 4001 8100 4001 0013 0000 0013 0000     ...@...@........
  415cf4:	c000 4001 c100 4001 0014 0000 0014 0000     ...@...@........
  415d04:	c200 0001 0000 0000 0800 0000 0000 0000     ................
  415d14:	7750 4272 6472 734d 3a67 7770 2072 7542     PwrBrdMsg:pwr Bu
  415d24:	7474 6e6f 6820 6769 0d68 000a 7750 4272     tton high...PwrB
  415d34:	6472 734d 3a67 7770 2072 7542 7474 6e6f     rdMsg:pwr Button
  415d44:	6c20 776f 0a0d 0000 7750 4272 6472 734d      low....PwrBrdMs
  415d54:	3a67 6552 6563 7669 2065 6142 7474 7265     g:Receive Batter
  415d64:	2079 7546 6c6c 6920 646e 6369 7461 6f69     y Full indicatio
  415d74:	206e 7461 3f20 6425 6c20 7665 6c65 0a0d     n at ?%d level..
  415d84:	0000 0000 7750 4272 6472 734d 3a67 6552     ....PwrBrdMsg:Re
  415d94:	6563 7669 2065 6f4c 2077 6142 7474 7265     ceive Low Batter
  415da4:	2079 6e69 6964 6163 6974 6e6f 6120 2074     y indication at 
  415db4:	253f 2064 656c 6576 0d6c 000a 7750 4272     ?%d level...PwrB
  415dc4:	6472 734d 3a67 6f4e 4220 7461 6574 7972     rdMsg:No Battery
  415dd4:	0a0d 0000 7750 4272 6472 734d 3a67 6142     ....PwrBrdMsg:Ba
  415de4:	7474 7265 2079 6146 6c75 0d74 000a 0000     ttery Fault.....
  415df4:	7750 4272 6472 734d 3a67 6142 7474 7265     PwrBrdMsg:Batter
  415e04:	2079 654c 6576 206c 6d45 7470 0d79 000a     y Level Empty...
  415e14:	6573 5474 6d69 0065 6270 6547 5474 6d69     setTime.pbGetTim
  415e24:	0065 0000 6567 5274 7761 6843 7261 6567     e...getRawCharge
  415e34:	0000 0000 6172 2077 6863 7261 6567 4c20     ....raw charge L
  415e44:	7665 6c65 203a 6425 0a0d 0000 6146 6c69     evel: %d....Fail
  415e54:	6465 7420 206f 6572 6461 6320 6168 6772     ed to read charg
  415e64:	0d65 000a 6567 4374 6168 6772 0065 0000     e...getCharge...
  415e74:	6863 7261 6567 4c20 7665 6c65 203a 6425     charge Level: %d
  415e84:	0a0d 0000 6146 6c69 6465 7420 206f 6572     ....Failed to re
  415e94:	6461 6220 7461 6574 7972 7020 7265 6563     ad battery perce
  415ea4:	746e 6761 0d65 000a 6573 4374 6168 6772     ntage...setCharg
  415eb4:	4c65 776f 0000 0000 6573 4374 6168 6772     eLow....setCharg
  415ec4:	4365 6972 6974 6163 006c 0000 6573 4374     eCritical...setC
  415ed4:	6168 6772 4665 7561 746c 0000 6573 4374     hargeFault..setC
  415ee4:	6168 6772 4665 6c75 006c 0000 6567 4374     hargeFull...getC
  415ef4:	7268 5367 6174 7574 0073 0000 6863 7261     hrgStatus...char
  415f04:	6567 2072 7473 7461 7375 203a 7825 0a0d     ger status: %x..
  415f14:	0000 0000 6572 6573 5074 0062 6166 7473     ....resetPb.fast
  415f24:	6843 6772 0031 0000 7750 4272 6472 734d     Chrg1...PwrBrdMs
  415f34:	3a67 6146 7473 4320 6168 6772 2065 6e4f     g:Fast Charge On
  415f44:	0a0d 0000 6166 7473 6843 6772 0030 0000     ....fastChrg0...
  415f54:	7750 4272 6472 734d 3a67 6146 7473 4320     PwrBrdMsg:Fast C
  415f64:	6168 6772 2065 664f 0d66 000a 616a 6b63     harge Off...jack
  415f74:	4573 316e 0000 0000 7750 4272 6472 734d     sEn1....PwrBrdMs
  415f84:	3a67 614a 6b63 2073 6e45 6261 656c 0d64     g:Jacks Enabled.
  415f94:	000a 0000 616a 6b63 4573 306e 0000 0000     ....jacksEn0....
  415fa4:	7750 4272 6472 734d 3a67 614a 6b63 2073     PwrBrdMsg:Jacks 
  415fb4:	6944 6173 6c62 6465 0a0d 0000 7263 7361     Disabled....cras
  415fc4:	5368 7379 6574 006d 6e65 6574 4272 6f6f     hSystem.enterBoo
  415fd4:	6c74 616f 6564 0072 6270 6556 7372 6f69     tloader.pbVersio
  415fe4:	006e 0000 5020 2042 4556 5352 4f49 204e     n... PB VERSION 
  415ff4:	7325 0a0d 0000 0000 3056 312e 0069 0000     %s......V0.1i...
  416004:	5542 4c49 2044 4144 4554 203a 7325 2520     BUILD DATE: %s %
  416014:	0d73 000a 6553 2070 3120 3220 3130 0036     s...Sep  1 2016.
  416024:	3930 333a 3a35 3232 0000 0000 3025 6432     09:35:22....%02d
  416034:	253a 3230 3a64 3025 6432 0a0d 0000 0000     :%02d:%02d......
  416044:	7750 4272 6472 734d 3a67 7325 0000 0000     PwrBrdMsg:%s....
  416054:	6573 5474 6d69 2565 3430 2d64 3025 6432     setTime%04d-%02d
  416064:	252d 3230 2d64 3025 6432 252d 3230 3a64     -%02d-%02d-%02d:
  416074:	3025 6432 253a 3230 0d64 000a 6425 252d     %02d:%02d...%d-%
  416084:	2d64 6425 252d 2d64 6425 253a 3a64 6425     d-%d-%d-%d:%d:%d
  416094:	0a0d 0000 7473 7261 4174 7070 696c 6163     ....startApplica
  4160a4:	6974 6e6f 0d21 000a 6f50 6577 4272 746e     tion!...PowerBnt
  4160b4:	7420 6d69 7265 0000 4843 4752 0000 0000      timer..CHRG....
  4160c4:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  4160d4:	4320 5248 2047 6174 6b73 6320 646f 2065      CHRG task code 
  4160e4:	6425 0a0d 0000 0000 4d43 0044 6146 6c69     %d......CMD.Fail
  4160f4:	6465 7420 206f 7263 6165 6574 4320 444d     ed to create CMD
  416104:	7420 7361 206b 6f63 6564 2520 0d64 000a      task code %d...
  416114:	4144 0054 7750 4272 6472 734d 3a67 6552     DAT.PwrBrdMsg:Re
  416124:	6563 7669 6465 5020 7277 7753 7469 6863     ceived PwrSwitch
  416134:	4520 6576 746e 0a0d 0000 0000 7750 4272      Event......PwrB
  416144:	6472 734d 3a67 6552 6563 7669 6465 6120     rdMsg:Received a
  416154:	7475 206f 6f70 6577 2072 6f64 6e77 6920     uto power down i
  416164:	646e 6369 7461 6f69 0d6e 000a 7750 4272     ndication...PwrB
  416174:	6472 734d 3a67 5355 2042 6f43 6e6e 6365     rdMsg:USB Connec
  416184:	6574 0d64 000a 0000 7750 4272 6472 734d     ted.....PwrBrdMs
  416194:	3a67 5355 2042 6944 6373 6e6f 656e 7463     g:USB Disconnect
  4161a4:	6465 0a0d 0000 0000 6f50 6577 0d72 000a     ed......Power...
  4161b4:	6146 6c69 6465 7420 206f 6e69 7469 6169     Failed to initia
  4161c4:	696c 657a 6120 2073 616d 7473 7265 0d2e     lize as master..
  4161d4:	000a 0000 654c 2064 6954 656d 0072 0000     ....Led Timer...
  4161e4:	4449 454c 0000 0000 0a0d 0000 7325 0909     IDLE........%s..
  4161f4:	6325 2509 0975 7525 2509 0d75 000a 0000     %c.%u.%u.%u.....
  416204:	6d54 2072 7653 0063 474d 0052 6146 6c69     Tmr Svc.MGR.Fail
  416214:	6465 7420 206f 7263 6165 6574 4d20 5247     ed to create MGR
  416224:	7420 7361 206b 6f63 6564 2520 0d64 000a      task code %d...
  416234:	0043 0000                                   C...

00416238 <_global_impure_ptr>:
  416238:	0370 2000 000a 0000                         p.. ....

00416240 <zeroes.6763>:
  416240:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  416250:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  416260:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  416270:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  416280:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  416290:	0030 0000                                   0...

00416294 <blanks.6762>:
  416294:	2020 2020 2020 2020 2020 2020 2020 2020                     

004162a4 <basefix.6714>:
  4162a4:	000a 0001 0002 0003 0004 0005 0006 0007     ................
  4162b4:	0008 0009 000a 000b 000c 000d 000e 000f     ................
  4162c4:	0010 0000 2565 646c 0000 0000               ....e%ld....

004162d0 <zeroes.6721>:
  4162d0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004162e0 <blanks.6720>:
  4162e0:	2020 2020 2020 2020 2020 2020 2020 2020                     

004162f0 <_ctype_>:
  4162f0:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  416300:	2020 2020 2020 2020 2020 2020 2020 2020                     
  416310:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  416320:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  416330:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  416340:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  416350:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  416360:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  416370:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  4163f4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  416404:	4f50 4953 0058 0000 002e 0000               POSIX.......

00416410 <__mprec_tens>:
  416410:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  416420:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  416430:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  416440:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  416450:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  416460:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  416470:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  416480:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  416490:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4164a0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4164b0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4164c0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4164d0:	9db4 79d9 7843 44ea                         ...yCx.D

004164d8 <__mprec_bigtens>:
  4164d8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4164e8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4164f8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00416500 <p05.5269>:
  416500:	0005 0000 0019 0000 007d 0000               ........}...

0041650c <fpi.5238>:
  41650c:	0035 0000 fbce ffff 03cb 0000 0001 0000     5...............
  41651c:	0000 0000 666e 0000 6e69 7469 0079 0000     ....nf..inity...
  41652c:	6e61 0000                                   an..

00416530 <fpinan.5274>:
  416530:	0034 0000 fbce ffff 03cb 0000 0001 0000     4...............
	...

00416548 <tinytens>:
  416548:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  416558:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  416568:	6f43 64ac 0628 1168                         Co.d(.h.

00416570 <__hexdig>:
	...
  4165a0:	1110 1312 1514 1716 1918 0000 0000 0000     ................
  4165b0:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  4165d0:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...

00416670 <_init>:
  416670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  416672:	bf00      	nop
  416674:	bcf8      	pop	{r3, r4, r5, r6, r7}
  416676:	bc08      	pop	{r3}
  416678:	469e      	mov	lr, r3
  41667a:	4770      	bx	lr

0041667c <__init_array_start>:
  41667c:	00410281 	.word	0x00410281

00416680 <__frame_dummy_init_array_entry>:
  416680:	004000f1                                ..@.

00416684 <_fini>:
  416684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  416686:	bf00      	nop
  416688:	bcf8      	pop	{r3, r4, r5, r6, r7}
  41668a:	bc08      	pop	{r3}
  41668c:	469e      	mov	lr, r3
  41668e:	4770      	bx	lr

00416690 <__fini_array_start>:
  416690:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:

// Delay loop is put to SRAM so that FWS will not affect delay time
OPTIMIZE_HIGH
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
20000000:	b480      	push	{r7}
20000002:	b083      	sub	sp, #12
20000004:	af00      	add	r7, sp, #0
20000006:	6078      	str	r0, [r7, #4]

20000008 <loop>:
	UNUSED(n);

	__asm (
20000008:	f3bf 8f5f 	dmb	sy
2000000c:	3801      	subs	r0, #1
2000000e:	d1fb      	bne.n	20000008 <loop>
		"loop: DMB	\n"
		"SUBS R0, R0, #1  \n"
		"BNE.N loop         "
	);
}
20000010:	370c      	adds	r7, #12
20000012:	46bd      	mov	sp, r7
20000014:	f85d 7b04 	ldr.w	r7, [sp], #4
20000018:	4770      	bx	lr
2000001a:	bf00      	nop

2000001c <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
2000001c:	b480      	push	{r7}
2000001e:	b089      	sub	sp, #36	; 0x24
20000020:	af00      	add	r7, sp, #0
20000022:	60f8      	str	r0, [r7, #12]
20000024:	60b9      	str	r1, [r7, #8]
20000026:	607a      	str	r2, [r7, #4]
20000028:	603b      	str	r3, [r7, #0]
#if (SAM3U4 || SAM3XA || SAM4SD16 || SAM4SD32 || SAM4C32)
	uint32_t *p_ul_data =
			(uint32_t *) ((p_efc == EFC0) ?
			READ_BUFF_ADDR0 : READ_BUFF_ADDR1);
#elif (SAM3S || SAM4S || SAM3N || SAM3U || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
2000002a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
2000002e:	61bb      	str	r3, [r7, #24]
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000030:	683b      	ldr	r3, [r7, #0]
20000032:	2b00      	cmp	r3, #0
20000034:	d101      	bne.n	2000003a <efc_perform_read_sequence+0x1e>
		return EFC_RC_INVALID;
20000036:	2302      	movs	r3, #2
20000038:	e03c      	b.n	200000b4 <efc_perform_read_sequence+0x98>
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000003a:	68fb      	ldr	r3, [r7, #12]
2000003c:	681b      	ldr	r3, [r3, #0]
2000003e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
20000042:	68fb      	ldr	r3, [r7, #12]
20000044:	601a      	str	r2, [r3, #0]

	/* Send the Start Read command */
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
20000046:	68bb      	ldr	r3, [r7, #8]
20000048:	b2db      	uxtb	r3, r3
2000004a:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000

	p_efc->EEFC_FMR |= (0x1u << 16);

	/* Send the Start Read command */
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
2000004e:	68fb      	ldr	r3, [r7, #12]
20000050:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000052:	68fb      	ldr	r3, [r7, #12]
20000054:	689b      	ldr	r3, [r3, #8]
20000056:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
20000058:	697b      	ldr	r3, [r7, #20]
2000005a:	f003 0301 	and.w	r3, r3, #1
2000005e:	2b00      	cmp	r3, #0
20000060:	d1f7      	bne.n	20000052 <efc_perform_read_sequence+0x36>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000062:	2300      	movs	r3, #0
20000064:	61fb      	str	r3, [r7, #28]
20000066:	e00c      	b.n	20000082 <efc_perform_read_sequence+0x66>
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
20000068:	69fb      	ldr	r3, [r7, #28]
2000006a:	009b      	lsls	r3, r3, #2
2000006c:	683a      	ldr	r2, [r7, #0]
2000006e:	4413      	add	r3, r2
20000070:	69fa      	ldr	r2, [r7, #28]
20000072:	0092      	lsls	r2, r2, #2
20000074:	69b9      	ldr	r1, [r7, #24]
20000076:	440a      	add	r2, r1
20000078:	6812      	ldr	r2, [r2, #0]
2000007a:	601a      	str	r2, [r3, #0]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
2000007c:	69fb      	ldr	r3, [r7, #28]
2000007e:	3301      	adds	r3, #1
20000080:	61fb      	str	r3, [r7, #28]
20000082:	69fa      	ldr	r2, [r7, #28]
20000084:	6abb      	ldr	r3, [r7, #40]	; 0x28
20000086:	429a      	cmp	r2, r3
20000088:	d3ee      	bcc.n	20000068 <efc_perform_read_sequence+0x4c>

	/* To stop the read mode */
	p_efc->EEFC_FCR =
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000008a:	687b      	ldr	r3, [r7, #4]
2000008c:	b2db      	uxtb	r3, r3
	}

	/* To stop the read mode */
	p_efc->EEFC_FCR =
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
2000008e:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
	}

	/* To stop the read mode */
	p_efc->EEFC_FCR =
20000092:	68fb      	ldr	r3, [r7, #12]
20000094:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000096:	68fb      	ldr	r3, [r7, #12]
20000098:	689b      	ldr	r3, [r3, #8]
2000009a:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
2000009c:	697b      	ldr	r3, [r7, #20]
2000009e:	f003 0301 	and.w	r3, r3, #1
200000a2:	2b00      	cmp	r3, #0
200000a4:	d0f7      	beq.n	20000096 <efc_perform_read_sequence+0x7a>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
200000a6:	68fb      	ldr	r3, [r7, #12]
200000a8:	681b      	ldr	r3, [r3, #0]
200000aa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
200000ae:	68fb      	ldr	r3, [r7, #12]
200000b0:	601a      	str	r2, [r3, #0]

	return EFC_RC_OK;
200000b2:	2300      	movs	r3, #0
}
200000b4:	4618      	mov	r0, r3
200000b6:	3724      	adds	r7, #36	; 0x24
200000b8:	46bd      	mov	sp, r7
200000ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200000be:	4770      	bx	lr

200000c0 <efc_write_fmr>:
 * \param ul_fmr Value of mode register
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
200000c0:	b480      	push	{r7}
200000c2:	b083      	sub	sp, #12
200000c4:	af00      	add	r7, sp, #0
200000c6:	6078      	str	r0, [r7, #4]
200000c8:	6039      	str	r1, [r7, #0]
	p_efc->EEFC_FMR = ul_fmr;
200000ca:	687b      	ldr	r3, [r7, #4]
200000cc:	683a      	ldr	r2, [r7, #0]
200000ce:	601a      	str	r2, [r3, #0]
}
200000d0:	370c      	adds	r7, #12
200000d2:	46bd      	mov	sp, r7
200000d4:	f85d 7b04 	ldr.w	r7, [sp], #4
200000d8:	4770      	bx	lr
200000da:	bf00      	nop

200000dc <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
200000dc:	b480      	push	{r7}
200000de:	b085      	sub	sp, #20
200000e0:	af00      	add	r7, sp, #0
200000e2:	6078      	str	r0, [r7, #4]
200000e4:	6039      	str	r1, [r7, #0]
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
200000e6:	687b      	ldr	r3, [r7, #4]
200000e8:	683a      	ldr	r2, [r7, #0]
200000ea:	605a      	str	r2, [r3, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
200000ec:	687b      	ldr	r3, [r7, #4]
200000ee:	689b      	ldr	r3, [r3, #8]
200000f0:	60fb      	str	r3, [r7, #12]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
200000f2:	68fb      	ldr	r3, [r7, #12]
200000f4:	f003 0301 	and.w	r3, r3, #1
200000f8:	2b00      	cmp	r3, #0
200000fa:	d0f7      	beq.n	200000ec <efc_perform_fcr+0x10>

	return (ul_status & EEFC_ERROR_FLAGS);
200000fc:	68fb      	ldr	r3, [r7, #12]
200000fe:	f003 030e 	and.w	r3, r3, #14
}
20000102:	4618      	mov	r0, r3
20000104:	3714      	adds	r7, #20
20000106:	46bd      	mov	sp, r7
20000108:	f85d 7b04 	ldr.w	r7, [sp], #4
2000010c:	4770      	bx	lr
2000010e:	bf00      	nop

20000110 <udi_api_cdc_comm>:
20000110:	04f5 0040 06fd 0040 0751 0040 0825 0040     ..@...@.Q.@.%.@.
20000120:	0000 0000                                   ....

20000124 <udi_api_cdc_data>:
20000124:	0615 0040 071d 0040 0815 0040 0825 0040     ..@...@...@.%.@.
20000134:	0835 0040                                   5.@.

20000138 <udc_string_desc_languageid>:
20000138:	0304 0409                                   ....

2000013c <udc_string_manufacturer_name>:
2000013c:	6548 6464 6b6f 006f                         Heddoko.

20000144 <udc_string_product_name>:
20000144:	7242 6961 206e 6150 6b63 0000               Brain Pack..

20000150 <udc_string_desc>:
20000150:	0300 0000 0000 0000 0000 0000 0000 0000     ................
	...

20000168 <uart0Config>:
20000168:	0600 400e c200 0001 00c0 0000 0800 0000     ...@............
	...

20000180 <uart1Config>:
20000180:	0800 400e c200 0001 00c0 0000 0800 0000     ...@............
20000190:	0000 0000 0001 0000                         ........

20000198 <ledConfiguration>:
20000198:	0c0e 000d                                   ....

2000019c <twiConfig>:
2000019c:	8000 4001 1b00 00b7 1a80 0006 0000 0000     ...@............
200001ac:	0013 0000 0000 0000 0013 0000 c000 4001     ...............@
200001bc:	1b00 00b7 1a80 0006 0000 0000 0014 0000     ................
200001cc:	0001 0000 0014 0000                         ........

200001d4 <ltc2941Config>:
200001d4:	0000 0000 0064 0000 019c 2000               ....d...... 

200001e0 <chrg_currentChargerState>:
200001e0:	0005 0000                                   ....

200001e4 <gpioConfig>:
200001e4:	0011 0000 0100 0004 0000 0000 0101 0100     ................
200001f4:	0012 0000 0100 0004 0000 0000 0101 0100     ................
20000204:	000b 0000 0001 0001 5999 0040 0101 0000     .........Y@.....
20000214:	0001 0000 0001 0001 59f1 0040 0101 0000     .........Y@.....
20000224:	0013 0000 0000 0004 0000 0000 0100 0000     ................
20000234:	0010 0000 0000 0004 0000 0000 0100 0000     ................
20000244:	000f 0000 0001 0004 0000 0000 0101 0000     ................
20000254:	000e 0000 0001 0004 0000 0000 0101 0000     ................
20000264:	000d 0000 0001 0004 0000 0000 0101 0000     ................
20000274:	0006 0000 0001 0004 0000 0000 0100 0100     ................
20000284:	0005 0000 0101 0001 5941 0040 0101 0100     ........AY@.....
20000294:	0000 0000 0101 0000 5a49 0040 0100 0100     ........IZ@.....
200002a4:	0020 0000 0100 0004 0000 0000 0000 0100      ...............
200002b4:	0021 0000 0100 0004 0000 0000 0000 0100     !...............
200002c4:	0014 0000 0100 0004 0000 0000 0000 0100     ................

200002d4 <currentSystemState>:
200002d4:	0002 0000                                   ....

200002d8 <dataRouterConfiguration>:
200002d8:	0180 2000 0168 2000                         ... h.. 

200002e0 <chargeMonitorConfiguration>:
200002e0:	0708 0006                                   ....

200002e4 <udc_device_desc>:
200002e4:	0112 0200 0002 4000 03eb 2404 0100 0201     .......@...$....
200002f4:	0100 0000                                   ....

200002f8 <udc_desc_fs>:
200002f8:	0209 0043 0102 c000 09fa 0004 0100 0202     ..C.............
20000308:	0001 2405 1000 0401 0224 0502 0624 0100     ...$....$...$...
20000318:	2405 0301 0701 8305 4003 1000 0409 0001     .$.......@......
20000328:	0a02 0000 0700 8105 4002 0000 0507 0202     .........@......
20000338:	0040 0000                                   @...

2000033c <udi_apis>:
2000033c:	0110 2000 0124 2000                         ... $.. 

20000344 <udc_config_fs>:
20000344:	02f8 2000 033c 2000                         ... <.. 

2000034c <udc_config>:
2000034c:	02e4 2000 0344 2000 0000 0000               ... D.. ....

20000358 <uxCriticalNesting>:
20000358:	aaaa aaaa                                   ....

2000035c <xFreeBytesRemaining>:
2000035c:	76f0 0000                                   .v..

20000360 <xNextTaskUnblockTime>:
20000360:	ffff ffff                                   ....

20000364 <g_interrupt_enabled>:
20000364:	0001 0000                                   ....

20000368 <ul_flash_in_wait_mode>:
20000368:	0000 0020                                   .. .

2000036c <SystemCoreClock>:
2000036c:	0900 003d                                   ..=.

20000370 <impure_data>:
20000370:	0000 0000 065c 2000 06c4 2000 072c 2000     ....\.. ... ,.. 
	...
200003a4:	6234 0041 0000 0000 0000 0000 0000 0000     4bA.............
	...
20000418:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000428:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000798 <_impure_ptr>:
20000798:	0370 2000                                   p.. 

2000079c <__ctype_ptr__>:
2000079c:	62f0 0041                                   .bA.

200007a0 <lconv>:
200007a0:	640c 0041 6270 0041 6270 0041 6270 0041     .dA.pbA.pbA.pbA.
200007b0:	6270 0041 6270 0041 6270 0041 6270 0041     pbA.pbA.pbA.pbA.
200007c0:	6270 0041 6270 0041 ffff ffff ffff ffff     pbA.pbA.........
200007d0:	ffff ffff ffff 0000                         ........

200007d8 <lc_ctype_charset>:
200007d8:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

200007f8 <__mb_cur_max>:
200007f8:	0001 0000                                   ....

200007fc <__malloc_av_>:
	...
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 
20000884:	087c 2000 087c 2000 0884 2000 0884 2000     |.. |.. ... ... 
20000894:	088c 2000 088c 2000 0894 2000 0894 2000     ... ... ... ... 
200008a4:	089c 2000 089c 2000 08a4 2000 08a4 2000     ... ... ... ... 
200008b4:	08ac 2000 08ac 2000 08b4 2000 08b4 2000     ... ... ... ... 
200008c4:	08bc 2000 08bc 2000 08c4 2000 08c4 2000     ... ... ... ... 
200008d4:	08cc 2000 08cc 2000 08d4 2000 08d4 2000     ... ... ... ... 
200008e4:	08dc 2000 08dc 2000 08e4 2000 08e4 2000     ... ... ... ... 
200008f4:	08ec 2000 08ec 2000 08f4 2000 08f4 2000     ... ... ... ... 
20000904:	08fc 2000 08fc 2000 0904 2000 0904 2000     ... ... ... ... 
20000914:	090c 2000 090c 2000 0914 2000 0914 2000     ... ... ... ... 
20000924:	091c 2000 091c 2000 0924 2000 0924 2000     ... ... $.. $.. 
20000934:	092c 2000 092c 2000 0934 2000 0934 2000     ,.. ,.. 4.. 4.. 
20000944:	093c 2000 093c 2000 0944 2000 0944 2000     <.. <.. D.. D.. 
20000954:	094c 2000 094c 2000 0954 2000 0954 2000     L.. L.. T.. T.. 
20000964:	095c 2000 095c 2000 0964 2000 0964 2000     \.. \.. d.. d.. 
20000974:	096c 2000 096c 2000 0974 2000 0974 2000     l.. l.. t.. t.. 
20000984:	097c 2000 097c 2000 0984 2000 0984 2000     |.. |.. ... ... 
20000994:	098c 2000 098c 2000 0994 2000 0994 2000     ... ... ... ... 
200009a4:	099c 2000 099c 2000 09a4 2000 09a4 2000     ... ... ... ... 
200009b4:	09ac 2000 09ac 2000 09b4 2000 09b4 2000     ... ... ... ... 
200009c4:	09bc 2000 09bc 2000 09c4 2000 09c4 2000     ... ... ... ... 
200009d4:	09cc 2000 09cc 2000 09d4 2000 09d4 2000     ... ... ... ... 
200009e4:	09dc 2000 09dc 2000 09e4 2000 09e4 2000     ... ... ... ... 
200009f4:	09ec 2000 09ec 2000 09f4 2000 09f4 2000     ... ... ... ... 
20000a04:	09fc 2000 09fc 2000 0a04 2000 0a04 2000     ... ... ... ... 
20000a14:	0a0c 2000 0a0c 2000 0a14 2000 0a14 2000     ... ... ... ... 
20000a24:	0a1c 2000 0a1c 2000 0a24 2000 0a24 2000     ... ... $.. $.. 
20000a34:	0a2c 2000 0a2c 2000 0a34 2000 0a34 2000     ,.. ,.. 4.. 4.. 
20000a44:	0a3c 2000 0a3c 2000 0a44 2000 0a44 2000     <.. <.. D.. D.. 
20000a54:	0a4c 2000 0a4c 2000 0a54 2000 0a54 2000     L.. L.. T.. T.. 
20000a64:	0a5c 2000 0a5c 2000 0a64 2000 0a64 2000     \.. \.. d.. d.. 
20000a74:	0a6c 2000 0a6c 2000 0a74 2000 0a74 2000     l.. l.. t.. t.. 
20000a84:	0a7c 2000 0a7c 2000 0a84 2000 0a84 2000     |.. |.. ... ... 
20000a94:	0a8c 2000 0a8c 2000 0a94 2000 0a94 2000     ... ... ... ... 
20000aa4:	0a9c 2000 0a9c 2000 0aa4 2000 0aa4 2000     ... ... ... ... 
20000ab4:	0aac 2000 0aac 2000 0ab4 2000 0ab4 2000     ... ... ... ... 
20000ac4:	0abc 2000 0abc 2000 0ac4 2000 0ac4 2000     ... ... ... ... 
20000ad4:	0acc 2000 0acc 2000 0ad4 2000 0ad4 2000     ... ... ... ... 
20000ae4:	0adc 2000 0adc 2000 0ae4 2000 0ae4 2000     ... ... ... ... 
20000af4:	0aec 2000 0aec 2000 0af4 2000 0af4 2000     ... ... ... ... 
20000b04:	0afc 2000 0afc 2000 0b04 2000 0b04 2000     ... ... ... ... 
20000b14:	0b0c 2000 0b0c 2000 0b14 2000 0b14 2000     ... ... ... ... 
20000b24:	0b1c 2000 0b1c 2000 0b24 2000 0b24 2000     ... ... $.. $.. 
20000b34:	0b2c 2000 0b2c 2000 0b34 2000 0b34 2000     ,.. ,.. 4.. 4.. 
20000b44:	0b3c 2000 0b3c 2000 0b44 2000 0b44 2000     <.. <.. D.. D.. 
20000b54:	0b4c 2000 0b4c 2000 0b54 2000 0b54 2000     L.. L.. T.. T.. 
20000b64:	0b5c 2000 0b5c 2000 0b64 2000 0b64 2000     \.. \.. d.. d.. 
20000b74:	0b6c 2000 0b6c 2000 0b74 2000 0b74 2000     l.. l.. t.. t.. 
20000b84:	0b7c 2000 0b7c 2000 0b84 2000 0b84 2000     |.. |.. ... ... 
20000b94:	0b8c 2000 0b8c 2000 0b94 2000 0b94 2000     ... ... ... ... 
20000ba4:	0b9c 2000 0b9c 2000 0ba4 2000 0ba4 2000     ... ... ... ... 
20000bb4:	0bac 2000 0bac 2000 0bb4 2000 0bb4 2000     ... ... ... ... 
20000bc4:	0bbc 2000 0bbc 2000 0bc4 2000 0bc4 2000     ... ... ... ... 
20000bd4:	0bcc 2000 0bcc 2000 0bd4 2000 0bd4 2000     ... ... ... ... 
20000be4:	0bdc 2000 0bdc 2000 0be4 2000 0be4 2000     ... ... ... ... 
20000bf4:	0bec 2000 0bec 2000 0bf4 2000 0bf4 2000     ... ... ... ... 

20000c04 <__malloc_trim_threshold>:
20000c04:	0000 0002                                   ....

20000c08 <__malloc_sbrk_base>:
20000c08:	ffff ffff                                   ....

20000c0c <__mbtowc>:
20000c0c:	2225 0041                                   %"A.

20000c10 <__wctomb>:
20000c10:	49ad 0041                                   .IA.
