Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Tue Jul 31 18:32:03 2018
| Host             : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.103        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.005        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |      674 |       --- |             --- |
|   LUT as Logic           |     0.001 |      224 |     63400 |            0.35 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   CARRY4                 |    <0.001 |       22 |     15850 |            0.14 |
|   Register               |    <0.001 |      262 |    126800 |            0.21 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |    <0.001 |        8 |     19000 |            0.04 |
|   Others                 |     0.000 |       33 |       --- |             --- |
| Signals                  |     0.002 |      533 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |       135 |            0.74 |
| I/O                      |     0.001 |       48 |       210 |           22.86 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.103 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.004 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------+-----------+
| Name                                                    | Power (W) |
+---------------------------------------------------------+-----------+
| top_level                                               |     0.005 |
|   displaydrv                                            |    <0.001 |
|   makebaudclk                                           |    <0.001 |
|   makemsclk                                             |    <0.001 |
|   processor                                             |     0.002 |
|     active_interrupt_lut                                |    <0.001 |
|     address_loop[0].output_data.pc_vector_mux_lut       |    <0.001 |
|     address_loop[10].output_data.pc_vector_mux_lut      |    <0.001 |
|     address_loop[2].output_data.pc_vector_mux_lut       |    <0.001 |
|     address_loop[4].output_data.pc_vector_mux_lut       |    <0.001 |
|     address_loop[6].output_data.pc_vector_mux_lut       |    <0.001 |
|     address_loop[8].output_data.pc_vector_mux_lut       |    <0.001 |
|     alu_decode0_lut                                     |    <0.001 |
|     alu_decode1_lut                                     |    <0.001 |
|     alu_decode2_lut                                     |    <0.001 |
|     carry_flag_lut                                      |    <0.001 |
|     data_path_loop[0].arith_logical_lut                 |    <0.001 |
|     data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|     data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|     data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|     data_path_loop[0].small_spm.small_spm_ram.spm_ram   |    <0.001 |
|     data_path_loop[1].arith_logical_lut                 |    <0.001 |
|     data_path_loop[2].arith_logical_lut                 |    <0.001 |
|     data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|     data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|     data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|     data_path_loop[3].arith_logical_lut                 |    <0.001 |
|     data_path_loop[4].arith_logical_lut                 |    <0.001 |
|     data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|     data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|     data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|     data_path_loop[4].small_spm.small_spm_ram.spm_ram   |    <0.001 |
|     data_path_loop[5].arith_logical_lut                 |    <0.001 |
|     data_path_loop[6].arith_logical_lut                 |    <0.001 |
|     data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|     data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|     data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|     data_path_loop[7].arith_logical_lut                 |    <0.001 |
|     int_enable_type_lut                                 |    <0.001 |
|     lower_reg_banks                                     |    <0.001 |
|     move_type_lut                                       |    <0.001 |
|     pc_mode1_lut                                        |    <0.001 |
|     push_pop_lut                                        |    <0.001 |
|     read_strobe_lut                                     |    <0.001 |
|     register_enable_lut                                 |    <0.001 |
|     register_enable_type_lut                            |    <0.001 |
|     reset_lut                                           |    <0.001 |
|     stack_ram_high                                      |    <0.001 |
|     stack_ram_low                                       |    <0.001 |
|     t_state_lut                                         |    <0.001 |
|     upper_reg_banks                                     |    <0.001 |
|     use_zero_flag_lut                                   |    <0.001 |
|   program_rom                                           |    <0.001 |
|     instantiate_loader.jtag_loader_6_inst               |    <0.001 |
|   rcvr                                                  |    <0.001 |
|     data01_lut                                          |    <0.001 |
|     data23_lut                                          |    <0.001 |
|     data45_lut                                          |    <0.001 |
|     data67_lut                                          |    <0.001 |
|     data_present_lut                                    |    <0.001 |
|     div01_lut                                           |    <0.001 |
|     div23_lut                                           |    <0.001 |
|     full_lut                                            |    <0.001 |
|     pointer01_lut                                       |    <0.001 |
|     sample_input_lut                                    |    <0.001 |
|     sample_lut                                          |    <0.001 |
|     stop_bit_lut                                        |    <0.001 |
|   xmitter                                               |    <0.001 |
|     data_present_lut                                    |    <0.001 |
|     div01_lut                                           |    <0.001 |
|     div23_lut                                           |    <0.001 |
|     full_lut                                            |    <0.001 |
|     next_lut                                            |    <0.001 |
|     pointer01_lut                                       |    <0.001 |
|     serial_lut                                          |    <0.001 |
+---------------------------------------------------------+-----------+


