<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>TFX_Core_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axi_data</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m_axi_data"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi_config"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_data_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_DATA_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_data_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_DATA_ACLK.ASSOCIATED_BUSIF">m_axi_data</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_DATA_ACLK.ASSOCIATED_RESET">m_axi_data_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.ASSOCIATED_BUSIF">s_axi_config</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.ASSOCIATED_RESET">s_axi_config_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cwt_done</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cwt_done</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CWT_DONE.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m_axi_data</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi_config</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>TFX_Core_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_user_org_user_CWT_withoutBRAM_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b468e890</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>TFX_Core_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_user_org_user_CWT_withoutBRAM_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b468e890</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>05017e49</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>cwt_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_Config_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Config Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_Config_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Config Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M Axi Data Target Slave Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_TARGET_SLAVE_BASE_ADDR" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_BURST_LEN</spirit:name>
        <spirit:displayName>C M Axi Data Burst Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_BURST_LEN">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_ID_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_AWUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_ARUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_WUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_RUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_BUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/brom_vals.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cwt_results/cwt_results.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/bram_results</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CWT_nBRAM/CWT_nBRAM.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/CWT_core</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_vals/brom_vals.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/sensor_vals</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0_M_AXI_Data.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0_S_AXI_Config.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_cu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cwt_cu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/input_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dwavelet.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ifft_w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ifft_w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d87bb827</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_user_org_user_CWT_withoutBRAM_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="CWT_withoutBRAM" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/brom_vals.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cwt_results/cwt_results.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/bram_results</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CWT_nBRAM/CWT_nBRAM.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/CWT_core</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_vals/brom_vals.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/sensor_vals</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0_M_AXI_Data.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0_S_AXI_Config.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_cu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cwt_cu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/input_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dwavelet.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ifft_w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ifft_w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_user_org_user_CWT_withoutBRAM_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="CWT_withoutBRAM" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TFX_Core_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_05017e49</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>TFX_Core_v1_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Config_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Config Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Config_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Config_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Config Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M Axi Data Target Slave Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_TARGET_SLAVE_BASE_ADDR" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_BURST_LEN</spirit:name>
      <spirit:displayName>C M Axi Data Burst Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_BURST_LEN">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_ID_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_AWUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_ARUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_WUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_RUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_BUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TFX_Core_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TFX_Core_v1_0_v1_0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_0</xilinx:autoFamilySupportLevel>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-07-24T16:14:52Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f1068fd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2adbc49b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f19f2c6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@474379f5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@440a5168_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aaa68c5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4af260bc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26e0178_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c31144c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d2eeda7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ca497a5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b068da6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c4774d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c37fb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2be7b784_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ff01dc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@568b4921_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b94538c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6346b13e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31cb4573_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1faf3de6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32ab865f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d9015dc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e15a1d4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@240050d8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47d74dbc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1544f4a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44b335ff_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d024cf2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1395265f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@368b087e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@158586d6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@748a142f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29c87d4e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5780654e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47041cd5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@195472e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d4ccb75_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@287c73f7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@294c98d6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d85ee43_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41859467_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25ef33e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb4304b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43aea80_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@558effef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38b374ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee3c789_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf9454d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52032fb4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e953710_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e96d66_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64779b09_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@107e1fbf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ee7760_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e90810_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d608cea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56ad5021_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8f57655_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b7160c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51682a66_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bbbe05a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18ce7604_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b77ea6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1965ea1c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8d5cc6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ae66837_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17b3d690_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e7e9a0a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c31567_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b6ff571_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@508f3baa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75306ee1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@528b8b0b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18ca1633_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6268eba2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a1ef0bc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64547bde_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c704517_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a28dd77_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@526601d9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e439be1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14bf4751_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@384f92d3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19aac64_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13d9e9e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23198c36_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@447274d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6044642d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e4d52c5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37626a98_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@772ab713_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78eb13a7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ded8e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3323b2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e226ab2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fdc7ed7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69f075a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@611643f8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cd4a61e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f445b84_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7409603_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2589a908_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3582d010_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2355f434_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11cb6ca2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77416923_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1634d8b8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79a0f2d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5976a6b1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59fdc701_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@761f3c2c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dc6e49c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38308816_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@603a58d1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a742d6a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dfa77e2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@261517c1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46fd89f1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b4c51a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d8f6ab7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a6fe119_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0f7141_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42be395d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@383588c1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c8c150_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@483fa3f2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8a77dd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@83a18e0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66dc6c7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@760ab4e0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bf3e5cc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e445703_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23cfa266_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11530fc5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64364503_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48aa0ec0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@426e1c9b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1517251e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31819b77_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2261f9ed_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47dedead_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff003c7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3484165a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75857f4d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1afea443_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4735b32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd774d7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63cf0c0f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6876249c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20105ebb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45cc0e53_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a41cbe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@189fdcee_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4749e67c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b43a447_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a06bf7d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c6352ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d0ddff0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18e0cbd1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@446d03a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@358c4f00_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d0c82c8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fa31e12_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5117ef56_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@392c3ee4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@505e8a14_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@81a530b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@264e9ec4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f1369d4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4388585c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@549f82c2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b239e7a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ae97355_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f155884_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e429b38_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70da26bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a8f888e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67ffa53b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61a5e5be_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d76d48_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47ab85bd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42c6bee9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35989df_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aa3a001_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c61d497_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62128ab5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e4c8918_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461763b0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@778f1fa8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb9e5de_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@371dd094_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@422647d6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60bf7d31_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="aca904c1"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="f78624a4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="35bdf6d8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7a01a705"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ca5017c7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="761bdbb5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dd128bde"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
