// testbench
+incdir+../../bench/verilog
../../bench/verilog/top.v
../../bench/verilog/wb_simple_syscon.v
../../bench/verilog/wb_mast_model.v

// design
+incdir+../../rtl/verilog
../../rtl/verilog/wb_ssram_if.v

// ssram simulation model
+incdir+../../bench/verilog/pheri_model
../../bench/verilog/pheri_model/k7a161830b_R04.v
