
---------- Begin Simulation Statistics ----------
final_tick                               168601306000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707844                       # Number of bytes of host memory used
host_op_rate                                   390212                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.78                       # Real time elapsed on the host
host_tick_rate                              656592908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168601                       # Number of seconds simulated
sim_ticks                                168601306000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568617                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104085                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113201                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635508                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389808                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66028                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.686013                       # CPI: cycles per instruction
system.cpu.discardedOps                        196976                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628153                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485188                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033539                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35474396                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.593115                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168601306                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133126910                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       269658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        547937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          338                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       876731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          666                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1754411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            669                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       191197                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78451                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168592                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168592                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109697                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       826226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 826226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30047104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30047104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            278289                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  278289    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              278289                       # Request fanout histogram
system.membus.respLayer1.occupancy         1513292000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1312725000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            535869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       969459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          177270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341813                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341813                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2630263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2632093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105931968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              106000640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          270316                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12236608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1147998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000882                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029765                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1146989     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1006      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1147998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3311567000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2630779995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2271000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   84                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               599304                       # number of demand (read+write) hits
system.l2.demand_hits::total                   599388                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  84                       # number of overall hits
system.l2.overall_hits::.cpu.data              599304                       # number of overall hits
system.l2.overall_hits::total                  599388                       # number of overall hits
system.l2.demand_misses::.cpu.inst                673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             277621                       # number of demand (read+write) misses
system.l2.demand_misses::total                 278294                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               673                       # number of overall misses
system.l2.overall_misses::.cpu.data            277621                       # number of overall misses
system.l2.overall_misses::total                278294                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66682000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29534580000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29601262000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66682000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29534580000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29601262000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           876925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               877682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          876925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              877682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.889036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.316585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.317078                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.889036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.316585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.317078                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99081.723626                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106384.531430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106366.871007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99081.723626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106384.531430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106366.871007                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              191197                       # number of writebacks
system.l2.writebacks::total                    191197                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        277616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            278289                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       277616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           278289                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23981849000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24035071000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23981849000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24035071000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.889036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.316579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.317073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.889036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.316579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.317073                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79081.723626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86384.967005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86367.305211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79081.723626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86384.967005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86367.305211                       # average overall mshr miss latency
system.l2.replacements                         270316                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       778262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       778262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              313                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            173221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                173221                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168592                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18346322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18346322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.493229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.493229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108820.833729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108820.833729                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14974482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14974482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.493229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.493229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88820.833729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88820.833729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             84                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 84                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66682000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66682000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.889036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.889036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99081.723626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99081.723626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53222000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53222000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.889036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.889036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79081.723626                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79081.723626                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        426083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            426083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11188258000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11188258000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       535112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.203750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.203750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102617.266966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102617.266966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109024                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109024                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9007367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9007367000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.203741                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.203741                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82618.203331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82618.203331                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8087.200030                       # Cycle average of tags in use
system.l2.tags.total_refs                     1754067                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    278508                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.298085                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.957924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.538087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8045.704018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14311092                       # Number of tag accesses
system.l2.tags.data_accesses                 14311092                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17767424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17810496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12236608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12236608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          277616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              278289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       191197                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             191197                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         105381295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105636762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       72577184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             72577184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       72577184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        105381295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178213946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    191197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021076752250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11222                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11222                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              777646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180243                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      278289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     191197                       # Number of write requests accepted
system.mem_ctrls.readBursts                    278289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   191197                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    658                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11936                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4511315250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1388155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9716896500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16249.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34999.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146720                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   97437                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                278289                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               191197                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  224485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       224647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.556807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.539925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.419817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       171128     76.18%     76.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28109     12.51%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6237      2.78%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1844      0.82%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9262      4.12%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          607      0.27%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          727      0.32%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          530      0.24%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6203      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       224647                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.739262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.184542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.498978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11100     98.91%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           62      0.55%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.11%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.05%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.26%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11222                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.036001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.003473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5531     49.29%     49.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              271      2.41%     51.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4917     43.82%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              492      4.38%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11222                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17768384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12235392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17810496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12236608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       105.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  168601241000                       # Total gap between requests
system.mem_ctrls.avgGap                     359118.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17725312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12235392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255466.585768914490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105131522.528063923120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72569971.670326203108                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       277616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       191197                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18672500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9698224000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4054872151500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27745.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34933.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21207823.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            797580840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            423912885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           988097460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          496583820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13308799920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41491569960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29802632160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87309177045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.844014                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77047563750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5629780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85923962250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            806434440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            428622480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           994187880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          501365340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13308799920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41656581540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29663675040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87359666640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.143475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76694774250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5629780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86276751750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    168601306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198404                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198404                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198404                       # number of overall hits
system.cpu.icache.overall_hits::total        10198404                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72265000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72265000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72265000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72265000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199161                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95462.351387                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95462.351387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95462.351387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95462.351387                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.icache.writebacks::total               316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70751000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70751000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70751000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70751000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93462.351387                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93462.351387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93462.351387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93462.351387                       # average overall mshr miss latency
system.cpu.icache.replacements                    316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198404                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198404                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72265000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72265000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95462.351387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95462.351387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70751000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70751000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93462.351387                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93462.351387                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.773459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13473.132100                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.773459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.712448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20399079                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20399079                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51241867                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51241867                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51242339                       # number of overall hits
system.cpu.dcache.overall_hits::total        51242339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       922032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         922032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       929979                       # number of overall misses
system.cpu.dcache.overall_misses::total        929979                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47356008000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47356008000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47356008000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47356008000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52163899                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52163899                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52172318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52172318                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017676                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017825                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017825                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51360.482066                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51360.482066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50921.588552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50921.588552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        89714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3480                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.779885                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778262                       # number of writebacks
system.cpu.dcache.writebacks::total            778262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53053                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       868979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       868979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       876921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       876921                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43997450000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43997450000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44777927999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44777927999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016808                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50631.200524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50631.200524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51062.670410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51062.670410                       # average overall mshr miss latency
system.cpu.dcache.replacements                 876413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40658543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40658543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       527177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        527177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22028569000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22028569000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41185720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41185720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41785.906821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41785.906821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       527166                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       527166                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20973230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20973230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39784.868523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39784.868523                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10583324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10583324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25327439000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25327439000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64143.645136                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64143.645136                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53042                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53042                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341813                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341813                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23024220000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23024220000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67359.111561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67359.111561                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    780477999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    780477999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943342                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943342                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98272.223495                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98272.223495                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       380000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       380000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       372000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       372000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.486653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52119336                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            876925                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.434200                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.486653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991185                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991185                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105221713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105221713                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168601306000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
