Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ddr3_dimm_micron_sim_behav xil_defaultlib.ddr3_dimm_micron_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:220]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:490]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:493]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:494]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:743]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:746]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:747]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:748]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:926]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:927]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:929]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:930]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:931]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [C:/Users/AJacobo/Documents/UberDDR3_repo/rtl/ddr3_phy.v:932]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr3_controller(ROW_BITS=16,MICR...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module unisims_ver.OBUF(SLEW="FAST")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.ddr3_phy(ROW_BITS=16,LANES=2,ODE...
Compiling module xil_defaultlib.ddr3_top(CONTROLLER_CLK_PERIOD=1...
Compiling module xil_defaultlib.ddr3_default
Compiling module xil_defaultlib.ddr3_dimm_micron_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddr3_dimm_micron_sim_behav
